aag 2443 180 326 1 1937
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360
362 1
364 1030
366 1129
368 1130
370 1132
372 1134
374 1136
376 1138
378 1181
380 1191
382 1201
384 1211
386 1221
388 1231
390 1241
392 1251
394 1281
396 1295
398 1301
400 1307
402 1313
404 1319
406 1325
408 1331
410 1337
412 1343
414 1369
416 1379
418 1389
420 1399
422 1409
424 1419
426 1429
428 1439
430 1440
432 1442
434 1444
436 1446
438 1448
440 1450
442 1452
444 1454
446 346
448 1467
450 1475
452 1483
454 1491
456 1499
458 1507
460 1515
462 1523
464 1531
466 1539
468 1547
470 1555
472 1563
474 1571
476 1579
478 1587
480 2791
482 2811
484 2821
486 2829
488 2851
490 2859
492 2867
494 2875
496 2883
498 2889
500 2895
502 2901
504 2907
506 2913
508 2919
510 2925
512 2931
514 2932
516 2934
518 2936
520 2943
522 2949
524 2955
526 2961
528 2967
530 2973
532 2979
534 2985
536 2991
538 2997
540 3003
542 3009
544 3015
546 3021
548 3027
550 3033
552 3039
554 3045
556 3051
558 3057
560 3063
562 3069
564 3075
566 3081
568 3087
570 3093
572 3099
574 3105
576 3111
578 3117
580 3123
582 3129
584 3135
586 3141
588 3147
590 3153
592 3159
594 3165
596 3171
598 3177
600 3185
602 3193
604 3201
606 3209
608 3217
610 3225
612 3233
614 3241
616 3247
618 3253
620 3259
622 3265
624 3271
626 3277
628 3283
630 3289
632 3311
634 3319
636 3327
638 3335
640 3343
642 3351
644 3359
646 3367
648 3375
650 3381
652 3387
654 3393
656 3399
658 3405
660 3411
662 3417
664 3440
666 360
668 3447
670 3453
672 3459
674 3465
676 3471
678 3477
680 3483
682 3489
684 358
686 3490
688 3496
690 3502
692 358
694 3504
696 3511
698 3517
700 3523
702 3529
704 3535
706 3541
708 3547
710 3553
712 3559
714 3565
716 3571
718 3577
720 3583
722 3589
724 3595
726 3601
728 3602
730 3609
732 3615
734 3621
736 3627
738 3633
740 3639
742 3645
744 3651
746 3660
748 3891
750 3903
752 3909
754 3915
756 3921
758 3927
760 3933
762 3939
764 3945
766 3951
768 3971
770 3977
772 3983
774 3989
776 3995
778 4001
780 4007
782 4013
784 0
786 352
788 4023
790 4029
792 4035
794 4041
796 4047
798 4053
800 4059
802 4065
804 4071
806 4077
808 4083
810 4089
812 4095
814 4101
816 4107
818 4113
820 4119
822 4125
824 4131
826 4137
828 4143
830 4149
832 4155
834 4161
836 4167
838 4173
840 4179
842 4185
844 4191
846 4197
848 4203
850 4209
852 356
854 4215
856 4221
858 4227
860 4233
862 4239
864 4245
866 4251
868 4257
870 4263
872 4269
874 4275
876 4281
878 4287
880 4293
882 4299
884 4305
886 4311
888 4317
890 4323
892 4329
894 4335
896 4341
898 4347
900 4353
902 348
904 4354
906 4356
908 4371
910 4381
912 4391
914 4401
916 4409
918 4417
920 4425
922 4433
924 4441
926 4449
928 4457
930 4465
932 4473
934 4481
936 4489
938 4497
940 4505
942 4513
944 4521
946 4529
948 4537
950 4545
952 4553
954 4561
956 4569
958 4577
960 4585
962 4593
964 4601
966 4609
968 4617
970 4625
972 4633
974 4641
976 4649
978 4657
980 4702
982 4709
984 4738
986 4740
988 4805
990 4817
992 4823
994 4824
996 4839
998 4845
1000 4851
1002 4857
1004 4863
1006 4869
1008 4875
1010 4881
1012 4887
1029
1014 690 362
1016 688 362
1018 686 362
1020 1018 1016
1022 1020 1014
1024 193 191
1026 1025 194
1028 1027 1023
1030 364 362
1032 191 189
1034 1032 193
1036 1034 195
1038 7 4
1040 1038 9
1042 1040 11
1044 1042 13
1046 1044 15
1048 1046 17
1050 1048 19
1052 1050 1036
1054 60 59
1056 1054 63
1058 1056 65
1060 1058 67
1062 1060 69
1064 1062 71
1066 1064 73
1068 1066 1052
1070 366 362
1072 784 362
1074 1073 350
1076 1072 351
1078 1077 1075
1080 394 362
1082 396 362
1084 1082 1080
1086 1085 351
1088 1087 1079
1090 1089 1070
1092 1090 1068
1094 191 188
1096 1094 193
1098 1096 194
1100 992 362
1102 988 362
1104 990 362
1106 1104 1102
1108 1106 1101
1110 1108 1098
1112 1110 278
1114 1105 1103
1116 1114 1100
1118 1116 278
1120 1118 1098
1122 1121 1070
1124 1123 1113
1126 1125 1069
1128 1127 1093
1130 368 362
1132 370 362
1134 372 362
1136 374 362
1138 376 362
1140 7 5
1142 1140 9
1144 1142 10
1146 1144 13
1148 1146 15
1150 1148 17
1152 1150 19
1154 1152 1036
1156 61 59
1158 1156 62
1160 1158 65
1162 1160 67
1164 1162 69
1166 1164 71
1168 1166 73
1170 1168 1154
1172 398 362
1174 1172 1170
1176 378 362
1178 1176 1171
1180 1179 1175
1182 400 362
1184 1182 1170
1186 380 362
1188 1186 1171
1190 1189 1185
1192 402 362
1194 1192 1170
1196 382 362
1198 1196 1171
1200 1199 1195
1202 404 362
1204 1202 1170
1206 384 362
1208 1206 1171
1210 1209 1205
1212 406 362
1214 1212 1170
1216 386 362
1218 1216 1171
1220 1219 1215
1222 408 362
1224 1222 1170
1226 388 362
1228 1226 1171
1230 1229 1225
1232 410 362
1234 1232 1170
1236 390 362
1238 1236 1171
1240 1239 1235
1242 412 362
1244 1242 1170
1246 392 362
1248 1246 1171
1250 1249 1245
1252 60 58
1254 1252 62
1256 1254 65
1258 1256 67
1260 1258 69
1262 1260 71
1264 1262 73
1266 1264 1154
1268 1267 1081
1270 1269 1069
1272 1082 1079
1274 1273 1080
1276 1275 1075
1278 1277 1068
1280 1279 1271
1282 1267 1082
1284 1282 1069
1286 1080 1079
1288 1287 1082
1290 1289 1075
1292 1291 1068
1294 1293 1285
1296 1170 346
1298 1172 1171
1300 1299 1297
1302 1170 348
1304 1182 1171
1306 1305 1303
1308 1170 350
1310 1192 1171
1312 1311 1309
1314 1170 352
1316 1202 1171
1318 1317 1315
1320 1170 354
1322 1212 1171
1324 1323 1321
1326 1170 356
1328 1222 1171
1330 1329 1327
1332 1170 358
1334 1232 1171
1336 1335 1333
1338 1170 360
1340 1242 1171
1342 1341 1339
1344 61 58
1346 1344 62
1348 1346 65
1350 1348 67
1352 1350 69
1354 1352 71
1356 1354 73
1358 1356 1154
1360 998 362
1362 1360 1358
1364 414 362
1366 1364 1359
1368 1367 1363
1370 1000 362
1372 1370 1358
1374 416 362
1376 1374 1359
1378 1377 1373
1380 1002 362
1382 1380 1358
1384 418 362
1386 1384 1359
1388 1387 1383
1390 1004 362
1392 1390 1358
1394 420 362
1396 1394 1359
1398 1397 1393
1400 1006 362
1402 1400 1358
1404 422 362
1406 1404 1359
1408 1407 1403
1410 1008 362
1412 1410 1358
1414 424 362
1416 1414 1359
1418 1417 1413
1420 1010 362
1422 1420 1358
1424 426 362
1426 1424 1359
1428 1427 1423
1430 1012 362
1432 1430 1358
1434 428 362
1436 1434 1359
1438 1437 1433
1440 430 362
1442 432 362
1444 434 362
1446 436 362
1448 438 362
1450 440 362
1452 442 362
1454 444 362
1456 1032 192
1458 1456 195
1460 1458 212
1462 448 362
1464 1462 1459
1466 1465 1461
1468 1458 214
1470 450 362
1472 1470 1459
1474 1473 1469
1476 1458 216
1478 452 362
1480 1478 1459
1482 1481 1477
1484 1458 218
1486 454 362
1488 1486 1459
1490 1489 1485
1492 1458 220
1494 456 362
1496 1494 1459
1498 1497 1493
1500 1458 222
1502 458 362
1504 1502 1459
1506 1505 1501
1508 1458 224
1510 460 362
1512 1510 1459
1514 1513 1509
1516 1458 226
1518 462 362
1520 1518 1459
1522 1521 1517
1524 1458 92
1526 464 362
1528 1526 1459
1530 1529 1525
1532 1458 94
1534 466 362
1536 1534 1459
1538 1537 1533
1540 1458 96
1542 468 362
1544 1542 1459
1546 1545 1541
1548 1458 98
1550 470 362
1552 1550 1459
1554 1553 1549
1556 1458 100
1558 472 362
1560 1558 1459
1562 1561 1557
1564 1458 102
1566 474 362
1568 1566 1459
1570 1569 1565
1572 1458 104
1574 476 362
1576 1574 1459
1578 1577 1573
1580 1458 106
1582 478 362
1584 1582 1459
1586 1585 1581
1588 486 362
1590 484 362
1592 480 362
1594 482 362
1596 1595 1593
1598 1596 1591
1600 1598 1589
1602 190 188
1604 1602 193
1606 1604 195
1608 1606 1600
1610 1594 1592
1612 1610 1591
1614 1612 1589
1616 1614 1458
1618 1616 245
1620 1596 1590
1622 1620 1589
1624 748 362
1626 750 362
1628 1626 1624
1630 1628 54
1632 1630 1622
1634 900 362
1636 1634 1519
1638 1635 1518
1640 1639 1637
1642 898 362
1644 1642 1511
1646 1643 1510
1648 1647 1645
1650 896 362
1652 1650 1503
1654 1651 1502
1656 1655 1653
1658 894 362
1660 1658 1495
1662 1659 1494
1664 1663 1661
1666 892 362
1668 1666 1487
1670 1667 1486
1672 1671 1669
1674 890 362
1676 1674 1479
1678 1675 1478
1680 1679 1677
1682 886 362
1684 1682 1463
1686 1683 1462
1688 1687 1685
1690 888 362
1692 1690 1471
1694 1691 1470
1696 1695 1693
1698 1696 1688
1700 1698 1680
1702 1700 1672
1704 1702 1664
1706 1704 1656
1708 1706 1648
1710 1708 1640
1712 782 362
1714 1712 1583
1716 1713 1582
1718 1717 1715
1720 780 362
1722 1720 1575
1724 1721 1574
1726 1725 1723
1728 778 362
1730 1728 1567
1732 1729 1566
1734 1733 1731
1736 776 362
1738 1736 1559
1740 1737 1558
1742 1741 1739
1744 774 362
1746 1744 1551
1748 1745 1550
1750 1749 1747
1752 772 362
1754 1752 1543
1756 1753 1542
1758 1757 1755
1760 768 362
1762 1760 1527
1764 1761 1526
1766 1765 1763
1768 770 362
1770 1768 1535
1772 1769 1534
1774 1773 1771
1776 1774 1766
1778 1776 1758
1780 1778 1750
1782 1780 1742
1784 1782 1734
1786 1784 1726
1788 1786 1718
1790 1788 1710
1792 534 362
1794 1793 1242
1796 1792 1243
1798 1797 1795
1800 532 362
1802 1801 1232
1804 1800 1233
1806 1805 1803
1808 530 362
1810 1809 1222
1812 1808 1223
1814 1813 1811
1816 528 362
1818 1817 1212
1820 1816 1213
1822 1821 1819
1824 526 362
1826 1825 1202
1828 1824 1203
1830 1829 1827
1832 524 362
1834 1833 1192
1836 1832 1193
1838 1837 1835
1840 520 362
1842 1841 1172
1844 1840 1173
1846 1845 1843
1848 522 362
1850 1849 1182
1852 1848 1183
1854 1853 1851
1856 1854 1846
1858 1856 1838
1860 1858 1830
1862 1860 1822
1864 1862 1814
1866 1864 1806
1868 1866 1798
1870 1868 1790
1872 682 362
1874 1873 1246
1876 1872 1247
1878 1877 1875
1880 680 362
1882 1881 1236
1884 1880 1237
1886 1885 1883
1888 678 362
1890 1889 1226
1892 1888 1227
1894 1893 1891
1896 676 362
1898 1897 1216
1900 1896 1217
1902 1901 1899
1904 674 362
1906 1905 1206
1908 1904 1207
1910 1909 1907
1912 672 362
1914 1913 1196
1916 1912 1197
1918 1917 1915
1920 668 362
1922 1921 1176
1924 1920 1177
1926 1925 1923
1928 670 362
1930 1929 1186
1932 1928 1187
1934 1933 1931
1936 1934 1926
1938 1936 1918
1940 1938 1910
1942 1940 1902
1944 1942 1894
1946 1944 1886
1948 1946 1878
1950 1948 1870
1952 710 362
1954 1953 1430
1956 1952 1431
1958 1957 1955
1960 708 362
1962 1961 1420
1964 1960 1421
1966 1965 1963
1968 706 362
1970 1969 1410
1972 1968 1411
1974 1973 1971
1976 704 362
1978 1977 1400
1980 1976 1401
1982 1981 1979
1984 702 362
1986 1985 1390
1988 1984 1391
1990 1989 1987
1992 700 362
1994 1993 1380
1996 1992 1381
1998 1997 1995
2000 696 362
2002 2001 1360
2004 2000 1361
2006 2005 2003
2008 698 362
2010 2009 1370
2012 2008 1371
2014 2013 2011
2016 2014 2006
2018 2016 1998
2020 2018 1990
2022 2020 1982
2024 2022 1974
2026 2024 1966
2028 2026 1958
2030 2028 1950
2032 766 362
2034 2033 1434
2036 2032 1435
2038 2037 2035
2040 764 362
2042 2041 1424
2044 2040 1425
2046 2045 2043
2048 762 362
2050 2049 1414
2052 2048 1415
2054 2053 2051
2056 760 362
2058 2057 1404
2060 2056 1405
2062 2061 2059
2064 758 362
2066 2065 1394
2068 2064 1395
2070 2069 2067
2072 756 362
2074 2073 1384
2076 2072 1385
2078 2077 2075
2080 752 362
2082 2081 1364
2084 2080 1365
2086 2085 2083
2088 754 362
2090 2089 1374
2092 2088 1375
2094 2093 2091
2096 2094 2086
2098 2096 2078
2100 2098 2070
2102 2100 2062
2104 2102 2054
2106 2104 2046
2108 2106 2038
2110 2108 2030
2112 744 362
2114 630 362
2116 2115 2112
2118 2114 2113
2120 2119 2117
2122 742 362
2124 628 362
2126 2125 2122
2128 2124 2123
2130 2129 2127
2132 740 362
2134 626 362
2136 2135 2132
2138 2134 2133
2140 2139 2137
2142 738 362
2144 624 362
2146 2145 2142
2148 2144 2143
2150 2149 2147
2152 736 362
2154 622 362
2156 2155 2152
2158 2154 2153
2160 2159 2157
2162 734 362
2164 620 362
2166 2165 2162
2168 2164 2163
2170 2169 2167
2172 730 362
2174 616 362
2176 2175 2172
2178 2174 2173
2180 2179 2177
2182 732 362
2184 618 362
2186 2185 2182
2188 2184 2183
2190 2189 2187
2192 2190 2180
2194 2192 2170
2196 2194 2160
2198 2196 2150
2200 2198 2140
2202 2200 2130
2204 2202 2120
2206 2204 2110
2208 662 362
2210 512 362
2212 2211 2208
2214 2210 2209
2216 2215 2213
2218 660 362
2220 510 362
2222 2221 2218
2224 2220 2219
2226 2225 2223
2228 658 362
2230 508 362
2232 2231 2228
2234 2230 2229
2236 2235 2233
2238 656 362
2240 506 362
2242 2241 2238
2244 2240 2239
2246 2245 2243
2248 654 362
2250 504 362
2252 2251 2248
2254 2250 2249
2256 2255 2253
2258 652 362
2260 502 362
2262 2261 2258
2264 2260 2259
2266 2265 2263
2268 648 362
2270 498 362
2272 2271 2268
2274 2270 2269
2276 2275 2273
2278 650 362
2280 500 362
2282 2281 2278
2284 2280 2279
2286 2285 2283
2288 2286 2276
2290 2288 2266
2292 2290 2256
2294 2292 2246
2296 2294 2236
2298 2296 2226
2300 2298 2216
2302 2300 2206
2304 850 362
2306 598 362
2308 2307 2304
2310 2306 2305
2312 2311 2309
2314 848 362
2316 596 362
2318 2317 2314
2320 2316 2315
2322 2321 2319
2324 846 362
2326 594 362
2328 2327 2324
2330 2326 2325
2332 2331 2329
2334 844 362
2336 592 362
2338 2337 2334
2340 2336 2335
2342 2341 2339
2344 842 362
2346 590 362
2348 2347 2344
2350 2346 2345
2352 2351 2349
2354 840 362
2356 588 362
2358 2357 2354
2360 2356 2355
2362 2361 2359
2364 838 362
2366 586 362
2368 2367 2364
2370 2366 2365
2372 2371 2369
2374 836 362
2376 584 362
2378 2377 2374
2380 2376 2375
2382 2381 2379
2384 834 362
2386 582 362
2388 2387 2384
2390 2386 2385
2392 2391 2389
2394 832 362
2396 580 362
2398 2397 2394
2400 2396 2395
2402 2401 2399
2404 830 362
2406 578 362
2408 2407 2404
2410 2406 2405
2412 2411 2409
2414 828 362
2416 576 362
2418 2417 2414
2420 2416 2415
2422 2421 2419
2424 826 362
2426 574 362
2428 2427 2424
2430 2426 2425
2432 2431 2429
2434 824 362
2436 572 362
2438 2437 2434
2440 2436 2435
2442 2441 2439
2444 822 362
2446 570 362
2448 2447 2444
2450 2446 2445
2452 2451 2449
2454 820 362
2456 568 362
2458 2457 2454
2460 2456 2455
2462 2461 2459
2464 818 362
2466 566 362
2468 2467 2464
2470 2466 2465
2472 2471 2469
2474 816 362
2476 564 362
2478 2477 2474
2480 2476 2475
2482 2481 2479
2484 814 362
2486 562 362
2488 2487 2484
2490 2486 2485
2492 2491 2489
2494 812 362
2496 560 362
2498 2497 2494
2500 2496 2495
2502 2501 2499
2504 810 362
2506 558 362
2508 2507 2504
2510 2506 2505
2512 2511 2509
2514 808 362
2516 556 362
2518 2517 2514
2520 2516 2515
2522 2521 2519
2524 806 362
2526 554 362
2528 2527 2524
2530 2526 2525
2532 2531 2529
2534 804 362
2536 552 362
2538 2537 2534
2540 2536 2535
2542 2541 2539
2544 802 362
2546 550 362
2548 2547 2544
2550 2546 2545
2552 2551 2549
2554 800 362
2556 548 362
2558 2557 2554
2560 2556 2555
2562 2561 2559
2564 798 362
2566 546 362
2568 2567 2564
2570 2566 2565
2572 2571 2569
2574 796 362
2576 544 362
2578 2577 2574
2580 2576 2575
2582 2581 2579
2584 794 362
2586 542 362
2588 2587 2584
2590 2586 2585
2592 2591 2589
2594 792 362
2596 540 362
2598 2597 2594
2600 2596 2595
2602 2601 2599
2604 788 362
2606 536 362
2608 2607 2604
2610 2606 2605
2612 2611 2609
2614 790 362
2616 538 362
2618 2617 2614
2620 2616 2615
2622 2621 2619
2624 2622 2612
2626 2624 2602
2628 2626 2592
2630 2628 2582
2632 2630 2572
2634 2632 2562
2636 2634 2552
2638 2636 2542
2640 2638 2532
2642 2640 2522
2644 2642 2512
2646 2644 2502
2648 2646 2492
2650 2648 2482
2652 2650 2472
2654 2652 2462
2656 2654 2452
2658 2656 2442
2660 2658 2432
2662 2660 2422
2664 2662 2412
2666 2664 2402
2668 2666 2392
2670 2668 2382
2672 2670 2372
2674 2672 2362
2676 2674 2352
2678 2676 2342
2680 2678 2332
2682 2680 2322
2684 2682 2312
2686 2684 2302
2688 786 362
2690 2689 2686
2692 2691 1632
2694 2692 1098
2696 1632 57
2698 2696 1098
2700 1595 1592
2702 2700 1590
2704 2702 1589
2706 2704 1630
2708 2688 2686
2710 2709 2706
2712 2710 1098
2714 2706 56
2716 2714 1098
2718 1594 1593
2720 2718 1590
2722 2720 1589
2724 1094 192
2726 2724 195
2728 2726 2722
2730 1610 1590
2732 2730 1589
2734 190 189
2736 2734 192
2738 2736 195
2740 2738 2732
2742 1598 1588
2744 1602 192
2746 2744 195
2748 2746 2742
2750 2749 2741
2752 2750 2729
2754 2752 1593
2756 2755 2717
2758 2756 2713
2760 2759 2699
2762 2761 2695
2764 2762 1619
2766 2718 1591
2768 2766 1589
2770 2768 1120
2772 2771 2765
2774 2700 1591
2776 2774 1589
2778 1104 1103
2780 2778 1101
2782 2780 1098
2784 2782 2
2786 2784 2776
2788 2787 2773
2790 2789 1609
2792 2774 1588
2794 1034 194
2796 2794 2792
2798 2797 1595
2800 2798 2752
2802 2800 2713
2804 1632 1098
2806 2805 2802
2808 2807 1617
2810 2809 2787
2812 2752 1590
2814 2706 1098
2816 2815 2812
2818 2816 2695
2820 2819 1617
2822 2797 1588
2824 2822 2752
2826 2825 2815
2828 2826 2695
2830 1054 62
2832 2830 65
2834 2832 67
2836 2834 69
2838 2836 71
2840 2838 73
2842 2840 1154
2844 2842 346
2846 488 362
2848 2846 2843
2850 2849 2845
2852 2842 348
2854 490 362
2856 2854 2843
2858 2857 2853
2860 2842 350
2862 492 362
2864 2862 2843
2866 2865 2861
2868 2842 352
2870 494 362
2872 2870 2843
2874 2873 2869
2876 2842 354
2878 496 362
2880 2878 2843
2882 2881 2877
2884 1458 108
2886 2270 1459
2888 2887 2885
2890 1458 110
2892 2280 1459
2894 2893 2891
2896 1458 112
2898 2260 1459
2900 2899 2897
2902 1458 114
2904 2250 1459
2906 2905 2903
2908 1458 116
2910 2240 1459
2912 2911 2909
2914 1458 118
2916 2230 1459
2918 2917 2915
2920 1458 120
2922 2220 1459
2924 2923 2921
2926 1458 122
2928 2210 1459
2930 2929 2927
2932 514 362
2934 516 362
2936 518 362
2938 1458 38
2940 1840 1459
2942 2941 2939
2944 1458 40
2946 1848 1459
2948 2947 2945
2950 1458 42
2952 1832 1459
2954 2953 2951
2956 1458 44
2958 1824 1459
2960 2959 2957
2962 1458 46
2964 1816 1459
2966 2965 2963
2968 1458 48
2970 1808 1459
2972 2971 2969
2974 1458 50
2976 1800 1459
2978 2977 2975
2980 1458 52
2982 1792 1459
2984 2983 2981
2986 1458 124
2988 2606 1459
2990 2989 2987
2992 1458 126
2994 2616 1459
2996 2995 2993
2998 1458 128
3000 2596 1459
3002 3001 2999
3004 1458 130
3006 2586 1459
3008 3007 3005
3010 1458 132
3012 2576 1459
3014 3013 3011
3016 1458 134
3018 2566 1459
3020 3019 3017
3022 1458 136
3024 2556 1459
3026 3025 3023
3028 1458 138
3030 2546 1459
3032 3031 3029
3034 1458 140
3036 2536 1459
3038 3037 3035
3040 1458 142
3042 2526 1459
3044 3043 3041
3046 1458 144
3048 2516 1459
3050 3049 3047
3052 1458 146
3054 2506 1459
3056 3055 3053
3058 1458 148
3060 2496 1459
3062 3061 3059
3064 1458 150
3066 2486 1459
3068 3067 3065
3070 1458 152
3072 2476 1459
3074 3073 3071
3076 1458 154
3078 2466 1459
3080 3079 3077
3082 1458 156
3084 2456 1459
3086 3085 3083
3088 1458 158
3090 2446 1459
3092 3091 3089
3094 1458 160
3096 2436 1459
3098 3097 3095
3100 1458 162
3102 2426 1459
3104 3103 3101
3106 1458 164
3108 2416 1459
3110 3109 3107
3112 1458 166
3114 2406 1459
3116 3115 3113
3118 1458 168
3120 2396 1459
3122 3121 3119
3124 1458 170
3126 2386 1459
3128 3127 3125
3130 1458 172
3132 2376 1459
3134 3133 3131
3136 1458 174
3138 2366 1459
3140 3139 3137
3142 1458 176
3144 2356 1459
3146 3145 3143
3148 1458 178
3150 2346 1459
3152 3151 3149
3154 1458 180
3156 2336 1459
3158 3157 3155
3160 1458 182
3162 2326 1459
3164 3163 3161
3166 1458 184
3168 2316 1459
3170 3169 3167
3172 1458 186
3174 2306 1459
3176 3175 3173
3178 1266 346
3180 600 362
3182 3180 1267
3184 3183 3179
3186 1266 348
3188 602 362
3190 3188 1267
3192 3191 3187
3194 1266 350
3196 604 362
3198 3196 1267
3200 3199 3195
3202 1266 352
3204 606 362
3206 3204 1267
3208 3207 3203
3210 1266 354
3212 608 362
3214 3212 1267
3216 3215 3211
3218 1266 356
3220 610 362
3222 3220 1267
3224 3223 3219
3226 1266 358
3228 612 362
3230 3228 1267
3232 3231 3227
3234 1266 360
3236 614 362
3238 3236 1267
3240 3239 3235
3242 1458 228
3244 2174 1459
3246 3245 3243
3248 1458 230
3250 2184 1459
3252 3251 3249
3254 1458 232
3256 2164 1459
3258 3257 3255
3260 1458 234
3262 2154 1459
3264 3263 3261
3266 1458 236
3268 2144 1459
3270 3269 3267
3272 1458 238
3274 2134 1459
3276 3275 3273
3278 1458 240
3280 2124 1459
3282 3281 3279
3284 1458 242
3286 2114 1459
3288 3287 3285
3290 1344 63
3292 3290 65
3294 3292 67
3296 3294 69
3298 3296 71
3300 3298 73
3302 3300 1154
3304 3302 346
3306 632 362
3308 3306 3303
3310 3309 3305
3312 3302 348
3314 634 362
3316 3314 3303
3318 3317 3313
3320 3302 350
3322 636 362
3324 3322 3303
3326 3325 3321
3328 3302 352
3330 638 362
3332 3330 3303
3334 3333 3329
3336 3302 354
3338 640 362
3340 3338 3303
3342 3341 3337
3344 3302 356
3346 642 362
3348 3346 3303
3350 3349 3345
3352 3302 358
3354 644 362
3356 3354 3303
3358 3357 3353
3360 3302 360
3362 646 362
3364 3362 3303
3366 3365 3361
3368 1154 1066
3370 3368 2172
3372 3369 2268
3374 3373 3371
3376 3368 2182
3378 3369 2278
3380 3379 3377
3382 3368 2162
3384 3369 2258
3386 3385 3383
3388 3368 2152
3390 3369 2248
3392 3391 3389
3394 3368 2142
3396 3369 2238
3398 3397 3395
3400 3368 2132
3402 3369 2228
3404 3403 3401
3406 3368 2122
3408 3369 2218
3410 3409 3407
3412 3368 2112
3414 3369 2208
3416 3415 3413
3418 6 5
3420 3418 9
3422 3420 11
3424 3422 13
3426 3424 15
3428 3426 17
3430 3428 19
3432 3430 1036
3434 3432 1066
3436 3434 350
3438 664 362
3440 3438 3437
3442 1458 22
3444 1920 1459
3446 3445 3443
3448 1458 24
3450 1928 1459
3452 3451 3449
3454 1458 26
3456 1912 1459
3458 3457 3455
3460 1458 28
3462 1904 1459
3464 3463 3461
3466 1458 30
3468 1896 1459
3470 3469 3467
3472 1458 32
3474 1888 1459
3476 3475 3473
3478 1458 34
3480 1880 1459
3482 3481 3479
3484 1458 36
3486 1872 1459
3488 3487 3485
3490 1615 1019
3492 1019 1017
3494 3493 1021
3496 3494 1615
3498 1021 1015
3500 3499 1023
3502 3500 1615
3504 694 362
3506 1458 74
3508 2000 1459
3510 3509 3507
3512 1458 76
3514 2008 1459
3516 3515 3513
3518 1458 78
3520 1992 1459
3522 3521 3519
3524 1458 80
3526 1984 1459
3528 3527 3525
3530 1458 82
3532 1976 1459
3534 3533 3531
3536 1458 84
3538 1968 1459
3540 3539 3537
3542 1458 86
3544 1960 1459
3546 3545 3543
3548 1458 88
3550 1952 1459
3552 3551 3549
3554 712 362
3556 3554 3303
3558 3557 3305
3560 714 362
3562 3560 3303
3564 3563 3313
3566 716 362
3568 3566 3303
3570 3569 3321
3572 718 362
3574 3572 3303
3576 3575 3329
3578 720 362
3580 3578 3303
3582 3581 3337
3584 722 362
3586 3584 3303
3588 3587 3345
3590 724 362
3592 3590 3303
3594 3593 3353
3596 726 362
3598 3596 3303
3600 3599 3361
3602 728 362
3604 3368 346
3606 3369 2172
3608 3607 3605
3610 3368 348
3612 3369 2182
3614 3613 3611
3616 3368 350
3618 3369 2162
3620 3619 3617
3622 3368 352
3624 3369 2152
3626 3625 3623
3628 3368 354
3630 3369 2142
3632 3631 3629
3634 3368 356
3636 3369 2132
3638 3637 3635
3640 3368 358
3642 3369 2122
3644 3643 3641
3646 3368 360
3648 3369 2112
3650 3649 3647
3652 902 746
3654 903 664
3656 3654 1068
3658 3657 3653
3660 3659 362
3662 1156 63
3664 3662 65
3666 3664 67
3668 3666 69
3670 3668 71
3672 3670 73
3674 3672 3432
3676 446 362
3678 3677 346
3680 3679 1624
3682 3680 3674
3684 1631 1624
3686 1626 1625
3688 868 362
3690 3688 2113
3692 3689 2112
3694 3693 3691
3696 866 362
3698 3696 2123
3700 3697 2122
3702 3701 3699
3704 864 362
3706 3704 2133
3708 3705 2132
3710 3709 3707
3712 862 362
3714 3712 2143
3716 3713 2142
3718 3717 3715
3720 860 362
3722 3720 2153
3724 3721 2152
3726 3725 3723
3728 858 362
3730 3728 2163
3732 3729 2162
3734 3733 3731
3736 854 362
3738 3736 2173
3740 3737 2172
3742 3741 3739
3744 856 362
3746 3744 2183
3748 3745 2182
3750 3749 3747
3752 3750 3742
3754 3752 3734
3756 3754 3726
3758 3756 3718
3760 3758 3710
3762 3760 3702
3764 3762 3694
3766 3237 3229
3768 3766 2689
3770 3220 3205
3772 3196 3180
3774 3772 3770
3776 3774 3768
3778 3236 3228
3780 3778 2688
3782 3221 3204
3784 3197 3181
3786 3784 3782
3788 3786 3780
3790 3789 3777
3792 3791 3189
3794 3792 3213
3796 3794 3764
3798 884 362
3800 3798 2209
3802 3799 2208
3804 3803 3801
3806 882 362
3808 3806 2219
3810 3807 2218
3812 3811 3809
3814 880 362
3816 3814 2229
3818 3815 2228
3820 3819 3817
3822 878 362
3824 3822 2239
3826 3823 2238
3828 3827 3825
3830 876 362
3832 3830 2249
3834 3831 2248
3836 3835 3833
3838 874 362
3840 3838 2259
3842 3839 2258
3844 3843 3841
3846 870 362
3848 3846 2269
3850 3847 2268
3852 3851 3849
3854 872 362
3856 3854 2279
3858 3855 2278
3860 3859 3857
3862 3860 3852
3864 3862 3844
3866 3864 3836
3868 3866 3828
3870 3868 3820
3872 3870 3812
3874 3872 3804
3876 3874 3796
3878 692 362
3880 3878 3876
3882 3880 344
3884 3882 3686
3886 3885 3685
3888 3887 3675
3890 3889 3683
3892 3679 1627
3894 3893 3674
3896 1631 1628
3898 3897 3687
3900 3899 3675
3902 3901 3895
3904 1458 196
3906 2080 1459
3908 3907 3905
3910 1458 198
3912 2088 1459
3914 3913 3911
3916 1458 200
3918 2072 1459
3920 3919 3917
3922 1458 202
3924 2064 1459
3926 3925 3923
3928 1458 204
3930 2056 1459
3932 3931 3929
3934 1458 206
3936 2048 1459
3938 3937 3935
3940 1458 208
3942 2040 1459
3944 3943 3941
3946 1458 210
3948 2032 1459
3950 3949 3947
3952 1252 63
3954 3952 65
3956 3954 67
3958 3956 69
3960 3958 71
3962 3960 73
3964 3962 1154
3966 3964 1682
3968 3965 1760
3970 3969 3967
3972 3964 1690
3974 3965 1768
3976 3975 3973
3978 3964 1674
3980 3965 1752
3982 3981 3979
3984 3964 1666
3986 3965 1744
3988 3987 3985
3990 3964 1658
3992 3965 1736
3994 3993 3991
3996 3964 1650
3998 3965 1728
4000 3999 3997
4002 3964 1642
4004 3965 1720
4006 4005 4003
4008 3964 1634
4010 3965 1712
4012 4011 4009
4014 2734 193
4016 4014 195
4018 4016 280
4020 4017 2604
4022 4021 4019
4024 4016 282
4026 4017 2614
4028 4027 4025
4030 4016 284
4032 4017 2594
4034 4033 4031
4036 4016 286
4038 4017 2584
4040 4039 4037
4042 4016 288
4044 4017 2574
4046 4045 4043
4048 4016 290
4050 4017 2564
4052 4051 4049
4054 4016 292
4056 4017 2554
4058 4057 4055
4060 4016 294
4062 4017 2544
4064 4063 4061
4066 4016 296
4068 4017 2534
4070 4069 4067
4072 4016 298
4074 4017 2524
4076 4075 4073
4078 4016 300
4080 4017 2514
4082 4081 4079
4084 4016 302
4086 4017 2504
4088 4087 4085
4090 4016 304
4092 4017 2494
4094 4093 4091
4096 4016 306
4098 4017 2484
4100 4099 4097
4102 4016 308
4104 4017 2474
4106 4105 4103
4108 4016 310
4110 4017 2464
4112 4111 4109
4114 4016 312
4116 4017 2454
4118 4117 4115
4120 4016 314
4122 4017 2444
4124 4123 4121
4126 4016 316
4128 4017 2434
4130 4129 4127
4132 4016 318
4134 4017 2424
4136 4135 4133
4138 4016 320
4140 4017 2414
4142 4141 4139
4144 4016 322
4146 4017 2404
4148 4147 4145
4150 4016 324
4152 4017 2394
4154 4153 4151
4156 4016 326
4158 4017 2384
4160 4159 4157
4162 4016 328
4164 4017 2374
4166 4165 4163
4168 4016 330
4170 4017 2364
4172 4171 4169
4174 4016 332
4176 4017 2354
4178 4177 4175
4180 4016 334
4182 4017 2344
4184 4183 4181
4186 4016 336
4188 4017 2334
4190 4189 4187
4192 4016 338
4194 4017 2324
4196 4195 4193
4198 4016 340
4200 4017 2314
4202 4201 4199
4204 4016 342
4206 4017 2304
4208 4207 4205
4210 4016 246
4212 4017 3736
4214 4213 4211
4216 4016 248
4218 4017 3744
4220 4219 4217
4222 4016 250
4224 4017 3728
4226 4225 4223
4228 4016 252
4230 4017 3720
4232 4231 4229
4234 4016 254
4236 4017 3712
4238 4237 4235
4240 4016 256
4242 4017 3704
4244 4243 4241
4246 4016 258
4248 4017 3696
4250 4249 4247
4252 4016 260
4254 4017 3688
4256 4255 4253
4258 4016 262
4260 4017 3846
4262 4261 4259
4264 4016 264
4266 4017 3854
4268 4267 4265
4270 4016 266
4272 4017 3838
4274 4273 4271
4276 4016 268
4278 4017 3830
4280 4279 4277
4282 4016 270
4284 4017 3822
4286 4285 4283
4288 4016 272
4290 4017 3814
4292 4291 4289
4294 4016 274
4296 4017 3806
4298 4297 4295
4300 4016 276
4302 4017 3798
4304 4303 4301
4306 3964 346
4308 3965 1682
4310 4309 4307
4312 3964 348
4314 3965 1690
4316 4315 4313
4318 3964 350
4320 3965 1674
4322 4321 4319
4324 3964 352
4326 3965 1666
4328 4327 4325
4330 3964 354
4332 3965 1658
4334 4333 4331
4336 3964 356
4338 3965 1650
4340 4339 4337
4342 3964 358
4344 3965 1642
4346 4345 4343
4348 3964 360
4350 3965 1634
4352 4351 4349
4354 904 362
4356 906 362
4358 908 362
4360 1096 195
4362 4360 3430
4364 4362 1168
4366 1627 1625
4368 4366 4364
4370 4369 4359
4372 2172 1108
4374 910 362
4376 4375 1117
4378 4377 1109
4380 4379 4373
4382 2182 1108
4384 912 362
4386 4385 1117
4388 4387 1109
4390 4389 4383
4392 2162 1108
4394 914 362
4396 4394 1117
4398 4396 1109
4400 4399 4393
4402 4369 916
4404 4402 362
4406 4368 280
4408 4407 4405
4410 4369 918
4412 4410 362
4414 4368 282
4416 4415 4413
4418 4369 920
4420 4418 362
4422 4368 284
4424 4423 4421
4426 4369 922
4428 4426 362
4430 4368 286
4432 4431 4429
4434 4369 924
4436 4434 362
4438 4368 288
4440 4439 4437
4442 4369 926
4444 4442 362
4446 4368 290
4448 4447 4445
4450 4369 928
4452 4450 362
4454 4368 292
4456 4455 4453
4458 4369 930
4460 4458 362
4462 4368 294
4464 4463 4461
4466 4369 932
4468 4466 362
4470 4368 296
4472 4471 4469
4474 4369 934
4476 4474 362
4478 4368 298
4480 4479 4477
4482 4369 936
4484 4482 362
4486 4368 300
4488 4487 4485
4490 4369 938
4492 4490 362
4494 4368 302
4496 4495 4493
4498 4369 940
4500 4498 362
4502 4368 304
4504 4503 4501
4506 4369 942
4508 4506 362
4510 4368 306
4512 4511 4509
4514 4369 944
4516 4514 362
4518 4368 308
4520 4519 4517
4522 4369 946
4524 4522 362
4526 4368 310
4528 4527 4525
4530 4369 948
4532 4530 362
4534 4368 312
4536 4535 4533
4538 4369 950
4540 4538 362
4542 4368 314
4544 4543 4541
4546 4369 952
4548 4546 362
4550 4368 316
4552 4551 4549
4554 4369 954
4556 4554 362
4558 4368 318
4560 4559 4557
4562 4369 956
4564 4562 362
4566 4368 320
4568 4567 4565
4570 4369 958
4572 4570 362
4574 4368 322
4576 4575 4573
4578 4369 960
4580 4578 362
4582 4368 324
4584 4583 4581
4586 4369 962
4588 4586 362
4590 4368 326
4592 4591 4589
4594 4369 964
4596 4594 362
4598 4368 328
4600 4599 4597
4602 4369 966
4604 4602 362
4606 4368 330
4608 4607 4605
4610 4369 968
4612 4610 362
4614 4368 332
4616 4615 4613
4618 4369 970
4620 4618 362
4622 4368 334
4624 4623 4621
4626 4369 972
4628 4626 362
4630 4368 336
4632 4631 4629
4634 4369 974
4636 4634 362
4638 4368 338
4640 4639 4637
4642 4369 976
4644 4642 362
4646 4368 340
4648 4647 4645
4650 4369 978
4652 4650 362
4654 4368 342
4656 4655 4653
4658 980 362
4660 359 356
4662 4660 361
4664 350 346
4666 4664 353
4668 4666 4662
4670 358 357
4672 4670 360
4674 351 347
4676 4674 352
4678 4676 4672
4680 4679 4669
4682 4681 349
4684 4682 355
4686 4684 1266
4688 4687 4659
4690 352 348
4692 4690 4664
4694 4692 355
4696 4694 356
4698 4696 358
4700 4698 3234
4702 4701 4689
4704 982 362
4706 4704 4687
4708 4707 4701
4710 3434 348
4712 1142 11
4714 4712 13
4716 4714 15
4718 4716 17
4720 4718 1036
4722 4360 3428
4724 4722 4367
4726 4725 4721
4728 4727 19
4730 984 362
4732 1076 1068
4734 4733 4730
4736 4735 4729
4738 4737 4711
4740 986 362
4742 1114 1101
4744 4742 1098
4746 3560 3555
4748 4746 3567
4750 4748 3573
4752 4750 3579
4754 4752 3585
4756 4754 3591
4758 4756 3597
4760 4758 4744
4762 3560 3554
4764 4762 3567
4766 4764 3573
4768 4766 3579
4770 4768 3585
4772 4770 3591
4774 4772 3597
4776 4774 4744
4778 1105 1102
4780 4778 1101
4782 4780 1098
4784 4782 90
4786 4785 1113
4788 4786 4777
4790 4788 1102
4792 2153 2143
4794 4792 2133
4796 4794 2122
4798 4796 2113
4800 4798 4776
4802 4801 4791
4804 4802 4761
4806 4756 3596
4808 4806 4744
4810 2785 1104
4812 4810 4788
4814 4813 4801
4816 4814 4809
4818 4799 4776
4820 1121 1100
4822 4821 4819
4824 994 362
4826 996 362
4828 4827 1089
4830 4829 1068
4832 4826 2785
4834 4833 4785
4836 4835 1069
4838 4837 4831
4840 1358 346
4842 1360 1359
4844 4843 4841
4846 1358 348
4848 1370 1359
4850 4849 4847
4852 1358 350
4854 1380 1359
4856 4855 4853
4858 1358 352
4860 1390 1359
4862 4861 4859
4864 1358 354
4866 1400 1359
4868 4867 4865
4870 1358 356
4872 1410 1359
4874 4873 4871
4876 1358 358
4878 1420 1359
4880 4879 4877
4882 1358 360
4884 1430 1359
4886 4885 4883
i0 controllable_featNWCClass_conc
i1 controllable_bank_abs<0>
i2 controllable_bank_abs<1>
i3 controllable_bank_abs<2>
i4 controllable_bank_abs<3>
i5 controllable_bank_abs<4>
i6 controllable_bank_abs<5>
i7 controllable_bank_abs<6>
i8 controllable_bank_abs<7>
i9 controllable_cmdErr_conc
i10 i_reqLBA3_abs<0>
i11 i_reqLBA3_abs<1>
i12 i_reqLBA3_abs<2>
i13 i_reqLBA3_abs<3>
i14 i_reqLBA3_abs<4>
i15 i_reqLBA3_abs<5>
i16 i_reqLBA3_abs<6>
i17 i_reqLBA3_abs<7>
i18 i_reqLBA2_abs<0>
i19 i_reqLBA2_abs<1>
i20 i_reqLBA2_abs<2>
i21 i_reqLBA2_abs<3>
i22 i_reqLBA2_abs<4>
i23 i_reqLBA2_abs<5>
i24 i_reqLBA2_abs<6>
i25 i_reqLBA2_abs<7>
i26 controllable_busMasterClass_conc
i27 i_transSuccess_conc
i28 controllable_addr_abs<0>
i29 controllable_addr_abs<1>
i30 controllable_addr_abs<2>
i31 controllable_addr_abs<3>
i32 controllable_addr_abs<4>
i33 controllable_addr_abs<5>
i34 controllable_addr_abs<6>
i35 controllable_addr_abs<7>
i36 i_reqLBA4_abs<0>
i37 i_reqLBA4_abs<1>
i38 i_reqLBA4_abs<2>
i39 i_reqLBA4_abs<3>
i40 i_reqLBA4_abs<4>
i41 i_reqLBA4_abs<5>
i42 i_reqLBA4_abs<6>
i43 i_reqLBA4_abs<7>
i44 controllable_featWCClass_conc
i45 i_reqLBA1_abs<0>
i46 i_reqLBA1_abs<1>
i47 i_reqLBA1_abs<2>
i48 i_reqLBA1_abs<3>
i49 i_reqLBA1_abs<4>
i50 i_reqLBA1_abs<5>
i51 i_reqLBA1_abs<6>
i52 i_reqLBA1_abs<7>
i53 i_reqSect1_abs<0>
i54 i_reqSect1_abs<1>
i55 i_reqSect1_abs<2>
i56 i_reqSect1_abs<3>
i57 i_reqSect1_abs<4>
i58 i_reqSect1_abs<5>
i59 i_reqSect1_abs<6>
i60 i_reqSect1_abs<7>
i61 i_reqBuf_abs<0>
i62 i_reqBuf_abs<1>
i63 i_reqBuf_abs<2>
i64 i_reqBuf_abs<3>
i65 i_reqBuf_abs<4>
i66 i_reqBuf_abs<5>
i67 i_reqBuf_abs<6>
i68 i_reqBuf_abs<7>
i69 i_reqBuf_abs<8>
i70 i_reqBuf_abs<9>
i71 i_reqBuf_abs<10>
i72 i_reqBuf_abs<11>
i73 i_reqBuf_abs<12>
i74 i_reqBuf_abs<13>
i75 i_reqBuf_abs<14>
i76 i_reqBuf_abs<15>
i77 i_reqBuf_abs<16>
i78 i_reqBuf_abs<17>
i79 i_reqBuf_abs<18>
i80 i_reqBuf_abs<19>
i81 i_reqBuf_abs<20>
i82 i_reqBuf_abs<21>
i83 i_reqBuf_abs<22>
i84 i_reqBuf_abs<23>
i85 i_reqBuf_abs<24>
i86 i_reqBuf_abs<25>
i87 i_reqBuf_abs<26>
i88 i_reqBuf_abs<27>
i89 i_reqBuf_abs<28>
i90 i_reqBuf_abs<29>
i91 i_reqBuf_abs<30>
i92 i_reqBuf_abs<31>
i93 controllable_tag_conc<0>
i94 controllable_tag_conc<1>
i95 controllable_tag_conc<2>
i96 controllable_tag_conc<3>
i97 i_reqLBA5_abs<0>
i98 i_reqLBA5_abs<1>
i99 i_reqLBA5_abs<2>
i100 i_reqLBA5_abs<3>
i101 i_reqLBA5_abs<4>
i102 i_reqLBA5_abs<5>
i103 i_reqLBA5_abs<6>
i104 i_reqLBA5_abs<7>
i105 i_reqLBA0_abs<0>
i106 i_reqLBA0_abs<1>
i107 i_reqLBA0_abs<2>
i108 i_reqLBA0_abs<3>
i109 i_reqLBA0_abs<4>
i110 i_reqLBA0_abs<5>
i111 i_reqLBA0_abs<6>
i112 i_reqLBA0_abs<7>
i113 i_reqSect0_abs<0>
i114 i_reqSect0_abs<1>
i115 i_reqSect0_abs<2>
i116 i_reqSect0_abs<3>
i117 i_reqSect0_abs<4>
i118 i_reqSect0_abs<5>
i119 i_reqSect0_abs<6>
i120 i_reqSect0_abs<7>
i121 i_osReqType_conc
i122 controllable_fillPrdNSect_abs<0>
i123 controllable_fillPrdNSect_abs<1>
i124 controllable_fillPrdNSect_abs<2>
i125 controllable_fillPrdNSect_abs<3>
i126 controllable_fillPrdNSect_abs<4>
i127 controllable_fillPrdNSect_abs<5>
i128 controllable_fillPrdNSect_abs<6>
i129 controllable_fillPrdNSect_abs<7>
i130 controllable_fillPrdNSect_abs<8>
i131 controllable_fillPrdNSect_abs<9>
i132 controllable_fillPrdNSect_abs<10>
i133 controllable_fillPrdNSect_abs<11>
i134 controllable_fillPrdNSect_abs<12>
i135 controllable_fillPrdNSect_abs<13>
i136 controllable_fillPrdNSect_abs<14>
i137 controllable_fillPrdNSect_abs<15>
i138 controllable_featXFRClass_conc
i139 controllable_fillPrdAddr_abs<0>
i140 controllable_fillPrdAddr_abs<1>
i141 controllable_fillPrdAddr_abs<2>
i142 controllable_fillPrdAddr_abs<3>
i143 controllable_fillPrdAddr_abs<4>
i144 controllable_fillPrdAddr_abs<5>
i145 controllable_fillPrdAddr_abs<6>
i146 controllable_fillPrdAddr_abs<7>
i147 controllable_fillPrdAddr_abs<8>
i148 controllable_fillPrdAddr_abs<9>
i149 controllable_fillPrdAddr_abs<10>
i150 controllable_fillPrdAddr_abs<11>
i151 controllable_fillPrdAddr_abs<12>
i152 controllable_fillPrdAddr_abs<13>
i153 controllable_fillPrdAddr_abs<14>
i154 controllable_fillPrdAddr_abs<15>
i155 controllable_fillPrdAddr_abs<16>
i156 controllable_fillPrdAddr_abs<17>
i157 controllable_fillPrdAddr_abs<18>
i158 controllable_fillPrdAddr_abs<19>
i159 controllable_fillPrdAddr_abs<20>
i160 controllable_fillPrdAddr_abs<21>
i161 controllable_fillPrdAddr_abs<22>
i162 controllable_fillPrdAddr_abs<23>
i163 controllable_fillPrdAddr_abs<24>
i164 controllable_fillPrdAddr_abs<25>
i165 controllable_fillPrdAddr_abs<26>
i166 controllable_fillPrdAddr_abs<27>
i167 controllable_fillPrdAddr_abs<28>
i168 controllable_fillPrdAddr_abs<29>
i169 controllable_fillPrdAddr_abs<30>
i170 controllable_fillPrdAddr_abs<31>
i171 controllable_dmaStartClass_conc
i172 controllable_write8_val_abs<0>
i173 controllable_write8_val_abs<1>
i174 controllable_write8_val_abs<2>
i175 controllable_write8_val_abs<3>
i176 controllable_write8_val_abs<4>
i177 controllable_write8_val_abs<5>
i178 controllable_write8_val_abs<6>
i179 controllable_write8_val_abs<7>
l0 n363
l1 state_regStatus_ERR_conc_out
l2 state_pioDMA_conc_out
l3 state_regBMStatus_resv_conc<0>_out
l4 state_regBMStatus_resv_conc<1>_out
l5 state_regStatus_obs_conc<0>_out
l6 state_regStatus_obs_conc<1>_out
l7 state_regBMStatus_ACTV_conc_out
l8 state_regLBAMid1_abs<0>_out
l9 state_regLBAMid1_abs<1>_out
l10 state_regLBAMid1_abs<2>_out
l11 state_regLBAMid1_abs<3>_out
l12 state_regLBAMid1_abs<4>_out
l13 state_regLBAMid1_abs<5>_out
l14 state_regLBAMid1_abs<6>_out
l15 state_regLBAMid1_abs<7>_out
l16 state_stInternal_conc<0>_out
l17 state_stInternal_conc<1>_out
l18 state_regLBAMid0_abs<0>_out
l19 state_regLBAMid0_abs<1>_out
l20 state_regLBAMid0_abs<2>_out
l21 state_regLBAMid0_abs<3>_out
l22 state_regLBAMid0_abs<4>_out
l23 state_regLBAMid0_abs<5>_out
l24 state_regLBAMid0_abs<6>_out
l25 state_regLBAMid0_abs<7>_out
l26 state_regLBAHigh1_abs<0>_out
l27 state_regLBAHigh1_abs<1>_out
l28 state_regLBAHigh1_abs<2>_out
l29 state_regLBAHigh1_abs<3>_out
l30 state_regLBAHigh1_abs<4>_out
l31 state_regLBAHigh1_abs<5>_out
l32 state_regLBAHigh1_abs<6>_out
l33 state_regLBAHigh1_abs<7>_out
l34 state_regError_abs<0>_out
l35 state_regError_abs<1>_out
l36 state_regError_abs<2>_out
l37 state_regError_abs<3>_out
l38 state_regError_abs<4>_out
l39 state_regError_abs<5>_out
l40 state_regError_abs<6>_out
l41 state_regError_abs<7>_out
l42 state_regBMCommand_Start_abs_out
l43 state_os_lba0_abs<0>_out
l44 state_os_lba0_abs<1>_out
l45 state_os_lba0_abs<2>_out
l46 state_os_lba0_abs<3>_out
l47 state_os_lba0_abs<4>_out
l48 state_os_lba0_abs<5>_out
l49 state_os_lba0_abs<6>_out
l50 state_os_lba0_abs<7>_out
l51 state_os_lba1_abs<0>_out
l52 state_os_lba1_abs<1>_out
l53 state_os_lba1_abs<2>_out
l54 state_os_lba1_abs<3>_out
l55 state_os_lba1_abs<4>_out
l56 state_os_lba1_abs<5>_out
l57 state_os_lba1_abs<6>_out
l58 state_os_lba1_abs<7>_out
l59 state_osState_conc<0>_out
l60 state_osState_conc<1>_out
l61 state_osState_conc<2>_out
l62 state_osState_conc<3>_out
l63 state_regDev_LBExt_abs<0>_out
l64 state_regDev_LBExt_abs<1>_out
l65 state_regDev_LBExt_abs<2>_out
l66 state_regDev_LBExt_abs<3>_out
l67 state_regDev_LBExt_abs<4>_out
l68 state_os_sect1_abs<0>_out
l69 state_os_sect1_abs<1>_out
l70 state_os_sect1_abs<2>_out
l71 state_os_sect1_abs<3>_out
l72 state_os_sect1_abs<4>_out
l73 state_os_sect1_abs<5>_out
l74 state_os_sect1_abs<6>_out
l75 state_os_sect1_abs<7>_out
l76 state_readPrd_conc_out
l77 state_regStatus_DRDY_conc_out
l78 state_srstTimerSignalled_conc_out
l79 state_os_lba2_abs<0>_out
l80 state_os_lba2_abs<1>_out
l81 state_os_lba2_abs<2>_out
l82 state_os_lba2_abs<3>_out
l83 state_os_lba2_abs<4>_out
l84 state_os_lba2_abs<5>_out
l85 state_os_lba2_abs<6>_out
l86 state_os_lba2_abs<7>_out
l87 state_os_buf_abs<0>_out
l88 state_os_buf_abs<1>_out
l89 state_os_buf_abs<2>_out
l90 state_os_buf_abs<3>_out
l91 state_os_buf_abs<4>_out
l92 state_os_buf_abs<5>_out
l93 state_os_buf_abs<6>_out
l94 state_os_buf_abs<7>_out
l95 state_os_buf_abs<8>_out
l96 state_os_buf_abs<9>_out
l97 state_os_buf_abs<10>_out
l98 state_os_buf_abs<11>_out
l99 state_os_buf_abs<12>_out
l100 state_os_buf_abs<13>_out
l101 state_os_buf_abs<14>_out
l102 state_os_buf_abs<15>_out
l103 state_os_buf_abs<16>_out
l104 state_os_buf_abs<17>_out
l105 state_os_buf_abs<18>_out
l106 state_os_buf_abs<19>_out
l107 state_os_buf_abs<20>_out
l108 state_os_buf_abs<21>_out
l109 state_os_buf_abs<22>_out
l110 state_os_buf_abs<23>_out
l111 state_os_buf_abs<24>_out
l112 state_os_buf_abs<25>_out
l113 state_os_buf_abs<26>_out
l114 state_os_buf_abs<27>_out
l115 state_os_buf_abs<28>_out
l116 state_os_buf_abs<29>_out
l117 state_os_buf_abs<30>_out
l118 state_os_buf_abs<31>_out
l119 state_regCommand_abs<0>_out
l120 state_regCommand_abs<1>_out
l121 state_regCommand_abs<2>_out
l122 state_regCommand_abs<3>_out
l123 state_regCommand_abs<4>_out
l124 state_regCommand_abs<5>_out
l125 state_regCommand_abs<6>_out
l126 state_regCommand_abs<7>_out
l127 state_os_sect0_abs<0>_out
l128 state_os_sect0_abs<1>_out
l129 state_os_sect0_abs<2>_out
l130 state_os_sect0_abs<3>_out
l131 state_os_sect0_abs<4>_out
l132 state_os_sect0_abs<5>_out
l133 state_os_sect0_abs<6>_out
l134 state_os_sect0_abs<7>_out
l135 state_regFeature1_abs<0>_out
l136 state_regFeature1_abs<1>_out
l137 state_regFeature1_abs<2>_out
l138 state_regFeature1_abs<3>_out
l139 state_regFeature1_abs<4>_out
l140 state_regFeature1_abs<5>_out
l141 state_regFeature1_abs<6>_out
l142 state_regFeature1_abs<7>_out
l143 state_regSectors1_abs<0>_out
l144 state_regSectors1_abs<1>_out
l145 state_regSectors1_abs<2>_out
l146 state_regSectors1_abs<3>_out
l147 state_regSectors1_abs<4>_out
l148 state_regSectors1_abs<5>_out
l149 state_regSectors1_abs<6>_out
l150 state_regSectors1_abs<7>_out
l151 state_regBMStatus_IRQ_conc_out
l152 state_regControl_HOB_conc_out
l153 state_os_lba3_abs<0>_out
l154 state_os_lba3_abs<1>_out
l155 state_os_lba3_abs<2>_out
l156 state_os_lba3_abs<3>_out
l157 state_os_lba3_abs<4>_out
l158 state_os_lba3_abs<5>_out
l159 state_os_lba3_abs<6>_out
l160 state_os_lba3_abs<7>_out
l161 state_regBMStatus_DRV1CAP_conc_out
l162 fair_cnt<0>_out
l163 fair_cnt<1>_out
l164 fair_cnt<2>_out
l165 state_regDev_LBA_abs_out
l166 state_regBMStatus_SMPLX_conc_out
l167 state_os_lba4_abs<0>_out
l168 state_os_lba4_abs<1>_out
l169 state_os_lba4_abs<2>_out
l170 state_os_lba4_abs<3>_out
l171 state_os_lba4_abs<4>_out
l172 state_os_lba4_abs<5>_out
l173 state_os_lba4_abs<6>_out
l174 state_os_lba4_abs<7>_out
l175 state_regFeature0_abs<0>_out
l176 state_regFeature0_abs<1>_out
l177 state_regFeature0_abs<2>_out
l178 state_regFeature0_abs<3>_out
l179 state_regFeature0_abs<4>_out
l180 state_regFeature0_abs<5>_out
l181 state_regFeature0_abs<6>_out
l182 state_regFeature0_abs<7>_out
l183 state_regStatus_DRQ_conc_out
l184 state_regSectors0_abs<0>_out
l185 state_regSectors0_abs<1>_out
l186 state_regSectors0_abs<2>_out
l187 state_regSectors0_abs<3>_out
l188 state_regSectors0_abs<4>_out
l189 state_regSectors0_abs<5>_out
l190 state_regSectors0_abs<6>_out
l191 state_regSectors0_abs<7>_out
l192 state_irqAsserted_conc_out
l193 state_stDMACmd_conc<0>_out
l194 state_stDMACmd_conc<1>_out
l195 state_os_lba5_abs<0>_out
l196 state_os_lba5_abs<1>_out
l197 state_os_lba5_abs<2>_out
l198 state_os_lba5_abs<3>_out
l199 state_os_lba5_abs<4>_out
l200 state_os_lba5_abs<5>_out
l201 state_os_lba5_abs<6>_out
l202 state_os_lba5_abs<7>_out
l203 state_regLBALow1_abs<0>_out
l204 state_regLBALow1_abs<1>_out
l205 state_regLBALow1_abs<2>_out
l206 state_regLBALow1_abs<3>_out
l207 state_regLBALow1_abs<4>_out
l208 state_regLBALow1_abs<5>_out
l209 state_regLBALow1_abs<6>_out
l210 state_regLBALow1_abs<7>_out
l211 state_regControl_SRST_conc_out
l212 state_regBMCommand_RW_abs_out
l213 state_bufAddr_abs<0>_out
l214 state_bufAddr_abs<1>_out
l215 state_bufAddr_abs<2>_out
l216 state_bufAddr_abs<3>_out
l217 state_bufAddr_abs<4>_out
l218 state_bufAddr_abs<5>_out
l219 state_bufAddr_abs<6>_out
l220 state_bufAddr_abs<7>_out
l221 state_bufAddr_abs<8>_out
l222 state_bufAddr_abs<9>_out
l223 state_bufAddr_abs<10>_out
l224 state_bufAddr_abs<11>_out
l225 state_bufAddr_abs<12>_out
l226 state_bufAddr_abs<13>_out
l227 state_bufAddr_abs<14>_out
l228 state_bufAddr_abs<15>_out
l229 state_bufAddr_abs<16>_out
l230 state_bufAddr_abs<17>_out
l231 state_bufAddr_abs<18>_out
l232 state_bufAddr_abs<19>_out
l233 state_bufAddr_abs<20>_out
l234 state_bufAddr_abs<21>_out
l235 state_bufAddr_abs<22>_out
l236 state_bufAddr_abs<23>_out
l237 state_bufAddr_abs<24>_out
l238 state_bufAddr_abs<25>_out
l239 state_bufAddr_abs<26>_out
l240 state_bufAddr_abs<27>_out
l241 state_bufAddr_abs<28>_out
l242 state_bufAddr_abs<29>_out
l243 state_bufAddr_abs<30>_out
l244 state_bufAddr_abs<31>_out
l245 state_regBMStatus_DRV0CAP_conc_out
l246 state_bufSectors_abs<0>_out
l247 state_bufSectors_abs<1>_out
l248 state_bufSectors_abs<2>_out
l249 state_bufSectors_abs<3>_out
l250 state_bufSectors_abs<4>_out
l251 state_bufSectors_abs<5>_out
l252 state_bufSectors_abs<6>_out
l253 state_bufSectors_abs<7>_out
l254 state_bufSectors_abs<8>_out
l255 state_bufSectors_abs<9>_out
l256 state_bufSectors_abs<10>_out
l257 state_bufSectors_abs<11>_out
l258 state_bufSectors_abs<12>_out
l259 state_bufSectors_abs<13>_out
l260 state_bufSectors_abs<14>_out
l261 state_bufSectors_abs<15>_out
l262 state_regLBALow0_abs<0>_out
l263 state_regLBALow0_abs<1>_out
l264 state_regLBALow0_abs<2>_out
l265 state_regLBALow0_abs<3>_out
l266 state_regLBALow0_abs<4>_out
l267 state_regLBALow0_abs<5>_out
l268 state_regLBALow0_abs<6>_out
l269 state_regLBALow0_abs<7>_out
l270 state_regControl_NIEn_conc_out
l271 state_regStatus_BSY_conc<0>_out
l272 state_regStatus_BSY_conc<1>_out
l273 state_prdValid_conc_out
l274 state_transferMode_abs<0>_out
l275 state_transferMode_abs<1>_out
l276 state_transferMode_abs<2>_out
l277 state_regBMPRD_abs<0>_out
l278 state_regBMPRD_abs<1>_out
l279 state_regBMPRD_abs<2>_out
l280 state_regBMPRD_abs<3>_out
l281 state_regBMPRD_abs<4>_out
l282 state_regBMPRD_abs<5>_out
l283 state_regBMPRD_abs<6>_out
l284 state_regBMPRD_abs<7>_out
l285 state_regBMPRD_abs<8>_out
l286 state_regBMPRD_abs<9>_out
l287 state_regBMPRD_abs<10>_out
l288 state_regBMPRD_abs<11>_out
l289 state_regBMPRD_abs<12>_out
l290 state_regBMPRD_abs<13>_out
l291 state_regBMPRD_abs<14>_out
l292 state_regBMPRD_abs<15>_out
l293 state_regBMPRD_abs<16>_out
l294 state_regBMPRD_abs<17>_out
l295 state_regBMPRD_abs<18>_out
l296 state_regBMPRD_abs<19>_out
l297 state_regBMPRD_abs<20>_out
l298 state_regBMPRD_abs<21>_out
l299 state_regBMPRD_abs<22>_out
l300 state_regBMPRD_abs<23>_out
l301 state_regBMPRD_abs<24>_out
l302 state_regBMPRD_abs<25>_out
l303 state_regBMPRD_abs<26>_out
l304 state_regBMPRD_abs<27>_out
l305 state_regBMPRD_abs<28>_out
l306 state_regBMPRD_abs<29>_out
l307 state_regBMPRD_abs<30>_out
l308 state_regBMPRD_abs<31>_out
l309 state_stCommand_conc<0>_out
l310 state_stCommand_conc<1>_out
l311 state_regBMStatus_ERR_conc_out
l312 state_regStatus_DF_conc_out
l313 state_setFeatState_conc<0>_out
l314 state_setFeatState_conc<1>_out
l315 state_setFeatState_conc<2>_out
l316 state_regStatus_bit4_conc_out
l317 state_wce_conc_out
l318 state_regLBAHigh0_abs<0>_out
l319 state_regLBAHigh0_abs<1>_out
l320 state_regLBAHigh0_abs<2>_out
l321 state_regLBAHigh0_abs<3>_out
l322 state_regLBAHigh0_abs<4>_out
l323 state_regLBAHigh0_abs<5>_out
l324 state_regLBAHigh0_abs<6>_out
l325 state_regLBAHigh0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:20 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_a7.v   ---gives--> driver_a7.mv
> abc -c "read_blif_mv driver_a7.mv; strash; refactor; rewrite; dfraig; rewrite; dfraig; write_aiger -s driver_a7y.aig"   ---gives--> driver_a7y.aig
> aigtoaig driver_a7y.aig driver_a7y.aag   ---gives--> driver_a7y.aag (this file)
Content of driver_a7.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_cmdErr_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_cmdErr_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [2:0] state_transferMode_abs;
reg state_pioDMA_conc ;
reg state_wce_conc ;
reg state_irqAsserted_conc ;
reg [1:0] state_stInternal_conc ;
reg [1:0] state_stDMACmd_conc ;
reg [1:0] state_stCommand_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regFeature1_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg [4:0] state_regDev_LBExt_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regError_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regControl_NIEn_conc ;
reg state_regControl_SRST_conc ;
reg state_regControl_HOB_conc ;
reg state_regStatus_ERR_conc ;
reg [1:0] state_regStatus_obs_conc ;
reg state_regStatus_DRQ_conc ;
reg state_regStatus_bit4_conc ;
reg state_regStatus_DF_conc ;
reg state_regStatus_DRDY_conc ;
reg [1:0] state_regStatus_BSY_conc ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg state_regBMStatus_ACTV_conc ;
reg state_regBMStatus_ERR_conc ;
reg state_regBMStatus_IRQ_conc ;
reg [1:0] state_regBMStatus_resv_conc ;
reg state_regBMStatus_DRV0CAP_conc ;
reg state_regBMStatus_DRV1CAP_conc ;
reg state_regBMStatus_SMPLX_conc ;
reg [31:0] state_regBMPRD_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;
reg state_readPrd_conc ;
reg state_prdValid_conc ;
reg state_srstTimerSignalled_conc ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [2:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [2:0] next_state_transferMode_abs;
wire next_state_pioDMA_conc ;
wire next_state_wce_conc ;
wire next_state_irqAsserted_conc ;
wire [1:0] next_state_stInternal_conc ;
wire [1:0] next_state_stDMACmd_conc ;
wire [1:0] next_state_stCommand_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regFeature1_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire [4:0] next_state_regDev_LBExt_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regError_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regControl_NIEn_conc ;
wire next_state_regControl_SRST_conc ;
wire next_state_regControl_HOB_conc ;
wire next_state_regStatus_ERR_conc ;
wire [1:0] next_state_regStatus_obs_conc ;
wire next_state_regStatus_DRQ_conc ;
wire next_state_regStatus_bit4_conc ;
wire next_state_regStatus_DF_conc ;
wire next_state_regStatus_DRDY_conc ;
wire [1:0] next_state_regStatus_BSY_conc ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire next_state_regBMStatus_ACTV_conc ;
wire next_state_regBMStatus_ERR_conc ;
wire next_state_regBMStatus_IRQ_conc ;
wire [1:0] next_state_regBMStatus_resv_conc ;
wire next_state_regBMStatus_DRV0CAP_conc ;
wire next_state_regBMStatus_DRV1CAP_conc ;
wire next_state_regBMStatus_SMPLX_conc ;
wire [31:0] next_state_regBMPRD_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;
wire next_state_readPrd_conc ;
wire next_state_prdValid_conc ;
wire next_state_srstTimerSignalled_conc ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regFeature1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature1_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBExt_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[4:0] : state_regDev_LBExt_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_stCommand_conc    = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? ((controllable_write8_val_abs == `CMD_SET_FEATURE) ? `set_features_cmd : ((controllable_write8_val_abs == `CMD_READ_DMA_EXT || controllable_write8_val_abs == `CMD_WRITE_DMA_EXT) ? `dma_cmd : state_stCommand_conc)) : state_stCommand_conc;
assign next_state_regControl_NIEn_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ? controllable_write8_val_abs[1:1] : state_regControl_NIEn_conc;
assign next_state_regControl_HOB_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ? controllable_write8_val_abs[7:7] : ((controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && (controllable_addr_abs==`REG_FEATURE0 || controllable_addr_abs==`REG_SECTORS || controllable_addr_abs==`REG_LBA_LOW || controllable_addr_abs==`REG_LBA_MID || controllable_addr_abs==`REG_LBA_HIGH)) ? 0 : state_regControl_HOB_conc);
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;
assign next_state_regBMPRD_abs = (controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_PRD) ? ((state_stDMACmd_conc!=`wait_bm_ready) ? state_regBMPRD_abs : controllable_fillPrdAddr_abs) : state_regBMPRD_abs;
assign next_state_prdValid_conc = (controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_PRD) ? ((state_stDMACmd_conc!=`wait_bm_ready) ? state_prdValid_conc : 1) : state_prdValid_conc;
assign next_state_pioDMA_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1 || state_stInternal_conc == `reset_ready) ? 0 : state_pioDMA_conc) :
               state_pioDMA_conc
             ) :
             (
              (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? 1 :
               ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? 0 : state_pioDMA_conc)
             );
assign next_state_wce_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1 || state_stInternal_conc == `reset_ready) ? 1 : state_wce_conc) :
               state_wce_conc
             ) :
             (
              (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC  && controllable_featWCClass_conc==1) ? 1 :
               ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC && controllable_featNWCClass_conc==1) ? 0 : state_wce_conc)
             );

assign next_state_stInternal_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1) ? `reset_ready : ((state_stInternal_conc == `reset_ready) ? `idle : state_stInternal_conc)) :
               state_stInternal_conc
             ) :
             (
              (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD) ? `command : state_stInternal_conc
             );

assign next_state_irqAsserted_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT && state_regControl_NIEn_conc==0 && state_regBMStatus_IRQ_conc!=0) ? 1 : ((state_regControl_NIEn_conc==0) ? 0 : state_irqAsserted_conc);

assign next_state_regBMStatus_ERR_conc = (controllable_tag_conc==`write8  && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS && controllable_write8_val_abs[1:1]==1) ? 0 :
                    ((controllable_tag_conc==`write8  && controllable_bank_abs==`REG_BM_COMMAND && (state_stDMACmd_conc != `wait_bm_ready || state_stDMACmd_conc != `dma_read)) ? 1 :
                    ((controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && state_stDMACmd_conc != `wait_bm_ready) ? 1 :
                    ((controllable_tag_conc==`write8  && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT && state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ? 0 : state_regBMStatus_ERR_conc)));

assign next_state_regBMStatus_IRQ_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS && controllable_write8_val_abs[2:2]==1) ? 0 : state_regBMStatus_IRQ_conc;
assign next_state_regBMStatus_DRV0CAP_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS) ? controllable_write8_val_abs[5:5] : state_regBMStatus_DRV0CAP_conc;
assign next_state_regBMStatus_DRV1CAP_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS) ? controllable_write8_val_abs[6:6] : state_regBMStatus_DRV1CAP_conc;



assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_transferMode_abs = (state_setFeatState_conc==`setFeatXFR0) ? state_regSectors0_abs[2:0] :
                 ((state_setFeatState_conc==`setFeatXFR1) ? 3 : state_transferMode_abs);

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

assign next_state_regControl_SRST_conc = 0;

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 7) || controllable_tag_conc >= 10;

initial
 begin
  state_transferMode_abs = 0;
  state_pioDMA_conc = 0;
  state_wce_conc = 0;
  state_irqAsserted_conc = 0;
  state_stInternal_conc = `idle;
  state_stDMACmd_conc = `wait_bm_ready;
  state_stCommand_conc = `command_start;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regFeature1_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBExt_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regError_abs = 0;
  state_regCommand_abs = 0;
  state_regControl_NIEn_conc = 0;
  state_regControl_SRST_conc = 0;
  state_regControl_HOB_conc = 0;
  state_regStatus_ERR_conc = 0;
  state_regStatus_obs_conc = 0;
  state_regStatus_DRQ_conc = 0;
  state_regStatus_bit4_conc = 0;
  state_regStatus_DF_conc = 0;
  state_regStatus_DRDY_conc = 0;
  state_regStatus_BSY_conc = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_regBMStatus_ACTV_conc = 0;
  state_regBMStatus_ERR_conc = 0;
  state_regBMStatus_IRQ_conc = 0;
  state_regBMStatus_resv_conc = 0;
  state_regBMStatus_DRV0CAP_conc = 0;
  state_regBMStatus_DRV1CAP_conc = 0;
  state_regBMStatus_SMPLX_conc = 0;
  state_regBMPRD_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_readPrd_conc = 0;
  state_prdValid_conc = 0;
  state_srstTimerSignalled_conc = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regFeature1_abs          = next_state_regFeature1_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBExt_abs         = next_state_regDev_LBExt_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_stCommand_conc           = next_state_stCommand_conc ;
  state_regControl_NIEn_conc     = next_state_regControl_NIEn_conc ;
  state_regControl_HOB_conc      = next_state_regControl_HOB_conc ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_regBMPRD_abs             = next_state_regBMPRD_abs ;
  state_prdValid_conc            = next_state_prdValid_conc ;
  state_pioDMA_conc              = next_state_pioDMA_conc ;
  state_wce_conc                 = next_state_wce_conc ;
  state_stInternal_conc          = next_state_stInternal_conc ;
  state_irqAsserted_conc         = next_state_irqAsserted_conc ;
  state_regBMStatus_ERR_conc     = next_state_regBMStatus_ERR_conc ;
  state_regBMStatus_IRQ_conc     = next_state_regBMStatus_IRQ_conc ;
  state_regBMStatus_DRV0CAP_conc = next_state_regBMStatus_DRV0CAP_conc ;
  state_regBMStatus_DRV1CAP_conc = next_state_regBMStatus_DRV1CAP_conc ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_transferMode_abs         = next_state_transferMode_abs ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_regControl_SRST_conc     = next_state_regControl_SRST_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
