# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../final_project_cdd.srcs/sources_1/new/blocked_carry_lookahead_adder.v" \
"../../../../final_project_cdd.srcs/sources_1/imports/Downloads/carry_lookahead_adder.v" \
"../../../../final_project_cdd.srcs/sources_1/new/carry_save_adder.v" \
"../../../../final_project_cdd.srcs/sources_1/new/fpu_add.v" \
"../../../../final_project_cdd.srcs/sources_1/new/fpu_core.v" \
"../../../../final_project_cdd.srcs/sources_1/new/fpu_mul.v" \
"../../../../final_project_cdd.srcs/sources_1/new/hybrid_fast_adder.v" \
"../../../../final_project_cdd.srcs/sources_1/new/mp_adder.v" \
"../../../../final_project_cdd.srcs/sources_1/imports/Downloads/partial_full_adder.v" \
"../../../../final_project_cdd.srcs/sources_1/new/twos_complementer.v" \
"../../../../final_project_cdd.srcs/sources_1/imports/imports/sources_1/new/uart_rx.v" \
"../../../../final_project_cdd.srcs/sources_1/imports/imports/sources_1/imports/Desktop/uart_top.v" \
"../../../../final_project_cdd.srcs/sources_1/imports/imports/sources_1/imports/Desktop/uart_tx.v" \
"../../../../final_project_cdd.srcs/sim_1/new/uart_top_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
