0.7
2020.2
Nov 18 2020
09:47:47
F:/Xilinx/My projects/Github_uploads/Adder_APB/Adder_APB.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
F:/Xilinx/My projects/Github_uploads/Adder_APB/Adder_APB.srcs/sim_1/new/apb_slave_tb.sv,1677135880,systemVerilog,,,,apb_slave_tb,,uvm,,,,,,
F:/Xilinx/My projects/Github_uploads/Adder_APB/Adder_APB.srcs/sources_1/new/Adder.vhd,1677138081,vhdl,,,,apb_master_adder,,,,,,,,
