<html>
<head>
<title> jayresearch </title>
<link rel="stylesheet"
href = "../mystyle.css"
type = "text/css"
/>

</head>

<body>

<h2> Computer System Aarchitecture (CS5202) </h2>
<h3>Dept of Computer Sci and Engg <br> Indian Institute of Technology Tirupati, India</h3>

<hr>

<p> This is a master level course on Computer Architecture. The objective is to study the architectural
concepts and to understand some of the issues of current computer architecture and design
(microarchitecture). The primary attention of the course will be on performance enhancement. The power and
energy efficient architecture will also be discussed. The course has companion CS5292 as a laboratory course
where the programming, simulator (design and use), and analysis related exercises will be carried out. <br> <br>
 
Here is the course content: <a href="./cs5202_syllabus.pdf"> cs5202 content. </a> <br>
Here is a link to laboratory course: <a href="./"> cs5292 </a> </p>

Following would be the tentative lecture plan. 

<hr align="left" width="50%">

<table>

<tr>
<td valign="top"> Lecture 0 (Jan 14): </td> <td> Organisational meeting; <a href="./cs5202-plan.pdf"> Presentation, Handnotes </a><br>
                           Additional material:
                           <ul> 
                               <li> Moore law: past, present and future, IEEE spectrum, June 1997.
<a href="https://ieeexplore.ieee.org/document/591665" target="_blank"> IEEE Explorer </a></li>
                               <li> Gordon Moore, Intel-Memories and the Mircoprocessor, MIT Press 1996.
<a href="https://www.jstor.org/stable/20013439" target="_blank"> jstor link </a>  </li>
                           </ul> 
                               
                      </td>
</tr>

<tr>
<td valign="top"> Lecture 1 (Jan 16): </td> <td> Performance modeling and measurement;  Presentation, Handnotes <br>
                           Additional material:
                            <ul>
                             <li> Chapter 1, Computer Architecture: A Quantitative approach, 5th/6th Edition </li>
                             <li> <a href="https://www.cis.upenn.edu/~milom/cis501-Fall12/lectures/04_performance.pdf"> Lecture notes of Prof Milo</a> </li>
                            </ul>
                      </td>
</tr>


<tr>
<td valign="top"> Lecture 2 (Jan 21): </td> <td> Benchmark program and reporting/summarising performance; 
<a href="./lecture2_performance.pdf"> Presentation, Handnotes </a> <br>
     Additional material:
          <ul>
            <li> Chapter 1, Computer Architecture: A Quantitative approach, 5th/6th Edition </li>
            <li> J.E. Smith, Characterizing Computer Performance with a Single Number, CACM Volume 31, Issue 10 (October 1988), pp.1202-1206  </li>
            <li> <a href="https://www.cis.upenn.edu/~milom/cis501-Fall12/lectures/04_performance.pdf"> Lecture notes of Prof Milo</a> </li>
         </ul>
 </td>
</tr>

<tr>
<td valign="top"> Lecture 3 (Jan 23): </td> 
<td> Measuring and modeling the power and energy consumption; <br>
     Additional material: 
             <ul>
              <li> Chapter 1, Computer Architecture: A Quantitative approach, 5th/6th Edition </li>
              <li> <a href="./power-energy.pdf"> A note from Digital Integrated Circuit, Jan M Rabaey et al </a> </li> 
             </ul>
</td>
</tr>

<tr>
<td valign="top"> Lecture 4 (Feb 4): </td> <td> Memory system concept and design; <br> 
                  Reading Materials: 
                  <ul>
                   <li>Chapter 5, Implementation Issues; Memory Systems: Cache, DRAM, Disk;
<a href="https://user.eng.umd.edu/~blj/" target="_blank"> Bruce Jacob </a>. </li> 
                  </ul>
</td> 
</tr>

<tr>
<td valign="top"> Lecture 5 (Feb 11): </td> <td> Instruction set principles <a href="lecture5_isa.pdf"> Presentation  </a> <br>
                  Reading Materials:
                  <ul>
                   <li>Appendix A: Instruction Set Principles; 5th/6th Edition of Computer Architecture
Quantitative Approach.</li>
                  </ul>  
</td> 
</tr>

<tr>
<td valign="top"> </td> <td> Practice problem sets:  <br> 
                  From 2019 course: 
                  <ul>
                     <li>  Class Test:  <a href="class_test1.pdf">classtest </a> </li>
                     <li>  Quiz 1 Test: <a href="quiz1_paper.pdf"> quiz1 </a> </li>
                  </ul>
</td> 
</tr>

<tr>
<td valign="top"> Lecture 6 (Feb 13): </td> <td> Comparison of ISAs (RISC-V, X86, ARM) <a href="lecture6_risccisc.pdf"> Presentation </a> <br>
                  Reading Materials: 
                  <ul>
                     <li> RISC-V: Appendix A and <a href="https://booksite.elsevier.com/9780123838728/references/appendix_k.pdf"> Appendix K </a> , Computer Architecture Quantitative Approach, 6th Edition. </li>
                     <li> MIPS: Appendix A and <a href="https://booksite.elsevier.com/9780123838728/references/appendix_k.pdf"> Appendix K </a>, Computer Architecture Quantitative Approach, 5th Edition. </li>
                     <li> (ARM64: Read from the ARM ISA manual (This will not be part of theory syllabus, this will be explored in Laboratory.)) </li>
                     <li> X86_64: <a href="https://booksite.elsevier.com/9780123838728/references/appendix_k.pdf"> Appendix K </a>, Computer Architecture Quantitative Approach, 5th/6th Edition. </li>
                  </ul>
</td>
</tr>

<tr>
<td valign="top"> Lecture 7 (Feb 18): </td> <td> Cache Memory Architecture:  <a href="presentation.pdf">Presentation </a> <a href="cache-memory1.pdf">Handwritten notes</a> <br>

                  Reading Materials: 
                  <ul>
                      <li>Appendix B: Review of Memory Hierarchy, Hennessy and Patterson, Computer Architecture Quantitative Approach, 5th Edition  </li>
                      <li>Chapter 5: Exploiting Memory Hierarchy, Patterson and Hennessy, Computer
Organisation and Design, 5th Edition or ARM Edition.     </li>
                  </ul>    
<!-- <td> </td> -->
</td>
</tr>


<tr>
<td valign="top"> Lecture 8 (Feb 20) : </td> <td> Cache Memory Operations: Four Questions <a href="cache_fourquestions.pdf"> Handwritten notes </a> <br>
              Reading Materials: 
               <ul> 
                   <li> Appendix B: Review of Memory Hierarchy, Computer Architecture Quantitative Approach, 5th Edition.</li>  
                   <li> Case study: AMD Opteron Data Cache </li>
               </ul>

</td> 
</tr>

<tr>
<td valign="top"> Lecture 9 (Feb 27):</td> <td> Cache Memory Performance and Optimization <a href="cache_performance_opt1.pdf"> Handwritten Notes</a><br> 

        Reading Materials:
        <ul>
           <li> Appendix B: Review of Memory Hierarchy; Computer Architecture Quantitative Approach, 5th Edition.</li> 
           <li> Chapter 2: Memory Hierarchy Design; Computer Architecture Quantitative Approach, 5th Edition </li>
           <li> Aspect of Cache Memory and Instruction Buffer Performance, Mark D Hill, Technical Report, UC Berkeley <a href="https://www2.eecs.berkeley.edu/Pubs/TechRpts/1987/CSD-87-381.pdf"> Link </a> </li>
        </ul>
</td> 
</tr>

<tr>
<td valign="top"> Lecture 10 (March 12): </td> <td> Ten Advanced Cache Optimization Techniques <a  href="cache_opt2.pdf"> Handwritten Notes </a> <br>
        Reading Materials: 
         <ul>
           <li> Chapter 2: Memory Hierarchy Design; Computer Architecture Quantitative Approach, 5th Edition </li>
           <li> Lecture notes of Prof David Brooks could also be referred.</li>
         </ul>
</td> 
</tr>

<tr>
<td valign="top"> Lecture 11 (Mar --): </td> <td> Main Memory: Design and Architecture </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 12 (Mar --): </td> <td> Virtual Memory System </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 12 (Mar 17): </td> <td> Home Task: Virtual memory case study: ARM and Intel </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 13 (Mar 17): </td> <td> Processor design principles (RISC and CISC) </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 14 (Mar 24): </td> <td> Instruction level parallelism: Pipeline architecture and issues </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 15 (Mar 31): </td> <td> Branch prediction and its impact on performance </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 16 (Apr 2): </td> <td> Data dependency and dynamic scheduling </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 17 (Apr 7): </td> <td> Hardware-based speculation </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 18 (Apr 9): </td> <td> Multiple issues and scheduling </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 19 (Apr 14): </td> <td> Instruction delivery and speculative execution </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 20 (Apr 16): </td> <td> Thread-level parallelism </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 21 (Apr 21): </td> <td> SMT-Simultaneous multithreading </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 22 (TBS): </td> <td> Multiprocessor: Shared memory architecture </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 23 (TBS): </td> <td> Synchronization and Memory consistency  </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 24 (TBS): </td> <td> Vector architecture </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 25 (TBS): </td> <td> SIMD and Graphics processing unit </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 26: </td> <td> Discussion 1: Project and problem set </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 27: </td> <td> Discussion 2: Project and problem set </td> <td> </td>
</tr>

</table>

<hr>

<h3>Useful Resources</h3>

<dl> 
<dt>The git repository for Rocket and chisel:</dt>
        <dd> <a href="https://github.com/chipsalliance/rocket-chip">Rocket chip origin </a> </dd>
        <dd> <a href="https://github.com/freechipsproject/chisel3#installation">Installation </a> </dd>

<dt> RISC-V Cores: </dt>
       <dd> <a href="https://riscv.org/risc-v-cores/">Designs using RISC-V</a> </dd>

<dt> Shakti processor: </dt> 
      <dd> <a href="http://shakti.org.in/index.html">Home page </a> </dd>
           <dd> <a href="http://shakti.org.in/resources/bsv_coding_guideline.pdf">BlueSpec
Coding guide</a> </dd> 
      <dd> Shakti C-class Core: <a href="https://gitlab.com/shaktiproject/cores/c-class">Core repo</a> </dd>

<dt>BlueSpec: </dt> 
      <dd> Home: <a href="https://bluespec.com/"> Look for some links </a> </dd>
      <dd> User guide: <a href="http://csg.csail.mit.edu/6.375/6_375_2016_www/resources/bsv-user-guide.pdf"> How to code </a> </dd>

<dt> Open source synthesis </dt>
 
           <dd> Git repository of Yosys: <a href="https://github.com/YosysHQ/yosys"> This is open source </a> </dd>
           <dd> Research paper: <a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5474055">IEEE explorer</a> </dd>

</dl>

<hr>

</body>
</html> 


