<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/same70/component/component_pwm.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_7b7565db77d65bc83fa3e860a0e5625c.xhtml">same70</a></li><li class="navelem"><a class="el" href="dir_063a3d76154bf3c24738e370a948fe65.xhtml">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_pwm.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="same70_2component_2component__pwm_8h.xhtml">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*                  Atmel Microcontroller Software Support                      */</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*                       SAM Software Package License                           */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/* All rights reserved.                                                         */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/* modification, are permitted provided that the following condition is met:    */</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/* this list of conditions and the disclaimer below.                            */</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/* this software without specific prior written permission.                     */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAME70_PWM_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAME70_PWM_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="struct_pwm_ch__num.xhtml">   41</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="struct_pwm_ch__num.xhtml#a6214028091bb04f2fae21b10c204eac7">   42</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_pwm_ch__num.xhtml#a6214028091bb04f2fae21b10c204eac7">PWM_CMR</a>;     </div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="struct_pwm_ch__num.xhtml#aace480403c8aaff5871ba2e4dd486272">   43</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_pwm_ch__num.xhtml#aace480403c8aaff5871ba2e4dd486272">PWM_CDTY</a>;    </div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="struct_pwm_ch__num.xhtml#a9a1b5f6fef4c3dd45167a1c048022cdd">   44</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_pwm_ch__num.xhtml#a9a1b5f6fef4c3dd45167a1c048022cdd">PWM_CDTYUPD</a>; </div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="struct_pwm_ch__num.xhtml#aa931e2fbe63d8e5104cbc6605d4cd19f">   45</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_pwm_ch__num.xhtml#aa931e2fbe63d8e5104cbc6605d4cd19f">PWM_CPRD</a>;    </div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_pwm_ch__num.xhtml#a4890730c296599df60c71441cd33a173">   46</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_pwm_ch__num.xhtml#a4890730c296599df60c71441cd33a173">PWM_CPRDUPD</a>; </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_pwm_ch__num.xhtml#a57f094a421256dd066de5115edb2660e">   47</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_pwm_ch__num.xhtml#a57f094a421256dd066de5115edb2660e">PWM_CCNT</a>;    </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_pwm_ch__num.xhtml#af66125bdfd293b434fbb50611edcc735">   48</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_pwm_ch__num.xhtml#af66125bdfd293b434fbb50611edcc735">PWM_DT</a>;      </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_pwm_ch__num.xhtml#a078f485478b95cd1e7a168ab5eab8067">   49</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_pwm_ch__num.xhtml#a078f485478b95cd1e7a168ab5eab8067">PWM_DTUPD</a>;   </div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;} <a class="code" href="struct_pwm_ch__num.xhtml">PwmCh_num</a>;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_pwm_cmp.xhtml">   52</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_pwm_cmp.xhtml#a3aed4d2faffef1fd31542d1dfe2ad100">   53</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_pwm_cmp.xhtml#a3aed4d2faffef1fd31542d1dfe2ad100">PWM_CMPV</a>;    </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_pwm_cmp.xhtml#acc0f9de0d0b12b5d9f5b68314f56681d">   54</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_pwm_cmp.xhtml#acc0f9de0d0b12b5d9f5b68314f56681d">PWM_CMPVUPD</a>; </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_pwm_cmp.xhtml#a284c659bca7e07ff35fc8c2ec7f6e55b">   55</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_pwm_cmp.xhtml#a284c659bca7e07ff35fc8c2ec7f6e55b">PWM_CMPM</a>;    </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_pwm_cmp.xhtml#a47b8bfca2fac66f3f5103a0bc9a1f550">   56</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_pwm_cmp.xhtml#a47b8bfca2fac66f3f5103a0bc9a1f550">PWM_CMPMUPD</a>; </div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;} <a class="code" href="struct_pwm_cmp.xhtml">PwmCmp</a>;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gace381626974919cd4b1106113a792dd5">   59</a></span>&#160;<span class="preprocessor">#define PWMCMP_NUMBER 8</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaac490ccca2dabf7952b692754e13ef7a">   60</a></span>&#160;<span class="preprocessor">#define PWMCH_NUM_NUMBER 4</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml">   61</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#af44b7c080ed575114213168f370af1fe">   62</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_pwm.xhtml#af44b7c080ed575114213168f370af1fe">PWM_CLK</a>;                      </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#af98a5a75cda31546c3f10d98e40b1df2">   63</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#af98a5a75cda31546c3f10d98e40b1df2">PWM_ENA</a>;                      </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#aa5fa0570cb3649d0b6e68e13ea72858a">   64</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#aa5fa0570cb3649d0b6e68e13ea72858a">PWM_DIS</a>;                      </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a698461997ab5f9b9b0a768cd6f35727a">   65</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#a698461997ab5f9b9b0a768cd6f35727a">PWM_SR</a>;                       </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a9f7dadba0c48b75b8ae3009d4eed86b2">   66</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#a9f7dadba0c48b75b8ae3009d4eed86b2">PWM_IER1</a>;                     </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#ad62fa8b62132f43ecad377a1a2b4e9e3">   67</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#ad62fa8b62132f43ecad377a1a2b4e9e3">PWM_IDR1</a>;                     </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a2c3b2b816a7371aa969783b0581a07f1">   68</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#a2c3b2b816a7371aa969783b0581a07f1">PWM_IMR1</a>;                     </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#ad51a82155083c0a472e38ec35ead027b">   69</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#ad51a82155083c0a472e38ec35ead027b">PWM_ISR1</a>;                     </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a4af7499a8a8c38dc36a90f07838c235c">   70</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_pwm.xhtml#a4af7499a8a8c38dc36a90f07838c235c">PWM_SCM</a>;                      </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#aad190db63b9c3c51d3a40856f3925aeb">   71</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#aad190db63b9c3c51d3a40856f3925aeb">PWM_DMAR</a>;                     </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a531917d3f450f7ad0d55e8a2106906fe">   72</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_pwm.xhtml#a531917d3f450f7ad0d55e8a2106906fe">PWM_SCUC</a>;                     </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#af45588bc983b3bd8b68feae558217f4f">   73</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_pwm.xhtml#af45588bc983b3bd8b68feae558217f4f">PWM_SCUP</a>;                     </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a7f5c3823fd1fd2427eefee31fd075e8e">   74</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#a7f5c3823fd1fd2427eefee31fd075e8e">PWM_SCUPUPD</a>;                  </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#aa42f42c91e02a16ceae07e1ffd29b006">   75</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#aa42f42c91e02a16ceae07e1ffd29b006">PWM_IER2</a>;                     </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a64e5d011d5618d2a047b9e70dafe8a2a">   76</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#a64e5d011d5618d2a047b9e70dafe8a2a">PWM_IDR2</a>;                     </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a385a537ddc9c6c395d83d95c1a06ef19">   77</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#a385a537ddc9c6c395d83d95c1a06ef19">PWM_IMR2</a>;                     </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a815d3fa2563b0e4d6e9d0da560689263">   78</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#a815d3fa2563b0e4d6e9d0da560689263">PWM_ISR2</a>;                     </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#ab49467577b36a316a1785624f658b983">   79</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_pwm.xhtml#ab49467577b36a316a1785624f658b983">PWM_OOV</a>;                      </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#ae849226c0b45aa1e7a4b6353970f7cc0">   80</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_pwm.xhtml#ae849226c0b45aa1e7a4b6353970f7cc0">PWM_OS</a>;                       </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#aaaeaaa05fb609641fb915fadcc3dc440">   81</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#aaaeaaa05fb609641fb915fadcc3dc440">PWM_OSS</a>;                      </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#afe7ebaa1b564156e7c974cc8743bf6b0">   82</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#afe7ebaa1b564156e7c974cc8743bf6b0">PWM_OSC</a>;                      </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a7aa925947ae2f13035028966882c7887">   83</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#a7aa925947ae2f13035028966882c7887">PWM_OSSUPD</a>;                   </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a43a2bcdf60ea492aa45213f1e86df095">   84</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#a43a2bcdf60ea492aa45213f1e86df095">PWM_OSCUPD</a>;                   </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a00025ddbc45edc6db0c57987237d2851">   85</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_pwm.xhtml#a00025ddbc45edc6db0c57987237d2851">PWM_FMR</a>;                      </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a4f928b7c529e928cd4ff9607f79cd5fd">   86</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#a4f928b7c529e928cd4ff9607f79cd5fd">PWM_FSR</a>;                      </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#acbca535e1afb2eea771be902a805d603">   87</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#acbca535e1afb2eea771be902a805d603">PWM_FCR</a>;                      </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a4ed48cde0dfe14386ba64aeedcfe7b1b">   88</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_pwm.xhtml#a4ed48cde0dfe14386ba64aeedcfe7b1b">PWM_FPV1</a>;                     </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a89a77674da2327301735f8890839b60f">   89</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_pwm.xhtml#a89a77674da2327301735f8890839b60f">PWM_FPE</a>;                      </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#aa3b00e2354f768d5aaed42bcecd668b3">   90</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  Reserved1[3];</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#acd8cc40caf90f10d23ba33008e2b4872">   91</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  PWM_ELMR[2];                  </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#af139c633f6769f7c5bcb4a729ab79fb3">   92</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  Reserved2[7];</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a7999c9cc2034e2cd8082c307bc02e070">   93</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_pwm.xhtml#a7999c9cc2034e2cd8082c307bc02e070">PWM_SSPR</a>;                     </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a9eaa5140cd0ab84ba47f03090834f23c">   94</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#a9eaa5140cd0ab84ba47f03090834f23c">PWM_SSPUP</a>;                    </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#ae8d93426dbdd33bc72ced1ca1ebd72d4">   95</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  Reserved3[2];</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#adc82466754e7003ffc6f0017aaef1b41">   96</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_pwm.xhtml#adc82466754e7003ffc6f0017aaef1b41">PWM_SMMR</a>;                     </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a1877338cb13e50f642858bb899733975">   97</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  Reserved4[3];</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a1b068d9100376c38d9ea70c401a94f6b">   98</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_pwm.xhtml#a1b068d9100376c38d9ea70c401a94f6b">PWM_FPV2</a>;                     </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#ae2a601b4211659261603f0b3556d6e0e">   99</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  Reserved5[8];</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a442b89c8b56e3742c6a060979443c6c6">  100</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#a442b89c8b56e3742c6a060979443c6c6">PWM_WPCR</a>;                     </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#ab7152d66306ca3dd7a8847787c220efa">  101</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#ab7152d66306ca3dd7a8847787c220efa">PWM_WPSR</a>;                     </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a5876905d1ee0bb06e373eeb3fb9bf34c">  102</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  Reserved6[17];</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a5570287157f5084b4d13cfaf3f26edaa">  103</a></span>&#160;       <a class="code" href="struct_pwm_cmp.xhtml">PwmCmp</a>    PWM_CMP[<a class="code" href="group___s_a_m_e70___p_w_m.xhtml#gace381626974919cd4b1106113a792dd5">PWMCMP_NUMBER</a>];       </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a39a7fd704476ca5019509faf487cb0d3">  104</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  Reserved7[20];</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#afb3c758a801d888de5d24e8b4ccf12cc">  105</a></span>&#160;       <a class="code" href="struct_pwm_ch__num.xhtml">PwmCh_num</a> PWM_CH_NUM[<a class="code" href="group___s_a_m_e70___p_w_m.xhtml#gaac490ccca2dabf7952b692754e13ef7a">PWMCH_NUM_NUMBER</a>]; </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#ac74bd2cd158e9c486844e9fff3a406ad">  106</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  Reserved8[96];</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a953079455e6417e6a2fd560524363563">  107</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#a953079455e6417e6a2fd560524363563">PWM_CMUPD0</a>;                   </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#af1b0760ab0ec60f31f5f0eeb490ccfb4">  108</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  Reserved9[7];</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a4988962d16500530519049802c5daf34">  109</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#a4988962d16500530519049802c5daf34">PWM_CMUPD1</a>;                   </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a3dbddd165d3262114572d5ebb877e4c6">  110</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  Reserved10[2];</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#aa79825783f70ac69e200029c7858b309">  111</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_pwm.xhtml#aa79825783f70ac69e200029c7858b309">PWM_ETRG1</a>;                    </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a6daf0d3cf7806f04cf6fdfdf1068b79e">  112</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_pwm.xhtml#a6daf0d3cf7806f04cf6fdfdf1068b79e">PWM_LEBR1</a>;                    </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a3388eb86191d53a04071ec30ffe16faf">  113</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  Reserved11[3];</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a44305cae6a0e803334e9a34ad5238555">  114</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#a44305cae6a0e803334e9a34ad5238555">PWM_CMUPD2</a>;                   </div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#ab764ec36d04c0ebb08a86054274b9c20">  115</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  Reserved12[2];</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a5099c5bd5bee102dbd4a1f883bc58dd8">  116</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_pwm.xhtml#a5099c5bd5bee102dbd4a1f883bc58dd8">PWM_ETRG2</a>;                    </div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a659974ffb8eeb2512077e7e464866af3">  117</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_pwm.xhtml#a659974ffb8eeb2512077e7e464866af3">PWM_LEBR2</a>;                    </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a0c356cce300c3750711850ad8a6bf041">  118</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  Reserved13[3];</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="struct_pwm.xhtml#a90782f05debeb04617fbf7f0c38ed6ba">  119</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_pwm.xhtml#a90782f05debeb04617fbf7f0c38ed6ba">PWM_CMUPD3</a>;                   </div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;} <a class="code" href="struct_pwm.xhtml">Pwm</a>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* -------- PWM_CLK : (PWM Offset: 0x00) PWM Clock Register -------- */</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gafd838365b1e8ff1cd90d647ab9f91bc8">  123</a></span>&#160;<span class="preprocessor">#define PWM_CLK_DIVA_Pos 0</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga89c8665c750fe9e496bb150cfac30cd6">  124</a></span>&#160;<span class="preprocessor">#define PWM_CLK_DIVA_Msk (0xffu &lt;&lt; PWM_CLK_DIVA_Pos) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga16461ed8470a94e042b6b0c7b1eac316">  125</a></span>&#160;<span class="preprocessor">#define PWM_CLK_DIVA(value) ((PWM_CLK_DIVA_Msk &amp; ((value) &lt;&lt; PWM_CLK_DIVA_Pos)))</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaf333c9ff5302685fd4ef18860428d30b">  126</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_DIVA_CLKA_POFF (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga61ceccd8bb496ddef9650533b6168bd4">  127</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_DIVA_PREA (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga1c7994ea88a42a5f7e712d13777a421c">  128</a></span>&#160;<span class="preprocessor">#define PWM_CLK_PREA_Pos 8</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gadbb35b3639a0d9d55ca300d6d3bca442">  129</a></span>&#160;<span class="preprocessor">#define PWM_CLK_PREA_Msk (0xfu &lt;&lt; PWM_CLK_PREA_Pos) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gad3ac408ebfd0225cef38195e24868d97">  130</a></span>&#160;<span class="preprocessor">#define PWM_CLK_PREA(value) ((PWM_CLK_PREA_Msk &amp; ((value) &lt;&lt; PWM_CLK_PREA_Pos)))</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gab300b068db4180313e75b24ddaa91f39">  131</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREA_CLK (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga38558e2ea043d4cca8f6c35c0bb0ff4e">  132</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREA_CLK_DIV2 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga03dadde787d0e63c8b8768808fe99a2a">  133</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREA_CLK_DIV4 (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga75a88000ff27a08dbbeebf81334c5da6">  134</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREA_CLK_DIV8 (0x3u &lt;&lt; 8) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga7f267cef8537959fed3cef3ed7ef469f">  135</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREA_CLK_DIV16 (0x4u &lt;&lt; 8) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga1aef63cb91c8c22ddfd7b0cf2cedf0df">  136</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREA_CLK_DIV32 (0x5u &lt;&lt; 8) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga178e412966e10c888eac32104042a581">  137</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREA_CLK_DIV64 (0x6u &lt;&lt; 8) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga8dcee1a03b78b3780326312cee74a047">  138</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREA_CLK_DIV128 (0x7u &lt;&lt; 8) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga2b6c73e5a4deebd5e429bd3aaadf837b">  139</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREA_CLK_DIV256 (0x8u &lt;&lt; 8) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaf721401087a93bac5aeb4bf8a9ac235e">  140</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREA_CLK_DIV512 (0x9u &lt;&lt; 8) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga4ac8af0adc0d5842914af03ef91e93ce">  141</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREA_CLK_DIV1024 (0xAu &lt;&lt; 8) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga4ad68719957eb425c8c4dc8c35a891b1">  142</a></span>&#160;<span class="preprocessor">#define PWM_CLK_DIVB_Pos 16</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga0f10b800816f89c333627527117fdf61">  143</a></span>&#160;<span class="preprocessor">#define PWM_CLK_DIVB_Msk (0xffu &lt;&lt; PWM_CLK_DIVB_Pos) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga78313c3c81971a4d15098efafe65705d">  144</a></span>&#160;<span class="preprocessor">#define PWM_CLK_DIVB(value) ((PWM_CLK_DIVB_Msk &amp; ((value) &lt;&lt; PWM_CLK_DIVB_Pos)))</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae74dee51491421d03783282b256287e8">  145</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_DIVB_CLKB_POFF (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaab33aacf0706fdcd8ca7363dc41ad65a">  146</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_DIVB_PREB (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gad7eafce0edf069cbeca5d806e5b8ae8d">  147</a></span>&#160;<span class="preprocessor">#define PWM_CLK_PREB_Pos 24</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga018cb44fee3f5be1802a35baf46b8a25">  148</a></span>&#160;<span class="preprocessor">#define PWM_CLK_PREB_Msk (0xfu &lt;&lt; PWM_CLK_PREB_Pos) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga9e8fe1e42e8c243737138f76d097056b">  149</a></span>&#160;<span class="preprocessor">#define PWM_CLK_PREB(value) ((PWM_CLK_PREB_Msk &amp; ((value) &lt;&lt; PWM_CLK_PREB_Pos)))</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gada8a99142a42d9837ff2a44e705d2151">  150</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREB_CLK (0x0u &lt;&lt; 24) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga9cb79daa408c2df519f53f37f31abd80">  151</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREB_CLK_DIV2 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gad2e2eea88e4ca9f8e81343ad1d9e89e7">  152</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREB_CLK_DIV4 (0x2u &lt;&lt; 24) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga0bb7053788983f89006d89f91cde9c0a">  153</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREB_CLK_DIV8 (0x3u &lt;&lt; 24) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga272798784c4448ea5da47865ea948ca8">  154</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREB_CLK_DIV16 (0x4u &lt;&lt; 24) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gad4de5b8ddb644118817ce6b1f79a8b30">  155</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREB_CLK_DIV32 (0x5u &lt;&lt; 24) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga377f7927763346eff57e2098755ab1e2">  156</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREB_CLK_DIV64 (0x6u &lt;&lt; 24) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae47109fac5979f7f7f1db16ae132e46c">  157</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREB_CLK_DIV128 (0x7u &lt;&lt; 24) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaaf3614b1a76b5b63428c8231cc383504">  158</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREB_CLK_DIV256 (0x8u &lt;&lt; 24) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaa53b1dd4e614b72e3637aa44763d1620">  159</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREB_CLK_DIV512 (0x9u &lt;&lt; 24) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae9f6d0e24b13520c2a68e86b083210e2">  160</a></span>&#160;<span class="preprocessor">#define   PWM_CLK_PREB_CLK_DIV1024 (0xAu &lt;&lt; 24) </span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_ENA : (PWM Offset: 0x04) PWM Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga77c0afa3572c801d2b6cd0290b28aa4b">  162</a></span>&#160;<span class="preprocessor">#define PWM_ENA_CHID0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga0a4948f507b7d676ab5b011710d94d5a">  163</a></span>&#160;<span class="preprocessor">#define PWM_ENA_CHID1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga8de33fe21d0568c5af66072ea224b374">  164</a></span>&#160;<span class="preprocessor">#define PWM_ENA_CHID2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaa51ecf03f17443c907a60d29f7e63ffb">  165</a></span>&#160;<span class="preprocessor">#define PWM_ENA_CHID3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_DIS : (PWM Offset: 0x08) PWM Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga4091417cf1ab606fbb4763bb93ba4740">  167</a></span>&#160;<span class="preprocessor">#define PWM_DIS_CHID0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga018c7471f812f9bbbfb758e7d1d95a35">  168</a></span>&#160;<span class="preprocessor">#define PWM_DIS_CHID1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga74c86b68ac70aee9bb151eae80a19190">  169</a></span>&#160;<span class="preprocessor">#define PWM_DIS_CHID2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga036f740d5b634027628c0f87918132d1">  170</a></span>&#160;<span class="preprocessor">#define PWM_DIS_CHID3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_SR : (PWM Offset: 0x0C) PWM Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga8a0feb323f0888fcc4eb26f8475021e8">  172</a></span>&#160;<span class="preprocessor">#define PWM_SR_CHID0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga02d055995397c049308dbbbc862d2b3c">  173</a></span>&#160;<span class="preprocessor">#define PWM_SR_CHID1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gad0340aa3419df5dd39b9cd56c4b98862">  174</a></span>&#160;<span class="preprocessor">#define PWM_SR_CHID2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gab8c704ff17cd4890571f8794c0ae0ecc">  175</a></span>&#160;<span class="preprocessor">#define PWM_SR_CHID3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_IER1 : (PWM Offset: 0x10) PWM Interrupt Enable Register 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gacec10dad8055a8b5b3c7d901efc11c44">  177</a></span>&#160;<span class="preprocessor">#define PWM_IER1_CHID0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gadf1bd2e8c79a879b4137063f1c78db41">  178</a></span>&#160;<span class="preprocessor">#define PWM_IER1_CHID1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaa396fa0bb6991b994c66401939fdabc8">  179</a></span>&#160;<span class="preprocessor">#define PWM_IER1_CHID2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga6a7cf8ae79684535dd2b5461dd9dae96">  180</a></span>&#160;<span class="preprocessor">#define PWM_IER1_CHID3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gadddf859bc39129c1ea60d629dec93bb4">  181</a></span>&#160;<span class="preprocessor">#define PWM_IER1_FCHID0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaba6b66691e3a876e5b8307b16f579550">  182</a></span>&#160;<span class="preprocessor">#define PWM_IER1_FCHID1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga9694d6928071c3f4655ebabbcc6dbca3">  183</a></span>&#160;<span class="preprocessor">#define PWM_IER1_FCHID2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gab9b0794397320c6bed971ab0a638f6c3">  184</a></span>&#160;<span class="preprocessor">#define PWM_IER1_FCHID3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_IDR1 : (PWM Offset: 0x14) PWM Interrupt Disable Register 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaac74a9e06fc4dd8a1c2e30bcaaa6dd17">  186</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_CHID0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga80cc87b54b89b298d6bf32700df8cb9a">  187</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_CHID1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga668fe202fa0cdba3d8e740339740a455">  188</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_CHID2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga5436d6d3d46e185a265960da08b61718">  189</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_CHID3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga5d0b864d7c46d711e67f258576bdb695">  190</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_FCHID0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga976e7c6018476e56eb5499fe014ecd91">  191</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_FCHID1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae1441d80727769a23cf3938e11040fe2">  192</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_FCHID2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaba474b42f512547290bc189f1241469a">  193</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_FCHID3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_IMR1 : (PWM Offset: 0x18) PWM Interrupt Mask Register 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga9ee97f78b7948e40e46566ffbbcbe47c">  195</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_CHID0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga828ed6030cac5bfa5316be0546d17d94">  196</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_CHID1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga6f1acc4c35ff8edd7f942f7373df293c">  197</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_CHID2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga2e15587fb7becf372540aa69cb05eb80">  198</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_CHID3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaf36c2ed812ff1a0db8cdf19b99a638c5">  199</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_FCHID0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga7b1b162661cc04e05022140e326c28de">  200</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_FCHID1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga6186867169ba180d0a2d5577ffdc7ec9">  201</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_FCHID2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac76de31d226d65cee7647b5528702f38">  202</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_FCHID3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_ISR1 : (PWM Offset: 0x1C) PWM Interrupt Status Register 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga9a88a70dbfc521ccca132513e74e24df">  204</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_CHID0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga59c811d09679a3521831806584ba9e78">  205</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_CHID1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga877d53e5a7f56b6fa1a120a152504a75">  206</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_CHID2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaa9bfd7b941b6dd602ec557c93b048b7c">  207</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_CHID3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga57d6aa67fe3a37f1fa0ab36d04be164f">  208</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_FCHID0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga440b312b3cdf88e66ac626741fbc5427">  209</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_FCHID1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaff4258f3fafae81aa9d871e8bf9d656e">  210</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_FCHID2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gad44b49b584c2c3f42c4b3ca78d9e86bf">  211</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_FCHID3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_SCM : (PWM Offset: 0x20) PWM Sync Channels Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaba5a800dc0108c6efdf60e6e87946071">  213</a></span>&#160;<span class="preprocessor">#define PWM_SCM_SYNC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga8238b59e1eedc70791a3c2ac21b6198c">  214</a></span>&#160;<span class="preprocessor">#define PWM_SCM_SYNC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga10d1db9baeea99e727a31c8968e3a5f7">  215</a></span>&#160;<span class="preprocessor">#define PWM_SCM_SYNC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga58c6cd52a750aa0343f28d6fccc7e077">  216</a></span>&#160;<span class="preprocessor">#define PWM_SCM_SYNC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gadbf2544fbd7ecd39ee57719c9cf3ff17">  217</a></span>&#160;<span class="preprocessor">#define PWM_SCM_UPDM_Pos 16</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae3588984289a0472559bc899f4d5d6c0">  218</a></span>&#160;<span class="preprocessor">#define PWM_SCM_UPDM_Msk (0x3u &lt;&lt; PWM_SCM_UPDM_Pos) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga53453db685eed6860845fbbbc1fdd918">  219</a></span>&#160;<span class="preprocessor">#define PWM_SCM_UPDM(value) ((PWM_SCM_UPDM_Msk &amp; ((value) &lt;&lt; PWM_SCM_UPDM_Pos)))</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga07abbb7fd1bdf195ef742e35afb09eb6">  220</a></span>&#160;<span class="preprocessor">#define   PWM_SCM_UPDM_MODE0 (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga8d1b5e8907d68adc1a06118c8683fe42">  221</a></span>&#160;<span class="preprocessor">#define   PWM_SCM_UPDM_MODE1 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gabbf6218250178d29f413eec64ff66ef1">  222</a></span>&#160;<span class="preprocessor">#define   PWM_SCM_UPDM_MODE2 (0x2u &lt;&lt; 16) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga1264bf08a1e9bccb101711725529f141">  223</a></span>&#160;<span class="preprocessor">#define PWM_SCM_PTRM (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga8319d1558b11a46e1b0f77db3ef3d2a0">  224</a></span>&#160;<span class="preprocessor">#define PWM_SCM_PTRCS_Pos 21</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae9dd366737be0232f74583c2232b8876">  225</a></span>&#160;<span class="preprocessor">#define PWM_SCM_PTRCS_Msk (0x7u &lt;&lt; PWM_SCM_PTRCS_Pos) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga07be61c3ff901842ad052eaae33e4ecd">  226</a></span>&#160;<span class="preprocessor">#define PWM_SCM_PTRCS(value) ((PWM_SCM_PTRCS_Msk &amp; ((value) &lt;&lt; PWM_SCM_PTRCS_Pos)))</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* -------- PWM_DMAR : (PWM Offset: 0x24) PWM DMA Register -------- */</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaba2b66143d74767aec3100fd3f744b85">  228</a></span>&#160;<span class="preprocessor">#define PWM_DMAR_DMADUTY_Pos 0</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga5f39eb994ea9e8db2aa770e1f2b14c70">  229</a></span>&#160;<span class="preprocessor">#define PWM_DMAR_DMADUTY_Msk (0xffffffu &lt;&lt; PWM_DMAR_DMADUTY_Pos) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga2d763361bb0e63d1343e4926eb3f75af">  230</a></span>&#160;<span class="preprocessor">#define PWM_DMAR_DMADUTY(value) ((PWM_DMAR_DMADUTY_Msk &amp; ((value) &lt;&lt; PWM_DMAR_DMADUTY_Pos)))</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/* -------- PWM_SCUC : (PWM Offset: 0x28) PWM Sync Channels Update Control Register -------- */</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gacad27e1647e1d8274a07c4212e6c63ab">  232</a></span>&#160;<span class="preprocessor">#define PWM_SCUC_UPDULOCK (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_SCUP : (PWM Offset: 0x2C) PWM Sync Channels Update Period Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaecca905f6dcaa6990dfca85331fed831">  234</a></span>&#160;<span class="preprocessor">#define PWM_SCUP_UPR_Pos 0</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga42e79603be90932d4a539f0414c8c027">  235</a></span>&#160;<span class="preprocessor">#define PWM_SCUP_UPR_Msk (0xfu &lt;&lt; PWM_SCUP_UPR_Pos) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga1fb56fd3ffaeddc93632bc07b0c3e950">  236</a></span>&#160;<span class="preprocessor">#define PWM_SCUP_UPR(value) ((PWM_SCUP_UPR_Msk &amp; ((value) &lt;&lt; PWM_SCUP_UPR_Pos)))</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga5a6fdc1b70b29acea060b5bbd14f5f5c">  237</a></span>&#160;<span class="preprocessor">#define PWM_SCUP_UPRCNT_Pos 4</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae5b2ddfd6f0cceb76e954d3879e0af41">  238</a></span>&#160;<span class="preprocessor">#define PWM_SCUP_UPRCNT_Msk (0xfu &lt;&lt; PWM_SCUP_UPRCNT_Pos) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga05b418ca774b875b519254c4473544bf">  239</a></span>&#160;<span class="preprocessor">#define PWM_SCUP_UPRCNT(value) ((PWM_SCUP_UPRCNT_Msk &amp; ((value) &lt;&lt; PWM_SCUP_UPRCNT_Pos)))</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">/* -------- PWM_SCUPUPD : (PWM Offset: 0x30) PWM Sync Channels Update Period Update Register -------- */</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga062cef0f8665cc8a0374a4ee3bcf7305">  241</a></span>&#160;<span class="preprocessor">#define PWM_SCUPUPD_UPRUPD_Pos 0</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gabccff81cd80055e4a74e218b0b5f0345">  242</a></span>&#160;<span class="preprocessor">#define PWM_SCUPUPD_UPRUPD_Msk (0xfu &lt;&lt; PWM_SCUPUPD_UPRUPD_Pos) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga5e3534269b1c6a9b346fb9c941a8e980">  243</a></span>&#160;<span class="preprocessor">#define PWM_SCUPUPD_UPRUPD(value) ((PWM_SCUPUPD_UPRUPD_Msk &amp; ((value) &lt;&lt; PWM_SCUPUPD_UPRUPD_Pos)))</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/* -------- PWM_IER2 : (PWM Offset: 0x34) PWM Interrupt Enable Register 2 -------- */</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga80cfa2e47a93ae5d84efefd8bef8bf84">  245</a></span>&#160;<span class="preprocessor">#define PWM_IER2_WRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga953a62894cdd41fbc9ce21d6017efd2d">  246</a></span>&#160;<span class="preprocessor">#define PWM_IER2_UNRE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga0d36911f0ab55b9c3a3c5c74cfe952d0">  247</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPM0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaaf86f969f8c5bf773eb2b16c06206b4f">  248</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPM1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga18263d30e12ee83892d12a627bd5b2d9">  249</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPM2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaf76789bb910bb6be7e33f80e7ab61478">  250</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPM3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gad34069cf0d0a952ec93e25ab6e0393f0">  251</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPM4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac85a721c9751d05ea064ca180b45d98a">  252</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPM5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga5a109538ada1094ded88aa1e09d0aca6">  253</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPM6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaa9a7c0c83f409e3d87e205bc17d3c5e5">  254</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPM7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaf396a39569076b54e9a66a796b9d293d">  255</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPU0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga9967f725c1d96722b8fad64a5f64aa5f">  256</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPU1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae667128f8fa9c5f9bbd69e95e1048d5b">  257</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPU2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga8102890a171428ceb327609ef13a6fbe">  258</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPU3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga58f7af77460aa19da719827f6fbf8ed8">  259</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPU4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaffffa6f11a120f504a27311afad72182">  260</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPU5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga4540e6876cf084b0b43a3babddcb6eeb">  261</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPU6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga61e0f7f0a72e26960e25d864347fd490">  262</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPU7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_IDR2 : (PWM Offset: 0x38) PWM Interrupt Disable Register 2 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga98ee7de3368f975b0eea10fcefb8c2f2">  264</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_WRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga94428564f270df1c0e1605970f49f669">  265</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_UNRE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gab45de8d48554f6be73fd3e08949cea86">  266</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPM0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac6f97bd578e09de48d19582ba4d00e96">  267</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPM1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae7e538a4712ff4289a80c371e32fa69c">  268</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPM2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga5b6201a3eeb9896bdb992a8fe2abdee3">  269</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPM3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaf26d7d76c444b2109535e143c1e18e77">  270</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPM4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaaeddaa7bca051fe5112906cd2c9393cd">  271</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPM5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga8cd11a0634a985265b9aade0459a91e6">  272</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPM6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gabc7b93057992ff6fc2052969a73a7654">  273</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPM7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga127c7d3f21eebb3c2404e5295c373567">  274</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPU0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga5c5a299736bbcce28d62a005a967fd6d">  275</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPU1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga8c4148bf2bb9caba0bcab82cd29f5019">  276</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPU2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga07119f650f026cfc4c411d07c1944889">  277</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPU3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga3342a146f8a948c8f0af9d0c46b05a99">  278</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPU4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac63645d38973d3aa9467ab216d8cdf5d">  279</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPU5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gad620b71a34180707bcdf2f9da09ee749">  280</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPU6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaeb08f9b69c0bb9eacf4667c27e94549b">  281</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPU7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_IMR2 : (PWM Offset: 0x3C) PWM Interrupt Mask Register 2 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga81e160d048da79f139239f215faa2ac7">  283</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_WRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga85e7cc43a764e203d90db792459a49c7">  284</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_UNRE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga37414bfbc6978c6fe9b00fa217792ca5">  285</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPM0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga3ea81ef42b970526d8bbd56cb4b5d423">  286</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPM1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga9c940d51b51456920df0a6a30166023d">  287</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPM2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga2106152052701756a91b5189fb60dcea">  288</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPM3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaaa95dd3bb04cc7fdd7affa78ad408a42">  289</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPM4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga82183a2b2704e9c4c33a9190303c6dbe">  290</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPM5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga99dda52ca8fbf33351bcd40f7613d8fd">  291</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPM6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga17da40db8d060c5b8c549373979ba5d6">  292</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPM7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gadd9fe93ef57317fb571b13fb3f02acce">  293</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPU0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga85320c2964e2273799154cbb6df51f85">  294</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPU1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaabbf03b3890a7cd9119c68c26c5fbb9a">  295</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPU2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga572a55bdb93d2b19940818b363020729">  296</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPU3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga07e94e5f08d7ededb0365897d87afa87">  297</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPU4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga633f24c044b3b8358d110b14aba452f5">  298</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPU5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga7ae09ceed0ec6e5a56c4231c5a36a0fb">  299</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPU6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaef112cbcbce269750a6c549c01becafb">  300</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPU7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_ISR2 : (PWM Offset: 0x40) PWM Interrupt Status Register 2 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gab0d3d12903c694f9effd628984b7d198">  302</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_WRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga4f891ac664df435c654fac36302a55e4">  303</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_UNRE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga5045773e8d5d53f330ed573b419623e4">  304</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPM0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaf3e6a85fe528741a0a1c32a8a8bb3755">  305</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPM1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga26aa7d6e543c00c9b4c5e5ba6c89a20e">  306</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPM2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae70463799be2768ca584ccdb80f89257">  307</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPM3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga3c9fd7834754a7d163c36dfecb729558">  308</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPM4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac8cc637e69f50bd5682836481a62e263">  309</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPM5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga65a1ca405f983245488c8d2a490ce122">  310</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPM6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaa9288ab7206493566c1f4823a40906da">  311</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPM7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga31f013f1f640aef78a30bedbb45bcd7a">  312</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPU0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga0e3b8371adc4fdd3c09e92b64d7f80bf">  313</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPU1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gab580d9ce9fe7ad120ddb0ce37af4a032">  314</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPU2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae36833b4a117c2855f8a1f23aa6b7c21">  315</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPU3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaba0de560e45856c32c10b0f8999d0638">  316</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPU4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga569332e5e110b0690938fe2dc211fa3c">  317</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPU5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga62eebe660ee3605cf6488686a2aed84c">  318</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPU6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga23f4a640d8df4bcf64a7be7bc7041f9d">  319</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPU7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_OOV : (PWM Offset: 0x44) PWM Output Override Value Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae6ff439e0779f5f91ca132cd943648b4">  321</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga3e6776a2f64781a242093125db11b9dc">  322</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaaa354da8e120d09e39c8917d54dd0d31">  323</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga074772692beb617e0cda4ac7cb69e214">  324</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaa28d79c8662129fb9f656199e0c77ff9">  325</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVL0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga7fde71f06f7907e95816dc62b79a48e6">  326</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVL1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae96833b545645028bb8085ee770f712b">  327</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVL2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga0f9f80a389f9b126dddbe088c413c859">  328</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVL3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_OS : (PWM Offset: 0x48) PWM Output Selection Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga25f8b6e5987a53e6f03c4a28b00fd809">  330</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaf2d959066b2b74f028b75b4cef458006">  331</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga6ea1c76332c521897e0888298fa86f28">  332</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gabb61ef4930de967d5130142686da648a">  333</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac5e0b471cd3204dfae585a01b6a1e851">  334</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSL0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga115f4e7c105beaee094189329a78b554">  335</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSL1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga535f3886f72b58bcbf46a36a96c3c81f">  336</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSL2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga5ee0efb0c79c2dc5afdc67fe709ce250">  337</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSL3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_OSS : (PWM Offset: 0x4C) PWM Output Selection Set Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga6b23c4f15ea5bb0ec47783c25aa9e237">  339</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga8dace49061f8c9618e0aa69286efaf67">  340</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga45be524b44aa437dd5b450c73453673e">  341</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac3dd2a5be39e742b7fb03897a7469460">  342</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaaf27227163d1b122a0851ec9e8ca8675">  343</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSL0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga7d2aa22a2ea9308f31791f9df7d568df">  344</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSL1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga17b4e9807df91f7e90f0137b1af1b411">  345</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSL2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga449887747a9e6596f5ae12b16018d485">  346</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSL3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_OSC : (PWM Offset: 0x50) PWM Output Selection Clear Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga7e8bd8aaa8a760a9801f47dc4eec6303">  348</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga27bd1571e08fa6f9365471735b389044">  349</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga1636c8fa741f023032b2e32029ed7348">  350</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga1655a5d0e0ec43389976542ca2cf1e86">  351</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga806e103e8db2498f0bde225ca98c6c62">  352</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCL0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gacdf59242655abf415765e59bc22c1e3b">  353</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCL1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga24f8a22b816cc12034d75e9ad8c36cbd">  354</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCL2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga705966b35a8986fdd48a787130c95e18">  355</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCL3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_OSSUPD : (PWM Offset: 0x54) PWM Output Selection Set Update Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaaf27588b697195288e1645c01de1aa8a">  357</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga2fb78ee3b72236f21a37dcf5c45f6347">  358</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gabd9957d849685620c2b1386135c01bfe">  359</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga205af3b8a9ec5ffab21ef4cb55df79bf">  360</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac35e76bcb2b7795022e5117eec690bfc">  361</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPL0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga3326e4bb5f84da296e7ac992ac029553">  362</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPL1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga3e9d15e834de3bb5db7f1549d86f1a57">  363</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPL2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga2e53b31cb8b3a9ce73db36088eb131f1">  364</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPL3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_OSCUPD : (PWM Offset: 0x58) PWM Output Selection Clear Update Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaf19f80cf218be24bc6d033802d46735d">  366</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga7520de992c0db573287f89908f651fa7">  367</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga09453efb5b8e52407f7e5e822e427272">  368</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga775e037072deb539a7e9f50a2b4b35b8">  369</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaee4ddd7412fdfc47dfb81c44b81df30f">  370</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPL0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaec215d05bca7caec5091a8d90a7e777f">  371</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPL1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga193aa5a47d8158d172b4fb8a9d676a7c">  372</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPL2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga9a71cf7ec9223cf781b0684f601c4643">  373</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPL3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_FMR : (PWM Offset: 0x5C) PWM Fault Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaafda9a8aefe508ed618db6b0d7f221fd">  375</a></span>&#160;<span class="preprocessor">#define PWM_FMR_FPOL_Pos 0</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga68e0dfb24ebce067ba3f136672da8cbb">  376</a></span>&#160;<span class="preprocessor">#define PWM_FMR_FPOL_Msk (0xffu &lt;&lt; PWM_FMR_FPOL_Pos) </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gacddaf8401cea31513467570b92aef719">  377</a></span>&#160;<span class="preprocessor">#define PWM_FMR_FPOL(value) ((PWM_FMR_FPOL_Msk &amp; ((value) &lt;&lt; PWM_FMR_FPOL_Pos)))</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gacb6ec8c475004c1c6e08d7e5577789a2">  378</a></span>&#160;<span class="preprocessor">#define PWM_FMR_FMOD_Pos 8</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga8e8048bcc1d303fea3232cebe782730f">  379</a></span>&#160;<span class="preprocessor">#define PWM_FMR_FMOD_Msk (0xffu &lt;&lt; PWM_FMR_FMOD_Pos) </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaa4e5770a33ef31d1f805ccb5c914d98c">  380</a></span>&#160;<span class="preprocessor">#define PWM_FMR_FMOD(value) ((PWM_FMR_FMOD_Msk &amp; ((value) &lt;&lt; PWM_FMR_FMOD_Pos)))</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga22a6c9843313f55b7aac95c522a55f83">  381</a></span>&#160;<span class="preprocessor">#define PWM_FMR_FFIL_Pos 16</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga3eb9a9873718d4de4ab8016c38a4fd30">  382</a></span>&#160;<span class="preprocessor">#define PWM_FMR_FFIL_Msk (0xffu &lt;&lt; PWM_FMR_FFIL_Pos) </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gad18673d610bbe3705b20be59eaebe74b">  383</a></span>&#160;<span class="preprocessor">#define PWM_FMR_FFIL(value) ((PWM_FMR_FFIL_Msk &amp; ((value) &lt;&lt; PWM_FMR_FFIL_Pos)))</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/* -------- PWM_FSR : (PWM Offset: 0x60) PWM Fault Status Register -------- */</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga8cab7b9a14a97987c4ce2cd79bb71d30">  385</a></span>&#160;<span class="preprocessor">#define PWM_FSR_FIV_Pos 0</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gab90ff794843da9f1701ae359a063c0e6">  386</a></span>&#160;<span class="preprocessor">#define PWM_FSR_FIV_Msk (0xffu &lt;&lt; PWM_FSR_FIV_Pos) </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga20071978cef798a324e7013e10e855fe">  387</a></span>&#160;<span class="preprocessor">#define PWM_FSR_FS_Pos 8</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gabca73a5219e79e2cef1417d2085fc37a">  388</a></span>&#160;<span class="preprocessor">#define PWM_FSR_FS_Msk (0xffu &lt;&lt; PWM_FSR_FS_Pos) </span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_FCR : (PWM Offset: 0x64) PWM Fault Clear Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac9db555297dfc8e34241e67be8e91a6e">  390</a></span>&#160;<span class="preprocessor">#define PWM_FCR_FCLR_Pos 0</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga18b106c3333dda59d174be43cfa1f1cb">  391</a></span>&#160;<span class="preprocessor">#define PWM_FCR_FCLR_Msk (0xffu &lt;&lt; PWM_FCR_FCLR_Pos) </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gafd1a37797e7e5cc1256b587608743d13">  392</a></span>&#160;<span class="preprocessor">#define PWM_FCR_FCLR(value) ((PWM_FCR_FCLR_Msk &amp; ((value) &lt;&lt; PWM_FCR_FCLR_Pos)))</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">/* -------- PWM_FPV1 : (PWM Offset: 0x68) PWM Fault Protection Value Register 1 -------- */</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac69f6f654ef50e2b12545007e8360951">  394</a></span>&#160;<span class="preprocessor">#define PWM_FPV1_FPVH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaf17ed6828277d3e71a7e375d725983e2">  395</a></span>&#160;<span class="preprocessor">#define PWM_FPV1_FPVH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga4be1a208d6bea23cc71e08ee12e1783c">  396</a></span>&#160;<span class="preprocessor">#define PWM_FPV1_FPVH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga21ff5e7140ed04927720166f280e9377">  397</a></span>&#160;<span class="preprocessor">#define PWM_FPV1_FPVH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga328cc66ab3c535588096aea0b7ae21e5">  398</a></span>&#160;<span class="preprocessor">#define PWM_FPV1_FPVL0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga25d587b4254153c0fe30eaa3ef5443e8">  399</a></span>&#160;<span class="preprocessor">#define PWM_FPV1_FPVL1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gafe428a8ac4e577fcc2b578452b10fa4f">  400</a></span>&#160;<span class="preprocessor">#define PWM_FPV1_FPVL2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga7e0af5cbe9fed2f4df286fc02af113bf">  401</a></span>&#160;<span class="preprocessor">#define PWM_FPV1_FPVL3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_FPE : (PWM Offset: 0x6C) PWM Fault Protection Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga44078a843929dc1c69281b78ac024c86">  403</a></span>&#160;<span class="preprocessor">#define PWM_FPE_FPE0_Pos 0</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga883b1a6b32d3255fe62e1e584659cb30">  404</a></span>&#160;<span class="preprocessor">#define PWM_FPE_FPE0_Msk (0xffu &lt;&lt; PWM_FPE_FPE0_Pos) </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gada304e1da29948064fdb0d3398e71dd7">  405</a></span>&#160;<span class="preprocessor">#define PWM_FPE_FPE0(value) ((PWM_FPE_FPE0_Msk &amp; ((value) &lt;&lt; PWM_FPE_FPE0_Pos)))</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaf8d476de94ddf131fcc23c23cbbf4402">  406</a></span>&#160;<span class="preprocessor">#define PWM_FPE_FPE1_Pos 8</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga41c1d32975b17740532d30eb42912879">  407</a></span>&#160;<span class="preprocessor">#define PWM_FPE_FPE1_Msk (0xffu &lt;&lt; PWM_FPE_FPE1_Pos) </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga155166e5eb3a0258dbd1afe05a73e4dc">  408</a></span>&#160;<span class="preprocessor">#define PWM_FPE_FPE1(value) ((PWM_FPE_FPE1_Msk &amp; ((value) &lt;&lt; PWM_FPE_FPE1_Pos)))</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga21f498501f20a5815cbe734e7423e6f9">  409</a></span>&#160;<span class="preprocessor">#define PWM_FPE_FPE2_Pos 16</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga3dbe9d68d6f74bdebf54e40585180117">  410</a></span>&#160;<span class="preprocessor">#define PWM_FPE_FPE2_Msk (0xffu &lt;&lt; PWM_FPE_FPE2_Pos) </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga3a562170cbf8ff1723eab2792c2f6590">  411</a></span>&#160;<span class="preprocessor">#define PWM_FPE_FPE2(value) ((PWM_FPE_FPE2_Msk &amp; ((value) &lt;&lt; PWM_FPE_FPE2_Pos)))</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gab088806ad2c20b9973854e3b8a0fd33c">  412</a></span>&#160;<span class="preprocessor">#define PWM_FPE_FPE3_Pos 24</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaca9a5e5dcb472caf52d3c2c8b0321657">  413</a></span>&#160;<span class="preprocessor">#define PWM_FPE_FPE3_Msk (0xffu &lt;&lt; PWM_FPE_FPE3_Pos) </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga56f3977d54926be1c1452956df6b820f">  414</a></span>&#160;<span class="preprocessor">#define PWM_FPE_FPE3(value) ((PWM_FPE_FPE3_Msk &amp; ((value) &lt;&lt; PWM_FPE_FPE3_Pos)))</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">/* -------- PWM_ELMR[2] : (PWM Offset: 0x7C) PWM Event Line 0 Mode Register -------- */</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga469a975b28cf04cd35f871f253b7a3b3">  416</a></span>&#160;<span class="preprocessor">#define PWM_ELMR_CSEL0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga08f6b7258c6bc91e429811ccd14a8310">  417</a></span>&#160;<span class="preprocessor">#define PWM_ELMR_CSEL1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gabec0c8acd271024f3e167e644a3d2d27">  418</a></span>&#160;<span class="preprocessor">#define PWM_ELMR_CSEL2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga02f65ca00c0fbbfe5b44af28f6a73f63">  419</a></span>&#160;<span class="preprocessor">#define PWM_ELMR_CSEL3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga5c0348a9525eb00101b564a982be4c8d">  420</a></span>&#160;<span class="preprocessor">#define PWM_ELMR_CSEL4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gafa8d31d1dfabab5ddc3c1d025f1e49a1">  421</a></span>&#160;<span class="preprocessor">#define PWM_ELMR_CSEL5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga88f1b104829914629dce9a552a3be037">  422</a></span>&#160;<span class="preprocessor">#define PWM_ELMR_CSEL6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga049921051c31567a21f2ca271a7c56c9">  423</a></span>&#160;<span class="preprocessor">#define PWM_ELMR_CSEL7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_SSPR : (PWM Offset: 0xA0) PWM Spread Spectrum Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga52ce35a75b91aca1b5f9f5324197fd1f">  425</a></span>&#160;<span class="preprocessor">#define PWM_SSPR_SPRD_Pos 0</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga421a427ef76bfe8a7ac611ee5b4d1783">  426</a></span>&#160;<span class="preprocessor">#define PWM_SSPR_SPRD_Msk (0xffffffu &lt;&lt; PWM_SSPR_SPRD_Pos) </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga5c8ec3acc073fb648bcb99ceee812528">  427</a></span>&#160;<span class="preprocessor">#define PWM_SSPR_SPRD(value) ((PWM_SSPR_SPRD_Msk &amp; ((value) &lt;&lt; PWM_SSPR_SPRD_Pos)))</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac38272eac614983e443be09671c7acb3">  428</a></span>&#160;<span class="preprocessor">#define PWM_SSPR_SPRDM (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_SSPUP : (PWM Offset: 0xA4) PWM Spread Spectrum Update Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga2e0552f7f19fc957ec2d0e2720f40c81">  430</a></span>&#160;<span class="preprocessor">#define PWM_SSPUP_SPRDUP_Pos 0</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga76e5eb1a58cd894374de72674e5dbe4b">  431</a></span>&#160;<span class="preprocessor">#define PWM_SSPUP_SPRDUP_Msk (0xffffffu &lt;&lt; PWM_SSPUP_SPRDUP_Pos) </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaac11630876c03f883d6f180ebed8bfe7">  432</a></span>&#160;<span class="preprocessor">#define PWM_SSPUP_SPRDUP(value) ((PWM_SSPUP_SPRDUP_Msk &amp; ((value) &lt;&lt; PWM_SSPUP_SPRDUP_Pos)))</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/* -------- PWM_SMMR : (PWM Offset: 0xB0) PWM Stepper Motor Mode Register -------- */</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaf1518a1da5a4c1b5d32067575f8a739d">  434</a></span>&#160;<span class="preprocessor">#define PWM_SMMR_GCEN0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gada70734e4809b9886a051c44ae10bdea">  435</a></span>&#160;<span class="preprocessor">#define PWM_SMMR_GCEN1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga761056425aa02bd82bc39edfd3c0be2a">  436</a></span>&#160;<span class="preprocessor">#define PWM_SMMR_DOWN0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga9fac8e2f4988eb9487755679b524baea">  437</a></span>&#160;<span class="preprocessor">#define PWM_SMMR_DOWN1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_FPV2 : (PWM Offset: 0xC0) PWM Fault Protection Value 2 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaf40bdd04578cb341f6d6d1f02db82135">  439</a></span>&#160;<span class="preprocessor">#define PWM_FPV2_FPZH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga00852771fbfc71aff94b61036421cef2">  440</a></span>&#160;<span class="preprocessor">#define PWM_FPV2_FPZH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gabdd5ede76d1d9f0eb5df161a76c9aa33">  441</a></span>&#160;<span class="preprocessor">#define PWM_FPV2_FPZH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaa59d7dd046e39434bffb3cf9898a1300">  442</a></span>&#160;<span class="preprocessor">#define PWM_FPV2_FPZH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga6d62ea6f94ef657bc673108d69c2fb0c">  443</a></span>&#160;<span class="preprocessor">#define PWM_FPV2_FPZL0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga147127b7839716910ce218d2d95a6bfb">  444</a></span>&#160;<span class="preprocessor">#define PWM_FPV2_FPZL1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga8dfd8292ee88bbc5d29dfbd95ee13fa5">  445</a></span>&#160;<span class="preprocessor">#define PWM_FPV2_FPZL2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac0e13917da26fc4f78fbfe7fd4e427bd">  446</a></span>&#160;<span class="preprocessor">#define PWM_FPV2_FPZL3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_WPCR : (PWM Offset: 0xE4) PWM Write Protection Control Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga0c519a2fcf5e2c16257d782d075ab6c3">  448</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPCMD_Pos 0</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga5808d6cf04c4e5212002b099d4005be7">  449</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPCMD_Msk (0x3u &lt;&lt; PWM_WPCR_WPCMD_Pos) </span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga56d93360b848ae878f968ec1de4f78a5">  450</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPCMD(value) ((PWM_WPCR_WPCMD_Msk &amp; ((value) &lt;&lt; PWM_WPCR_WPCMD_Pos)))</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gab2d512be66c678ac9d977f2bc8cd01ea">  451</a></span>&#160;<span class="preprocessor">#define   PWM_WPCR_WPCMD_DISABLE_SW_PROT (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gad0d48ff8ca75be8265e7caf42e9c8e37">  452</a></span>&#160;<span class="preprocessor">#define   PWM_WPCR_WPCMD_ENABLE_SW_PROT (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gacc00a56188165fb09bc3482cb2728946">  453</a></span>&#160;<span class="preprocessor">#define   PWM_WPCR_WPCMD_ENABLE_HW_PROT (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gafa18dd34b9952720314eaac4d894f935">  454</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPRG0 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga22bbd2f5f339ce837464c918b42947e4">  455</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPRG1 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac162ea420e73732f2377033303f5513e">  456</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPRG2 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga2459c32b0e27b05eacfdd943c706fad5">  457</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPRG3 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga76c582a235a049238238cde31dffd8ed">  458</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPRG4 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaa3d7f99067043f6c0384045de15cefe2">  459</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPRG5 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga75ecb09b0534c3d7d743fd515061015a">  460</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPKEY_Pos 8</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac53d9a5deef4b7978ed39cb2195ceb91">  461</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPKEY_Msk (0xffffffu &lt;&lt; PWM_WPCR_WPKEY_Pos) </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga37888e300dec55b413e04072f650e229">  462</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPKEY(value) ((PWM_WPCR_WPKEY_Msk &amp; ((value) &lt;&lt; PWM_WPCR_WPKEY_Pos)))</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga4e2631576285918b7f18551b347adaf9">  463</a></span>&#160;<span class="preprocessor">#define   PWM_WPCR_WPKEY_PASSWD (0x50574Du &lt;&lt; 8) </span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_WPSR : (PWM Offset: 0xE8) PWM Write Protection Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga559d91595e9dc987ce9b85428625ec37">  465</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPSWS0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga46c2d89aefda18e6d8a2fbf9233c8002">  466</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPSWS1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga232173f80b5d95a0dc3f3e3ed98973de">  467</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPSWS2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gab2c27c13adebee1cdd31dfe24d11d747">  468</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPSWS3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga5d1554655175492c6bf1cc86448650ef">  469</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPSWS4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga0768cfcf47672715e0123a7fb345e3c8">  470</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPSWS5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga8d57bf1b1bfac2bf2e2e752c5175df37">  471</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPVS (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga92af4f31403a7b45edfd344b249ff40e">  472</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPHWS0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga0356fdd944bdf6354e5bd9ae32517b67">  473</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPHWS1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga7a12e5a417e07a06c23cba3e64b3ab6e">  474</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPHWS2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae30c95e1f9f0698094737ff0d0148ae0">  475</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPHWS3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga70f5378f620fbaebd02aedb7ef54c5fb">  476</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPHWS4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga3b73f74236c8fefeb78205a385c9a895">  477</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPHWS5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga0094684a5f44b6b03640baa9fdc6135f">  478</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPVSRC_Pos 16</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac48a1ab59a4e311dbdd1abba533a1ef2">  479</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; PWM_WPSR_WPVSRC_Pos) </span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_CMPV : (PWM Offset: N/A) PWM Comparison 0 Value Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga4299c4528ffdef7d23c13e1e9a975bee">  481</a></span>&#160;<span class="preprocessor">#define PWM_CMPV_CV_Pos 0</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga6f836e7af802c562b6c84db59f333e93">  482</a></span>&#160;<span class="preprocessor">#define PWM_CMPV_CV_Msk (0xffffffu &lt;&lt; PWM_CMPV_CV_Pos) </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga91c785b8594eae01c0c8b1c52b823f36">  483</a></span>&#160;<span class="preprocessor">#define PWM_CMPV_CV(value) ((PWM_CMPV_CV_Msk &amp; ((value) &lt;&lt; PWM_CMPV_CV_Pos)))</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga24cfa2d6b73b73550360250af30a5224">  484</a></span>&#160;<span class="preprocessor">#define PWM_CMPV_CVM (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_CMPVUPD : (PWM Offset: N/A) PWM Comparison 0 Value Update Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga00d9ce6aa5ce448194cfda50721bd5b0">  486</a></span>&#160;<span class="preprocessor">#define PWM_CMPVUPD_CVUPD_Pos 0</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga814522233f8137b734c794b115c82d08">  487</a></span>&#160;<span class="preprocessor">#define PWM_CMPVUPD_CVUPD_Msk (0xffffffu &lt;&lt; PWM_CMPVUPD_CVUPD_Pos) </span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga289a10af1c9e1d2817c5394ca5ab052f">  488</a></span>&#160;<span class="preprocessor">#define PWM_CMPVUPD_CVUPD(value) ((PWM_CMPVUPD_CVUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPVUPD_CVUPD_Pos)))</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga588c81afa5376f6abb27ce1dbe05578f">  489</a></span>&#160;<span class="preprocessor">#define PWM_CMPVUPD_CVMUPD (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_CMPM : (PWM Offset: N/A) PWM Comparison 0 Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gad3f9538f09a306acf682d98930f2a954">  491</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaf57626ea1939e8f352300ecf93be1439">  492</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CTR_Pos 4</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga32b8e7533c5db154116c6f8797e18bdc">  493</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CTR_Msk (0xfu &lt;&lt; PWM_CMPM_CTR_Pos) </span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac20d4465cd3dc1f875cfe5060df67630">  494</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CTR(value) ((PWM_CMPM_CTR_Msk &amp; ((value) &lt;&lt; PWM_CMPM_CTR_Pos)))</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga081a29a209b1ea5b419265afa240cdaa">  495</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CPR_Pos 8</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga7951fd10abe22d74f4c2c6e9802a3f2d">  496</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CPR_Msk (0xfu &lt;&lt; PWM_CMPM_CPR_Pos) </span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga42d54748d1536414c80dac1643bebbf1">  497</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CPR(value) ((PWM_CMPM_CPR_Msk &amp; ((value) &lt;&lt; PWM_CMPM_CPR_Pos)))</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga836c4e58d85e35a123223da621292f63">  498</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CPRCNT_Pos 12</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga2945c884ad4aab06150ae99c19542202">  499</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CPRCNT_Msk (0xfu &lt;&lt; PWM_CMPM_CPRCNT_Pos) </span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac3be5e55b87abd7e1687d9be77595a26">  500</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CPRCNT(value) ((PWM_CMPM_CPRCNT_Msk &amp; ((value) &lt;&lt; PWM_CMPM_CPRCNT_Pos)))</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga487940e89e6d4b4a554a13b88e876c83">  501</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CUPR_Pos 16</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaadd54a225ed379648b3693dfbcc56a15">  502</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CUPR_Msk (0xfu &lt;&lt; PWM_CMPM_CUPR_Pos) </span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga133c06bab5d24a9d97b1c7f44c698ae4">  503</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CUPR(value) ((PWM_CMPM_CUPR_Msk &amp; ((value) &lt;&lt; PWM_CMPM_CUPR_Pos)))</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga046611de8ee0cc576937fed666f286ea">  504</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CUPRCNT_Pos 20</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga2fbf78eae63da097297b020afcf6febe">  505</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CUPRCNT_Msk (0xfu &lt;&lt; PWM_CMPM_CUPRCNT_Pos) </span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae1103977edb4f7f53e3050ded3900262">  506</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CUPRCNT(value) ((PWM_CMPM_CUPRCNT_Msk &amp; ((value) &lt;&lt; PWM_CMPM_CUPRCNT_Pos)))</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">/* -------- PWM_CMPMUPD : (PWM Offset: N/A) PWM Comparison 0 Mode Update Register -------- */</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga63120711aff24e164abacbf8283ad2f0">  508</a></span>&#160;<span class="preprocessor">#define PWM_CMPMUPD_CENUPD (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaa51d75e45c3eb87cf7a0c94d36919e29">  509</a></span>&#160;<span class="preprocessor">#define PWM_CMPMUPD_CTRUPD_Pos 4</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae4963293459d57314102b2a14c2d9c89">  510</a></span>&#160;<span class="preprocessor">#define PWM_CMPMUPD_CTRUPD_Msk (0xfu &lt;&lt; PWM_CMPMUPD_CTRUPD_Pos) </span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaa7fb8523c1acf3002ed4e7e9097af440">  511</a></span>&#160;<span class="preprocessor">#define PWM_CMPMUPD_CTRUPD(value) ((PWM_CMPMUPD_CTRUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPMUPD_CTRUPD_Pos)))</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga172bcf93f25ed51f493dff85c9ab569a">  512</a></span>&#160;<span class="preprocessor">#define PWM_CMPMUPD_CPRUPD_Pos 8</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga9a42f6b4ac753fe27df637c3cfba9ec7">  513</a></span>&#160;<span class="preprocessor">#define PWM_CMPMUPD_CPRUPD_Msk (0xfu &lt;&lt; PWM_CMPMUPD_CPRUPD_Pos) </span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga55aea1151db2640b6a1fafb9a7cc023e">  514</a></span>&#160;<span class="preprocessor">#define PWM_CMPMUPD_CPRUPD(value) ((PWM_CMPMUPD_CPRUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPMUPD_CPRUPD_Pos)))</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga215cfa6f967c8c69cb03500156c783e3">  515</a></span>&#160;<span class="preprocessor">#define PWM_CMPMUPD_CUPRUPD_Pos 16</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga54677fe388d0a3e54a38a078f36137bf">  516</a></span>&#160;<span class="preprocessor">#define PWM_CMPMUPD_CUPRUPD_Msk (0xfu &lt;&lt; PWM_CMPMUPD_CUPRUPD_Pos) </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga62488dad3ad02edd4b9f10186f329f91">  517</a></span>&#160;<span class="preprocessor">#define PWM_CMPMUPD_CUPRUPD(value) ((PWM_CMPMUPD_CUPRUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPMUPD_CUPRUPD_Pos)))</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/* -------- PWM_CMR : (PWM Offset: N/A) PWM Channel Mode Register -------- */</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga5badf58a9dad60e51cc93b3bd3b50857">  519</a></span>&#160;<span class="preprocessor">#define PWM_CMR_CPRE_Pos 0</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaa7cd448e4b8d4338768b6d3c01087a35">  520</a></span>&#160;<span class="preprocessor">#define PWM_CMR_CPRE_Msk (0xfu &lt;&lt; PWM_CMR_CPRE_Pos) </span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae06e7defd2dba13c0fff86d6496e86bd">  521</a></span>&#160;<span class="preprocessor">#define PWM_CMR_CPRE(value) ((PWM_CMR_CPRE_Msk &amp; ((value) &lt;&lt; PWM_CMR_CPRE_Pos)))</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga5d3f3920d928ba2aa52de186a445d0f4">  522</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga37ce0b9a18a244345e0bfa53ca090dae">  523</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_2 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaa64626b14684edb5448046b2ba3ddcdf">  524</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_4 (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae7938e69e6d1c6f171c8f0cc14c18f61">  525</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_8 (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga891db67f708bac4e03b331dbe2b9b736">  526</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_16 (0x4u &lt;&lt; 0) </span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gab46686466d77516d464299debf2704d1">  527</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_32 (0x5u &lt;&lt; 0) </span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gabf069ffac1c8b10527ca0aa9172007f7">  528</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_64 (0x6u &lt;&lt; 0) </span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga6a10a7bb26e066c5898b0e543488c024">  529</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_128 (0x7u &lt;&lt; 0) </span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga9225f1847a5fd90ee574dcb2621d1837">  530</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_256 (0x8u &lt;&lt; 0) </span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gab1f378d7d346306ac6c6db37fcbf3a4e">  531</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_512 (0x9u &lt;&lt; 0) </span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gafaead3bc15fbccd0c23d23c9f357c33e">  532</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_1024 (0xAu &lt;&lt; 0) </span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga8bc71e46b25f8e3523370fac72f5d033">  533</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_CLKA (0xBu &lt;&lt; 0) </span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga61f75d57082c66e697b6e9a0d1c7a871">  534</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_CLKB (0xCu &lt;&lt; 0) </span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga389acb2fd3cb962a815dc9bebf0d8c3b">  535</a></span>&#160;<span class="preprocessor">#define PWM_CMR_CALG (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaaf63b55ca5a5fca06ef63e14542b6d80">  536</a></span>&#160;<span class="preprocessor">#define PWM_CMR_CPOL (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga0bb07f5754d14efb326e0a4a6d0d275c">  537</a></span>&#160;<span class="preprocessor">#define PWM_CMR_CES (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga0286fa373fce5c6a2e8a5caa773fa792">  538</a></span>&#160;<span class="preprocessor">#define PWM_CMR_UPDS (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gad4e1477bf352624727ff3a58db213be8">  539</a></span>&#160;<span class="preprocessor">#define PWM_CMR_DPOLI (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga5b0bd8f4431c759ed715d81de18a8eac">  540</a></span>&#160;<span class="preprocessor">#define PWM_CMR_TCTS (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga10f3a5ee3f69d0a8a1c74b8d439b0383">  541</a></span>&#160;<span class="preprocessor">#define PWM_CMR_DTE (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaab717ec6a8d10c26426079bd5f86e9b2">  542</a></span>&#160;<span class="preprocessor">#define PWM_CMR_DTHI (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaa403af8b6427a80c569435793bc32a30">  543</a></span>&#160;<span class="preprocessor">#define PWM_CMR_DTLI (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga8e3a78a54d45a88c4de5489532254612">  544</a></span>&#160;<span class="preprocessor">#define PWM_CMR_PPM (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_CDTY : (PWM Offset: N/A) PWM Channel Duty Cycle Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gad9c53da07d308aaa980f5d3e997be72c">  546</a></span>&#160;<span class="preprocessor">#define PWM_CDTY_CDTY_Pos 0</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaed15d16af3f59ccddcf4f629ea3c5852">  547</a></span>&#160;<span class="preprocessor">#define PWM_CDTY_CDTY_Msk (0xffffffu &lt;&lt; PWM_CDTY_CDTY_Pos) </span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga41fa252ae7e9c1afb1ed033146edabff">  548</a></span>&#160;<span class="preprocessor">#define PWM_CDTY_CDTY(value) ((PWM_CDTY_CDTY_Msk &amp; ((value) &lt;&lt; PWM_CDTY_CDTY_Pos)))</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">/* -------- PWM_CDTYUPD : (PWM Offset: N/A) PWM Channel Duty Cycle Update Register -------- */</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac8ebfb063219cd157b8360721811c4b2">  550</a></span>&#160;<span class="preprocessor">#define PWM_CDTYUPD_CDTYUPD_Pos 0</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga4744918a2d9e85d39bfc066b0d9a6e3c">  551</a></span>&#160;<span class="preprocessor">#define PWM_CDTYUPD_CDTYUPD_Msk (0xffffffu &lt;&lt; PWM_CDTYUPD_CDTYUPD_Pos) </span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga69460f40bbe07d9e2d8112525c0f6eb5">  552</a></span>&#160;<span class="preprocessor">#define PWM_CDTYUPD_CDTYUPD(value) ((PWM_CDTYUPD_CDTYUPD_Msk &amp; ((value) &lt;&lt; PWM_CDTYUPD_CDTYUPD_Pos)))</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/* -------- PWM_CPRD : (PWM Offset: N/A) PWM Channel Period Register -------- */</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga15e63c47355a0e697cf879301bdcfe97">  554</a></span>&#160;<span class="preprocessor">#define PWM_CPRD_CPRD_Pos 0</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae5af6b617a5d5e4da51ade21024e340d">  555</a></span>&#160;<span class="preprocessor">#define PWM_CPRD_CPRD_Msk (0xffffffu &lt;&lt; PWM_CPRD_CPRD_Pos) </span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga436c7760905f428657aa5b449947a798">  556</a></span>&#160;<span class="preprocessor">#define PWM_CPRD_CPRD(value) ((PWM_CPRD_CPRD_Msk &amp; ((value) &lt;&lt; PWM_CPRD_CPRD_Pos)))</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/* -------- PWM_CPRDUPD : (PWM Offset: N/A) PWM Channel Period Update Register -------- */</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga87e884e8c0a0aafbd3a6af1ceea985d7">  558</a></span>&#160;<span class="preprocessor">#define PWM_CPRDUPD_CPRDUPD_Pos 0</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga1fdc0c18ef2194e73b094365eb792fd2">  559</a></span>&#160;<span class="preprocessor">#define PWM_CPRDUPD_CPRDUPD_Msk (0xffffffu &lt;&lt; PWM_CPRDUPD_CPRDUPD_Pos) </span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga3793ebbd314a96f51223948b4e525a12">  560</a></span>&#160;<span class="preprocessor">#define PWM_CPRDUPD_CPRDUPD(value) ((PWM_CPRDUPD_CPRDUPD_Msk &amp; ((value) &lt;&lt; PWM_CPRDUPD_CPRDUPD_Pos)))</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">/* -------- PWM_CCNT : (PWM Offset: N/A) PWM Channel Counter Register -------- */</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaacf83288cd3d60a64c5f5ca649d90787">  562</a></span>&#160;<span class="preprocessor">#define PWM_CCNT_CNT_Pos 0</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga50ad77e55d2813cbaa887a2c3c3dac77">  563</a></span>&#160;<span class="preprocessor">#define PWM_CCNT_CNT_Msk (0xffffffu &lt;&lt; PWM_CCNT_CNT_Pos) </span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_DT : (PWM Offset: N/A) PWM Channel Dead Time Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gacd6342d6ab56ac200cdc15b607e006f5">  565</a></span>&#160;<span class="preprocessor">#define PWM_DT_DTH_Pos 0</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaa2d5f3ed5aa973fb64575d526a76d299">  566</a></span>&#160;<span class="preprocessor">#define PWM_DT_DTH_Msk (0xffffu &lt;&lt; PWM_DT_DTH_Pos) </span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga4541374ddf744a071541a6e30503c469">  567</a></span>&#160;<span class="preprocessor">#define PWM_DT_DTH(value) ((PWM_DT_DTH_Msk &amp; ((value) &lt;&lt; PWM_DT_DTH_Pos)))</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga023ec46a8230cb758371e0f3e0358a30">  568</a></span>&#160;<span class="preprocessor">#define PWM_DT_DTL_Pos 16</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga94a24dbb50ac3be38a85033a53f91b65">  569</a></span>&#160;<span class="preprocessor">#define PWM_DT_DTL_Msk (0xffffu &lt;&lt; PWM_DT_DTL_Pos) </span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga235770b0d3489660b457979691bc4ffc">  570</a></span>&#160;<span class="preprocessor">#define PWM_DT_DTL(value) ((PWM_DT_DTL_Msk &amp; ((value) &lt;&lt; PWM_DT_DTL_Pos)))</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">/* -------- PWM_DTUPD : (PWM Offset: N/A) PWM Channel Dead Time Update Register -------- */</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga57d565acd6fcde451487298836d3cd63">  572</a></span>&#160;<span class="preprocessor">#define PWM_DTUPD_DTHUPD_Pos 0</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga57ae02641d423c938151d286815103df">  573</a></span>&#160;<span class="preprocessor">#define PWM_DTUPD_DTHUPD_Msk (0xffffu &lt;&lt; PWM_DTUPD_DTHUPD_Pos) </span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga3fe8d0acfd4ae28378e6a670c7da8609">  574</a></span>&#160;<span class="preprocessor">#define PWM_DTUPD_DTHUPD(value) ((PWM_DTUPD_DTHUPD_Msk &amp; ((value) &lt;&lt; PWM_DTUPD_DTHUPD_Pos)))</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga4e46448671db77abc6a8c3b5e9fc07c5">  575</a></span>&#160;<span class="preprocessor">#define PWM_DTUPD_DTLUPD_Pos 16</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga745c5dc8738555fd8ccbdf9340af5af9">  576</a></span>&#160;<span class="preprocessor">#define PWM_DTUPD_DTLUPD_Msk (0xffffu &lt;&lt; PWM_DTUPD_DTLUPD_Pos) </span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga1ca97073704403153057db53eb67395d">  577</a></span>&#160;<span class="preprocessor">#define PWM_DTUPD_DTLUPD(value) ((PWM_DTUPD_DTLUPD_Msk &amp; ((value) &lt;&lt; PWM_DTUPD_DTLUPD_Pos)))</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">/* -------- PWM_CMUPD0 : (PWM Offset: 0x400) PWM Channel Mode Update Register (ch_num = 0) -------- */</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga56fd5395da2c945ec0e94ebde1670a25">  579</a></span>&#160;<span class="preprocessor">#define PWM_CMUPD0_CPOLUP (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaeacc079939259afb417d8e9fb9ff4300">  580</a></span>&#160;<span class="preprocessor">#define PWM_CMUPD0_CPOLINVUP (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_CMUPD1 : (PWM Offset: 0x420) PWM Channel Mode Update Register (ch_num = 1) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga383258dd68353cc8e9cdb6e4685da924">  582</a></span>&#160;<span class="preprocessor">#define PWM_CMUPD1_CPOLUP (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaa50bff84255cf8d47bb7e2c4e775b5ee">  583</a></span>&#160;<span class="preprocessor">#define PWM_CMUPD1_CPOLINVUP (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_ETRG1 : (PWM Offset: 0x42C) PWM External Trigger Register (trg_num = 1) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga07652b57aad184fdb87e8a849d38175e">  585</a></span>&#160;<span class="preprocessor">#define PWM_ETRG1_MAXCNT_Pos 0</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga40e436b483863606b48f361c07907623">  586</a></span>&#160;<span class="preprocessor">#define PWM_ETRG1_MAXCNT_Msk (0xffffffu &lt;&lt; PWM_ETRG1_MAXCNT_Pos) </span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaa9aa87930b869a1ddf671d0144142fb6">  587</a></span>&#160;<span class="preprocessor">#define PWM_ETRG1_MAXCNT(value) ((PWM_ETRG1_MAXCNT_Msk &amp; ((value) &lt;&lt; PWM_ETRG1_MAXCNT_Pos)))</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gab807eb0d6e77c0e2ac87d90c3df8df2f">  588</a></span>&#160;<span class="preprocessor">#define PWM_ETRG1_TRGMODE_Pos 24</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaec425b88b6c97857d3997c8344b36320">  589</a></span>&#160;<span class="preprocessor">#define PWM_ETRG1_TRGMODE_Msk (0x3u &lt;&lt; PWM_ETRG1_TRGMODE_Pos) </span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga2abd3c28a286b3dad7348286a5aef75b">  590</a></span>&#160;<span class="preprocessor">#define PWM_ETRG1_TRGMODE(value) ((PWM_ETRG1_TRGMODE_Msk &amp; ((value) &lt;&lt; PWM_ETRG1_TRGMODE_Pos)))</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gab78ee7b73c5e1f7bbdf482379c2327a4">  591</a></span>&#160;<span class="preprocessor">#define   PWM_ETRG1_TRGMODE_OFF (0x0u &lt;&lt; 24) </span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga8e6f77af5ddfbe450441c05ef8c03986">  592</a></span>&#160;<span class="preprocessor">#define   PWM_ETRG1_TRGMODE_MODE1 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gad3d2b1a7d8f9be6ebe009a60434084ee">  593</a></span>&#160;<span class="preprocessor">#define   PWM_ETRG1_TRGMODE_MODE2 (0x2u &lt;&lt; 24) </span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga59cd934d93706f2eaad1f8daa1bb004e">  594</a></span>&#160;<span class="preprocessor">#define   PWM_ETRG1_TRGMODE_MODE3 (0x3u &lt;&lt; 24) </span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaaf0120437d89414d59690742b3efa100">  595</a></span>&#160;<span class="preprocessor">#define PWM_ETRG1_TRGEDGE (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac266df7e4f0b79f5bcb40bb827b592fb">  596</a></span>&#160;<span class="preprocessor">#define   PWM_ETRG1_TRGEDGE_FALLING_ZERO (0x0u &lt;&lt; 28) </span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga6b672d5ab66c44eda17f0224b2117447">  597</a></span>&#160;<span class="preprocessor">#define   PWM_ETRG1_TRGEDGE_RISING_ONE (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga31025a4e43c73075e8035dace5874ffa">  598</a></span>&#160;<span class="preprocessor">#define PWM_ETRG1_TRGFILT (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga616ec21bb9207fdb750346ff7c510f20">  599</a></span>&#160;<span class="preprocessor">#define PWM_ETRG1_TRGSRC (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gaf62f0bc7d9db8450ab1c1ecde517d9a2">  600</a></span>&#160;<span class="preprocessor">#define PWM_ETRG1_RFEN (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_LEBR1 : (PWM Offset: 0x430) PWM Leading-Edge Blanking Register (trg_num = 1) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga5973634d62b8e525c44969baf1841f96">  602</a></span>&#160;<span class="preprocessor">#define PWM_LEBR1_LEBDELAY_Pos 0</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga80e118631de809b0488bbfbcc5c1ade2">  603</a></span>&#160;<span class="preprocessor">#define PWM_LEBR1_LEBDELAY_Msk (0x7fu &lt;&lt; PWM_LEBR1_LEBDELAY_Pos) </span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga891308bf34bdc2cf6054a01820a4e32e">  604</a></span>&#160;<span class="preprocessor">#define PWM_LEBR1_LEBDELAY(value) ((PWM_LEBR1_LEBDELAY_Msk &amp; ((value) &lt;&lt; PWM_LEBR1_LEBDELAY_Pos)))</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga0c148eb9b70c985a577669a6115a7731">  605</a></span>&#160;<span class="preprocessor">#define PWM_LEBR1_PWMLFEN (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga21c0d10aa0794ea08fa5a4137d9648a3">  606</a></span>&#160;<span class="preprocessor">#define PWM_LEBR1_PWMLREN (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga3097a80df30369f61b77e3759b2fb168">  607</a></span>&#160;<span class="preprocessor">#define PWM_LEBR1_PWMHFEN (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga666994d0422c9658261cb2ba94bda345">  608</a></span>&#160;<span class="preprocessor">#define PWM_LEBR1_PWMHREN (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_CMUPD2 : (PWM Offset: 0x440) PWM Channel Mode Update Register (ch_num = 2) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga5dff80eff38ba41b19437319c77f17b1">  610</a></span>&#160;<span class="preprocessor">#define PWM_CMUPD2_CPOLUP (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga41b747b7dce5a1fc7f53615b8965d928">  611</a></span>&#160;<span class="preprocessor">#define PWM_CMUPD2_CPOLINVUP (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_ETRG2 : (PWM Offset: 0x44C) PWM External Trigger Register (trg_num = 2) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga2b403ea09b3a0706ab8857a1ddd7a841">  613</a></span>&#160;<span class="preprocessor">#define PWM_ETRG2_MAXCNT_Pos 0</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga33d9ea63bd5af4f285fe8136c552b1c3">  614</a></span>&#160;<span class="preprocessor">#define PWM_ETRG2_MAXCNT_Msk (0xffffffu &lt;&lt; PWM_ETRG2_MAXCNT_Pos) </span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga1868ebe4d3b7d64681fec31e900d9c9e">  615</a></span>&#160;<span class="preprocessor">#define PWM_ETRG2_MAXCNT(value) ((PWM_ETRG2_MAXCNT_Msk &amp; ((value) &lt;&lt; PWM_ETRG2_MAXCNT_Pos)))</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga27dd47acf013b989ecb49f90f0d07a32">  616</a></span>&#160;<span class="preprocessor">#define PWM_ETRG2_TRGMODE_Pos 24</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga45abf04dad528ecca6bb48ce802e1604">  617</a></span>&#160;<span class="preprocessor">#define PWM_ETRG2_TRGMODE_Msk (0x3u &lt;&lt; PWM_ETRG2_TRGMODE_Pos) </span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gad123f7c9576d72ef6f9ec2360315b504">  618</a></span>&#160;<span class="preprocessor">#define PWM_ETRG2_TRGMODE(value) ((PWM_ETRG2_TRGMODE_Msk &amp; ((value) &lt;&lt; PWM_ETRG2_TRGMODE_Pos)))</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga6d89a826b5465b0522869c23cecaf7b0">  619</a></span>&#160;<span class="preprocessor">#define   PWM_ETRG2_TRGMODE_OFF (0x0u &lt;&lt; 24) </span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac5b9d07ea4fb954ac651e771ea2950b3">  620</a></span>&#160;<span class="preprocessor">#define   PWM_ETRG2_TRGMODE_MODE1 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga62131ad36ab4ee457cfb8b7802748cf4">  621</a></span>&#160;<span class="preprocessor">#define   PWM_ETRG2_TRGMODE_MODE2 (0x2u &lt;&lt; 24) </span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga1301375474c413ec7b447e16a169f3ba">  622</a></span>&#160;<span class="preprocessor">#define   PWM_ETRG2_TRGMODE_MODE3 (0x3u &lt;&lt; 24) </span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gad870723726d1dcc162f83d624855b12b">  623</a></span>&#160;<span class="preprocessor">#define PWM_ETRG2_TRGEDGE (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga934e06adba09c635569c96f999d80f0a">  624</a></span>&#160;<span class="preprocessor">#define   PWM_ETRG2_TRGEDGE_FALLING_ZERO (0x0u &lt;&lt; 28) </span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga60b0ef66c25c92f2cb53dc982aa679c9">  625</a></span>&#160;<span class="preprocessor">#define   PWM_ETRG2_TRGEDGE_RISING_ONE (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga7abd54fd12e1034101295c7f1517ad99">  626</a></span>&#160;<span class="preprocessor">#define PWM_ETRG2_TRGFILT (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga4f0be694bd13e2e7e8638e7f3b96b631">  627</a></span>&#160;<span class="preprocessor">#define PWM_ETRG2_TRGSRC (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gac1578b27277cba0582ea65c620ea5005">  628</a></span>&#160;<span class="preprocessor">#define PWM_ETRG2_RFEN (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_LEBR2 : (PWM Offset: 0x450) PWM Leading-Edge Blanking Register (trg_num = 2) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga081e1b637eb742c88f009c93b397f831">  630</a></span>&#160;<span class="preprocessor">#define PWM_LEBR2_LEBDELAY_Pos 0</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga6217bfce3c3d3fc7be8b1ebdbeee8a7b">  631</a></span>&#160;<span class="preprocessor">#define PWM_LEBR2_LEBDELAY_Msk (0x7fu &lt;&lt; PWM_LEBR2_LEBDELAY_Pos) </span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga3d193321d2e282e547e2cfbc15d344f0">  632</a></span>&#160;<span class="preprocessor">#define PWM_LEBR2_LEBDELAY(value) ((PWM_LEBR2_LEBDELAY_Msk &amp; ((value) &lt;&lt; PWM_LEBR2_LEBDELAY_Pos)))</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga6ed17098b3cf97e2d00a6198259e93a8">  633</a></span>&#160;<span class="preprocessor">#define PWM_LEBR2_PWMLFEN (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga284196fdc7b855a2f550855d437dd86e">  634</a></span>&#160;<span class="preprocessor">#define PWM_LEBR2_PWMLREN (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae015ab5851301e4bfc757130818ae196">  635</a></span>&#160;<span class="preprocessor">#define PWM_LEBR2_PWMHFEN (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga33ec5866d3fca1b57c1d71a4ec7ced29">  636</a></span>&#160;<span class="preprocessor">#define PWM_LEBR2_PWMHREN (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_CMUPD3 : (PWM Offset: 0x460) PWM Channel Mode Update Register (ch_num = 3) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#ga14cfa3eca93d568658b9f59641473437">  638</a></span>&#160;<span class="preprocessor">#define PWM_CMUPD3_CPOLUP (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___p_w_m.xhtml#gae2999f989a5f1c10f4662d070919f8b5">  639</a></span>&#160;<span class="preprocessor">#define PWM_CMUPD3_CPOLINVUP (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAME70_PWM_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_pwm_xhtml_a698461997ab5f9b9b0a768cd6f35727a"><div class="ttname"><a href="struct_pwm.xhtml#a698461997ab5f9b9b0a768cd6f35727a">Pwm::PWM_SR</a></div><div class="ttdeci">__I uint32_t PWM_SR</div><div class="ttdoc">(Pwm Offset: 0x0C) PWM Status Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:65</div></div>
<div class="ttc" id="struct_pwm_xhtml_a4f928b7c529e928cd4ff9607f79cd5fd"><div class="ttname"><a href="struct_pwm.xhtml#a4f928b7c529e928cd4ff9607f79cd5fd">Pwm::PWM_FSR</a></div><div class="ttdeci">__I uint32_t PWM_FSR</div><div class="ttdoc">(Pwm Offset: 0x60) PWM Fault Status Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:86</div></div>
<div class="ttc" id="struct_pwm_xhtml_a9f7dadba0c48b75b8ae3009d4eed86b2"><div class="ttname"><a href="struct_pwm.xhtml#a9f7dadba0c48b75b8ae3009d4eed86b2">Pwm::PWM_IER1</a></div><div class="ttdeci">__O uint32_t PWM_IER1</div><div class="ttdoc">(Pwm Offset: 0x10) PWM Interrupt Enable Register 1 </div><div class="ttdef"><b>Definition:</b> component_pwm.h:66</div></div>
<div class="ttc" id="struct_pwm_xhtml_a815d3fa2563b0e4d6e9d0da560689263"><div class="ttname"><a href="struct_pwm.xhtml#a815d3fa2563b0e4d6e9d0da560689263">Pwm::PWM_ISR2</a></div><div class="ttdeci">__I uint32_t PWM_ISR2</div><div class="ttdoc">(Pwm Offset: 0x40) PWM Interrupt Status Register 2 </div><div class="ttdef"><b>Definition:</b> component_pwm.h:78</div></div>
<div class="ttc" id="struct_pwm_xhtml_a442b89c8b56e3742c6a060979443c6c6"><div class="ttname"><a href="struct_pwm.xhtml#a442b89c8b56e3742c6a060979443c6c6">Pwm::PWM_WPCR</a></div><div class="ttdeci">__O uint32_t PWM_WPCR</div><div class="ttdoc">(Pwm Offset: 0xE4) PWM Write Protection Control Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:100</div></div>
<div class="ttc" id="struct_pwm_xhtml_a659974ffb8eeb2512077e7e464866af3"><div class="ttname"><a href="struct_pwm.xhtml#a659974ffb8eeb2512077e7e464866af3">Pwm::PWM_LEBR2</a></div><div class="ttdeci">__IO uint32_t PWM_LEBR2</div><div class="ttdoc">(Pwm Offset: 0x450) PWM Leading-Edge Blanking Register (trg_num = 2) </div><div class="ttdef"><b>Definition:</b> component_pwm.h:117</div></div>
<div class="ttc" id="core__cm0_8h_xhtml_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm0.h:210</div></div>
<div class="ttc" id="struct_pwm_xhtml_a6daf0d3cf7806f04cf6fdfdf1068b79e"><div class="ttname"><a href="struct_pwm.xhtml#a6daf0d3cf7806f04cf6fdfdf1068b79e">Pwm::PWM_LEBR1</a></div><div class="ttdeci">__IO uint32_t PWM_LEBR1</div><div class="ttdoc">(Pwm Offset: 0x430) PWM Leading-Edge Blanking Register (trg_num = 1) </div><div class="ttdef"><b>Definition:</b> component_pwm.h:112</div></div>
<div class="ttc" id="struct_pwm_xhtml_af44b7c080ed575114213168f370af1fe"><div class="ttname"><a href="struct_pwm.xhtml#af44b7c080ed575114213168f370af1fe">Pwm::PWM_CLK</a></div><div class="ttdeci">__IO uint32_t PWM_CLK</div><div class="ttdoc">(Pwm Offset: 0x00) PWM Clock Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:62</div></div>
<div class="ttc" id="struct_pwm_cmp_xhtml_a284c659bca7e07ff35fc8c2ec7f6e55b"><div class="ttname"><a href="struct_pwm_cmp.xhtml#a284c659bca7e07ff35fc8c2ec7f6e55b">PwmCmp::PWM_CMPM</a></div><div class="ttdeci">__IO uint32_t PWM_CMPM</div><div class="ttdoc">(PwmCmp Offset: 0x8) PWM Comparison 0 Mode Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:55</div></div>
<div class="ttc" id="struct_pwm_cmp_xhtml_a47b8bfca2fac66f3f5103a0bc9a1f550"><div class="ttname"><a href="struct_pwm_cmp.xhtml#a47b8bfca2fac66f3f5103a0bc9a1f550">PwmCmp::PWM_CMPMUPD</a></div><div class="ttdeci">__O uint32_t PWM_CMPMUPD</div><div class="ttdoc">(PwmCmp Offset: 0xC) PWM Comparison 0 Mode Update Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:56</div></div>
<div class="ttc" id="struct_pwm_cmp_xhtml_a3aed4d2faffef1fd31542d1dfe2ad100"><div class="ttname"><a href="struct_pwm_cmp.xhtml#a3aed4d2faffef1fd31542d1dfe2ad100">PwmCmp::PWM_CMPV</a></div><div class="ttdeci">__IO uint32_t PWM_CMPV</div><div class="ttdoc">(PwmCmp Offset: 0x0) PWM Comparison 0 Value Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:53</div></div>
<div class="ttc" id="struct_pwm_xhtml_a89a77674da2327301735f8890839b60f"><div class="ttname"><a href="struct_pwm.xhtml#a89a77674da2327301735f8890839b60f">Pwm::PWM_FPE</a></div><div class="ttdeci">__IO uint32_t PWM_FPE</div><div class="ttdoc">(Pwm Offset: 0x6C) PWM Fault Protection Enable Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:89</div></div>
<div class="ttc" id="struct_pwm_xhtml_aa5fa0570cb3649d0b6e68e13ea72858a"><div class="ttname"><a href="struct_pwm.xhtml#aa5fa0570cb3649d0b6e68e13ea72858a">Pwm::PWM_DIS</a></div><div class="ttdeci">__O uint32_t PWM_DIS</div><div class="ttdoc">(Pwm Offset: 0x08) PWM Disable Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:64</div></div>
<div class="ttc" id="struct_pwm_xhtml_a7aa925947ae2f13035028966882c7887"><div class="ttname"><a href="struct_pwm.xhtml#a7aa925947ae2f13035028966882c7887">Pwm::PWM_OSSUPD</a></div><div class="ttdeci">__O uint32_t PWM_OSSUPD</div><div class="ttdoc">(Pwm Offset: 0x54) PWM Output Selection Set Update Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:83</div></div>
<div class="ttc" id="struct_pwm_ch__num_xhtml_a4890730c296599df60c71441cd33a173"><div class="ttname"><a href="struct_pwm_ch__num.xhtml#a4890730c296599df60c71441cd33a173">PwmCh_num::PWM_CPRDUPD</a></div><div class="ttdeci">__O uint32_t PWM_CPRDUPD</div><div class="ttdoc">(PwmCh_num Offset: 0x10) PWM Channel Period Update Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:46</div></div>
<div class="ttc" id="struct_pwm_xhtml_a531917d3f450f7ad0d55e8a2106906fe"><div class="ttname"><a href="struct_pwm.xhtml#a531917d3f450f7ad0d55e8a2106906fe">Pwm::PWM_SCUC</a></div><div class="ttdeci">__IO uint32_t PWM_SCUC</div><div class="ttdoc">(Pwm Offset: 0x28) PWM Sync Channels Update Control Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:72</div></div>
<div class="ttc" id="struct_pwm_ch__num_xhtml_a57f094a421256dd066de5115edb2660e"><div class="ttname"><a href="struct_pwm_ch__num.xhtml#a57f094a421256dd066de5115edb2660e">PwmCh_num::PWM_CCNT</a></div><div class="ttdeci">__I uint32_t PWM_CCNT</div><div class="ttdoc">(PwmCh_num Offset: 0x14) PWM Channel Counter Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:47</div></div>
<div class="ttc" id="struct_pwm_xhtml_a9eaa5140cd0ab84ba47f03090834f23c"><div class="ttname"><a href="struct_pwm.xhtml#a9eaa5140cd0ab84ba47f03090834f23c">Pwm::PWM_SSPUP</a></div><div class="ttdeci">__O uint32_t PWM_SSPUP</div><div class="ttdoc">(Pwm Offset: 0xA4) PWM Spread Spectrum Update Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:94</div></div>
<div class="ttc" id="struct_pwm_xhtml_aad190db63b9c3c51d3a40856f3925aeb"><div class="ttname"><a href="struct_pwm.xhtml#aad190db63b9c3c51d3a40856f3925aeb">Pwm::PWM_DMAR</a></div><div class="ttdeci">__O uint32_t PWM_DMAR</div><div class="ttdoc">(Pwm Offset: 0x24) PWM DMA Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:71</div></div>
<div class="ttc" id="struct_pwm_xhtml_a5099c5bd5bee102dbd4a1f883bc58dd8"><div class="ttname"><a href="struct_pwm.xhtml#a5099c5bd5bee102dbd4a1f883bc58dd8">Pwm::PWM_ETRG2</a></div><div class="ttdeci">__IO uint32_t PWM_ETRG2</div><div class="ttdoc">(Pwm Offset: 0x44C) PWM External Trigger Register (trg_num = 2) </div><div class="ttdef"><b>Definition:</b> component_pwm.h:116</div></div>
<div class="ttc" id="group___s_a_m_e70___p_w_m_xhtml_gaac490ccca2dabf7952b692754e13ef7a"><div class="ttname"><a href="group___s_a_m_e70___p_w_m.xhtml#gaac490ccca2dabf7952b692754e13ef7a">PWMCH_NUM_NUMBER</a></div><div class="ttdeci">#define PWMCH_NUM_NUMBER</div><div class="ttdef"><b>Definition:</b> component_pwm.h:60</div></div>
<div class="ttc" id="struct_pwm_xhtml_a2c3b2b816a7371aa969783b0581a07f1"><div class="ttname"><a href="struct_pwm.xhtml#a2c3b2b816a7371aa969783b0581a07f1">Pwm::PWM_IMR1</a></div><div class="ttdeci">__I uint32_t PWM_IMR1</div><div class="ttdoc">(Pwm Offset: 0x18) PWM Interrupt Mask Register 1 </div><div class="ttdef"><b>Definition:</b> component_pwm.h:68</div></div>
<div class="ttc" id="struct_pwm_xhtml_a00025ddbc45edc6db0c57987237d2851"><div class="ttname"><a href="struct_pwm.xhtml#a00025ddbc45edc6db0c57987237d2851">Pwm::PWM_FMR</a></div><div class="ttdeci">__IO uint32_t PWM_FMR</div><div class="ttdoc">(Pwm Offset: 0x5C) PWM Fault Mode Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:85</div></div>
<div class="ttc" id="struct_pwm_cmp_xhtml"><div class="ttname"><a href="struct_pwm_cmp.xhtml">PwmCmp</a></div><div class="ttdoc">PwmCmp hardware registers. </div><div class="ttdef"><b>Definition:</b> component_pwm.h:52</div></div>
<div class="ttc" id="struct_pwm_ch__num_xhtml_af66125bdfd293b434fbb50611edcc735"><div class="ttname"><a href="struct_pwm_ch__num.xhtml#af66125bdfd293b434fbb50611edcc735">PwmCh_num::PWM_DT</a></div><div class="ttdeci">__IO uint32_t PWM_DT</div><div class="ttdoc">(PwmCh_num Offset: 0x18) PWM Channel Dead Time Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:48</div></div>
<div class="ttc" id="struct_pwm_xhtml_acbca535e1afb2eea771be902a805d603"><div class="ttname"><a href="struct_pwm.xhtml#acbca535e1afb2eea771be902a805d603">Pwm::PWM_FCR</a></div><div class="ttdeci">__O uint32_t PWM_FCR</div><div class="ttdoc">(Pwm Offset: 0x64) PWM Fault Clear Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:87</div></div>
<div class="ttc" id="struct_pwm_xhtml_a90782f05debeb04617fbf7f0c38ed6ba"><div class="ttname"><a href="struct_pwm.xhtml#a90782f05debeb04617fbf7f0c38ed6ba">Pwm::PWM_CMUPD3</a></div><div class="ttdeci">__O uint32_t PWM_CMUPD3</div><div class="ttdoc">(Pwm Offset: 0x460) PWM Channel Mode Update Register (ch_num = 3) </div><div class="ttdef"><b>Definition:</b> component_pwm.h:119</div></div>
<div class="ttc" id="struct_pwm_xhtml_aaaeaaa05fb609641fb915fadcc3dc440"><div class="ttname"><a href="struct_pwm.xhtml#aaaeaaa05fb609641fb915fadcc3dc440">Pwm::PWM_OSS</a></div><div class="ttdeci">__O uint32_t PWM_OSS</div><div class="ttdoc">(Pwm Offset: 0x4C) PWM Output Selection Set Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:81</div></div>
<div class="ttc" id="struct_pwm_xhtml_af45588bc983b3bd8b68feae558217f4f"><div class="ttname"><a href="struct_pwm.xhtml#af45588bc983b3bd8b68feae558217f4f">Pwm::PWM_SCUP</a></div><div class="ttdeci">__IO uint32_t PWM_SCUP</div><div class="ttdoc">(Pwm Offset: 0x2C) PWM Sync Channels Update Period Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:73</div></div>
<div class="ttc" id="core__cm0_8h_xhtml_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:211</div></div>
<div class="ttc" id="struct_pwm_ch__num_xhtml_aa931e2fbe63d8e5104cbc6605d4cd19f"><div class="ttname"><a href="struct_pwm_ch__num.xhtml#aa931e2fbe63d8e5104cbc6605d4cd19f">PwmCh_num::PWM_CPRD</a></div><div class="ttdeci">__IO uint32_t PWM_CPRD</div><div class="ttdoc">(PwmCh_num Offset: 0xC) PWM Channel Period Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:45</div></div>
<div class="ttc" id="struct_pwm_xhtml_a7999c9cc2034e2cd8082c307bc02e070"><div class="ttname"><a href="struct_pwm.xhtml#a7999c9cc2034e2cd8082c307bc02e070">Pwm::PWM_SSPR</a></div><div class="ttdeci">__IO uint32_t PWM_SSPR</div><div class="ttdoc">(Pwm Offset: 0xA0) PWM Spread Spectrum Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:93</div></div>
<div class="ttc" id="struct_pwm_xhtml_a4ed48cde0dfe14386ba64aeedcfe7b1b"><div class="ttname"><a href="struct_pwm.xhtml#a4ed48cde0dfe14386ba64aeedcfe7b1b">Pwm::PWM_FPV1</a></div><div class="ttdeci">__IO uint32_t PWM_FPV1</div><div class="ttdoc">(Pwm Offset: 0x68) PWM Fault Protection Value Register 1 </div><div class="ttdef"><b>Definition:</b> component_pwm.h:88</div></div>
<div class="ttc" id="struct_pwm_xhtml_ad62fa8b62132f43ecad377a1a2b4e9e3"><div class="ttname"><a href="struct_pwm.xhtml#ad62fa8b62132f43ecad377a1a2b4e9e3">Pwm::PWM_IDR1</a></div><div class="ttdeci">__O uint32_t PWM_IDR1</div><div class="ttdoc">(Pwm Offset: 0x14) PWM Interrupt Disable Register 1 </div><div class="ttdef"><b>Definition:</b> component_pwm.h:67</div></div>
<div class="ttc" id="struct_pwm_xhtml_a953079455e6417e6a2fd560524363563"><div class="ttname"><a href="struct_pwm.xhtml#a953079455e6417e6a2fd560524363563">Pwm::PWM_CMUPD0</a></div><div class="ttdeci">__O uint32_t PWM_CMUPD0</div><div class="ttdoc">(Pwm Offset: 0x400) PWM Channel Mode Update Register (ch_num = 0) </div><div class="ttdef"><b>Definition:</b> component_pwm.h:107</div></div>
<div class="ttc" id="struct_pwm_ch__num_xhtml"><div class="ttname"><a href="struct_pwm_ch__num.xhtml">PwmCh_num</a></div><div class="ttdoc">PwmCh_num hardware registers. </div><div class="ttdef"><b>Definition:</b> component_pwm.h:41</div></div>
<div class="ttc" id="struct_pwm_xhtml_a7f5c3823fd1fd2427eefee31fd075e8e"><div class="ttname"><a href="struct_pwm.xhtml#a7f5c3823fd1fd2427eefee31fd075e8e">Pwm::PWM_SCUPUPD</a></div><div class="ttdeci">__O uint32_t PWM_SCUPUPD</div><div class="ttdoc">(Pwm Offset: 0x30) PWM Sync Channels Update Period Update Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:74</div></div>
<div class="ttc" id="struct_pwm_xhtml_aa42f42c91e02a16ceae07e1ffd29b006"><div class="ttname"><a href="struct_pwm.xhtml#aa42f42c91e02a16ceae07e1ffd29b006">Pwm::PWM_IER2</a></div><div class="ttdeci">__O uint32_t PWM_IER2</div><div class="ttdoc">(Pwm Offset: 0x34) PWM Interrupt Enable Register 2 </div><div class="ttdef"><b>Definition:</b> component_pwm.h:75</div></div>
<div class="ttc" id="struct_pwm_ch__num_xhtml_aace480403c8aaff5871ba2e4dd486272"><div class="ttname"><a href="struct_pwm_ch__num.xhtml#aace480403c8aaff5871ba2e4dd486272">PwmCh_num::PWM_CDTY</a></div><div class="ttdeci">__IO uint32_t PWM_CDTY</div><div class="ttdoc">(PwmCh_num Offset: 0x4) PWM Channel Duty Cycle Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:43</div></div>
<div class="ttc" id="struct_pwm_xhtml_ab7152d66306ca3dd7a8847787c220efa"><div class="ttname"><a href="struct_pwm.xhtml#ab7152d66306ca3dd7a8847787c220efa">Pwm::PWM_WPSR</a></div><div class="ttdeci">__I uint32_t PWM_WPSR</div><div class="ttdoc">(Pwm Offset: 0xE8) PWM Write Protection Status Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:101</div></div>
<div class="ttc" id="core__cm0_8h_xhtml_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0.h:208</div></div>
<div class="ttc" id="group___s_a_m_e70___p_w_m_xhtml_gace381626974919cd4b1106113a792dd5"><div class="ttname"><a href="group___s_a_m_e70___p_w_m.xhtml#gace381626974919cd4b1106113a792dd5">PWMCMP_NUMBER</a></div><div class="ttdeci">#define PWMCMP_NUMBER</div><div class="ttdoc">Pwm hardware registers. </div><div class="ttdef"><b>Definition:</b> component_pwm.h:59</div></div>
<div class="ttc" id="struct_pwm_xhtml_afe7ebaa1b564156e7c974cc8743bf6b0"><div class="ttname"><a href="struct_pwm.xhtml#afe7ebaa1b564156e7c974cc8743bf6b0">Pwm::PWM_OSC</a></div><div class="ttdeci">__O uint32_t PWM_OSC</div><div class="ttdoc">(Pwm Offset: 0x50) PWM Output Selection Clear Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:82</div></div>
<div class="ttc" id="struct_pwm_xhtml_a385a537ddc9c6c395d83d95c1a06ef19"><div class="ttname"><a href="struct_pwm.xhtml#a385a537ddc9c6c395d83d95c1a06ef19">Pwm::PWM_IMR2</a></div><div class="ttdeci">__I uint32_t PWM_IMR2</div><div class="ttdoc">(Pwm Offset: 0x3C) PWM Interrupt Mask Register 2 </div><div class="ttdef"><b>Definition:</b> component_pwm.h:77</div></div>
<div class="ttc" id="struct_pwm_xhtml_a64e5d011d5618d2a047b9e70dafe8a2a"><div class="ttname"><a href="struct_pwm.xhtml#a64e5d011d5618d2a047b9e70dafe8a2a">Pwm::PWM_IDR2</a></div><div class="ttdeci">__O uint32_t PWM_IDR2</div><div class="ttdoc">(Pwm Offset: 0x38) PWM Interrupt Disable Register 2 </div><div class="ttdef"><b>Definition:</b> component_pwm.h:76</div></div>
<div class="ttc" id="struct_pwm_ch__num_xhtml_a9a1b5f6fef4c3dd45167a1c048022cdd"><div class="ttname"><a href="struct_pwm_ch__num.xhtml#a9a1b5f6fef4c3dd45167a1c048022cdd">PwmCh_num::PWM_CDTYUPD</a></div><div class="ttdeci">__O uint32_t PWM_CDTYUPD</div><div class="ttdoc">(PwmCh_num Offset: 0x8) PWM Channel Duty Cycle Update Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:44</div></div>
<div class="ttc" id="struct_pwm_xhtml_a1b068d9100376c38d9ea70c401a94f6b"><div class="ttname"><a href="struct_pwm.xhtml#a1b068d9100376c38d9ea70c401a94f6b">Pwm::PWM_FPV2</a></div><div class="ttdeci">__IO uint32_t PWM_FPV2</div><div class="ttdoc">(Pwm Offset: 0xC0) PWM Fault Protection Value 2 Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:98</div></div>
<div class="ttc" id="struct_pwm_xhtml_a44305cae6a0e803334e9a34ad5238555"><div class="ttname"><a href="struct_pwm.xhtml#a44305cae6a0e803334e9a34ad5238555">Pwm::PWM_CMUPD2</a></div><div class="ttdeci">__O uint32_t PWM_CMUPD2</div><div class="ttdoc">(Pwm Offset: 0x440) PWM Channel Mode Update Register (ch_num = 2) </div><div class="ttdef"><b>Definition:</b> component_pwm.h:114</div></div>
<div class="ttc" id="struct_pwm_cmp_xhtml_acc0f9de0d0b12b5d9f5b68314f56681d"><div class="ttname"><a href="struct_pwm_cmp.xhtml#acc0f9de0d0b12b5d9f5b68314f56681d">PwmCmp::PWM_CMPVUPD</a></div><div class="ttdeci">__O uint32_t PWM_CMPVUPD</div><div class="ttdoc">(PwmCmp Offset: 0x4) PWM Comparison 0 Value Update Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:54</div></div>
<div class="ttc" id="struct_pwm_xhtml_aa79825783f70ac69e200029c7858b309"><div class="ttname"><a href="struct_pwm.xhtml#aa79825783f70ac69e200029c7858b309">Pwm::PWM_ETRG1</a></div><div class="ttdeci">__IO uint32_t PWM_ETRG1</div><div class="ttdoc">(Pwm Offset: 0x42C) PWM External Trigger Register (trg_num = 1) </div><div class="ttdef"><b>Definition:</b> component_pwm.h:111</div></div>
<div class="ttc" id="struct_pwm_xhtml"><div class="ttname"><a href="struct_pwm.xhtml">Pwm</a></div><div class="ttdef"><b>Definition:</b> component_pwm.h:61</div></div>
<div class="ttc" id="struct_pwm_xhtml_af98a5a75cda31546c3f10d98e40b1df2"><div class="ttname"><a href="struct_pwm.xhtml#af98a5a75cda31546c3f10d98e40b1df2">Pwm::PWM_ENA</a></div><div class="ttdeci">__O uint32_t PWM_ENA</div><div class="ttdoc">(Pwm Offset: 0x04) PWM Enable Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:63</div></div>
<div class="ttc" id="struct_pwm_xhtml_ab49467577b36a316a1785624f658b983"><div class="ttname"><a href="struct_pwm.xhtml#ab49467577b36a316a1785624f658b983">Pwm::PWM_OOV</a></div><div class="ttdeci">__IO uint32_t PWM_OOV</div><div class="ttdoc">(Pwm Offset: 0x44) PWM Output Override Value Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:79</div></div>
<div class="ttc" id="struct_pwm_xhtml_a4988962d16500530519049802c5daf34"><div class="ttname"><a href="struct_pwm.xhtml#a4988962d16500530519049802c5daf34">Pwm::PWM_CMUPD1</a></div><div class="ttdeci">__O uint32_t PWM_CMUPD1</div><div class="ttdoc">(Pwm Offset: 0x420) PWM Channel Mode Update Register (ch_num = 1) </div><div class="ttdef"><b>Definition:</b> component_pwm.h:109</div></div>
<div class="ttc" id="struct_pwm_xhtml_a43a2bcdf60ea492aa45213f1e86df095"><div class="ttname"><a href="struct_pwm.xhtml#a43a2bcdf60ea492aa45213f1e86df095">Pwm::PWM_OSCUPD</a></div><div class="ttdeci">__O uint32_t PWM_OSCUPD</div><div class="ttdoc">(Pwm Offset: 0x58) PWM Output Selection Clear Update Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:84</div></div>
<div class="ttc" id="struct_pwm_ch__num_xhtml_a078f485478b95cd1e7a168ab5eab8067"><div class="ttname"><a href="struct_pwm_ch__num.xhtml#a078f485478b95cd1e7a168ab5eab8067">PwmCh_num::PWM_DTUPD</a></div><div class="ttdeci">__O uint32_t PWM_DTUPD</div><div class="ttdoc">(PwmCh_num Offset: 0x1C) PWM Channel Dead Time Update Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:49</div></div>
<div class="ttc" id="struct_pwm_xhtml_ae849226c0b45aa1e7a4b6353970f7cc0"><div class="ttname"><a href="struct_pwm.xhtml#ae849226c0b45aa1e7a4b6353970f7cc0">Pwm::PWM_OS</a></div><div class="ttdeci">__IO uint32_t PWM_OS</div><div class="ttdoc">(Pwm Offset: 0x48) PWM Output Selection Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:80</div></div>
<div class="ttc" id="struct_pwm_xhtml_adc82466754e7003ffc6f0017aaef1b41"><div class="ttname"><a href="struct_pwm.xhtml#adc82466754e7003ffc6f0017aaef1b41">Pwm::PWM_SMMR</a></div><div class="ttdeci">__IO uint32_t PWM_SMMR</div><div class="ttdoc">(Pwm Offset: 0xB0) PWM Stepper Motor Mode Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:96</div></div>
<div class="ttc" id="struct_pwm_ch__num_xhtml_a6214028091bb04f2fae21b10c204eac7"><div class="ttname"><a href="struct_pwm_ch__num.xhtml#a6214028091bb04f2fae21b10c204eac7">PwmCh_num::PWM_CMR</a></div><div class="ttdeci">__IO uint32_t PWM_CMR</div><div class="ttdoc">(PwmCh_num Offset: 0x0) PWM Channel Mode Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:42</div></div>
<div class="ttc" id="struct_pwm_xhtml_ad51a82155083c0a472e38ec35ead027b"><div class="ttname"><a href="struct_pwm.xhtml#ad51a82155083c0a472e38ec35ead027b">Pwm::PWM_ISR1</a></div><div class="ttdeci">__I uint32_t PWM_ISR1</div><div class="ttdoc">(Pwm Offset: 0x1C) PWM Interrupt Status Register 1 </div><div class="ttdef"><b>Definition:</b> component_pwm.h:69</div></div>
<div class="ttc" id="struct_pwm_xhtml_a4af7499a8a8c38dc36a90f07838c235c"><div class="ttname"><a href="struct_pwm.xhtml#a4af7499a8a8c38dc36a90f07838c235c">Pwm::PWM_SCM</a></div><div class="ttdeci">__IO uint32_t PWM_SCM</div><div class="ttdoc">(Pwm Offset: 0x20) PWM Sync Channels Mode Register </div><div class="ttdef"><b>Definition:</b> component_pwm.h:70</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
