--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LAB2.twx LAB2.ncd -o LAB2.twr LAB2.pcf -ucf LAB2.ucf

Design file:              LAB2.ncd
Physical constraint file: LAB2.pcf
Device,package,speed:     xc3s400a,ft256,-4 (PRODUCTION 1.42 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;

 439699727219 paths analyzed, 6279 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  38.935ns.
--------------------------------------------------------------------------------

Paths for end point alu0/divider_u/remainder_29 (SLICE_X34Y63.F4), 9238661711 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7 (FF)
  Destination:          alu0/divider_u/remainder_29 (FF)
  Requirement:          62.500ns
  Data Path Delay:      38.826ns (Levels of Logic = 34)
  Clock Path Skew:      -0.109ns (0.551 - 0.660)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7 to alu0/divider_u/remainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.XQ      Tcko                  0.591   Operand2<7>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7
    SLICE_X42Y39.G1      net (fanout=34)       4.028   Operand2<7>
    SLICE_X42Y39.COUT    Topcyg                1.296   alu0/operand3<6>
                                                       alu0/Madd_operand3_not0000<7>1_INV_0
                                                       alu0/Madd_operand3_cy<7>
    SLICE_X42Y40.CIN     net (fanout=1)        0.000   alu0/Madd_operand3_cy<7>
    SLICE_X42Y40.COUT    Tbyp                  0.156   alu0/operand3<8>
                                                       alu0/Madd_operand3_cy<8>
                                                       alu0/Madd_operand3_cy<9>
    SLICE_X42Y41.CIN     net (fanout=1)        0.000   alu0/Madd_operand3_cy<9>
    SLICE_X42Y41.Y       Tciny                 0.902   alu0/operand3<10>
                                                       alu0/Madd_operand3_cy<10>
                                                       alu0/Madd_operand3_xor<11>
    SLICE_X38Y48.G3      net (fanout=15)       1.603   alu0/operand3<11>
    SLICE_X38Y48.Y       Tilo                  0.707   alu0/Madd_final_Operand3_not0000<11>
                                                       alu0/final_Operand2<11>1
    SLICE_X32Y48.G4      net (fanout=10)       0.708   alu0/final_Operand2<11>
    SLICE_X32Y48.COUT    Topcyg                1.296   alu0/divider_u/count_sub0005<10>
                                                       alu0/divider_u/Msub_count_sub0005_lut<11>
                                                       alu0/divider_u/Msub_count_sub0005_cy<11>
    SLICE_X32Y49.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<11>
    SLICE_X32Y49.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<12>
                                                       alu0/divider_u/Msub_count_sub0005_cy<12>
                                                       alu0/divider_u/Msub_count_sub0005_cy<13>
    SLICE_X32Y50.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<13>
    SLICE_X32Y50.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<14>
                                                       alu0/divider_u/Msub_count_sub0005_cy<14>
                                                       alu0/divider_u/Msub_count_sub0005_cy<15>
    SLICE_X32Y51.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<15>
    SLICE_X32Y51.Y       Tciny                 0.902   alu0/divider_u/count_sub0005<16>
                                                       alu0/divider_u/Msub_count_sub0005_cy<16>
                                                       alu0/divider_u/Msub_count_sub0005_xor<17>
    SLICE_X46Y58.G2      net (fanout=9)        2.805   alu0/divider_u/count_sub0005<17>
    SLICE_X46Y58.COUT    Topcyg                1.296   alu0/divider_u/remainder_share0002<16>
                                                       alu0/divider_u/Msub_remainder_share0002_lut<17>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<17>
    SLICE_X46Y59.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<17>
    SLICE_X46Y59.COUT    Tbyp                  0.156   alu0/divider_u/remainder_share0002<18>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<18>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<19>
    SLICE_X46Y60.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<19>
    SLICE_X46Y60.Y       Tciny                 0.902   alu0/divider_u/remainder_share0002<20>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<20>
                                                       alu0/divider_u/Msub_remainder_share0002_xor<21>
    SLICE_X47Y53.G2      net (fanout=3)        1.619   alu0/divider_u/remainder_share0002<21>
    SLICE_X47Y53.COUT    Topcyg                1.178   alu0/divider_u/remainder_addsub0000<20>
                                                       alu0/divider_u/Msub_remainder_addsub0000_lut<21>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<21>
    SLICE_X47Y54.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<21>
    SLICE_X47Y54.COUT    Tbyp                  0.130   alu0/divider_u/remainder_addsub0000<22>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<22>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<23>
    SLICE_X47Y55.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<23>
    SLICE_X47Y55.COUT    Tbyp                  0.130   alu0/divider_u/remainder_addsub0000<24>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<24>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<25>
    SLICE_X47Y56.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<25>
    SLICE_X47Y56.Y       Tciny                 0.864   alu0/divider_u/remainder_addsub0000<26>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<26>
                                                       alu0/divider_u/Msub_remainder_addsub0000_xor<27>
    SLICE_X44Y54.G4      net (fanout=1)        1.434   alu0/divider_u/remainder_addsub0000<27>
    SLICE_X44Y54.COUT    Topcyg                1.296   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_lut<27>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
    SLICE_X44Y55.CIN     net (fanout=1)        0.000   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
    SLICE_X44Y55.COUT    Tbyp                  0.156   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<28>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
    SLICE_X44Y56.CIN     net (fanout=1)        0.000   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
    SLICE_X44Y56.COUT    Tbyp                  0.156   alu0/divider_u/remainder_cmp_le0003
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<30>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<31>
    SLICE_X44Y69.G1      net (fanout=42)       2.686   alu0/divider_u/remainder_cmp_le0003
    SLICE_X44Y69.Y       Tilo                  0.707   alu0/divider_u/remainder_mux0007<9>
                                                       alu0/divider_u/Mmux_remainder_mux0007601
    SLICE_X43Y67.BY      net (fanout=1)        0.831   alu0/divider_u/remainder_mux0007<7>
    SLICE_X43Y67.COUT    Tbycy                 0.996   alu0/divider_u/remainder_share0001<6>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<7>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<7>
    SLICE_X43Y68.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<8>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<8>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<9>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<9>
    SLICE_X43Y69.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<10>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<10>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<11>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<11>
    SLICE_X43Y70.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<12>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<12>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<13>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<13>
    SLICE_X43Y71.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<14>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<14>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<15>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<15>
    SLICE_X43Y72.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<16>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<16>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<17>
    SLICE_X43Y73.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<17>
    SLICE_X43Y73.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<18>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<18>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<19>
    SLICE_X43Y74.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<19>
    SLICE_X43Y74.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<20>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<20>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<21>
    SLICE_X43Y75.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<21>
    SLICE_X43Y75.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<22>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<22>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<23>
    SLICE_X43Y76.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<23>
    SLICE_X43Y76.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<24>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<24>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<25>
    SLICE_X43Y77.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<25>
    SLICE_X43Y77.Y       Tciny                 0.864   alu0/divider_u/remainder_share0001<26>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<26>
                                                       alu0/divider_u/Msub_remainder_share0001_xor<27>
    SLICE_X40Y70.F1      net (fanout=2)        0.777   alu0/divider_u/remainder_share0001<27>
    SLICE_X40Y70.X       Tilo                  0.692   alu0/divider_u/remainder_mux0006<27>
                                                       alu0/divider_u/Mmux_remainder_mux0006401
    SLICE_X41Y76.BY      net (fanout=1)        1.543   alu0/divider_u/remainder_mux0006<27>
    SLICE_X41Y76.COUT    Tbycy                 0.996   alu0/divider_u/remainder_share0000<26>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<27>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0000_cy<27>
    SLICE_X41Y77.Y       Tciny                 0.864   alu0/divider_u/remainder_share0000<28>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<28>
                                                       alu0/divider_u/Msub_remainder_share0000_xor<29>
    SLICE_X34Y63.F4      net (fanout=1)        1.275   alu0/divider_u/remainder_share0000<29>
    SLICE_X34Y63.CLK     Tfck                  0.802   alu0/divider_u/remainder<29>
                                                       alu0/divider_u/Mmux_remainder_mux000544
                                                       alu0/divider_u/remainder_29
    -------------------------------------------------  ---------------------------
    Total                                     38.826ns (19.517ns logic, 19.309ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7 (FF)
  Destination:          alu0/divider_u/remainder_29 (FF)
  Requirement:          62.500ns
  Data Path Delay:      38.821ns (Levels of Logic = 34)
  Clock Path Skew:      -0.109ns (0.551 - 0.660)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7 to alu0/divider_u/remainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.XQ      Tcko                  0.591   Operand2<7>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7
    SLICE_X42Y39.G1      net (fanout=34)       4.028   Operand2<7>
    SLICE_X42Y39.COUT    Topcyg                1.296   alu0/operand3<6>
                                                       alu0/Madd_operand3_not0000<7>1_INV_0
                                                       alu0/Madd_operand3_cy<7>
    SLICE_X42Y40.CIN     net (fanout=1)        0.000   alu0/Madd_operand3_cy<7>
    SLICE_X42Y40.Y       Tciny                 0.902   alu0/operand3<8>
                                                       alu0/Madd_operand3_cy<8>
                                                       alu0/Madd_operand3_xor<9>
    SLICE_X29Y44.G4      net (fanout=16)       1.615   alu0/operand3<9>
    SLICE_X29Y44.Y       Tilo                  0.648   alu0/Madd_final_Operand3_not0000<9>
                                                       alu0/final_Operand2<9>1
    SLICE_X32Y47.G4      net (fanout=10)       0.750   alu0/final_Operand2<9>
    SLICE_X32Y47.COUT    Topcyg                1.296   alu0/divider_u/count_sub0005<8>
                                                       alu0/divider_u/Msub_count_sub0005_lut<9>
                                                       alu0/divider_u/Msub_count_sub0005_cy<9>
    SLICE_X32Y48.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<9>
    SLICE_X32Y48.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<10>
                                                       alu0/divider_u/Msub_count_sub0005_cy<10>
                                                       alu0/divider_u/Msub_count_sub0005_cy<11>
    SLICE_X32Y49.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<11>
    SLICE_X32Y49.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<12>
                                                       alu0/divider_u/Msub_count_sub0005_cy<12>
                                                       alu0/divider_u/Msub_count_sub0005_cy<13>
    SLICE_X32Y50.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<13>
    SLICE_X32Y50.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<14>
                                                       alu0/divider_u/Msub_count_sub0005_cy<14>
                                                       alu0/divider_u/Msub_count_sub0005_cy<15>
    SLICE_X32Y51.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<15>
    SLICE_X32Y51.Y       Tciny                 0.902   alu0/divider_u/count_sub0005<16>
                                                       alu0/divider_u/Msub_count_sub0005_cy<16>
                                                       alu0/divider_u/Msub_count_sub0005_xor<17>
    SLICE_X46Y58.G2      net (fanout=9)        2.805   alu0/divider_u/count_sub0005<17>
    SLICE_X46Y58.COUT    Topcyg                1.296   alu0/divider_u/remainder_share0002<16>
                                                       alu0/divider_u/Msub_remainder_share0002_lut<17>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<17>
    SLICE_X46Y59.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<17>
    SLICE_X46Y59.COUT    Tbyp                  0.156   alu0/divider_u/remainder_share0002<18>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<18>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<19>
    SLICE_X46Y60.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<19>
    SLICE_X46Y60.Y       Tciny                 0.902   alu0/divider_u/remainder_share0002<20>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<20>
                                                       alu0/divider_u/Msub_remainder_share0002_xor<21>
    SLICE_X47Y53.G2      net (fanout=3)        1.619   alu0/divider_u/remainder_share0002<21>
    SLICE_X47Y53.COUT    Topcyg                1.178   alu0/divider_u/remainder_addsub0000<20>
                                                       alu0/divider_u/Msub_remainder_addsub0000_lut<21>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<21>
    SLICE_X47Y54.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<21>
    SLICE_X47Y54.COUT    Tbyp                  0.130   alu0/divider_u/remainder_addsub0000<22>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<22>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<23>
    SLICE_X47Y55.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<23>
    SLICE_X47Y55.COUT    Tbyp                  0.130   alu0/divider_u/remainder_addsub0000<24>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<24>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<25>
    SLICE_X47Y56.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<25>
    SLICE_X47Y56.Y       Tciny                 0.864   alu0/divider_u/remainder_addsub0000<26>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<26>
                                                       alu0/divider_u/Msub_remainder_addsub0000_xor<27>
    SLICE_X44Y54.G4      net (fanout=1)        1.434   alu0/divider_u/remainder_addsub0000<27>
    SLICE_X44Y54.COUT    Topcyg                1.296   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_lut<27>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
    SLICE_X44Y55.CIN     net (fanout=1)        0.000   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
    SLICE_X44Y55.COUT    Tbyp                  0.156   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<28>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
    SLICE_X44Y56.CIN     net (fanout=1)        0.000   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
    SLICE_X44Y56.COUT    Tbyp                  0.156   alu0/divider_u/remainder_cmp_le0003
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<30>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<31>
    SLICE_X44Y69.G1      net (fanout=42)       2.686   alu0/divider_u/remainder_cmp_le0003
    SLICE_X44Y69.Y       Tilo                  0.707   alu0/divider_u/remainder_mux0007<9>
                                                       alu0/divider_u/Mmux_remainder_mux0007601
    SLICE_X43Y67.BY      net (fanout=1)        0.831   alu0/divider_u/remainder_mux0007<7>
    SLICE_X43Y67.COUT    Tbycy                 0.996   alu0/divider_u/remainder_share0001<6>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<7>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<7>
    SLICE_X43Y68.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<8>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<8>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<9>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<9>
    SLICE_X43Y69.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<10>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<10>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<11>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<11>
    SLICE_X43Y70.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<12>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<12>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<13>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<13>
    SLICE_X43Y71.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<14>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<14>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<15>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<15>
    SLICE_X43Y72.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<16>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<16>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<17>
    SLICE_X43Y73.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<17>
    SLICE_X43Y73.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<18>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<18>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<19>
    SLICE_X43Y74.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<19>
    SLICE_X43Y74.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<20>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<20>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<21>
    SLICE_X43Y75.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<21>
    SLICE_X43Y75.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<22>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<22>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<23>
    SLICE_X43Y76.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<23>
    SLICE_X43Y76.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<24>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<24>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<25>
    SLICE_X43Y77.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<25>
    SLICE_X43Y77.Y       Tciny                 0.864   alu0/divider_u/remainder_share0001<26>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<26>
                                                       alu0/divider_u/Msub_remainder_share0001_xor<27>
    SLICE_X40Y70.F1      net (fanout=2)        0.777   alu0/divider_u/remainder_share0001<27>
    SLICE_X40Y70.X       Tilo                  0.692   alu0/divider_u/remainder_mux0006<27>
                                                       alu0/divider_u/Mmux_remainder_mux0006401
    SLICE_X41Y76.BY      net (fanout=1)        1.543   alu0/divider_u/remainder_mux0006<27>
    SLICE_X41Y76.COUT    Tbycy                 0.996   alu0/divider_u/remainder_share0000<26>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<27>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0000_cy<27>
    SLICE_X41Y77.Y       Tciny                 0.864   alu0/divider_u/remainder_share0000<28>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<28>
                                                       alu0/divider_u/Msub_remainder_share0000_xor<29>
    SLICE_X34Y63.F4      net (fanout=1)        1.275   alu0/divider_u/remainder_share0000<29>
    SLICE_X34Y63.CLK     Tfck                  0.802   alu0/divider_u/remainder<29>
                                                       alu0/divider_u/Mmux_remainder_mux000544
                                                       alu0/divider_u/remainder_29
    -------------------------------------------------  ---------------------------
    Total                                     38.821ns (19.458ns logic, 19.363ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7 (FF)
  Destination:          alu0/divider_u/remainder_29 (FF)
  Requirement:          62.500ns
  Data Path Delay:      38.673ns (Levels of Logic = 34)
  Clock Path Skew:      -0.109ns (0.551 - 0.660)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7 to alu0/divider_u/remainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.XQ      Tcko                  0.591   Operand2<7>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7
    SLICE_X42Y39.G1      net (fanout=34)       4.028   Operand2<7>
    SLICE_X42Y39.COUT    Topcyg                1.296   alu0/operand3<6>
                                                       alu0/Madd_operand3_not0000<7>1_INV_0
                                                       alu0/Madd_operand3_cy<7>
    SLICE_X42Y40.CIN     net (fanout=1)        0.000   alu0/Madd_operand3_cy<7>
    SLICE_X42Y40.COUT    Tbyp                  0.156   alu0/operand3<8>
                                                       alu0/Madd_operand3_cy<8>
                                                       alu0/Madd_operand3_cy<9>
    SLICE_X42Y41.CIN     net (fanout=1)        0.000   alu0/Madd_operand3_cy<9>
    SLICE_X42Y41.Y       Tciny                 0.902   alu0/operand3<10>
                                                       alu0/Madd_operand3_cy<10>
                                                       alu0/Madd_operand3_xor<11>
    SLICE_X38Y48.G3      net (fanout=15)       1.603   alu0/operand3<11>
    SLICE_X38Y48.Y       Tilo                  0.707   alu0/Madd_final_Operand3_not0000<11>
                                                       alu0/final_Operand2<11>1
    SLICE_X32Y48.G4      net (fanout=10)       0.708   alu0/final_Operand2<11>
    SLICE_X32Y48.COUT    Topcyg                1.296   alu0/divider_u/count_sub0005<10>
                                                       alu0/divider_u/Msub_count_sub0005_lut<11>
                                                       alu0/divider_u/Msub_count_sub0005_cy<11>
    SLICE_X32Y49.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<11>
    SLICE_X32Y49.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<12>
                                                       alu0/divider_u/Msub_count_sub0005_cy<12>
                                                       alu0/divider_u/Msub_count_sub0005_cy<13>
    SLICE_X32Y50.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<13>
    SLICE_X32Y50.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<14>
                                                       alu0/divider_u/Msub_count_sub0005_cy<14>
                                                       alu0/divider_u/Msub_count_sub0005_cy<15>
    SLICE_X32Y51.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<15>
    SLICE_X32Y51.Y       Tciny                 0.902   alu0/divider_u/count_sub0005<16>
                                                       alu0/divider_u/Msub_count_sub0005_cy<16>
                                                       alu0/divider_u/Msub_count_sub0005_xor<17>
    SLICE_X46Y58.G2      net (fanout=9)        2.805   alu0/divider_u/count_sub0005<17>
    SLICE_X46Y58.COUT    Topcyg                1.296   alu0/divider_u/remainder_share0002<16>
                                                       alu0/divider_u/Msub_remainder_share0002_lut<17>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<17>
    SLICE_X46Y59.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<17>
    SLICE_X46Y59.COUT    Tbyp                  0.156   alu0/divider_u/remainder_share0002<18>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<18>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<19>
    SLICE_X46Y60.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<19>
    SLICE_X46Y60.COUT    Tbyp                  0.156   alu0/divider_u/remainder_share0002<20>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<20>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<21>
    SLICE_X46Y61.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<21>
    SLICE_X46Y61.COUT    Tbyp                  0.156   alu0/divider_u/remainder_share0002<22>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<22>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<23>
    SLICE_X46Y62.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<23>
    SLICE_X46Y62.Y       Tciny                 0.902   alu0/divider_u/remainder_share0002<24>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<24>
                                                       alu0/divider_u/Msub_remainder_share0002_xor<25>
    SLICE_X47Y55.G1      net (fanout=3)        1.414   alu0/divider_u/remainder_share0002<25>
    SLICE_X47Y55.COUT    Topcyg                1.178   alu0/divider_u/remainder_addsub0000<24>
                                                       alu0/divider_u/Msub_remainder_addsub0000_lut<25>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<25>
    SLICE_X47Y56.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<25>
    SLICE_X47Y56.Y       Tciny                 0.864   alu0/divider_u/remainder_addsub0000<26>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<26>
                                                       alu0/divider_u/Msub_remainder_addsub0000_xor<27>
    SLICE_X44Y54.G4      net (fanout=1)        1.434   alu0/divider_u/remainder_addsub0000<27>
    SLICE_X44Y54.COUT    Topcyg                1.296   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_lut<27>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
    SLICE_X44Y55.CIN     net (fanout=1)        0.000   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
    SLICE_X44Y55.COUT    Tbyp                  0.156   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<28>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
    SLICE_X44Y56.CIN     net (fanout=1)        0.000   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
    SLICE_X44Y56.COUT    Tbyp                  0.156   alu0/divider_u/remainder_cmp_le0003
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<30>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<31>
    SLICE_X44Y69.G1      net (fanout=42)       2.686   alu0/divider_u/remainder_cmp_le0003
    SLICE_X44Y69.Y       Tilo                  0.707   alu0/divider_u/remainder_mux0007<9>
                                                       alu0/divider_u/Mmux_remainder_mux0007601
    SLICE_X43Y67.BY      net (fanout=1)        0.831   alu0/divider_u/remainder_mux0007<7>
    SLICE_X43Y67.COUT    Tbycy                 0.996   alu0/divider_u/remainder_share0001<6>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<7>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<7>
    SLICE_X43Y68.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<8>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<8>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<9>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<9>
    SLICE_X43Y69.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<10>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<10>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<11>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<11>
    SLICE_X43Y70.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<12>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<12>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<13>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<13>
    SLICE_X43Y71.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<14>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<14>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<15>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<15>
    SLICE_X43Y72.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<16>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<16>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<17>
    SLICE_X43Y73.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<17>
    SLICE_X43Y73.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<18>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<18>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<19>
    SLICE_X43Y74.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<19>
    SLICE_X43Y74.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<20>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<20>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<21>
    SLICE_X43Y75.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<21>
    SLICE_X43Y75.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<22>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<22>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<23>
    SLICE_X43Y76.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<23>
    SLICE_X43Y76.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<24>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<24>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<25>
    SLICE_X43Y77.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<25>
    SLICE_X43Y77.Y       Tciny                 0.864   alu0/divider_u/remainder_share0001<26>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<26>
                                                       alu0/divider_u/Msub_remainder_share0001_xor<27>
    SLICE_X40Y70.F1      net (fanout=2)        0.777   alu0/divider_u/remainder_share0001<27>
    SLICE_X40Y70.X       Tilo                  0.692   alu0/divider_u/remainder_mux0006<27>
                                                       alu0/divider_u/Mmux_remainder_mux0006401
    SLICE_X41Y76.BY      net (fanout=1)        1.543   alu0/divider_u/remainder_mux0006<27>
    SLICE_X41Y76.COUT    Tbycy                 0.996   alu0/divider_u/remainder_share0000<26>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<27>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0000_cy<27>
    SLICE_X41Y77.Y       Tciny                 0.864   alu0/divider_u/remainder_share0000<28>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<28>
                                                       alu0/divider_u/Msub_remainder_share0000_xor<29>
    SLICE_X34Y63.F4      net (fanout=1)        1.275   alu0/divider_u/remainder_share0000<29>
    SLICE_X34Y63.CLK     Tfck                  0.802   alu0/divider_u/remainder<29>
                                                       alu0/divider_u/Mmux_remainder_mux000544
                                                       alu0/divider_u/remainder_29
    -------------------------------------------------  ---------------------------
    Total                                     38.673ns (19.569ns logic, 19.104ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point alu0/divider_u/remainder_30 (SLICE_X30Y64.F3), 9875356310 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7 (FF)
  Destination:          alu0/divider_u/remainder_30 (FF)
  Requirement:          62.500ns
  Data Path Delay:      38.729ns (Levels of Logic = 35)
  Clock Path Skew:      -0.091ns (0.569 - 0.660)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7 to alu0/divider_u/remainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.XQ      Tcko                  0.591   Operand2<7>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7
    SLICE_X42Y39.G1      net (fanout=34)       4.028   Operand2<7>
    SLICE_X42Y39.COUT    Topcyg                1.296   alu0/operand3<6>
                                                       alu0/Madd_operand3_not0000<7>1_INV_0
                                                       alu0/Madd_operand3_cy<7>
    SLICE_X42Y40.CIN     net (fanout=1)        0.000   alu0/Madd_operand3_cy<7>
    SLICE_X42Y40.COUT    Tbyp                  0.156   alu0/operand3<8>
                                                       alu0/Madd_operand3_cy<8>
                                                       alu0/Madd_operand3_cy<9>
    SLICE_X42Y41.CIN     net (fanout=1)        0.000   alu0/Madd_operand3_cy<9>
    SLICE_X42Y41.Y       Tciny                 0.902   alu0/operand3<10>
                                                       alu0/Madd_operand3_cy<10>
                                                       alu0/Madd_operand3_xor<11>
    SLICE_X38Y48.G3      net (fanout=15)       1.603   alu0/operand3<11>
    SLICE_X38Y48.Y       Tilo                  0.707   alu0/Madd_final_Operand3_not0000<11>
                                                       alu0/final_Operand2<11>1
    SLICE_X32Y48.G4      net (fanout=10)       0.708   alu0/final_Operand2<11>
    SLICE_X32Y48.COUT    Topcyg                1.296   alu0/divider_u/count_sub0005<10>
                                                       alu0/divider_u/Msub_count_sub0005_lut<11>
                                                       alu0/divider_u/Msub_count_sub0005_cy<11>
    SLICE_X32Y49.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<11>
    SLICE_X32Y49.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<12>
                                                       alu0/divider_u/Msub_count_sub0005_cy<12>
                                                       alu0/divider_u/Msub_count_sub0005_cy<13>
    SLICE_X32Y50.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<13>
    SLICE_X32Y50.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<14>
                                                       alu0/divider_u/Msub_count_sub0005_cy<14>
                                                       alu0/divider_u/Msub_count_sub0005_cy<15>
    SLICE_X32Y51.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<15>
    SLICE_X32Y51.Y       Tciny                 0.902   alu0/divider_u/count_sub0005<16>
                                                       alu0/divider_u/Msub_count_sub0005_cy<16>
                                                       alu0/divider_u/Msub_count_sub0005_xor<17>
    SLICE_X46Y58.G2      net (fanout=9)        2.805   alu0/divider_u/count_sub0005<17>
    SLICE_X46Y58.COUT    Topcyg                1.296   alu0/divider_u/remainder_share0002<16>
                                                       alu0/divider_u/Msub_remainder_share0002_lut<17>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<17>
    SLICE_X46Y59.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<17>
    SLICE_X46Y59.COUT    Tbyp                  0.156   alu0/divider_u/remainder_share0002<18>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<18>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<19>
    SLICE_X46Y60.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<19>
    SLICE_X46Y60.Y       Tciny                 0.902   alu0/divider_u/remainder_share0002<20>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<20>
                                                       alu0/divider_u/Msub_remainder_share0002_xor<21>
    SLICE_X47Y53.G2      net (fanout=3)        1.619   alu0/divider_u/remainder_share0002<21>
    SLICE_X47Y53.COUT    Topcyg                1.178   alu0/divider_u/remainder_addsub0000<20>
                                                       alu0/divider_u/Msub_remainder_addsub0000_lut<21>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<21>
    SLICE_X47Y54.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<21>
    SLICE_X47Y54.COUT    Tbyp                  0.130   alu0/divider_u/remainder_addsub0000<22>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<22>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<23>
    SLICE_X47Y55.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<23>
    SLICE_X47Y55.COUT    Tbyp                  0.130   alu0/divider_u/remainder_addsub0000<24>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<24>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<25>
    SLICE_X47Y56.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<25>
    SLICE_X47Y56.Y       Tciny                 0.864   alu0/divider_u/remainder_addsub0000<26>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<26>
                                                       alu0/divider_u/Msub_remainder_addsub0000_xor<27>
    SLICE_X44Y54.G4      net (fanout=1)        1.434   alu0/divider_u/remainder_addsub0000<27>
    SLICE_X44Y54.COUT    Topcyg                1.296   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_lut<27>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
    SLICE_X44Y55.CIN     net (fanout=1)        0.000   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
    SLICE_X44Y55.COUT    Tbyp                  0.156   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<28>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
    SLICE_X44Y56.CIN     net (fanout=1)        0.000   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
    SLICE_X44Y56.COUT    Tbyp                  0.156   alu0/divider_u/remainder_cmp_le0003
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<30>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<31>
    SLICE_X44Y69.G1      net (fanout=42)       2.686   alu0/divider_u/remainder_cmp_le0003
    SLICE_X44Y69.Y       Tilo                  0.707   alu0/divider_u/remainder_mux0007<9>
                                                       alu0/divider_u/Mmux_remainder_mux0007601
    SLICE_X43Y67.BY      net (fanout=1)        0.831   alu0/divider_u/remainder_mux0007<7>
    SLICE_X43Y67.COUT    Tbycy                 0.996   alu0/divider_u/remainder_share0001<6>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<7>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<7>
    SLICE_X43Y68.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<8>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<8>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<9>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<9>
    SLICE_X43Y69.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<10>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<10>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<11>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<11>
    SLICE_X43Y70.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<12>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<12>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<13>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<13>
    SLICE_X43Y71.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<14>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<14>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<15>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<15>
    SLICE_X43Y72.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<16>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<16>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<17>
    SLICE_X43Y73.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<17>
    SLICE_X43Y73.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<18>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<18>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<19>
    SLICE_X43Y74.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<19>
    SLICE_X43Y74.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<20>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<20>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<21>
    SLICE_X43Y75.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<21>
    SLICE_X43Y75.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<22>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<22>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<23>
    SLICE_X43Y76.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<23>
    SLICE_X43Y76.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<24>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<24>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<25>
    SLICE_X43Y77.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<25>
    SLICE_X43Y77.Y       Tciny                 0.864   alu0/divider_u/remainder_share0001<26>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<26>
                                                       alu0/divider_u/Msub_remainder_share0001_xor<27>
    SLICE_X40Y70.F1      net (fanout=2)        0.777   alu0/divider_u/remainder_share0001<27>
    SLICE_X40Y70.X       Tilo                  0.692   alu0/divider_u/remainder_mux0006<27>
                                                       alu0/divider_u/Mmux_remainder_mux0006401
    SLICE_X41Y76.BY      net (fanout=1)        1.543   alu0/divider_u/remainder_mux0006<27>
    SLICE_X41Y76.COUT    Tbycy                 0.996   alu0/divider_u/remainder_share0000<26>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<27>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0000_cy<27>
    SLICE_X41Y77.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0000<28>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<28>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<29>
    SLICE_X41Y78.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0000_cy<29>
    SLICE_X41Y78.X       Tcinx                 0.604   alu0/divider_u/remainder_share0000<30>
                                                       alu0/divider_u/Msub_remainder_share0000_xor<30>
    SLICE_X30Y64.F3      net (fanout=1)        1.308   alu0/divider_u/remainder_share0000<30>
    SLICE_X30Y64.CLK     Tfck                  0.802   alu0/divider_u/remainder<30>
                                                       alu0/divider_u/Mmux_remainder_mux000548
                                                       alu0/divider_u/remainder_30
    -------------------------------------------------  ---------------------------
    Total                                     38.729ns (19.387ns logic, 19.342ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7 (FF)
  Destination:          alu0/divider_u/remainder_30 (FF)
  Requirement:          62.500ns
  Data Path Delay:      38.724ns (Levels of Logic = 35)
  Clock Path Skew:      -0.091ns (0.569 - 0.660)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7 to alu0/divider_u/remainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.XQ      Tcko                  0.591   Operand2<7>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7
    SLICE_X42Y39.G1      net (fanout=34)       4.028   Operand2<7>
    SLICE_X42Y39.COUT    Topcyg                1.296   alu0/operand3<6>
                                                       alu0/Madd_operand3_not0000<7>1_INV_0
                                                       alu0/Madd_operand3_cy<7>
    SLICE_X42Y40.CIN     net (fanout=1)        0.000   alu0/Madd_operand3_cy<7>
    SLICE_X42Y40.Y       Tciny                 0.902   alu0/operand3<8>
                                                       alu0/Madd_operand3_cy<8>
                                                       alu0/Madd_operand3_xor<9>
    SLICE_X29Y44.G4      net (fanout=16)       1.615   alu0/operand3<9>
    SLICE_X29Y44.Y       Tilo                  0.648   alu0/Madd_final_Operand3_not0000<9>
                                                       alu0/final_Operand2<9>1
    SLICE_X32Y47.G4      net (fanout=10)       0.750   alu0/final_Operand2<9>
    SLICE_X32Y47.COUT    Topcyg                1.296   alu0/divider_u/count_sub0005<8>
                                                       alu0/divider_u/Msub_count_sub0005_lut<9>
                                                       alu0/divider_u/Msub_count_sub0005_cy<9>
    SLICE_X32Y48.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<9>
    SLICE_X32Y48.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<10>
                                                       alu0/divider_u/Msub_count_sub0005_cy<10>
                                                       alu0/divider_u/Msub_count_sub0005_cy<11>
    SLICE_X32Y49.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<11>
    SLICE_X32Y49.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<12>
                                                       alu0/divider_u/Msub_count_sub0005_cy<12>
                                                       alu0/divider_u/Msub_count_sub0005_cy<13>
    SLICE_X32Y50.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<13>
    SLICE_X32Y50.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<14>
                                                       alu0/divider_u/Msub_count_sub0005_cy<14>
                                                       alu0/divider_u/Msub_count_sub0005_cy<15>
    SLICE_X32Y51.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<15>
    SLICE_X32Y51.Y       Tciny                 0.902   alu0/divider_u/count_sub0005<16>
                                                       alu0/divider_u/Msub_count_sub0005_cy<16>
                                                       alu0/divider_u/Msub_count_sub0005_xor<17>
    SLICE_X46Y58.G2      net (fanout=9)        2.805   alu0/divider_u/count_sub0005<17>
    SLICE_X46Y58.COUT    Topcyg                1.296   alu0/divider_u/remainder_share0002<16>
                                                       alu0/divider_u/Msub_remainder_share0002_lut<17>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<17>
    SLICE_X46Y59.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<17>
    SLICE_X46Y59.COUT    Tbyp                  0.156   alu0/divider_u/remainder_share0002<18>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<18>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<19>
    SLICE_X46Y60.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<19>
    SLICE_X46Y60.Y       Tciny                 0.902   alu0/divider_u/remainder_share0002<20>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<20>
                                                       alu0/divider_u/Msub_remainder_share0002_xor<21>
    SLICE_X47Y53.G2      net (fanout=3)        1.619   alu0/divider_u/remainder_share0002<21>
    SLICE_X47Y53.COUT    Topcyg                1.178   alu0/divider_u/remainder_addsub0000<20>
                                                       alu0/divider_u/Msub_remainder_addsub0000_lut<21>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<21>
    SLICE_X47Y54.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<21>
    SLICE_X47Y54.COUT    Tbyp                  0.130   alu0/divider_u/remainder_addsub0000<22>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<22>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<23>
    SLICE_X47Y55.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<23>
    SLICE_X47Y55.COUT    Tbyp                  0.130   alu0/divider_u/remainder_addsub0000<24>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<24>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<25>
    SLICE_X47Y56.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<25>
    SLICE_X47Y56.Y       Tciny                 0.864   alu0/divider_u/remainder_addsub0000<26>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<26>
                                                       alu0/divider_u/Msub_remainder_addsub0000_xor<27>
    SLICE_X44Y54.G4      net (fanout=1)        1.434   alu0/divider_u/remainder_addsub0000<27>
    SLICE_X44Y54.COUT    Topcyg                1.296   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_lut<27>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
    SLICE_X44Y55.CIN     net (fanout=1)        0.000   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
    SLICE_X44Y55.COUT    Tbyp                  0.156   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<28>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
    SLICE_X44Y56.CIN     net (fanout=1)        0.000   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
    SLICE_X44Y56.COUT    Tbyp                  0.156   alu0/divider_u/remainder_cmp_le0003
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<30>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<31>
    SLICE_X44Y69.G1      net (fanout=42)       2.686   alu0/divider_u/remainder_cmp_le0003
    SLICE_X44Y69.Y       Tilo                  0.707   alu0/divider_u/remainder_mux0007<9>
                                                       alu0/divider_u/Mmux_remainder_mux0007601
    SLICE_X43Y67.BY      net (fanout=1)        0.831   alu0/divider_u/remainder_mux0007<7>
    SLICE_X43Y67.COUT    Tbycy                 0.996   alu0/divider_u/remainder_share0001<6>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<7>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<7>
    SLICE_X43Y68.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<8>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<8>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<9>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<9>
    SLICE_X43Y69.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<10>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<10>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<11>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<11>
    SLICE_X43Y70.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<12>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<12>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<13>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<13>
    SLICE_X43Y71.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<14>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<14>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<15>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<15>
    SLICE_X43Y72.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<16>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<16>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<17>
    SLICE_X43Y73.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<17>
    SLICE_X43Y73.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<18>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<18>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<19>
    SLICE_X43Y74.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<19>
    SLICE_X43Y74.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<20>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<20>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<21>
    SLICE_X43Y75.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<21>
    SLICE_X43Y75.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<22>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<22>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<23>
    SLICE_X43Y76.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<23>
    SLICE_X43Y76.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<24>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<24>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<25>
    SLICE_X43Y77.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<25>
    SLICE_X43Y77.Y       Tciny                 0.864   alu0/divider_u/remainder_share0001<26>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<26>
                                                       alu0/divider_u/Msub_remainder_share0001_xor<27>
    SLICE_X40Y70.F1      net (fanout=2)        0.777   alu0/divider_u/remainder_share0001<27>
    SLICE_X40Y70.X       Tilo                  0.692   alu0/divider_u/remainder_mux0006<27>
                                                       alu0/divider_u/Mmux_remainder_mux0006401
    SLICE_X41Y76.BY      net (fanout=1)        1.543   alu0/divider_u/remainder_mux0006<27>
    SLICE_X41Y76.COUT    Tbycy                 0.996   alu0/divider_u/remainder_share0000<26>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<27>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0000_cy<27>
    SLICE_X41Y77.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0000<28>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<28>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<29>
    SLICE_X41Y78.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0000_cy<29>
    SLICE_X41Y78.X       Tcinx                 0.604   alu0/divider_u/remainder_share0000<30>
                                                       alu0/divider_u/Msub_remainder_share0000_xor<30>
    SLICE_X30Y64.F3      net (fanout=1)        1.308   alu0/divider_u/remainder_share0000<30>
    SLICE_X30Y64.CLK     Tfck                  0.802   alu0/divider_u/remainder<30>
                                                       alu0/divider_u/Mmux_remainder_mux000548
                                                       alu0/divider_u/remainder_30
    -------------------------------------------------  ---------------------------
    Total                                     38.724ns (19.328ns logic, 19.396ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7 (FF)
  Destination:          alu0/divider_u/remainder_30 (FF)
  Requirement:          62.500ns
  Data Path Delay:      38.576ns (Levels of Logic = 35)
  Clock Path Skew:      -0.091ns (0.569 - 0.660)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7 to alu0/divider_u/remainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.XQ      Tcko                  0.591   Operand2<7>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7
    SLICE_X42Y39.G1      net (fanout=34)       4.028   Operand2<7>
    SLICE_X42Y39.COUT    Topcyg                1.296   alu0/operand3<6>
                                                       alu0/Madd_operand3_not0000<7>1_INV_0
                                                       alu0/Madd_operand3_cy<7>
    SLICE_X42Y40.CIN     net (fanout=1)        0.000   alu0/Madd_operand3_cy<7>
    SLICE_X42Y40.COUT    Tbyp                  0.156   alu0/operand3<8>
                                                       alu0/Madd_operand3_cy<8>
                                                       alu0/Madd_operand3_cy<9>
    SLICE_X42Y41.CIN     net (fanout=1)        0.000   alu0/Madd_operand3_cy<9>
    SLICE_X42Y41.Y       Tciny                 0.902   alu0/operand3<10>
                                                       alu0/Madd_operand3_cy<10>
                                                       alu0/Madd_operand3_xor<11>
    SLICE_X38Y48.G3      net (fanout=15)       1.603   alu0/operand3<11>
    SLICE_X38Y48.Y       Tilo                  0.707   alu0/Madd_final_Operand3_not0000<11>
                                                       alu0/final_Operand2<11>1
    SLICE_X32Y48.G4      net (fanout=10)       0.708   alu0/final_Operand2<11>
    SLICE_X32Y48.COUT    Topcyg                1.296   alu0/divider_u/count_sub0005<10>
                                                       alu0/divider_u/Msub_count_sub0005_lut<11>
                                                       alu0/divider_u/Msub_count_sub0005_cy<11>
    SLICE_X32Y49.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<11>
    SLICE_X32Y49.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<12>
                                                       alu0/divider_u/Msub_count_sub0005_cy<12>
                                                       alu0/divider_u/Msub_count_sub0005_cy<13>
    SLICE_X32Y50.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<13>
    SLICE_X32Y50.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<14>
                                                       alu0/divider_u/Msub_count_sub0005_cy<14>
                                                       alu0/divider_u/Msub_count_sub0005_cy<15>
    SLICE_X32Y51.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<15>
    SLICE_X32Y51.Y       Tciny                 0.902   alu0/divider_u/count_sub0005<16>
                                                       alu0/divider_u/Msub_count_sub0005_cy<16>
                                                       alu0/divider_u/Msub_count_sub0005_xor<17>
    SLICE_X46Y58.G2      net (fanout=9)        2.805   alu0/divider_u/count_sub0005<17>
    SLICE_X46Y58.COUT    Topcyg                1.296   alu0/divider_u/remainder_share0002<16>
                                                       alu0/divider_u/Msub_remainder_share0002_lut<17>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<17>
    SLICE_X46Y59.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<17>
    SLICE_X46Y59.COUT    Tbyp                  0.156   alu0/divider_u/remainder_share0002<18>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<18>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<19>
    SLICE_X46Y60.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<19>
    SLICE_X46Y60.COUT    Tbyp                  0.156   alu0/divider_u/remainder_share0002<20>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<20>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<21>
    SLICE_X46Y61.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<21>
    SLICE_X46Y61.COUT    Tbyp                  0.156   alu0/divider_u/remainder_share0002<22>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<22>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<23>
    SLICE_X46Y62.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<23>
    SLICE_X46Y62.Y       Tciny                 0.902   alu0/divider_u/remainder_share0002<24>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<24>
                                                       alu0/divider_u/Msub_remainder_share0002_xor<25>
    SLICE_X47Y55.G1      net (fanout=3)        1.414   alu0/divider_u/remainder_share0002<25>
    SLICE_X47Y55.COUT    Topcyg                1.178   alu0/divider_u/remainder_addsub0000<24>
                                                       alu0/divider_u/Msub_remainder_addsub0000_lut<25>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<25>
    SLICE_X47Y56.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<25>
    SLICE_X47Y56.Y       Tciny                 0.864   alu0/divider_u/remainder_addsub0000<26>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<26>
                                                       alu0/divider_u/Msub_remainder_addsub0000_xor<27>
    SLICE_X44Y54.G4      net (fanout=1)        1.434   alu0/divider_u/remainder_addsub0000<27>
    SLICE_X44Y54.COUT    Topcyg                1.296   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_lut<27>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
    SLICE_X44Y55.CIN     net (fanout=1)        0.000   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
    SLICE_X44Y55.COUT    Tbyp                  0.156   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<28>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
    SLICE_X44Y56.CIN     net (fanout=1)        0.000   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
    SLICE_X44Y56.COUT    Tbyp                  0.156   alu0/divider_u/remainder_cmp_le0003
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<30>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<31>
    SLICE_X44Y69.G1      net (fanout=42)       2.686   alu0/divider_u/remainder_cmp_le0003
    SLICE_X44Y69.Y       Tilo                  0.707   alu0/divider_u/remainder_mux0007<9>
                                                       alu0/divider_u/Mmux_remainder_mux0007601
    SLICE_X43Y67.BY      net (fanout=1)        0.831   alu0/divider_u/remainder_mux0007<7>
    SLICE_X43Y67.COUT    Tbycy                 0.996   alu0/divider_u/remainder_share0001<6>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<7>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<7>
    SLICE_X43Y68.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<8>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<8>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<9>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<9>
    SLICE_X43Y69.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<10>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<10>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<11>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<11>
    SLICE_X43Y70.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<12>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<12>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<13>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<13>
    SLICE_X43Y71.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<14>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<14>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<15>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<15>
    SLICE_X43Y72.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<16>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<16>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<17>
    SLICE_X43Y73.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<17>
    SLICE_X43Y73.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<18>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<18>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<19>
    SLICE_X43Y74.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<19>
    SLICE_X43Y74.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<20>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<20>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<21>
    SLICE_X43Y75.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<21>
    SLICE_X43Y75.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<22>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<22>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<23>
    SLICE_X43Y76.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<23>
    SLICE_X43Y76.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<24>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<24>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<25>
    SLICE_X43Y77.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<25>
    SLICE_X43Y77.Y       Tciny                 0.864   alu0/divider_u/remainder_share0001<26>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<26>
                                                       alu0/divider_u/Msub_remainder_share0001_xor<27>
    SLICE_X40Y70.F1      net (fanout=2)        0.777   alu0/divider_u/remainder_share0001<27>
    SLICE_X40Y70.X       Tilo                  0.692   alu0/divider_u/remainder_mux0006<27>
                                                       alu0/divider_u/Mmux_remainder_mux0006401
    SLICE_X41Y76.BY      net (fanout=1)        1.543   alu0/divider_u/remainder_mux0006<27>
    SLICE_X41Y76.COUT    Tbycy                 0.996   alu0/divider_u/remainder_share0000<26>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<27>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0000_cy<27>
    SLICE_X41Y77.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0000<28>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<28>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<29>
    SLICE_X41Y78.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0000_cy<29>
    SLICE_X41Y78.X       Tcinx                 0.604   alu0/divider_u/remainder_share0000<30>
                                                       alu0/divider_u/Msub_remainder_share0000_xor<30>
    SLICE_X30Y64.F3      net (fanout=1)        1.308   alu0/divider_u/remainder_share0000<30>
    SLICE_X30Y64.CLK     Tfck                  0.802   alu0/divider_u/remainder<30>
                                                       alu0/divider_u/Mmux_remainder_mux000548
                                                       alu0/divider_u/remainder_30
    -------------------------------------------------  ---------------------------
    Total                                     38.576ns (19.439ns logic, 19.137ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point alu0/divider_u/remainder_31 (SLICE_X36Y61.F2), 10533361478 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7 (FF)
  Destination:          alu0/divider_u/remainder_31 (FF)
  Requirement:          62.500ns
  Data Path Delay:      38.701ns (Levels of Logic = 35)
  Clock Path Skew:      -0.116ns (0.544 - 0.660)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7 to alu0/divider_u/remainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.XQ      Tcko                  0.591   Operand2<7>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7
    SLICE_X42Y39.G1      net (fanout=34)       4.028   Operand2<7>
    SLICE_X42Y39.COUT    Topcyg                1.296   alu0/operand3<6>
                                                       alu0/Madd_operand3_not0000<7>1_INV_0
                                                       alu0/Madd_operand3_cy<7>
    SLICE_X42Y40.CIN     net (fanout=1)        0.000   alu0/Madd_operand3_cy<7>
    SLICE_X42Y40.COUT    Tbyp                  0.156   alu0/operand3<8>
                                                       alu0/Madd_operand3_cy<8>
                                                       alu0/Madd_operand3_cy<9>
    SLICE_X42Y41.CIN     net (fanout=1)        0.000   alu0/Madd_operand3_cy<9>
    SLICE_X42Y41.Y       Tciny                 0.902   alu0/operand3<10>
                                                       alu0/Madd_operand3_cy<10>
                                                       alu0/Madd_operand3_xor<11>
    SLICE_X38Y48.G3      net (fanout=15)       1.603   alu0/operand3<11>
    SLICE_X38Y48.Y       Tilo                  0.707   alu0/Madd_final_Operand3_not0000<11>
                                                       alu0/final_Operand2<11>1
    SLICE_X32Y48.G4      net (fanout=10)       0.708   alu0/final_Operand2<11>
    SLICE_X32Y48.COUT    Topcyg                1.296   alu0/divider_u/count_sub0005<10>
                                                       alu0/divider_u/Msub_count_sub0005_lut<11>
                                                       alu0/divider_u/Msub_count_sub0005_cy<11>
    SLICE_X32Y49.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<11>
    SLICE_X32Y49.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<12>
                                                       alu0/divider_u/Msub_count_sub0005_cy<12>
                                                       alu0/divider_u/Msub_count_sub0005_cy<13>
    SLICE_X32Y50.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<13>
    SLICE_X32Y50.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<14>
                                                       alu0/divider_u/Msub_count_sub0005_cy<14>
                                                       alu0/divider_u/Msub_count_sub0005_cy<15>
    SLICE_X32Y51.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<15>
    SLICE_X32Y51.Y       Tciny                 0.902   alu0/divider_u/count_sub0005<16>
                                                       alu0/divider_u/Msub_count_sub0005_cy<16>
                                                       alu0/divider_u/Msub_count_sub0005_xor<17>
    SLICE_X46Y58.G2      net (fanout=9)        2.805   alu0/divider_u/count_sub0005<17>
    SLICE_X46Y58.COUT    Topcyg                1.296   alu0/divider_u/remainder_share0002<16>
                                                       alu0/divider_u/Msub_remainder_share0002_lut<17>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<17>
    SLICE_X46Y59.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<17>
    SLICE_X46Y59.COUT    Tbyp                  0.156   alu0/divider_u/remainder_share0002<18>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<18>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<19>
    SLICE_X46Y60.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<19>
    SLICE_X46Y60.Y       Tciny                 0.902   alu0/divider_u/remainder_share0002<20>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<20>
                                                       alu0/divider_u/Msub_remainder_share0002_xor<21>
    SLICE_X47Y53.G2      net (fanout=3)        1.619   alu0/divider_u/remainder_share0002<21>
    SLICE_X47Y53.COUT    Topcyg                1.178   alu0/divider_u/remainder_addsub0000<20>
                                                       alu0/divider_u/Msub_remainder_addsub0000_lut<21>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<21>
    SLICE_X47Y54.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<21>
    SLICE_X47Y54.COUT    Tbyp                  0.130   alu0/divider_u/remainder_addsub0000<22>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<22>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<23>
    SLICE_X47Y55.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<23>
    SLICE_X47Y55.COUT    Tbyp                  0.130   alu0/divider_u/remainder_addsub0000<24>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<24>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<25>
    SLICE_X47Y56.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<25>
    SLICE_X47Y56.Y       Tciny                 0.864   alu0/divider_u/remainder_addsub0000<26>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<26>
                                                       alu0/divider_u/Msub_remainder_addsub0000_xor<27>
    SLICE_X44Y54.G4      net (fanout=1)        1.434   alu0/divider_u/remainder_addsub0000<27>
    SLICE_X44Y54.COUT    Topcyg                1.296   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_lut<27>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
    SLICE_X44Y55.CIN     net (fanout=1)        0.000   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
    SLICE_X44Y55.COUT    Tbyp                  0.156   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<28>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
    SLICE_X44Y56.CIN     net (fanout=1)        0.000   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
    SLICE_X44Y56.COUT    Tbyp                  0.156   alu0/divider_u/remainder_cmp_le0003
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<30>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<31>
    SLICE_X44Y69.G1      net (fanout=42)       2.686   alu0/divider_u/remainder_cmp_le0003
    SLICE_X44Y69.Y       Tilo                  0.707   alu0/divider_u/remainder_mux0007<9>
                                                       alu0/divider_u/Mmux_remainder_mux0007601
    SLICE_X43Y67.BY      net (fanout=1)        0.831   alu0/divider_u/remainder_mux0007<7>
    SLICE_X43Y67.COUT    Tbycy                 0.996   alu0/divider_u/remainder_share0001<6>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<7>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<7>
    SLICE_X43Y68.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<8>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<8>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<9>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<9>
    SLICE_X43Y69.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<10>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<10>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<11>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<11>
    SLICE_X43Y70.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<12>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<12>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<13>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<13>
    SLICE_X43Y71.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<14>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<14>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<15>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<15>
    SLICE_X43Y72.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<16>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<16>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<17>
    SLICE_X43Y73.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<17>
    SLICE_X43Y73.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<18>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<18>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<19>
    SLICE_X43Y74.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<19>
    SLICE_X43Y74.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<20>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<20>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<21>
    SLICE_X43Y75.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<21>
    SLICE_X43Y75.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<22>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<22>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<23>
    SLICE_X43Y76.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<23>
    SLICE_X43Y76.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<24>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<24>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<25>
    SLICE_X43Y77.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<25>
    SLICE_X43Y77.Y       Tciny                 0.864   alu0/divider_u/remainder_share0001<26>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<26>
                                                       alu0/divider_u/Msub_remainder_share0001_xor<27>
    SLICE_X40Y70.F1      net (fanout=2)        0.777   alu0/divider_u/remainder_share0001<27>
    SLICE_X40Y70.X       Tilo                  0.692   alu0/divider_u/remainder_mux0006<27>
                                                       alu0/divider_u/Mmux_remainder_mux0006401
    SLICE_X41Y76.BY      net (fanout=1)        1.543   alu0/divider_u/remainder_mux0006<27>
    SLICE_X41Y76.COUT    Tbycy                 0.996   alu0/divider_u/remainder_share0000<26>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<27>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0000_cy<27>
    SLICE_X41Y77.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0000<28>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<28>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<29>
    SLICE_X41Y78.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0000_cy<29>
    SLICE_X41Y78.Y       Tciny                 0.864   alu0/divider_u/remainder_share0000<30>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<30>
                                                       alu0/divider_u/Msub_remainder_share0000_xor<31>
    SLICE_X36Y61.F2      net (fanout=1)        1.020   alu0/divider_u/remainder_share0000<31>
    SLICE_X36Y61.CLK     Tfck                  0.802   alu0/divider_u/remainder<31>
                                                       alu0/divider_u/Mmux_remainder_mux000550
                                                       alu0/divider_u/remainder_31
    -------------------------------------------------  ---------------------------
    Total                                     38.701ns (19.647ns logic, 19.054ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7 (FF)
  Destination:          alu0/divider_u/remainder_31 (FF)
  Requirement:          62.500ns
  Data Path Delay:      38.696ns (Levels of Logic = 35)
  Clock Path Skew:      -0.116ns (0.544 - 0.660)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7 to alu0/divider_u/remainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.XQ      Tcko                  0.591   Operand2<7>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7
    SLICE_X42Y39.G1      net (fanout=34)       4.028   Operand2<7>
    SLICE_X42Y39.COUT    Topcyg                1.296   alu0/operand3<6>
                                                       alu0/Madd_operand3_not0000<7>1_INV_0
                                                       alu0/Madd_operand3_cy<7>
    SLICE_X42Y40.CIN     net (fanout=1)        0.000   alu0/Madd_operand3_cy<7>
    SLICE_X42Y40.Y       Tciny                 0.902   alu0/operand3<8>
                                                       alu0/Madd_operand3_cy<8>
                                                       alu0/Madd_operand3_xor<9>
    SLICE_X29Y44.G4      net (fanout=16)       1.615   alu0/operand3<9>
    SLICE_X29Y44.Y       Tilo                  0.648   alu0/Madd_final_Operand3_not0000<9>
                                                       alu0/final_Operand2<9>1
    SLICE_X32Y47.G4      net (fanout=10)       0.750   alu0/final_Operand2<9>
    SLICE_X32Y47.COUT    Topcyg                1.296   alu0/divider_u/count_sub0005<8>
                                                       alu0/divider_u/Msub_count_sub0005_lut<9>
                                                       alu0/divider_u/Msub_count_sub0005_cy<9>
    SLICE_X32Y48.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<9>
    SLICE_X32Y48.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<10>
                                                       alu0/divider_u/Msub_count_sub0005_cy<10>
                                                       alu0/divider_u/Msub_count_sub0005_cy<11>
    SLICE_X32Y49.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<11>
    SLICE_X32Y49.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<12>
                                                       alu0/divider_u/Msub_count_sub0005_cy<12>
                                                       alu0/divider_u/Msub_count_sub0005_cy<13>
    SLICE_X32Y50.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<13>
    SLICE_X32Y50.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<14>
                                                       alu0/divider_u/Msub_count_sub0005_cy<14>
                                                       alu0/divider_u/Msub_count_sub0005_cy<15>
    SLICE_X32Y51.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<15>
    SLICE_X32Y51.Y       Tciny                 0.902   alu0/divider_u/count_sub0005<16>
                                                       alu0/divider_u/Msub_count_sub0005_cy<16>
                                                       alu0/divider_u/Msub_count_sub0005_xor<17>
    SLICE_X46Y58.G2      net (fanout=9)        2.805   alu0/divider_u/count_sub0005<17>
    SLICE_X46Y58.COUT    Topcyg                1.296   alu0/divider_u/remainder_share0002<16>
                                                       alu0/divider_u/Msub_remainder_share0002_lut<17>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<17>
    SLICE_X46Y59.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<17>
    SLICE_X46Y59.COUT    Tbyp                  0.156   alu0/divider_u/remainder_share0002<18>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<18>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<19>
    SLICE_X46Y60.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<19>
    SLICE_X46Y60.Y       Tciny                 0.902   alu0/divider_u/remainder_share0002<20>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<20>
                                                       alu0/divider_u/Msub_remainder_share0002_xor<21>
    SLICE_X47Y53.G2      net (fanout=3)        1.619   alu0/divider_u/remainder_share0002<21>
    SLICE_X47Y53.COUT    Topcyg                1.178   alu0/divider_u/remainder_addsub0000<20>
                                                       alu0/divider_u/Msub_remainder_addsub0000_lut<21>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<21>
    SLICE_X47Y54.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<21>
    SLICE_X47Y54.COUT    Tbyp                  0.130   alu0/divider_u/remainder_addsub0000<22>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<22>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<23>
    SLICE_X47Y55.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<23>
    SLICE_X47Y55.COUT    Tbyp                  0.130   alu0/divider_u/remainder_addsub0000<24>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<24>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<25>
    SLICE_X47Y56.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<25>
    SLICE_X47Y56.Y       Tciny                 0.864   alu0/divider_u/remainder_addsub0000<26>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<26>
                                                       alu0/divider_u/Msub_remainder_addsub0000_xor<27>
    SLICE_X44Y54.G4      net (fanout=1)        1.434   alu0/divider_u/remainder_addsub0000<27>
    SLICE_X44Y54.COUT    Topcyg                1.296   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_lut<27>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
    SLICE_X44Y55.CIN     net (fanout=1)        0.000   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
    SLICE_X44Y55.COUT    Tbyp                  0.156   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<28>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
    SLICE_X44Y56.CIN     net (fanout=1)        0.000   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
    SLICE_X44Y56.COUT    Tbyp                  0.156   alu0/divider_u/remainder_cmp_le0003
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<30>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<31>
    SLICE_X44Y69.G1      net (fanout=42)       2.686   alu0/divider_u/remainder_cmp_le0003
    SLICE_X44Y69.Y       Tilo                  0.707   alu0/divider_u/remainder_mux0007<9>
                                                       alu0/divider_u/Mmux_remainder_mux0007601
    SLICE_X43Y67.BY      net (fanout=1)        0.831   alu0/divider_u/remainder_mux0007<7>
    SLICE_X43Y67.COUT    Tbycy                 0.996   alu0/divider_u/remainder_share0001<6>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<7>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<7>
    SLICE_X43Y68.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<8>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<8>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<9>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<9>
    SLICE_X43Y69.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<10>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<10>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<11>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<11>
    SLICE_X43Y70.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<12>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<12>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<13>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<13>
    SLICE_X43Y71.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<14>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<14>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<15>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<15>
    SLICE_X43Y72.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<16>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<16>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<17>
    SLICE_X43Y73.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<17>
    SLICE_X43Y73.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<18>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<18>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<19>
    SLICE_X43Y74.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<19>
    SLICE_X43Y74.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<20>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<20>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<21>
    SLICE_X43Y75.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<21>
    SLICE_X43Y75.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<22>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<22>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<23>
    SLICE_X43Y76.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<23>
    SLICE_X43Y76.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<24>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<24>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<25>
    SLICE_X43Y77.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<25>
    SLICE_X43Y77.Y       Tciny                 0.864   alu0/divider_u/remainder_share0001<26>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<26>
                                                       alu0/divider_u/Msub_remainder_share0001_xor<27>
    SLICE_X40Y70.F1      net (fanout=2)        0.777   alu0/divider_u/remainder_share0001<27>
    SLICE_X40Y70.X       Tilo                  0.692   alu0/divider_u/remainder_mux0006<27>
                                                       alu0/divider_u/Mmux_remainder_mux0006401
    SLICE_X41Y76.BY      net (fanout=1)        1.543   alu0/divider_u/remainder_mux0006<27>
    SLICE_X41Y76.COUT    Tbycy                 0.996   alu0/divider_u/remainder_share0000<26>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<27>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0000_cy<27>
    SLICE_X41Y77.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0000<28>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<28>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<29>
    SLICE_X41Y78.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0000_cy<29>
    SLICE_X41Y78.Y       Tciny                 0.864   alu0/divider_u/remainder_share0000<30>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<30>
                                                       alu0/divider_u/Msub_remainder_share0000_xor<31>
    SLICE_X36Y61.F2      net (fanout=1)        1.020   alu0/divider_u/remainder_share0000<31>
    SLICE_X36Y61.CLK     Tfck                  0.802   alu0/divider_u/remainder<31>
                                                       alu0/divider_u/Mmux_remainder_mux000550
                                                       alu0/divider_u/remainder_31
    -------------------------------------------------  ---------------------------
    Total                                     38.696ns (19.588ns logic, 19.108ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7 (FF)
  Destination:          alu0/divider_u/remainder_31 (FF)
  Requirement:          62.500ns
  Data Path Delay:      38.548ns (Levels of Logic = 35)
  Clock Path Skew:      -0.116ns (0.544 - 0.660)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7 to alu0/divider_u/remainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.XQ      Tcko                  0.591   Operand2<7>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_7
    SLICE_X42Y39.G1      net (fanout=34)       4.028   Operand2<7>
    SLICE_X42Y39.COUT    Topcyg                1.296   alu0/operand3<6>
                                                       alu0/Madd_operand3_not0000<7>1_INV_0
                                                       alu0/Madd_operand3_cy<7>
    SLICE_X42Y40.CIN     net (fanout=1)        0.000   alu0/Madd_operand3_cy<7>
    SLICE_X42Y40.COUT    Tbyp                  0.156   alu0/operand3<8>
                                                       alu0/Madd_operand3_cy<8>
                                                       alu0/Madd_operand3_cy<9>
    SLICE_X42Y41.CIN     net (fanout=1)        0.000   alu0/Madd_operand3_cy<9>
    SLICE_X42Y41.Y       Tciny                 0.902   alu0/operand3<10>
                                                       alu0/Madd_operand3_cy<10>
                                                       alu0/Madd_operand3_xor<11>
    SLICE_X38Y48.G3      net (fanout=15)       1.603   alu0/operand3<11>
    SLICE_X38Y48.Y       Tilo                  0.707   alu0/Madd_final_Operand3_not0000<11>
                                                       alu0/final_Operand2<11>1
    SLICE_X32Y48.G4      net (fanout=10)       0.708   alu0/final_Operand2<11>
    SLICE_X32Y48.COUT    Topcyg                1.296   alu0/divider_u/count_sub0005<10>
                                                       alu0/divider_u/Msub_count_sub0005_lut<11>
                                                       alu0/divider_u/Msub_count_sub0005_cy<11>
    SLICE_X32Y49.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<11>
    SLICE_X32Y49.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<12>
                                                       alu0/divider_u/Msub_count_sub0005_cy<12>
                                                       alu0/divider_u/Msub_count_sub0005_cy<13>
    SLICE_X32Y50.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<13>
    SLICE_X32Y50.COUT    Tbyp                  0.156   alu0/divider_u/count_sub0005<14>
                                                       alu0/divider_u/Msub_count_sub0005_cy<14>
                                                       alu0/divider_u/Msub_count_sub0005_cy<15>
    SLICE_X32Y51.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_count_sub0005_cy<15>
    SLICE_X32Y51.Y       Tciny                 0.902   alu0/divider_u/count_sub0005<16>
                                                       alu0/divider_u/Msub_count_sub0005_cy<16>
                                                       alu0/divider_u/Msub_count_sub0005_xor<17>
    SLICE_X46Y58.G2      net (fanout=9)        2.805   alu0/divider_u/count_sub0005<17>
    SLICE_X46Y58.COUT    Topcyg                1.296   alu0/divider_u/remainder_share0002<16>
                                                       alu0/divider_u/Msub_remainder_share0002_lut<17>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<17>
    SLICE_X46Y59.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<17>
    SLICE_X46Y59.COUT    Tbyp                  0.156   alu0/divider_u/remainder_share0002<18>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<18>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<19>
    SLICE_X46Y60.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<19>
    SLICE_X46Y60.COUT    Tbyp                  0.156   alu0/divider_u/remainder_share0002<20>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<20>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<21>
    SLICE_X46Y61.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<21>
    SLICE_X46Y61.COUT    Tbyp                  0.156   alu0/divider_u/remainder_share0002<22>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<22>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<23>
    SLICE_X46Y62.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0002_cy<23>
    SLICE_X46Y62.Y       Tciny                 0.902   alu0/divider_u/remainder_share0002<24>
                                                       alu0/divider_u/Msub_remainder_share0002_cy<24>
                                                       alu0/divider_u/Msub_remainder_share0002_xor<25>
    SLICE_X47Y55.G1      net (fanout=3)        1.414   alu0/divider_u/remainder_share0002<25>
    SLICE_X47Y55.COUT    Topcyg                1.178   alu0/divider_u/remainder_addsub0000<24>
                                                       alu0/divider_u/Msub_remainder_addsub0000_lut<25>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<25>
    SLICE_X47Y56.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_addsub0000_cy<25>
    SLICE_X47Y56.Y       Tciny                 0.864   alu0/divider_u/remainder_addsub0000<26>
                                                       alu0/divider_u/Msub_remainder_addsub0000_cy<26>
                                                       alu0/divider_u/Msub_remainder_addsub0000_xor<27>
    SLICE_X44Y54.G4      net (fanout=1)        1.434   alu0/divider_u/remainder_addsub0000<27>
    SLICE_X44Y54.COUT    Topcyg                1.296   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_lut<27>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
    SLICE_X44Y55.CIN     net (fanout=1)        0.000   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<27>
    SLICE_X44Y55.COUT    Tbyp                  0.156   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<28>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
    SLICE_X44Y56.CIN     net (fanout=1)        0.000   alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<29>
    SLICE_X44Y56.COUT    Tbyp                  0.156   alu0/divider_u/remainder_cmp_le0003
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<30>
                                                       alu0/divider_u/Mcompar_remainder_cmp_le0003_cy<31>
    SLICE_X44Y69.G1      net (fanout=42)       2.686   alu0/divider_u/remainder_cmp_le0003
    SLICE_X44Y69.Y       Tilo                  0.707   alu0/divider_u/remainder_mux0007<9>
                                                       alu0/divider_u/Mmux_remainder_mux0007601
    SLICE_X43Y67.BY      net (fanout=1)        0.831   alu0/divider_u/remainder_mux0007<7>
    SLICE_X43Y67.COUT    Tbycy                 0.996   alu0/divider_u/remainder_share0001<6>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<7>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<7>
    SLICE_X43Y68.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<8>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<8>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<9>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<9>
    SLICE_X43Y69.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<10>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<10>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<11>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<11>
    SLICE_X43Y70.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<12>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<12>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<13>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<13>
    SLICE_X43Y71.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<14>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<14>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<15>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<15>
    SLICE_X43Y72.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<16>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<16>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<17>
    SLICE_X43Y73.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<17>
    SLICE_X43Y73.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<18>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<18>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<19>
    SLICE_X43Y74.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<19>
    SLICE_X43Y74.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<20>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<20>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<21>
    SLICE_X43Y75.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<21>
    SLICE_X43Y75.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<22>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<22>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<23>
    SLICE_X43Y76.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<23>
    SLICE_X43Y76.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0001<24>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<24>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<25>
    SLICE_X43Y77.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0001_cy<25>
    SLICE_X43Y77.Y       Tciny                 0.864   alu0/divider_u/remainder_share0001<26>
                                                       alu0/divider_u/Msub_remainder_share0001_cy<26>
                                                       alu0/divider_u/Msub_remainder_share0001_xor<27>
    SLICE_X40Y70.F1      net (fanout=2)        0.777   alu0/divider_u/remainder_share0001<27>
    SLICE_X40Y70.X       Tilo                  0.692   alu0/divider_u/remainder_mux0006<27>
                                                       alu0/divider_u/Mmux_remainder_mux0006401
    SLICE_X41Y76.BY      net (fanout=1)        1.543   alu0/divider_u/remainder_mux0006<27>
    SLICE_X41Y76.COUT    Tbycy                 0.996   alu0/divider_u/remainder_share0000<26>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<27>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0000_cy<27>
    SLICE_X41Y77.COUT    Tbyp                  0.130   alu0/divider_u/remainder_share0000<28>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<28>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<29>
    SLICE_X41Y78.CIN     net (fanout=1)        0.000   alu0/divider_u/Msub_remainder_share0000_cy<29>
    SLICE_X41Y78.Y       Tciny                 0.864   alu0/divider_u/remainder_share0000<30>
                                                       alu0/divider_u/Msub_remainder_share0000_cy<30>
                                                       alu0/divider_u/Msub_remainder_share0000_xor<31>
    SLICE_X36Y61.F2      net (fanout=1)        1.020   alu0/divider_u/remainder_share0000<31>
    SLICE_X36Y61.CLK     Tfck                  0.802   alu0/divider_u/remainder<31>
                                                       alu0/divider_u/Mmux_remainder_mux000550
                                                       alu0/divider_u/remainder_31
    -------------------------------------------------  ---------------------------
    Total                                     38.548ns (19.699ns logic, 18.849ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X8Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.665ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.699ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.251 - 0.217)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/Set_DFF.PC_IF_DFF to mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.YQ      Tcko                  0.464   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/pc_I
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X8Y21.BX       net (fanout=2)        0.381   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/pc_I
    SLICE_X8Y21.CLK      Tdh         (-Th)     0.146   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<20>
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.699ns (0.318ns logic, 0.381ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X8Y19.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.732ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.258 - 0.224)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF to mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.YQ      Tcko                  0.464   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/pc_I
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X8Y19.BY       net (fanout=2)        0.394   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/pc_I
    SLICE_X8Y19.CLK      Tdh         (-Th)     0.126   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<24>
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.732ns (0.338ns logic, 0.394ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X12Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.766ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.767ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.023 - 0.022)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF to mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.YQ      Tcko                  0.541   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_I
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X12Y19.BX      net (fanout=2)        0.372   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_I
    SLICE_X12Y19.CLK     Tdh         (-Th)     0.146   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<26>
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.767ns (0.395ns logic, 0.372ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X1Y4.CLKB
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   38.935|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 439699727219 paths, 0 nets, and 15672 connections

Design statistics:
   Minimum period:  38.935ns{1}   (Maximum frequency:  25.684MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 07 00:56:27 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 235 MB



