Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /raid/home/akumar17/thesis/sdn_switch/edk/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/raid/home/akumar17/thesis/sdn_switch/edk/pcores/" "/raid/opt.x86_64/xilinx/14.5/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/raid/opt.x86_64/xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc4vfx60ff1152-11
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405CPMCORESLEEPREQ' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405CPMMSRCE' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405CPMMSREE' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405CPMTIMERIRQ' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405CPMTIMERRESETREQ' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405XXXMACHINECHECK' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'APUFCMDECODED' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'APUFCMDECUDI' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'APUFCMDECUDIVALID' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'APUFCMENDIAN' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'APUFCMFLUSH' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'APUFCMINSTRUCTION' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'APUFCMINSTRVALID' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'APUFCMLOADBYTEEN' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'APUFCMLOADDATA' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'APUFCMLOADDVALID' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'APUFCMOPERANDVALID' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'APUFCMRADATA' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'APUFCMRBDATA' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'APUFCMWRITEBACKOK' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'APUFCMXERCA' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'DSOCMBRAMABUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'DSOCMBRAMBYTEWRITE' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'DSOCMBRAMEN' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'DSOCMBRAMWRDBUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'DSOCMBUSY' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'DSOCMRDADDRVALID' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'DSOCMWRADDRVALID' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'ISOCMBRAMEN' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'ISOCMBRAMEVENWRITEEN' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'ISOCMBRAMODDWRITEEN' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'ISOCMBRAMRDABUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'ISOCMBRAMWRABUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'ISOCMBRAMWRDBUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'ISOCMDCRBRAMEVENEN' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'ISOCMDCRBRAMODDEN' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'ISOCMDCRBRAMRDSELECT' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'DCREMACABUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'DCREMACCLK' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'DCREMACDBUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'DCREMACENABLER' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'DCREMACREAD' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'DCREMACWRITE' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'EXTDCRABUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'EXTDCRDBUSOUT' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'EXTDCRREAD' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'EXTDCRWRITE' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405JTGCAPTUREDR' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405JTGEXTEST' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405JTGPGMOUT' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405JTGSHIFTDR' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405JTGUPDATEDR' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405DBGMSRWE' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405DBGSTOPACK' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405DBGWBCOMPLETE' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405DBGWBFULL' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405DBGWBIAR' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405DBGLOADDATAONAPUDBUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405TRCCYCLE' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405TRCEVENEXECUTIONSTATUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405TRCODDEXECUTIONSTATUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405TRCTRACESTATUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405TRCTRIGGEREVENTOUT' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 4741: Unconnected output port 'C405TRCTRIGGEREVENTTYPE' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'INTERRUPT_ACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'MB_Halted' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'MB_Error' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'SLEEP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'DBG_WAKEUP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'LOCKSTEP_MASTER_OUT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'LOCKSTEP_OUT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IP_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DP_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_AWUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_AWDOMAIN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_AWSNOOP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_AWBAR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_WUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_WACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_ARUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_ARDOMAIN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_ARSNOOP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_ARBAR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_RACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_ACREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_CRVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_CRRESP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_CDVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_CDDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_IC_CDLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_AWUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_AWDOMAIN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_AWSNOOP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_AWBAR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_WUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_WACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_ARUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_ARDOMAIN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_ARSNOOP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_ARBAR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_RACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_ACREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_CRVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_CRRESP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_CDVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_CDDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M_AXI_DC_CDLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_Instruction' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_Valid_Instr' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_PC' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_Reg_Write' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_Reg_Addr' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_MSR_Reg' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_PID_Reg' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_New_Reg_Value' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_Exception_Taken' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_Exception_Kind' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_Jump_Taken' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_Delay_Slot' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_Data_Address' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_Data_Access' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_Data_Read' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_Data_Write' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_Data_Write_Value' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_Data_Byte_Enable' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_DCache_Req' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_DCache_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_DCache_Rdy' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_DCache_Read' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_ICache_Req' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_ICache_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_ICache_Rdy' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_OF_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_EX_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_MEM_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_MB_Halted' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'Trace_Jump_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL0_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL0_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL1_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL1_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL1_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL1_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL1_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL1_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL2_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL2_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL2_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL2_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL2_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL2_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL3_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL3_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL3_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL3_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL3_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL3_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL4_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL4_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL4_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL4_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL4_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL4_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL5_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL5_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL5_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL5_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL5_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL5_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL6_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL6_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL6_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL6_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL6_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL6_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL7_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL7_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL7_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL7_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL7_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL7_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL8_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL8_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL8_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL8_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL8_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL8_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL9_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL9_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL9_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL9_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL9_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL9_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL10_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL10_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL10_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL10_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL10_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL10_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL11_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL11_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL11_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL11_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL11_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL11_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL12_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL12_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL12_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL12_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL12_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL12_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL13_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL13_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL13_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL13_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL13_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL13_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL14_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL14_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL14_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL14_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL14_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL14_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL15_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL15_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL15_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL15_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL15_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'FSL15_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M0_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M0_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M0_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'S0_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M1_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M1_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M1_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'S1_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M2_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M2_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M2_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'S2_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M3_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M3_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M3_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'S3_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M4_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M4_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M4_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'S4_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M5_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M5_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M5_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'S5_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M6_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M6_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M6_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'S6_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M7_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M7_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M7_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'S7_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M8_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M8_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M8_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'S8_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M9_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M9_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M9_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'S9_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M10_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M10_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M10_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'S10_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M11_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M11_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M11_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'S11_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M12_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M12_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M12_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'S12_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M13_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M13_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M13_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'S13_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M14_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M14_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M14_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'S14_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M15_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M15_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'M15_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'S15_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'ICACHE_FSL_IN_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'ICACHE_FSL_IN_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'ICACHE_FSL_OUT_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'ICACHE_FSL_OUT_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'ICACHE_FSL_OUT_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'ICACHE_FSL_OUT_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'DCACHE_FSL_IN_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'DCACHE_FSL_IN_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'DCACHE_FSL_OUT_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'DCACHE_FSL_OUT_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'DCACHE_FSL_OUT_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5014: Unconnected output port 'DCACHE_FSL_OUT_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'Sl1_DBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'Sl1_Ready' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'Sl1_Wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'Sl1_UE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'Sl1_CE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'Sl2_DBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'Sl2_Ready' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'Sl2_Wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'Sl2_UE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'Sl2_CE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'Sl3_DBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'Sl3_Ready' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'Sl3_Wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'Sl3_UE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'Sl3_CE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'Interrupt' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'UE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'CE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5716: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'Sl1_DBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'Sl1_Ready' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'Sl1_Wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'Sl1_UE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'Sl1_CE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'Sl2_DBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'Sl2_Ready' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'Sl2_Wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'Sl2_UE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'Sl2_CE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'Sl3_DBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'Sl3_Ready' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'Sl3_Wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'Sl3_UE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'Sl3_CE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'Interrupt' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'UE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'CE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5835: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Interrupt' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Debug_SYS_Rst' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'S_AXI_AWREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'S_AXI_WREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'S_AXI_BRESP' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'S_AXI_BVALID' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'S_AXI_ARREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'S_AXI_RDATA' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'S_AXI_RRESP' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'S_AXI_RVALID' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Clk_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_TDI_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Reg_En_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Capture_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Shift_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Update_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Dbg_Rst_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'bscan_tdi' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'bscan_reset' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'bscan_shift' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'bscan_update' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'bscan_capture' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'bscan_sel1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'bscan_drck1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'bscan_ext_tdo' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Ext_JTAG_DRCK' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Ext_JTAG_RESET' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Ext_JTAG_SEL' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Ext_JTAG_CAPTURE' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Ext_JTAG_SHIFT' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Ext_JTAG_UPDATE' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 5972: Unconnected output port 'Ext_JTAG_TDI' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6321: Unconnected output port 'PLB_Rst' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6321: Unconnected output port 'PLB_dcrAck' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6321: Unconnected output port 'PLB_dcrDBus' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6321: Unconnected output port 'PLB_SaddrAck' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6321: Unconnected output port 'PLB_SMRdErr' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6321: Unconnected output port 'PLB_SMWrErr' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6321: Unconnected output port 'PLB_SMBusy' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6321: Unconnected output port 'PLB_SrdBTerm' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6321: Unconnected output port 'PLB_SrdComp' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6321: Unconnected output port 'PLB_SrdDAck' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6321: Unconnected output port 'PLB_SrdDBus' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6321: Unconnected output port 'PLB_SrdWdAddr' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6321: Unconnected output port 'PLB_Srearbitrate' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6321: Unconnected output port 'PLB_Sssize' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6321: Unconnected output port 'PLB_Swait' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6321: Unconnected output port 'PLB_SwrBTerm' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6321: Unconnected output port 'PLB_SwrComp' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6321: Unconnected output port 'PLB_SwrDAck' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6321: Unconnected output port 'Bus_Error_Det' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6475: Unconnected output port 'BRAM_Din_B' of component 'system_plb_bram_if_cntlr_1_bram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL0_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL0_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL0_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL0_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL0_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL0_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL0_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL0_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA0_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA0_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA0_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA0_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA0_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA0_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA0_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA0_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA0_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA0_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA0_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL0_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL0_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL0_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL0_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL0_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL0_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL0_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL0_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL0_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL0_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL0_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL0_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL0_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL0_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL0_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL0_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM0_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM0_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM0_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM0_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM0_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM0_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM0_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM0_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC0_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC0_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC0_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC0_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC0_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC0_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC0_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC0_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC0_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC0_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC0_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC0_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB0_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB0_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB0_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB0_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB0_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB0_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB0_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB0_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB0_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB0_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB0_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB0_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB0_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL1_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL1_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL1_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL1_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL1_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL1_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL1_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL1_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA1_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA1_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA1_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA1_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA1_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA1_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA1_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA1_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA1_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA1_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA1_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL1_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL1_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL1_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL1_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL1_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL1_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL1_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL1_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL1_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL1_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL1_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL1_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL1_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL1_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL1_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL1_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM1_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM1_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM1_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM1_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM1_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM1_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM1_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM1_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC1_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC1_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC1_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC1_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC1_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC1_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC1_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC1_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC1_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC1_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC1_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC1_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB1_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB1_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB1_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB1_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB1_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB1_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB1_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB1_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB1_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB1_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB1_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB1_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB1_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL2_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL2_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL2_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL2_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL2_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL2_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL2_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL2_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA2_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA2_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA2_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA2_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA2_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA2_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA2_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA2_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA2_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA2_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA2_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL2_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL2_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL2_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL2_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL2_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL2_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL2_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL2_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL2_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL2_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL2_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL2_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL2_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL2_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL2_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL2_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM2_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM2_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM2_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM2_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM2_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM2_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM2_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM2_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC2_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC2_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC2_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC2_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC2_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC2_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC2_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC2_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC2_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC2_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC2_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC2_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB2_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB2_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB2_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB2_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB2_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB2_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB2_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB2_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB2_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB2_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB2_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB2_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB2_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL3_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL3_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL3_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL3_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL3_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL3_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL3_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL3_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB3_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB3_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB3_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB3_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB3_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB3_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB3_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB3_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB3_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB3_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB3_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB3_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB3_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB3_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB3_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB3_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA3_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA3_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA3_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA3_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA3_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA3_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA3_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA3_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA3_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA3_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA3_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL3_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL3_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL3_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL3_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL3_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL3_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL3_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL3_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL3_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL3_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL3_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL3_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL3_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL3_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL3_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL3_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM3_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM3_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM3_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM3_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM3_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM3_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM3_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM3_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC3_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC3_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC3_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC3_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC3_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC3_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC3_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC3_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC3_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC3_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC3_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC3_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB3_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB3_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB3_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB3_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB3_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB3_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB3_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB3_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB3_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB3_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB3_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB3_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB3_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL4_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL4_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL4_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL4_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL4_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL4_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL4_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL4_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB4_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB4_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB4_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB4_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB4_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB4_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB4_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB4_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB4_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB4_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB4_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB4_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB4_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB4_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB4_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB4_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA4_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA4_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA4_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA4_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA4_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA4_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA4_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA4_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA4_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA4_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA4_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL4_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL4_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL4_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL4_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL4_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL4_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL4_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL4_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL4_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL4_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL4_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL4_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL4_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL4_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL4_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL4_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM4_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM4_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM4_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM4_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM4_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM4_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM4_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM4_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC4_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC4_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC4_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC4_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC4_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC4_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC4_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC4_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC4_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC4_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC4_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC4_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB4_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB4_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB4_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB4_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB4_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB4_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB4_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB4_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB4_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB4_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB4_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB4_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB4_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL5_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL5_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL5_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL5_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL5_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL5_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL5_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL5_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB5_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB5_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB5_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB5_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB5_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB5_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB5_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB5_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB5_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB5_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB5_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB5_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB5_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB5_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB5_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB5_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA5_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA5_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA5_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA5_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA5_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA5_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA5_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA5_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA5_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA5_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA5_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL5_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL5_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL5_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL5_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL5_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL5_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL5_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL5_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL5_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL5_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL5_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL5_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL5_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL5_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL5_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL5_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM5_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM5_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM5_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM5_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM5_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM5_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM5_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM5_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC5_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC5_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC5_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC5_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC5_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC5_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC5_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC5_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC5_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC5_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC5_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC5_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB5_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB5_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB5_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB5_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB5_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB5_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB5_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB5_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB5_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB5_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB5_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB5_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB5_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL6_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL6_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL6_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL6_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL6_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL6_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL6_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL6_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB6_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB6_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB6_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB6_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB6_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB6_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB6_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB6_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB6_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB6_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB6_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB6_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB6_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB6_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB6_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB6_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA6_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA6_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA6_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA6_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA6_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA6_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA6_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA6_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA6_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA6_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA6_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL6_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL6_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL6_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL6_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL6_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL6_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL6_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL6_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL6_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL6_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL6_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL6_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL6_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL6_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL6_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL6_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM6_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM6_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM6_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM6_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM6_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM6_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM6_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM6_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC6_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC6_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC6_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC6_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC6_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC6_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC6_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC6_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC6_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC6_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC6_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC6_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB6_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB6_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB6_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB6_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB6_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB6_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB6_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB6_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB6_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB6_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB6_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB6_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB6_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL7_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL7_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL7_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL7_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL7_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL7_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL7_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'FSL7_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB7_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB7_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB7_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB7_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB7_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB7_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB7_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB7_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB7_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB7_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB7_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB7_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB7_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB7_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB7_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SPLB7_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA7_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA7_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA7_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA7_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA7_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA7_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA7_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA7_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA7_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA7_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA7_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL7_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL7_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL7_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL7_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL7_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL7_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL7_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL7_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL7_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL7_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL7_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL7_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL7_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL7_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL7_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDMA_CTRL7_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM7_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM7_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM7_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM7_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM7_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM7_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM7_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PIM7_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC7_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC7_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC7_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'PPC440MC7_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC7_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC7_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC7_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC7_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC7_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC7_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC7_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'VFBC7_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB7_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB7_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB7_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB7_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB7_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB7_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB7_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB7_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB7_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB7_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB7_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB7_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MCB7_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_CTRL_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_CTRL_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_CTRL_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_CTRL_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_CTRL_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_CTRL_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_CTRL_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_CTRL_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_CTRL_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_CTRL_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_CTRL_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_CTRL_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_CTRL_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_CTRL_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_CTRL_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_CTRL_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_Clk_Mem_2x_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_Clk_Mem_2x_180_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_Clk_Mem_2x_CE0_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_Clk_Mem_2x_CE90_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_PLL_Lock_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_Idelayctrl_Rdy_O' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_ECC_Intr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_DCM_PSEN' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'MPMC_DCM_PSINCDEC' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDRAM_Clk' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDRAM_CE' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDRAM_CS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDRAM_RAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDRAM_CAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDRAM_WE_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDRAM_BankAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDRAM_Addr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected inout port 'SDRAM_DQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'SDRAM_DM' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR_Clk' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR_Clk_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR_CE' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR_CS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR_RAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR_CAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR_WE_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR_BankAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR_Addr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected inout port 'DDR_DQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR_DM' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected inout port 'DDR_DQS' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR_DQS_Div_O' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR2_DQS_Div_O' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR3_Clk' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR3_Clk_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR3_CE' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR3_CS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR3_ODT' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR3_RAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR3_CAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR3_WE_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR3_BankAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR3_Addr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected inout port 'DDR3_DQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR3_DM' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'DDR3_Reset_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected inout port 'DDR3_DQS' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected inout port 'DDR3_DQS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'mcbx_dram_addr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'mcbx_dram_ba' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'mcbx_dram_ras_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'mcbx_dram_cas_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'mcbx_dram_we_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'mcbx_dram_cke' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'mcbx_dram_clk' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'mcbx_dram_clk_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected inout port 'mcbx_dram_dq' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected inout port 'mcbx_dram_dqs' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected inout port 'mcbx_dram_dqs_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected inout port 'mcbx_dram_udqs' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected inout port 'mcbx_dram_udqs_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'mcbx_dram_udm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'mcbx_dram_ldm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'mcbx_dram_odt' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'mcbx_dram_ddr3_rst' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected output port 'selfrefresh_mode' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected inout port 'rzq' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 6547: Unconnected inout port 'zio' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8327: Unconnected output port 'PLB_Rst' of component 'system_ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8327: Unconnected output port 'PLB_dcrAck' of component 'system_ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8327: Unconnected output port 'PLB_dcrDBus' of component 'system_ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8327: Unconnected output port 'PLB_MIRQ' of component 'system_ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8327: Unconnected output port 'PLB_SaddrAck' of component 'system_ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8327: Unconnected output port 'PLB_SMRdErr' of component 'system_ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8327: Unconnected output port 'PLB_SMWrErr' of component 'system_ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8327: Unconnected output port 'PLB_SMBusy' of component 'system_ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8327: Unconnected output port 'PLB_SrdBTerm' of component 'system_ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8327: Unconnected output port 'PLB_SrdComp' of component 'system_ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8327: Unconnected output port 'PLB_SrdDAck' of component 'system_ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8327: Unconnected output port 'PLB_SrdDBus' of component 'system_ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8327: Unconnected output port 'PLB_SrdWdAddr' of component 'system_ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8327: Unconnected output port 'PLB_Srearbitrate' of component 'system_ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8327: Unconnected output port 'PLB_Sssize' of component 'system_ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8327: Unconnected output port 'PLB_Swait' of component 'system_ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8327: Unconnected output port 'PLB_SwrBTerm' of component 'system_ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8327: Unconnected output port 'PLB_SwrComp' of component 'system_ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8327: Unconnected output port 'PLB_SwrDAck' of component 'system_ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8327: Unconnected output port 'Bus_Error_Det' of component 'system_ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8428: Unconnected output port 'PLB_Rst' of component 'system_ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8428: Unconnected output port 'PLB_dcrAck' of component 'system_ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8428: Unconnected output port 'PLB_dcrDBus' of component 'system_ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8428: Unconnected output port 'PLB_MIRQ' of component 'system_ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8428: Unconnected output port 'PLB_SaddrAck' of component 'system_ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8428: Unconnected output port 'PLB_SMRdErr' of component 'system_ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8428: Unconnected output port 'PLB_SMWrErr' of component 'system_ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8428: Unconnected output port 'PLB_SMBusy' of component 'system_ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8428: Unconnected output port 'PLB_SrdBTerm' of component 'system_ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8428: Unconnected output port 'PLB_SrdComp' of component 'system_ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8428: Unconnected output port 'PLB_SrdDAck' of component 'system_ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8428: Unconnected output port 'PLB_SrdDBus' of component 'system_ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8428: Unconnected output port 'PLB_SrdWdAddr' of component 'system_ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8428: Unconnected output port 'PLB_Srearbitrate' of component 'system_ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8428: Unconnected output port 'PLB_Sssize' of component 'system_ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8428: Unconnected output port 'PLB_Swait' of component 'system_ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8428: Unconnected output port 'PLB_SwrBTerm' of component 'system_ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8428: Unconnected output port 'PLB_SwrComp' of component 'system_ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8428: Unconnected output port 'PLB_SwrDAck' of component 'system_ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8428: Unconnected output port 'Bus_Error_Det' of component 'system_ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8535: Unconnected output port 'CLKOUT3' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8535: Unconnected output port 'CLKOUT4' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8535: Unconnected output port 'CLKOUT5' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8535: Unconnected output port 'CLKOUT6' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8535: Unconnected output port 'CLKOUT7' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8535: Unconnected output port 'CLKOUT8' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8535: Unconnected output port 'CLKOUT9' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8535: Unconnected output port 'CLKOUT10' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8535: Unconnected output port 'CLKOUT11' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8535: Unconnected output port 'CLKOUT12' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8535: Unconnected output port 'CLKOUT13' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8535: Unconnected output port 'CLKOUT14' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8535: Unconnected output port 'CLKOUT15' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8535: Unconnected output port 'CLKFBOUT' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8535: Unconnected output port 'PSDONE' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8564: Unconnected output port 'DBGC405DEBUGHALT0' of component 'system_jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8564: Unconnected output port 'DBGC405DEBUGHALT1' of component 'system_jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8564: Unconnected output port 'JTGC405TCK1' of component 'system_jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8564: Unconnected output port 'JTGC405TDI1' of component 'system_jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8564: Unconnected output port 'JTGC405TMS1' of component 'system_jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8564: Unconnected output port 'JTGC405TRSTNEG1' of component 'system_jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8585: Unconnected output port 'RstcPPCresetcore_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8585: Unconnected output port 'RstcPPCresetchip_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8585: Unconnected output port 'RstcPPCresetsys_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8585: Unconnected output port 'Interconnect_aresetn' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8585: Unconnected output port 'Peripheral_aresetn' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8707: Unconnected output port 'out_data_0' of component 'system_sdn_switch_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8707: Unconnected output port 'out_ctrl_0' of component 'system_sdn_switch_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8707: Unconnected output port 'out_wr_0' of component 'system_sdn_switch_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8707: Unconnected output port 'out_data_1' of component 'system_sdn_switch_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8707: Unconnected output port 'out_ctrl_1' of component 'system_sdn_switch_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8707: Unconnected output port 'out_wr_1' of component 'system_sdn_switch_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8707: Unconnected output port 'out_data_2' of component 'system_sdn_switch_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8707: Unconnected output port 'out_ctrl_2' of component 'system_sdn_switch_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8707: Unconnected output port 'out_wr_2' of component 'system_sdn_switch_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8707: Unconnected output port 'out_data_3' of component 'system_sdn_switch_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8707: Unconnected output port 'out_ctrl_3' of component 'system_sdn_switch_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8707: Unconnected output port 'out_wr_3' of component 'system_sdn_switch_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8707: Unconnected output port 'in_rdy_1' of component 'system_sdn_switch_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8707: Unconnected output port 'in_rdy_2' of component 'system_sdn_switch_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8707: Unconnected output port 'in_rdy_3' of component 'system_sdn_switch_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8778: Unconnected output port 'FSL_Full' of component 'system_fsl_v20_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8778: Unconnected output port 'FSL_Has_Data' of component 'system_fsl_v20_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8778: Unconnected output port 'FSL_Control_IRQ' of component 'system_fsl_v20_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8798: Unconnected output port 'control4' of component 'system_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8798: Unconnected output port 'control5' of component 'system_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8798: Unconnected output port 'control6' of component 'system_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8798: Unconnected output port 'control7' of component 'system_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8798: Unconnected output port 'control8' of component 'system_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8798: Unconnected output port 'control9' of component 'system_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8798: Unconnected output port 'control10' of component 'system_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8798: Unconnected output port 'control11' of component 'system_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8798: Unconnected output port 'control12' of component 'system_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8798: Unconnected output port 'control13' of component 'system_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8798: Unconnected output port 'control14' of component 'system_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8798: Unconnected output port 'control15' of component 'system_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8798: Unconnected output port 'tdo_out' of component 'system_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8826: Unconnected output port 'TRIG_OUT' of component 'system_chipscope_ila_0_sdn_switch_ip_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8850: Unconnected output port 'TRIG_OUT' of component 'system_chipscope_ila_1_fsl_switch_intf_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8934: Unconnected output port 'async_out' of component 'system_chipscope_vio_0_wrapper'.
WARNING:Xst:753 - "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd" line 8944: Unconnected output port 'TRIG_OUT' of component 'system_chipscope_ila_0_sdn_switch_op_wrapper'.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "/raid/home/akumar17/thesis/sdn_switch/edk/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_PLB_MIRQ<0:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_MPLB_Rst<2:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign6<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_ppc405_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_ilmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_lmb_bram_wrapper.ngc>.
Reading core <../implementation/system_mdm_0_wrapper.ngc>.
Reading core <../implementation/system_plb_wrapper.ngc>.
Reading core <../implementation/system_xps_bram_if_cntlr_1_wrapper.ngc>.
Reading core <../implementation/system_plb_bram_if_cntlr_1_bram_wrapper.ngc>.
Reading core <../implementation/system_rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/system_mgt_wrapper_wrapper.ngc>.
Reading core <../implementation/system_ddr2_sdram_wrapper.ngc>.
Reading core <../implementation/system_ppc405_0_iplb1_wrapper.ngc>.
Reading core <../implementation/system_ppc405_0_dplb1_wrapper.ngc>.
Reading core <../implementation/system_orgate_1_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_jtagppc_cntlr_inst_wrapper.ngc>.
Reading core <../implementation/system_proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/system_xps_intc_0_wrapper.ngc>.
Reading core <../implementation/system_xps_intc_1_wrapper.ngc>.
Reading core <../implementation/system_sdn_switch_0_wrapper.ngc>.
Reading core <../implementation/system_fsl_switch_intf_0_wrapper.ngc>.
Reading core <../implementation/system_fsl_v20_0_wrapper.ngc>.
Reading core <../implementation/system_chipscope_icon_0_wrapper.ngc>.
Reading core <../implementation/system_chipscope_ila_0_sdn_switch_ip_wrapper.ngc>.
Reading core <../implementation/system_chipscope_ila_1_fsl_switch_intf_wrapper.ngc>.
Reading core <../implementation/system_sdn_ctlr_intf_0_wrapper.ngc>.
Reading core <../implementation/system_chipscope_vio_0_wrapper.ngc>.
Reading core <../implementation/system_chipscope_ila_0_sdn_switch_op_wrapper.ngc>.
Loading core <system_ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.
Loading core <system_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <system_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <system_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <system_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <system_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <system_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <system_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <system_plb_wrapper> for timing and area information for instance <plb>.
Loading core <system_xps_bram_if_cntlr_1_wrapper> for timing and area information for instance <xps_bram_if_cntlr_1>.
Loading core <system_plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.
Loading core <system_rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <system_mgt_wrapper_wrapper> for timing and area information for instance <MGT_wrapper>.
Loading core <system_ddr2_sdram_wrapper> for timing and area information for instance <DDR2_SDRAM>.
Loading core <system_ppc405_0_iplb1_wrapper> for timing and area information for instance <ppc405_0_iplb1>.
Loading core <system_ppc405_0_dplb1_wrapper> for timing and area information for instance <ppc405_0_dplb1>.
Loading core <system_orgate_1_wrapper> for timing and area information for instance <ORGate_1>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_jtagppc_cntlr_inst_wrapper> for timing and area information for instance <jtagppc_cntlr_inst>.
Loading core <system_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <system_xps_intc_0_wrapper> for timing and area information for instance <xps_intc_0>.
Loading core <system_xps_intc_1_wrapper> for timing and area information for instance <xps_intc_1>.
Loading core <system_sdn_switch_0_wrapper> for timing and area information for instance <sdn_switch_0>.
Loading core <system_fsl_switch_intf_0_wrapper> for timing and area information for instance <fsl_switch_intf_0>.
Loading core <system_fsl_v20_0_wrapper> for timing and area information for instance <fsl_v20_0>.
Loading core <system_chipscope_icon_0_wrapper> for timing and area information for instance <chipscope_icon_0>.
Loading core <system_chipscope_ila_0_sdn_switch_ip_wrapper> for timing and area information for instance <chipscope_ila_0_sdn_switch_ip>.
Loading core <system_chipscope_ila_1_fsl_switch_intf_wrapper> for timing and area information for instance <chipscope_ila_1_fsl_switch_intf>.
Loading core <system_sdn_ctlr_intf_0_wrapper> for timing and area information for instance <sdn_ctlr_intf_0>.
Loading core <system_chipscope_vio_0_wrapper> for timing and area information for instance <chipscope_vio_0>.
Loading core <system_chipscope_ila_0_sdn_switch_op_wrapper> for timing and area information for instance <chipscope_ila_0_sdn_switch_op>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <plb/GEN_MPLB_RST[3].I_MPLB_RST> in Unit <plb> is equivalent to the following 11 FFs/Latches : <plb/GEN_MPLB_RST[2].I_MPLB_RST> <plb/GEN_MPLB_RST[1].I_MPLB_RST> <plb/GEN_MPLB_RST[0].I_MPLB_RST> <plb/GEN_SPLB_RST[6].I_SPLB_RST> <plb/GEN_SPLB_RST[5].I_SPLB_RST> <plb/GEN_SPLB_RST[4].I_SPLB_RST> <plb/GEN_SPLB_RST[3].I_SPLB_RST> <plb/GEN_SPLB_RST[2].I_SPLB_RST> <plb/GEN_SPLB_RST[1].I_SPLB_RST> <plb/GEN_SPLB_RST[0].I_SPLB_RST> <plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_9> in Unit <DDR2_SDRAM> is equivalent to the following 6 FFs/Latches : <DDR2_SDRAM/Rst_tocore_8> <DDR2_SDRAM/Rst_tocore_5> <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_2> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/rd_en_r1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/ctrl_wren_r_phy_write> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/ctrl_wren_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_topim_2> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/Rst_topim_1> <DDR2_SDRAM/Rst_topim_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 10 FFs/Latches : <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[7].v4_dqs_iob/RESET_r1> in Unit <DDR2_SDRAM> is equivalent to the following 32 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[6].v4_dqs_iob/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[5].v4_dqs_iob/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[4].v4_dqs_iob/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[3].v4_dqs_iob/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[2].v4_dqs_iob/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[1].v4_dqs_iob/RESET_r1>
   <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[0].v4_dqs_iob/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/RESET0_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[7].tap_ctrl_0/reset_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[6].tap_ctrl_0/reset_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[5].tap_ctrl_0/reset_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[4].tap_ctrl_0/reset_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[3].tap_ctrl_0/reset_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[2].tap_ctrl_0/reset_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[1].tap_ctrl_0/reset_r1>
   <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[0].tap_ctrl_0/reset_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/RESET_r1>
   <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rst_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rst_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rst_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rst_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/rst_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/rst_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/rst_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/rst_r1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_en_r1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_3_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_en_r1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_en_r1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/rd_en_r1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_1> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_en_r1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/rd_en_r1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/rd_en_r1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[7].v4_dqs_iob/data1> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[6].v4_dqs_iob/data1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[5].v4_dqs_iob/data1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[4].v4_dqs_iob/data1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[3].v4_dqs_iob/data1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[2].v4_dqs_iob/data1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[1].v4_dqs_iob/data1>
   <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[0].v4_dqs_iob/data1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <ppc405_0_iplb1/GEN_MPLB_RST[0].I_MPLB_RST> in Unit <ppc405_0_iplb1> is equivalent to the following 2 FFs/Latches : <ppc405_0_iplb1/GEN_SPLB_RST[0].I_SPLB_RST> <ppc405_0_iplb1/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <ppc405_0_dplb1/GEN_MPLB_RST[0].I_MPLB_RST> in Unit <ppc405_0_dplb1> is equivalent to the following 2 FFs/Latches : <ppc405_0_dplb1/GEN_SPLB_RST[0].I_SPLB_RST> <ppc405_0_dplb1/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <sdn_switch_0/output_port_lookup/exact_match/flow_entry_fifo_0/fifo/wr_ptr_1> in Unit <sdn_switch_0> is equivalent to the following FF/Latch : <sdn_switch_0/output_port_lookup/exact_match/flow_entry_fifo_0/fifo/wr_ptr_1_1> 
INFO:Xst:2260 - The FF/Latch <sdn_switch_0/output_port_lookup/exact_match/flow_entry_fifo_0/fifo/wr_ptr_0> in Unit <sdn_switch_0> is equivalent to the following FF/Latch : <sdn_switch_0/output_port_lookup/exact_match/flow_entry_fifo_0/fifo/wr_ptr_0_1> 
INFO:Xst:2260 - The FF/Latch <sdn_switch_0/output_port_lookup/opl_processor/state_5> in Unit <sdn_switch_0> is equivalent to the following FF/Latch : <sdn_switch_0/output_port_lookup/opl_processor/state_5_1> 
INFO:Xst:2260 - The FF/Latch <sdn_switch_0/output_port_lookup/result_fifo/wr_ptr_0_0> in Unit <sdn_switch_0> is equivalent to the following FF/Latch : <sdn_switch_0/output_port_lookup/result_fifo/wr_ptr_0_0_1> 
INFO:Xst:2260 - The FF/Latch <sdn_ctlr_intf_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3> in Unit <sdn_ctlr_intf_0> is equivalent to the following FF/Latch : <sdn_ctlr_intf_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <plb/GEN_MPLB_RST[3].I_MPLB_RST> in Unit <plb> is equivalent to the following 11 FFs/Latches : <plb/GEN_MPLB_RST[2].I_MPLB_RST> <plb/GEN_MPLB_RST[1].I_MPLB_RST> <plb/GEN_MPLB_RST[0].I_MPLB_RST> <plb/GEN_SPLB_RST[6].I_SPLB_RST> <plb/GEN_SPLB_RST[5].I_SPLB_RST> <plb/GEN_SPLB_RST[4].I_SPLB_RST> <plb/GEN_SPLB_RST[3].I_SPLB_RST> <plb/GEN_SPLB_RST[2].I_SPLB_RST> <plb/GEN_SPLB_RST[1].I_SPLB_RST> <plb/GEN_SPLB_RST[0].I_SPLB_RST> <plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_9> in Unit <DDR2_SDRAM> is equivalent to the following 6 FFs/Latches : <DDR2_SDRAM/Rst_tocore_8> <DDR2_SDRAM/Rst_tocore_5> <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_2> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/rd_en_r1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/ctrl_wren_r_phy_write> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/ctrl_wren_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_topim_2> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/Rst_topim_1> <DDR2_SDRAM/Rst_topim_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 10 FFs/Latches : <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[7].v4_dqs_iob/RESET_r1> in Unit <DDR2_SDRAM> is equivalent to the following 32 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[6].v4_dqs_iob/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[5].v4_dqs_iob/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[4].v4_dqs_iob/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[3].v4_dqs_iob/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[2].v4_dqs_iob/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[1].v4_dqs_iob/RESET_r1>
   <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[0].v4_dqs_iob/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/RESET0_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[7].tap_ctrl_0/reset_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[6].tap_ctrl_0/reset_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[5].tap_ctrl_0/reset_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[4].tap_ctrl_0/reset_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[3].tap_ctrl_0/reset_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[2].tap_ctrl_0/reset_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[1].tap_ctrl_0/reset_r1>
   <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[0].tap_ctrl_0/reset_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/RESET_r1>
   <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/RESET_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rst_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rst_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rst_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rst_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/rst_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/rst_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/rst_r1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/rst_r1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_en_r1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_3_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_en_r1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_en_r1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/rd_en_r1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_1> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_en_r1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/rd_en_r1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/rd_en_r1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[7].v4_dqs_iob/data1> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[6].v4_dqs_iob/data1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[5].v4_dqs_iob/data1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[4].v4_dqs_iob/data1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[3].v4_dqs_iob/data1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[2].v4_dqs_iob/data1> <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[1].v4_dqs_iob/data1>
   <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[0].v4_dqs_iob/data1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[4].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[5].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[6].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[6].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[4].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[7].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/gen_pattern_compare[7].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[5].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <ppc405_0_iplb1/GEN_MPLB_RST[0].I_MPLB_RST> in Unit <ppc405_0_iplb1> is equivalent to the following 2 FFs/Latches : <ppc405_0_iplb1/GEN_SPLB_RST[0].I_SPLB_RST> <ppc405_0_iplb1/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <ppc405_0_dplb1/GEN_MPLB_RST[0].I_MPLB_RST> in Unit <ppc405_0_dplb1> is equivalent to the following 2 FFs/Latches : <ppc405_0_dplb1/GEN_SPLB_RST[0].I_SPLB_RST> <ppc405_0_dplb1/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <sdn_switch_0/output_port_lookup/exact_match/flow_entry_fifo_0/fifo/wr_ptr_1> in Unit <sdn_switch_0> is equivalent to the following FF/Latch : <sdn_switch_0/output_port_lookup/exact_match/flow_entry_fifo_0/fifo/wr_ptr_1_1> 
INFO:Xst:2260 - The FF/Latch <sdn_switch_0/output_port_lookup/exact_match/flow_entry_fifo_0/fifo/wr_ptr_0> in Unit <sdn_switch_0> is equivalent to the following FF/Latch : <sdn_switch_0/output_port_lookup/exact_match/flow_entry_fifo_0/fifo/wr_ptr_0_1> 
INFO:Xst:2260 - The FF/Latch <sdn_switch_0/output_port_lookup/opl_processor/state_5> in Unit <sdn_switch_0> is equivalent to the following FF/Latch : <sdn_switch_0/output_port_lookup/opl_processor/state_5_1> 
INFO:Xst:2260 - The FF/Latch <sdn_switch_0/output_port_lookup/result_fifo/wr_ptr_0_0> in Unit <sdn_switch_0> is equivalent to the following FF/Latch : <sdn_switch_0/output_port_lookup/result_fifo/wr_ptr_0_0_1> 
INFO:Xst:2260 - The FF/Latch <sdn_ctlr_intf_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3> in Unit <sdn_ctlr_intf_0> is equivalent to the following FF/Latch : <sdn_ctlr_intf_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 119

Cell Usage :
# BELS                             : 23803
#      BUF                         : 139
#      GND                         : 41
#      INV                         : 319
#      LUT1                        : 804
#      LUT2                        : 1681
#      LUT2_D                      : 48
#      LUT2_L                      : 38
#      LUT3                        : 4562
#      LUT3_D                      : 128
#      LUT3_L                      : 104
#      LUT4                        : 9175
#      LUT4_D                      : 308
#      LUT4_L                      : 763
#      MULT_AND                    : 65
#      MUXCY                       : 2176
#      MUXCY_L                     : 378
#      MUXF5                       : 1432
#      MUXF6                       : 41
#      MUXF7                       : 5
#      MUXF8                       : 2
#      OR3                         : 2
#      VCC                         : 31
#      XORCY                       : 1561
# FlipFlops/Latches                : 17091
#      FD                          : 2373
#      FD_1                        : 6
#      FDC                         : 23
#      FDC_1                       : 5
#      FDCE                        : 71
#      FDE                         : 2618
#      FDE_1                       : 8
#      FDP                         : 567
#      FDPE                        : 21
#      FDR                         : 5208
#      FDR_1                       : 1
#      FDRE                        : 4723
#      FDRE_1                      : 1
#      FDRS                        : 611
#      FDRSE                       : 119
#      FDS                         : 405
#      FDSE                        : 119
#      IDDR                        : 64
#      LDC                         : 3
#      ODDR                        : 145
# RAMS                             : 909
#      RAM16X1D                    : 759
#      RAMB16                      : 150
# Shift Registers                  : 1233
#      SRL16                       : 588
#      SRL16_1                     : 2
#      SRL16E                      : 475
#      SRLC16E                     : 168
# Clock Buffers                    : 12
#      BUFG                        : 12
# IO Buffers                       : 110
#      IBUF                        : 2
#      IBUFG                       : 1
#      IOBUF                       : 64
#      IOBUFDS                     : 8
#      OBUF                        : 34
#      OBUFDS                      : 1
# DCM_ADVs                         : 2
#      DCM_ADV                     : 2
# GigabitIOs                       : 16
#      GT11                        : 16
# DSPs                             : 3
#      DSP48                       : 3
# Others                           : 73
#      BSCAN_VIRTEX4               : 2
#      IDELAY                      : 64
#      IDELAYCTRL                  : 4
#      JTAGPPC                     : 1
#      PPC405_ADV                  : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx60ff1152-11 

 Number of Slices:                    14979  out of  25280    59%  
 Number of Slice Flip Flops:          17091  out of  50560    33%  
 Number of 4 input LUTs:              20681  out of  50560    40%  
    Number used as logic:             17930
    Number used as Shift registers:    1233
    Number used as RAMs:               1518
 Number of IOs:                         119
 Number of bonded IOBs:                 119  out of    576    20%  
 Number of FIFO16/RAMB16s:              150  out of    232    64%  
    Number used as RAMB16s:             150
 Number of GCLKs:                        12  out of     32    37%  
 Number of PPC405s:                       2  out of      2   100%  
 Number of DCM_ADVs:                      2  out of     12    16%  
 Number of DSP48s:                        3  out of    128     2%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                          | Clock buffer(FF name)                                                                                                                         | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
fpga_0_clk_1_sys_clk_pin                                                                                                                                              | clock_generator_0/DCM1_INST/Using_DCM_ADV.DCM_ADV_INST:CLK2X+clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST:CLKDV                     | 14463 |
N1                                                                                                                                                                    | NONE(ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i)                                                                                             | 1     |
jtagppc_cntlr_inst/JTGC405TCK0                                                                                                                                        | NONE(ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i)                                                                                             | 2     |
mdm_0/mdm_0/drck_i                                                                                                                                                    | BUFG                                                                                                                                          | 213   |
mdm_0/mdm_0/update1                                                                                                                                                   | BUFG                                                                                                                                          | 43    |
N0                                                                                                                                                                    | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_0)                                                                              | 4     |
MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/N1                                                                                                              | NONE(MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                      | 2     |
MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/GT11_INST_A/TXOUTCLK1_OUT                                                                                       | NONE(MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                      | 1     |
MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/GT11_INST_B/TXOUTCLK1_OUT                                                                                       | NONE(MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/GT11_INST_B/GT11_10GE_4_INST)                                                      | 1     |
MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/N1                                                                                                              | NONE(MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                      | 2     |
MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/GT11_INST_A/TXOUTCLK1_OUT                                                                                       | NONE(MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                      | 1     |
MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/GT11_INST_B/TXOUTCLK1_OUT                                                                                       | NONE(MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/GT11_INST_B/GT11_10GE_4_INST)                                                      | 1     |
MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/N1                                                                                                              | NONE(MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                      | 2     |
MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/GT11_INST_A/TXOUTCLK1_OUT                                                                                       | NONE(MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                      | 1     |
MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/GT11_INST_B/TXOUTCLK1_OUT                                                                                       | NONE(MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/GT11_INST_B/GT11_10GE_4_INST)                                                      | 1     |
MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/N1                                                                                                              | NONE(MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                      | 2     |
MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/GT11_INST_A/TXOUTCLK1_OUT                                                                                       | NONE(MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                      | 1     |
MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/GT11_INST_B/TXOUTCLK1_OUT                                                                                       | NONE(MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/GT11_INST_B/GT11_10GE_4_INST)                                                      | 1     |
MGT_wrapper/MGT_wrapper/g1[4].g2.pcore/null_pair_inst/N1                                                                                                              | NONE(MGT_wrapper/MGT_wrapper/g1[4].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                      | 2     |
MGT_wrapper/MGT_wrapper/g1[4].g2.pcore/null_pair_inst/GT11_INST_A/TXOUTCLK1_OUT                                                                                       | NONE(MGT_wrapper/MGT_wrapper/g1[4].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                      | 1     |
MGT_wrapper/MGT_wrapper/g1[4].g2.pcore/null_pair_inst/GT11_INST_B/TXOUTCLK1_OUT                                                                                       | NONE(MGT_wrapper/MGT_wrapper/g1[4].g2.pcore/null_pair_inst/GT11_INST_B/GT11_10GE_4_INST)                                                      | 1     |
MGT_wrapper/MGT_wrapper/g1[5].g2.pcore/null_pair_inst/N1                                                                                                              | NONE(MGT_wrapper/MGT_wrapper/g1[5].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                      | 2     |
MGT_wrapper/MGT_wrapper/g1[5].g2.pcore/null_pair_inst/GT11_INST_A/TXOUTCLK1_OUT                                                                                       | NONE(MGT_wrapper/MGT_wrapper/g1[5].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                      | 1     |
MGT_wrapper/MGT_wrapper/g1[5].g2.pcore/null_pair_inst/GT11_INST_B/TXOUTCLK1_OUT                                                                                       | NONE(MGT_wrapper/MGT_wrapper/g1[5].g2.pcore/null_pair_inst/GT11_INST_B/GT11_10GE_4_INST)                                                      | 1     |
MGT_wrapper/MGT_wrapper/g1[6].g2.pcore/null_pair_inst/N1                                                                                                              | NONE(MGT_wrapper/MGT_wrapper/g1[6].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                      | 2     |
MGT_wrapper/MGT_wrapper/g1[6].g2.pcore/null_pair_inst/GT11_INST_A/TXOUTCLK1_OUT                                                                                       | NONE(MGT_wrapper/MGT_wrapper/g1[6].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                      | 1     |
MGT_wrapper/MGT_wrapper/g1[6].g2.pcore/null_pair_inst/GT11_INST_B/TXOUTCLK1_OUT                                                                                       | NONE(MGT_wrapper/MGT_wrapper/g1[6].g2.pcore/null_pair_inst/GT11_INST_B/GT11_10GE_4_INST)                                                      | 1     |
MGT_wrapper/MGT_wrapper/g1[7].g2.pcore/null_pair_inst/N1                                                                                                              | NONE(MGT_wrapper/MGT_wrapper/g1[7].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                      | 2     |
MGT_wrapper/MGT_wrapper/g1[7].g2.pcore/null_pair_inst/GT11_INST_A/TXOUTCLK1_OUT                                                                                       | NONE(MGT_wrapper/MGT_wrapper/g1[7].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                      | 1     |
MGT_wrapper/MGT_wrapper/g1[7].g2.pcore/null_pair_inst/GT11_INST_B/TXOUTCLK1_OUT                                                                                       | NONE(MGT_wrapper/MGT_wrapper/g1[7].g2.pcore/null_pair_inst/GT11_INST_B/GT11_10GE_4_INST)                                                      | 1     |
fpga_0_clk_1_sys_clk_pin                                                                                                                                              | clock_generator_0/DCM1_INST/Using_DCM_ADV.DCM_ADV_INST:CLK2X+clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST:CLK0                      | 3979  |
fpga_0_clk_1_sys_clk_pin                                                                                                                                              | clock_generator_0/DCM1_INST/Using_DCM_ADV.DCM_ADV_INST:CLK2X+clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST:CLK90                     | 153   |
RS232_Uart_1/Interrupt                                                                                                                                                | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_0)                                                                                           | 2     |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                           | BUFG                                                                                                                                          | 461   |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT                                                                                                   | NONE(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD)                                                              | 1     |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control0<13>(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)      | 1     |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control1<13>(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)| NONE(*)(chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control3<13>(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_LCE:O)| NONE(*)(chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)      | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                                                                                         | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
ppc405_0/IPLB0_M_UABus<31>(ppc405_0/XST_GND:G)                                                                                                                                                                                                                                                 | NONE(ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i)                                                                                                                                                                       | 396   |
ppc405_0/IPLB1_M_BE<7>(ppc405_0/XST_VCC:P)                                                                                                                                                                                                                                                     | NONE(ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i)                                                                                                                                                                       | 282   |
chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/N0(chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/XST_GND:G)                                                                              | NONE(chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_DQ.G_DW[0].U_DQ)                                                                                            | 248   |
N0(XST_GND:G)                                                                                                                                                                                                                                                                                  | NONE(ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i)                                                                                                                                                                       | 195   |
chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/N0(chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/XST_GND:G)                                                                                          | NONE(chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_DQ.G_DW[0].U_DQ)                                                                                                  | 153   |
chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/N0(chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/XST_GND:G)                                                                                          | NONE(chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_DQ.G_DW[0].U_DQ)                                                                                                  | 153   |
MGT_wrapper/N1(MGT_wrapper/XST_VCC:P)                                                                                                                                                                                                                                                          | NONE(MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                | 64    |
MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/N1(MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/XST_GND:G)                                                                                                                                                                      | NONE(MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                | 52    |
MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/N1(MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/XST_GND:G)                                                                                                                                                                      | NONE(MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                | 52    |
MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/N1(MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/XST_GND:G)                                                                                                                                                                      | NONE(MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                | 52    |
MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/N1(MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/XST_GND:G)                                                                                                                                                                      | NONE(MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                | 52    |
MGT_wrapper/MGT_wrapper/g1[4].g2.pcore/null_pair_inst/N1(MGT_wrapper/MGT_wrapper/g1[4].g2.pcore/null_pair_inst/XST_GND:G)                                                                                                                                                                      | NONE(MGT_wrapper/MGT_wrapper/g1[4].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                | 52    |
MGT_wrapper/MGT_wrapper/g1[5].g2.pcore/null_pair_inst/N1(MGT_wrapper/MGT_wrapper/g1[5].g2.pcore/null_pair_inst/XST_GND:G)                                                                                                                                                                      | NONE(MGT_wrapper/MGT_wrapper/g1[5].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                | 52    |
MGT_wrapper/MGT_wrapper/g1[6].g2.pcore/null_pair_inst/N1(MGT_wrapper/MGT_wrapper/g1[6].g2.pcore/null_pair_inst/XST_GND:G)                                                                                                                                                                      | NONE(MGT_wrapper/MGT_wrapper/g1[6].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                | 52    |
MGT_wrapper/MGT_wrapper/g1[7].g2.pcore/null_pair_inst/N1(MGT_wrapper/MGT_wrapper/g1[7].g2.pcore/null_pair_inst/XST_GND:G)                                                                                                                                                                      | NONE(MGT_wrapper/MGT_wrapper/g1[7].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                | 52    |
MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/N0(MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/XST_VCC:P)                                                                                                                                                                      | NONE(MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                | 44    |
MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/N0(MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/XST_VCC:P)                                                                                                                                                                      | NONE(MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                | 44    |
MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/N0(MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/XST_VCC:P)                                                                                                                                                                      | NONE(MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                | 44    |
MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/N0(MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/XST_VCC:P)                                                                                                                                                                      | NONE(MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                | 44    |
MGT_wrapper/MGT_wrapper/g1[4].g2.pcore/null_pair_inst/N0(MGT_wrapper/MGT_wrapper/g1[4].g2.pcore/null_pair_inst/XST_VCC:P)                                                                                                                                                                      | NONE(MGT_wrapper/MGT_wrapper/g1[4].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                | 44    |
MGT_wrapper/MGT_wrapper/g1[5].g2.pcore/null_pair_inst/N0(MGT_wrapper/MGT_wrapper/g1[5].g2.pcore/null_pair_inst/XST_VCC:P)                                                                                                                                                                      | NONE(MGT_wrapper/MGT_wrapper/g1[5].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                | 44    |
MGT_wrapper/MGT_wrapper/g1[6].g2.pcore/null_pair_inst/N0(MGT_wrapper/MGT_wrapper/g1[6].g2.pcore/null_pair_inst/XST_VCC:P)                                                                                                                                                                      | NONE(MGT_wrapper/MGT_wrapper/g1[6].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                | 44    |
MGT_wrapper/MGT_wrapper/g1[7].g2.pcore/null_pair_inst/N0(MGT_wrapper/MGT_wrapper/g1[7].g2.pcore/null_pair_inst/XST_VCC:P)                                                                                                                                                                      | NONE(MGT_wrapper/MGT_wrapper/g1[7].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                | 44    |
DDR2_SDRAM/SDMA_CTRL6_Sl_MBusy<0>(DDR2_SDRAM/XST_GND:G)                                                                                                                                                                                                                                        | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram)                               | 40    |
lmb_bram/lmb_bram/net_gnd0(lmb_bram/lmb_bram/XST_GND:G)                                                                                                                                                                                                                                        | NONE(lmb_bram/lmb_bram/ramb16_0)                                                                                                                                                                                        | 32    |
mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                                                                              | NONE(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                                                                                                              | 23    |
plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/net_gnd0(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/XST_GND:G)                                                                                                                                                                        | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_0)                                                                                                                                                        | 16    |
N1(XST_VCC:P)                                                                                                                                                                                                                                                                                  | NONE(ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i)                                                                                                                                                                       | 12    |
mdm_0/mdm_0/MDM_Core_I1/SEL_inv(mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                                                                                      | NONE(mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                                                                                                                           | 12    |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/iSEL_n(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_SEL_n:O)                                                                                                                                    | NONE(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                                                                                  | 10    |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control0<20>(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE:O)                                                                                                                         | NONE(chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/I_YES_IREG.F_TW[0].U_IREG)      | 4     |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control1<20>(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE:O)                                                                                                                         | NONE(chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/I_YES_IREG.F_TW[0].U_IREG)| 4     |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control3<20>(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE:O)                                                                                                                         | NONE(chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/I_YES_IREG.F_TW[0].U_IREG)      | 4     |
chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR(chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                    | NONE(chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                             | 4     |
chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR(chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                  | NONE(chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                            | 4     |
chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR(chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                          | NONE(chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                | 4     |
chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR(chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                    | NONE(chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                             | 4     |
chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR(chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                  | NONE(chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                            | 4     |
chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR(chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                          | NONE(chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                | 4     |
chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR(chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)        | NONE(chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                       | 4     |
chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR(chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)      | NONE(chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                      | 4     |
chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR(chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)              | NONE(chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                          | 4     |
chipscope_vio_0/chipscope_vio_0/i_chipscope_vio_0/U0/I_VIO/GEN_TRANS.U_ARM/iCLR(chipscope_vio_0/chipscope_vio_0/i_chipscope_vio_0/U0/I_VIO/GEN_TRANS.U_ARM/U_CLEAR:O)                                                                                                                          | NONE(chipscope_vio_0/chipscope_vio_0/i_chipscope_vio_0/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0)                                                                                                                                | 4     |
clock_generator_0/clock_generator_0/DCM0_INST/reset(clock_generator_0/clock_generator_0/DCM0_INST/reset1_INV_0:O)                                                                                                                                                                              | NONE(clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0)                                                                                                                                                         | 4     |
clock_generator_0/clock_generator_0/DCM1_INST/reset(clock_generator_0/clock_generator_0/DCM1_INST/reset1_INV_0:O)                                                                                                                                                                              | NONE(clock_generator_0/clock_generator_0/DCM1_INST/rst_delay_0)                                                                                                                                                         | 4     |
chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/iARM(chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)                         | NONE(chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                                  | 2     |
chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/iARM(chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)                         | NONE(chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                                  | 2     |
chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/iARM(chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)             | NONE(chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                            | 2     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear:Q)                                                           | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)                                                                                                      | 2     |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iSEL_n(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iSEL_n:O)                                                                                                                                               | NONE(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD)                                                                                                                                        | 1     |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control0<13>(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                                                                                                         | NONE(chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                                  | 1     |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control1<13>(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)                                                                                                                         | NONE(chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                            | 1     |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control3<13>(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_LCE:O)                                                                                                                         | NONE(chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                                  | 1     |
chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse(chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)            | NONE(chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_STAT/U_RISING)                                                                                      | 1     |
chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/iCAP_EXT_TRIGOUT(chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0:Q)                        | NONE(chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_TRIG_OUT.U_TRIGOUT_FDRE)                                                                            | 1     |
chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/iRESET<1>(chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                    | NONE(chipscope_ila_0_sdn_switch_ip/chipscope_ila_0_sdn_switch_ip/i_chipscope_ila_0_sdn_switch_ip/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                               | 1     |
chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse(chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)            | NONE(chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_STAT/U_RISING)                                                                                      | 1     |
chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/iCAP_EXT_TRIGOUT(chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0:Q)                        | NONE(chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_TRIG_OUT.U_TRIGOUT_FDRE)                                                                            | 1     |
chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/iRESET<1>(chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                    | NONE(chipscope_ila_0_sdn_switch_op/chipscope_ila_0_sdn_switch_op/i_chipscope_ila_0_sdn_switch_op/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                               | 1     |
chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse(chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)| NONE(chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_STAT/U_RISING)                                                                                | 1     |
chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/iCAP_EXT_TRIGOUT(chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0:Q)            | NONE(chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_TRIG_OUT.U_TRIGOUT_FDRE)                                                                      | 1     |
chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/iRESET<1>(chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                        | NONE(chipscope_ila_1_fsl_switch_intf/chipscope_ila_1_fsl_switch_intf/i_chipscope_ila_1_fsl_switch_intf/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                         | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                                                                                                                                              | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                                                                                    | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                                                                                                                                       | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                                                                                      | 1     |
mdm_0/mdm_0/update1(mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:UPDATE)                                                                                                                                                                                                                            | BUFG(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock)                                                                                                      | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk:Q)                                                           | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk)                                                                                             | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i:Q)                                                             | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk)                                                                                                    | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/no_sleeping(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/no_sleeping1_INV_0:O)                                                                | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Wakeup)                                                                                                         | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i:Q)                                                           | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk)                                                                                                   | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step:Q)                                                           | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk)                                                                                                   | 1     |
xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0_or0000(xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0_or00001:O)                                                                                                                                                                                              | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_0)                                                                                                                                                                     | 1     |
xps_intc_1/xps_intc_1/INTC_CORE_I/iar_0_or0000(xps_intc_1/xps_intc_1/INTC_CORE_I/iar_0_or00001:O)                                                                                                                                                                                              | NONE(xps_intc_1/xps_intc_1/INTC_CORE_I/intr_sync_0)                                                                                                                                                                     | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -11

   Minimum period: 10.338ns (Maximum Frequency: 96.734MHz)
   Minimum input arrival time before clock: 5.444ns
   Maximum output required time after clock: 7.696ns
   Maximum combinational path delay: 5.478ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_clk_1_sys_clk_pin'
  Clock period: 10.338ns (frequency: 96.734MHz)
  Total number of paths / destination ports: 930259 / 47524
-------------------------------------------------------------------------
Delay:               5.169ns (Levels of Logic = 5)
  Source:            DDR2_SDRAM/DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/blk_count_fst_4 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_7 (FF)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising 2.0X
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/blk_count_fst_4 to DDR2_SDRAM/DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            2   0.307   0.520  DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/blk_count_fst_4 (DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/blk_count_fst<4>)
     LUT2:I0->O            1   0.166   0.452  DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_blk_count_fst_cy<4>1_SW0 (N547)
     LUT4_D:I3->LO         1   0.166   0.139  DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_blk_count_fst_cy<4>1 (N1446)
     LUT2:I1->O            4   0.166   0.605  DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/wr_cs_cmp_eq00011 (DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/wr_cs_cmp_eq0001)
     LUT4_D:I1->O          2   0.166   0.467  DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/fast_decr_blk_count_SW0 (N549)
     LUT4:I3->O           72   0.166   0.943  DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_or00001 (DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_or0000)
     FDR:R                     0.906          DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_7
    ----------------------------------------
    Total                      5.169ns (2.043ns logic, 3.126ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 7.114ns (frequency: 140.568MHz)
  Total number of paths / destination ports: 320 / 260
-------------------------------------------------------------------------
Delay:               3.557ns (Levels of Logic = 5)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.262   0.505  JTAG_CONTROL_I/SYNC_FDRE (JTAG_CONTROL_I/sync)
     LUT3:I1->O            1   0.166   0.452  JTAG_CONTROL_I/shifting_Data_SW0 (N40)
     LUT4:I3->O            9   0.166   0.408  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_9)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.305   0.387  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.906          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      3.557ns (1.805ns logic, 1.752ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/update1'
  Clock period: 8.136ns (frequency: 122.911MHz)
  Total number of paths / destination ports: 345 / 51
-------------------------------------------------------------------------
Delay:               4.068ns (Levels of Logic = 6)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0 (FF)
  Source Clock:      mdm_0/mdm_0/update1 falling
  Destination Clock: mdm_0/mdm_0/update1 rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.262   0.673  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.166   0.653  JTAG_CONTROL_I/Dbg_Reg_En_I<1>1 (Dbg_Reg_En_0<1>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            4   0.166   0.464  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N6)
     LUT3:I2->O            2   0.166   0.467  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N16)
     LUT3:I2->O           10   0.166   0.424  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq00002 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.461          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Wakeup
    ----------------------------------------
    Total                      4.068ns (1.387ns logic, 2.681ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'jtagppc_cntlr_inst/JTGC405TCK0'
  Clock period: 3.463ns (frequency: 288.767MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.463ns (Levels of Logic = 1)
  Source:            ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i (CPU)
  Destination:       jtagppc_cntlr_inst/jtagppc_cntlr_inst/auto_ppc_connectivity.auto_PPC405_ADV.PPC_auto_i1 (CPU)
  Source Clock:      jtagppc_cntlr_inst/JTGC405TCK0 rising
  Destination Clock: jtagppc_cntlr_inst/JTGC405TCK0 rising

  Data Path: ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i to jtagppc_cntlr_inst/jtagppc_cntlr_inst/auto_ppc_connectivity.auto_PPC405_ADV.PPC_auto_i1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     PPC405_ADV:JTGC405TCK->C405JTGTDO    1   1.860   0.313  ppc405_0/PPC405_ADV_i/PPC405_ADV_i (C405JTGTDO)
     end scope: 'ppc405_0'
     begin scope: 'jtagppc_cntlr_inst'
     PPC405_ADV:JTGC405TDI        1.290          jtagppc_cntlr_inst/auto_ppc_connectivity.auto_PPC405_ADV.PPC_auto_i1
    ----------------------------------------
    Total                      3.463ns (3.150ns logic, 0.313ns route)
                                       (91.0% logic, 9.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 5.806ns (frequency: 172.230MHz)
  Total number of paths / destination ports: 9629 / 1989
-------------------------------------------------------------------------
Delay:               5.806ns (Levels of Logic = 9)
  Source:            chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:       chipscope_vio_0/chipscope_vio_0/i_chipscope_vio_0/U0/I_VIO/U_STATUS/U_TDO (FF)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_SYNC/U_SYNC to chipscope_vio_0/chipscope_vio_0/i_chipscope_vio_0/U0/I_VIO/U_STATUS/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.307   0.520  U0/U_ICON/U_SYNC/U_SYNC (U0/U_ICON/iSYNC)
     LUT2:I0->O          128   0.166   1.458  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            1   0.166   0.638  U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[5].U_HCE (control2<25>)
     end scope: 'chipscope_icon_0/i_chipscope_icon_0'
     end scope: 'chipscope_icon_0'
     begin scope: 'chipscope_vio_0'
     begin scope: 'chipscope_vio_0/i_chipscope_vio_0'
     LUT4:I0->O            1   0.166   0.000  U0/I_VIO/U_STATUS/iSTAT_CNT<7>79_SW01 (U0/I_VIO/U_STATUS/iSTAT_CNT<7>79_SW0)
     MUXF5:I1->O           1   0.319   0.505  U0/I_VIO/U_STATUS/iSTAT_CNT<7>79_SW0_f5 (N36)
     LUT4:I2->O            1   0.166   0.452  U0/I_VIO/U_STATUS/iSTAT_CNT<7>79 (U0/I_VIO/U_STATUS/iSTAT_CNT<7>79)
     LUT4:I3->O            1   0.166   0.593  U0/I_VIO/U_STATUS/iSTAT_CNT<7>91 (U0/I_VIO/U_STATUS/iSTAT_CNT<7>91)
     LUT4:I1->O            1   0.166   0.000  U0/I_VIO/U_STATUS/iSTAT_CNT<7>221 (U0/I_VIO/U_STATUS/TDO_next)
     FDE:D                     0.018          U0/I_VIO/U_STATUS/U_TDO
    ----------------------------------------
    Total                      5.806ns (1.640ns logic, 4.166ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT'
  Clock period: 1.269ns (frequency: 788.022MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.269ns (Levels of Logic = 1)
  Source:            chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT rising
  Destination Clock: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT rising

  Data Path: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD to chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.307   0.326  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.305   0.313  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.018          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.269ns (0.630ns logic, 0.639ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'jtagppc_cntlr_inst/JTGC405TCK0'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.848ns (Levels of Logic = 1)
  Source:            jtagppc_cntlr_inst/jtagppc_cntlr_inst/auto_ppc_connectivity.auto_PPC405_ADV.JTAGPPC_i5:TMS (PAD)
  Destination:       ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i (CPU)
  Destination Clock: jtagppc_cntlr_inst/JTGC405TCK0 rising

  Data Path: jtagppc_cntlr_inst/jtagppc_cntlr_inst/auto_ppc_connectivity.auto_PPC405_ADV.JTAGPPC_i5:TMS to ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    JTAGPPC:TMS            2   0.000   0.000  jtagppc_cntlr_inst/auto_ppc_connectivity.auto_PPC405_ADV.JTAGPPC_i5 (JTGC405TMS0)
     end scope: 'jtagppc_cntlr_inst'
     begin scope: 'ppc405_0'
     PPC405_ADV:JTGC405TMS        1.520          ppc405_0/PPC405_ADV_i/PPC405_ADV_i
    ----------------------------------------
    Total                      1.848ns (1.848ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 124 / 100
-------------------------------------------------------------------------
Offset:              2.830ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX4:SHIFT    5   0.000   0.000  mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I (mdm_0/shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I0->O            9   0.166   0.408  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_9)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.305   0.387  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.906          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      2.830ns (2.035ns logic, 0.795ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/update1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              2.368ns (Levels of Logic = 3)
  Source:            mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:SEL (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_1_0 (FF)
  Destination Clock: mdm_0/mdm_0/update1 rising

  Data Path: mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:SEL to mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX4:SEL      2   0.000   0.000  mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT3:I0->O            7   0.166   0.642  Ext_JTAG_SEL11 (N2)
     LUT3:I0->O            4   0.166   0.325  MDM_SEL1 (MDM_SEL)
     FDCE:CE                   0.461          PORT_Selector_1_0
    ----------------------------------------
    Total                      2.368ns (1.401ns logic, 0.967ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.494ns (Levels of Logic = 4)
  Source:            chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_V4.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       chipscope_vio_0/chipscope_vio_0/i_chipscope_vio_0/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising

  Data Path: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_V4.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to chipscope_vio_0/chipscope_vio_0/i_chipscope_vio_0/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/GEN_CLK.USER_REG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX4:SHIFT    3   0.000   0.465  U0/U_ICON/I_YES_BSCAN.U_BS/I_V4.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O          128   0.166   1.458  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            5   0.166   0.333  U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[1].U_LCE (control2<5>)
     end scope: 'chipscope_icon_0/i_chipscope_icon_0'
     end scope: 'chipscope_icon_0'
     begin scope: 'chipscope_vio_0'
     begin scope: 'chipscope_vio_0/i_chipscope_vio_0'
     FDRE:R                    0.906          U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/GEN_CLK.USER_REG
    ----------------------------------------
    Total                      3.494ns (1.238ns logic, 2.256ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 651 / 548
-------------------------------------------------------------------------
Offset:              5.444ns (Levels of Logic = 9)
  Source:            chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_V4.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       chipscope_vio_0/chipscope_vio_0/i_chipscope_vio_0/U0/I_VIO/U_STATUS/U_TDO (FF)
  Destination Clock: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_V4.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to chipscope_vio_0/chipscope_vio_0/i_chipscope_vio_0/U0/I_VIO/U_STATUS/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX4:SHIFT    3   0.000   0.465  U0/U_ICON/I_YES_BSCAN.U_BS/I_V4.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O          128   0.166   1.458  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            1   0.166   0.638  U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[5].U_HCE (control2<25>)
     end scope: 'chipscope_icon_0/i_chipscope_icon_0'
     end scope: 'chipscope_icon_0'
     begin scope: 'chipscope_vio_0'
     begin scope: 'chipscope_vio_0/i_chipscope_vio_0'
     LUT4:I0->O            1   0.166   0.000  U0/I_VIO/U_STATUS/iSTAT_CNT<7>79_SW01 (U0/I_VIO/U_STATUS/iSTAT_CNT<7>79_SW0)
     MUXF5:I1->O           1   0.319   0.505  U0/I_VIO/U_STATUS/iSTAT_CNT<7>79_SW0_f5 (N36)
     LUT4:I2->O            1   0.166   0.452  U0/I_VIO/U_STATUS/iSTAT_CNT<7>79 (U0/I_VIO/U_STATUS/iSTAT_CNT<7>79)
     LUT4:I3->O            1   0.166   0.593  U0/I_VIO/U_STATUS/iSTAT_CNT<7>91 (U0/I_VIO/U_STATUS/iSTAT_CNT<7>91)
     LUT4:I1->O            1   0.166   0.000  U0/I_VIO/U_STATUS/iSTAT_CNT<7>221 (U0/I_VIO/U_STATUS/TDO_next)
     FDE:D                     0.018          U0/I_VIO/U_STATUS/U_TDO
    ----------------------------------------
    Total                      5.444ns (1.333ns logic, 4.111ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 193 / 113
-------------------------------------------------------------------------
Offset:              4.401ns (Levels of Logic = 2)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/infrastructure_iobs_00/gen_oddr_clk[0].oddr_clk (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_Clk_pin (PAD)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising 2.0X

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/infrastructure_iobs_00/gen_oddr_clk[0].oddr_clk to fpga_0_DDR2_SDRAM_DDR2_Clk_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.487   0.313  DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/infrastructure_iobs_00/gen_oddr_clk[0].oddr_clk (DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/infrastructure_iobs_00/DDR_CK_q)
     OBUFDS:I->O               3.601          DDR2_SDRAM/mpmc_core_0/gen_v4_ddr2_phy.mpmc_phy_if_0/iobs_0/infrastructure_iobs_00/gen_oddr_clk[0].OBUFDS (DDR2_Clk<0>)
     end scope: 'DDR2_SDRAM'
    ----------------------------------------
    Total                      4.401ns (4.088ns logic, 0.313ns route)
                                       (92.9% logic, 7.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 135 / 1
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 11)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 to mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   1.878   0.505  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/tdo_config_word1<8>)
     LUT3:I1->O            1   0.166   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_11 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_11)
     MUXF5:I0->O           1   0.325   0.593  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_9_f5 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_9_f5)
     LUT4:I1->O            1   0.166   0.452  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO30 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO30)
     LUT3:I2->O            1   0.166   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO84_G (N780)
     MUXF5:I1->O           1   0.319   0.593  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO84 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO84)
     LUT4:I1->O            1   0.166   0.638  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO138_SW0 (N647)
     LUT4:I0->O            1   0.166   0.593  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO138 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I1->O            1   0.166   0.638  TDO_i79 (TDO_i79)
     LUT4:I0->O            0   0.166   0.000  TDO_i215 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX4:TDO          0.000          mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I
    ----------------------------------------
    Total                      7.696ns (3.684ns logic, 4.012ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/update1'
  Total number of paths / destination ports: 54 / 1
-------------------------------------------------------------------------
Offset:              5.038ns (Levels of Logic = 10)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/update1 falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.262   0.673  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.166   0.362  JTAG_CONTROL_I/Dbg_Reg_En_I<7>1 (Dbg_Reg_En_0<7>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     MUXF5:S->O            1   0.449   0.593  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO84 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO84)
     LUT4:I1->O            1   0.166   0.638  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO138_SW0 (N647)
     LUT4:I0->O            1   0.166   0.593  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO138 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I1->O            1   0.166   0.638  TDO_i79 (TDO_i79)
     LUT4:I0->O            0   0.166   0.000  TDO_i215 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX4:TDO          0.000          mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I
    ----------------------------------------
    Total                      5.038ns (1.541ns logic, 3.497ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'jtagppc_cntlr_inst/JTGC405TCK0'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              2.561ns (Levels of Logic = 2)
  Source:            ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i (CPU)
  Destination:       jtagppc_cntlr_inst/jtagppc_cntlr_inst/auto_ppc_connectivity.auto_PPC405_ADV.JTAGPPC_i5:TDOTSPPC (PAD)
  Source Clock:      jtagppc_cntlr_inst/JTGC405TCK0 rising

  Data Path: ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i to jtagppc_cntlr_inst/jtagppc_cntlr_inst/auto_ppc_connectivity.auto_PPC405_ADV.JTAGPPC_i5:TDOTSPPC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     PPC405_ADV:JTGC405TCK->C405JTGTDOEN    1   1.890   0.505  ppc405_0/PPC405_ADV_i/PPC405_ADV_i (C405JTGTDOEN)
     end scope: 'ppc405_0'
     begin scope: 'jtagppc_cntlr_inst'
     LUT2:I0->O            0   0.166   0.000  jtagppc_cntlr_inst/C405JTGTDOEN_All1 (jtagppc_cntlr_inst/C405JTGTDOEN_All)
    JTAGPPC:TDOTSPPC           0.000          jtagppc_cntlr_inst/auto_ppc_connectivity.auto_PPC405_ADV.JTAGPPC_i5
    ----------------------------------------
    Total                      2.561ns (2.056ns logic, 0.505ns route)
                                       (80.3% logic, 19.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.307ns (Levels of Logic = 0)
  Source:            chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_TDO_reg (FF)
  Destination:       chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_V4.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_TDO_reg to chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_V4.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.307   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_VIRTEX4:TDO          0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_V4.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.307ns (0.307ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               5.478ns (Levels of Logic = 4)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       fpga_0_ORGate_1_Res_PCI_reset_all_pin (PAD)

  Data Path: fpga_0_rst_1_sys_rst_pin to fpga_0_ORGate_1_Res_PCI_reset_all_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.867   0.518  fpga_0_rst_1_sys_rst_pin_IBUF (fpga_0_rst_1_sys_rst_pin_IBUF)
     begin scope: 'ORGate_1'
     LUT2:I0->O            3   0.166   0.326  ORGate_1/Res1 (Res)
     end scope: 'ORGate_1'
     OBUF:I->O                 3.601          fpga_0_ORGate_1_Res_PCI_reset_all_pin_OBUF (fpga_0_ORGate_1_Res_PCI_reset_all_pin)
    ----------------------------------------
    Total                      5.478ns (4.634ns logic, 0.844ns route)
                                       (84.6% logic, 15.4% route)

=========================================================================


Total REAL time to Xst completion: 253.00 secs
Total CPU time to Xst completion: 252.14 secs
 
--> 


Total memory usage is 855960 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1566 (   0 filtered)
Number of infos    :  235 (   0 filtered)

