design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/marcel/repos/open_eFPGA_v2/openlane/eFPGA_Config,eFPGA_Config,24_12_20_01_33,flow completed,0h3m20s0ms,0h2m49s0ms,109637.68115942029,0.0276,54818.840579710144,70.76,-1,749.52,1401,0,0,0,0,0,0,0,0,0,0,-1,-1,45635,12436,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,21908326.0,0.0,46.57,47.27,17.52,14.34,-1,106,182,13,85,0,0,0,145,1,6,8,4,37,2,2,38,76,46,6,422,357,868,1181,1513,4341,24523.519999999997,-1,-1,-1,9.59e-05,0.000108,8.48e-09,-1,-1,-1,2.0299999999999994,40.0,25.0,40,1,50,35,25,0.3,1,10,0.9,1,sky130_fd_sc_hd,AREA 0
