// Seed: 3507211739
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    module_0,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_25;
  assign id_6  = id_7 < id_25++;
  assign id_15 = id_19;
  id_26(
      .id_0(!id_20 - 1), .id_1(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wor id_15, id_16, id_17;
  module_0(
      id_6,
      id_12,
      id_3,
      id_5,
      id_16,
      id_15,
      id_8,
      id_13,
      id_17,
      id_16,
      id_17,
      id_15,
      id_11,
      id_1,
      id_15,
      id_2,
      id_2,
      id_2,
      id_16,
      id_17,
      id_13,
      id_7,
      id_3,
      id_6
  );
  tri0 id_18;
  wire id_19;
  assign id_11 = 1;
  supply1 id_20 = 1;
  id_21 :
  assert property (@(posedge 1) id_18)
  else $display(id_2, id_16, id_13, 1);
  wire id_22;
endmodule
