/*
 *  tw5864 functions to handle video data
 *
 *  Much of this code is derived from the cx88 and sa7134 drivers, which
 *  were in turn derived from the bt87x driver.  The original work was by
 *  Gerd Knorr; more recently the code was enhanced by Mauro Carvalho Chehab,
 *  Hans Verkuil, Andy Walls and many others.  Their work is gratefully
 *  acknowledged.  Full credit goes to them - any problems within this code
 *  are mine.
 *
 *  Copyright (C) 2009  William M. Brack
 *
 *  Refactored and updated to the latest v4l core frameworks:
 *
 *  Copyright (C) 2014 Hans Verkuil <hverkuil@xs4all.nl>
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; either version 2 of the License, or
 *  (at your option) any later version.
 *
 *  This program is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *  GNU General Public License for more details.
 */

#define DEBUG 1

#include <linux/module.h>
#include <media/v4l2-common.h>
#include <media/v4l2-event.h>
#include <media/videobuf2-dma-contig.h>

#include "tw5864.h"
#include "tw5864-reg.h"

/* ------------------------------------------------------------- */
/* vb2 queue operations                                          */

static int tw5864_queue_setup(struct vb2_queue *q, const struct v4l2_format *fmt,
		unsigned int *num_buffers, unsigned int *num_planes,
		unsigned int sizes[], void *alloc_ctxs[])
{
	struct tw5864_input *dev = vb2_get_drv_priv(q);

	sizes[0] = H264_VLC_BUF_SIZE;
	alloc_ctxs[0] = dev->alloc_ctx;
	*num_planes = 1;

	if (*num_buffers < 12)
		*num_buffers = 12;

	return 0;
}

static void tw5864_buf_queue(struct vb2_buffer *vb)
{
	struct vb2_queue *vq = vb->vb2_queue;
	struct tw5864_input *dev = vb2_get_drv_priv(vq);
	struct tw5864_buf *buf = container_of(vb, struct tw5864_buf, vb);
	unsigned long flags;

	spin_lock_irqsave(&dev->slock, flags);  // TODO FIXME which locking is minimal and sufficient?
	list_add_tail(&buf->list, &dev->active);
	spin_unlock_irqrestore(&dev->slock, flags);
}

/* TODO Change interface of this function - pass just tw5864_input */
int tw5864_enable_input(struct tw5864_dev *dev, int input_number) {
	struct tw5864_input *input = &dev->inputs[input_number];
	unsigned long flags;
	int i;

	BUG_ON(input_number < 0 || input_number >= 4);

	dev_dbg(&dev->pci->dev, "Enabling channel %d\n", input_number);

	u8 indir_0x0Ne = tw_indir_readb(dev, 0x00e + input_number * 0x010);
	u8 std = (indir_0x0Ne & 0x70) >> 4;

	if (indir_0x0Ne & 0x80) {
		dev_err(&dev->pci->dev, "Video format detection is in progress, please wait\n");
		return -EAGAIN;
	}

	if (std == STD_INVALID) {
		dev_err(&dev->pci->dev, "No valid video format detected\n");
		return -1;
	}

	do_gettimeofday(&input->start_time);
	input->std = std;
	input->v4l2_std = tw5864_get_v4l2_std(std);

	input->discard_frames = 0;//GOP_SIZE;
	input->frame_seqno = 0;
	input->h264_idr_pic_id = 0;
	input->h264_frame_seqno_in_gop = 0;
	input->h264 = tw5864_h264_init();

	input->reg_dsp_qp = QP_VALUE;
	input->reg_dsp_ref_mvp_lambda = Lambda_lookup_table[QP_VALUE];
	input->reg_dsp_i4x4_weight = Intra4X4_Lambda3[QP_VALUE];
	input->reg_emu_en_various_etc = TW5864_EMU_EN_LPF | TW5864_EMU_EN_BHOST
		| TW5864_EMU_EN_SEN | TW5864_EMU_EN_ME | TW5864_EMU_EN_DDR;
	input->reg_dsp = input_number  /* channel id */
		| TW5864_DSP_CHROM_SW  /* TODO Does this matter? Goes so in reference driver. */
		| ((0xa << 8) & TW5864_DSP_MB_DELAY)  /* Value from ref driver */
		;

	input->resolution = D1;

	int d1_width = 720;
	int d1_height = (std == STD_NTSC) ? 480 : 576;
	/* int cif_height = d1_height / 4; */

	input->width = d1_width;
	input->height = d1_height;

	int frame_width_bus_value = 0;
	int frame_height_bus_value = 0;
	int reg_frame_bus = 0x1c;
	int fmt_reg_value = 0;
	int downscale_enabled = 0;

	input->reg_interlacing = 0x4;


	/* TODO FIXME Take some mutex guarding channels enabling stuff since we
	 * edit values, release when we're done with it. */

	switch (input->resolution) {
		case D1:
			 frame_width_bus_value = 0x2cf;
			 frame_height_bus_value = input->height - 1;
			 reg_frame_bus = 0x1c;
			 fmt_reg_value = 0;
			 downscale_enabled = 0;
			 input->reg_dsp_codec |= TW5864_CIF_MAP_MD
				 | TW5864_HD1_MAP_MD;
			 input->reg_emu_en_various_etc |= TW5864_DSP_FRAME_TYPE_D1;
			 input->reg_interlacing = 0x6;  /* TODO WTF 0x2? Try with default 0x4 */

			 tw_setl(TW5864_FULL_HALF_FLAG, 1 << input_number);
			 break;
		case HD1:
			 input->height /= 2;
			 input->width /= 2;
			 frame_width_bus_value = 0x2cf;
			 frame_height_bus_value = input->height * 2 - 1;
			 reg_frame_bus = 0x1c;
			 fmt_reg_value = 0;
			 downscale_enabled = 0;
			 input->reg_dsp_codec |= TW5864_HD1_MAP_MD;
			 input->reg_emu_en_various_etc |= TW5864_DSP_FRAME_TYPE_D1;

			 tw_clearl(TW5864_FULL_HALF_FLAG, 1 << input_number);

			 break;
		case CIF:
			 input->height /= 4;
			 input->width /= 2;
			 frame_width_bus_value = 0x15f;
			 frame_height_bus_value = input->height * 2 - 1;
			 reg_frame_bus = 0x07;
			 fmt_reg_value = 1;
			 downscale_enabled = 1;
			 input->reg_dsp_codec |= TW5864_CIF_MAP_MD;

			 tw_clearl(TW5864_FULL_HALF_FLAG, 1 << input_number);
			 break;
		case QCIF:
			 input->height /= 4;
			 input->width /= 4;
			 frame_width_bus_value = 0x15f;
			 frame_height_bus_value = input->height * 2 - 1;
			 reg_frame_bus = 0x07;
			 fmt_reg_value = 1;
			 downscale_enabled = 1;
			 input->reg_dsp_codec |= TW5864_CIF_MAP_MD;

			 tw_clearl(TW5864_FULL_HALF_FLAG, 1 << input_number);
			 break;
	}

#if 0
	/*
	 * Select Part A mode. tw_setl instead of tw_clearl for Part B mode.
	 *
	 * I guess "Part B" is primarily for downscaled version of same channel
	 * which goes in Part A of same bus
	 */
	tw_clearl(TW5864_FULL_HALF_MODE_SEL, 1 << input_number);
#endif

	tw_indir_writeb(dev, 0x200 + 4 * input_number, d1_width / 4); // analog input width / 4
	tw_indir_writeb(dev, 0x201 + 4 * input_number, d1_height / 4);

	tw_indir_writeb(dev, 0x202 + 4 * input_number, input->width / 4); // output width / 4
	tw_indir_writeb(dev, 0x203 + 4 * input_number, /* cif_height */ input->height / 4);  /* TODO Should use cif_height, not input's? */

#if 0
	tw_indir_writeb(dev, 0x200 + 4 * 4 * input_number, d1_width / 4); // analog input width / 4
	tw_indir_writeb(dev, 0x201 + 4 * 4 * input_number, d1_height / 4);

	tw_indir_writeb(dev, 0x202 + 4 * 4 * input_number, input->width / 4); // output width / 4
	tw_indir_writeb(dev, 0x203 + 4 * 4 * input_number, /* cif_height */ input->height / 4);  /* TODO Should use cif_height, not input's? */
#endif

	for (i = 0; i < 4 * TW5864_INPUTS; i++) {
		tw_indir_writeb(dev, 0x200 + 4 * i, d1_width / 4); // analog input width / 4
		tw_indir_writeb(dev, 0x201 + 4 * i, d1_height / 4);

		tw_indir_writeb(dev, 0x202 + 4 * i, input->width / 4); // output width / 4
		tw_indir_writeb(dev, 0x203 + 4 * i, /* cif_height */ input->height / 4);  /* TODO Should use cif_height, not input's? */
	}

	tw_writel(TW5864_DSP_PIC_MAX_MB, ((input->width / 16) << 8) | (input->height / 16));  /* FIXME 8 pixels lacking from CIF. If we want CIF to work at all. */

	/* TODO FIXME Simplify and immediately check for regressions */
	tw_writel(TW5864_FRAME_WIDTH_BUS_A(input_number), frame_width_bus_value);
	tw_writel(TW5864_FRAME_WIDTH_BUS_B(input_number), frame_width_bus_value);
	tw_writel(TW5864_FRAME_HEIGHT_BUS_A(input_number), frame_height_bus_value);
	tw_writel(TW5864_FRAME_HEIGHT_BUS_B(input_number), (frame_height_bus_value + 1) / 2 - 1);
	for (i = 0; i < 4; i++) {
		tw_writel(TW5864_FRAME_WIDTH_BUS_A(i), frame_width_bus_value);
		tw_writel(TW5864_FRAME_WIDTH_BUS_B(i), frame_width_bus_value);
		tw_writel(TW5864_FRAME_HEIGHT_BUS_A(i), frame_height_bus_value);
		tw_writel(TW5864_FRAME_HEIGHT_BUS_B(i), (frame_height_bus_value + 1) / 2 - 1);
		if (i == 0) {
			/*
			 * This register value seems to follow such approach:
			 * In each second interval, when processing Nth frame,
			 * it checks Nth bit of register value and, if the bit
			 * is 1, it processes the frame, otherwise the frame is
			 * discarded.
			 * So unary representation would work, but more or less
			 * equal gaps between the frames should be preserved.
			 * So for 30 (24) FPS it can be set to 0xffff.
			 * For 1 FPS - 0x0001.
			 * For 2 FPS - 0x0101.
			 * For 4 FPS - 0x1111.
			 * For 8 FPS - 0x9999 (binary 0101 0101 0101 0101).
			 * Et cetera.
			 */
			u32 unary_framerate = 0xffff;
			tw_writel(TW5864_H264EN_RATE_CNTL_LO_WORD(input_number, i), unary_framerate);
			tw_writel(TW5864_H264EN_RATE_CNTL_HI_WORD(input_number, i), unary_framerate);
		} else {
			tw_writel(TW5864_H264EN_RATE_CNTL_LO_WORD(input_number, i), 0);
			tw_writel(TW5864_H264EN_RATE_CNTL_HI_WORD(input_number, i), 0);
		}
	}

	if (downscale_enabled)
		tw_setl(TW5864_H264EN_CH_DNS, 1 << input_number);

	tw_mask_shift_writel(TW5864_H264EN_CH_FMT_REG1, 0x3, 2 * input_number,
			fmt_reg_value);

	/* Some undocumented kind of framerate control... TODO Figure out, at
	 * last change only needed bus here, not all */
	/* TODO Move to global static config */
	tw_writel(TW5864_H264EN_RATE_MAX_LINE_REG1, std == STD_NTSC ? 0x3bd : 0x318);
	tw_writel(TW5864_H264EN_RATE_MAX_LINE_REG2, std == STD_NTSC ? 0x3bd : 0x318);

	tw_mask_shift_writel(
			(input_number < 2)
			? TW5864_FRAME_BUS1 : TW5864_FRAME_BUS2,
			0xff, (input_number % 2) * 8,
			reg_frame_bus);


	spin_lock_irqsave(&dev->slock, flags);
	dev->inputs[input_number].enabled = 1;
	spin_unlock_irqrestore(&dev->slock, flags);

	return 0;
}

void tw5864_push_to_make_it_roll(struct tw5864_input *input) {
	struct tw5864_dev *dev = input->root;
	/*
	 * AFAIU we need to update input's part of
	 * TW5864_ENC_BUF_PTR_REC1 just to anything different, then it
	 * and TW5864_SENIF_ORG_FRM_PTR1 occasionally start to roll by
	 * themselves. It is surprising, but it was learnt from practice.
	 *
	 * Quote from Intersil (manufacturer): 0x0038 is managed by HW,
	 * and by default it won't pass the pointer set at 0x0010. So if
	 * you don't do encoding, 0x0038 should stay at '3' (with 4
	 * frames in buffer). If you encode one frame and then move
	 * 0x0010 to '1' for example, HW will take one more frame and
	 * set it to buffer #0, and then you should see 0x0038 is set to
	 * '0'.  There is only one HW encoder engine, so 4 channels
	 * cannot get encoded simultaneously. But each channel does have
	 * its own buffer (for original frames and reconstructed
	 * frames). So there is no problem to manage encoding for 4
	 * channels at same time and no need to force I-frames in
	 * switching channels.
	 * End of quote.
	 */
	/*
	 * Well, this situation of pushing and self-rolling may lead to
	 * race condition between HW internal write to this register and write
	 * from kernel.
	 * Maybe make such pushing write when the device is initialized, so that
	 * we don't need to do it during streaming?
	 */
	u32 enc_buf_id = tw_mask_shift_readl(TW5864_SENIF_ORG_FRM_PTR1, 0x3, 2 * input->input_number);
	int enc_buf_id_new = enc_buf_id;
	enc_buf_id_new += 1;
	enc_buf_id_new %= 4;

	tw_mask_shift_writel(TW5864_ENC_BUF_PTR_REC1, 0x3, 2 * input->input_number, enc_buf_id_new);
	dev_dbg(&dev->pci->dev, "0x0010 set to %d (was %d) in context of input %d\n",
			enc_buf_id_new, enc_buf_id, input->input_number);
}

void tw5864_request_encoded_frame(struct tw5864_input *input)
{
	struct tw5864_dev *dev = input->root;

	dev_dbg(&dev->pci->dev, "%s: %d %s \n", __FILE__, __LINE__, __PRETTY_FUNCTION__);
	tw_setl(TW5864_DSP_CODEC, TW5864_CIF_MAP_MD | TW5864_HD1_MAP_MD);
	tw_writel(TW5864_EMU_EN_VARIOUS_ETC, input->reg_emu_en_various_etc);
	tw_writel(TW5864_INTERLACING, input->reg_interlacing);
	tw_writel(TW5864_DSP, input->reg_dsp);

	tw_writel(TW5864_DSP_QP, input->reg_dsp_qp);
	tw_writel(TW5864_DSP_REF_MVP_LAMBDA, input->reg_dsp_ref_mvp_lambda);
	tw_writel(TW5864_DSP_I4x4_WEIGHT, input->reg_dsp_i4x4_weight);
	tw_writel(TW5864_DSP_INTRA_MODE,0x00000070);

	if (input->frame_seqno % GOP_SIZE == 0) {
		tw_writel(TW5864_MOTION_SEARCH_ETC,0x00000008); // produce intra frame
		input->h264_frame_seqno_in_gop = 0;
		input->h264_idr_pic_id++;
		input->h264_idr_pic_id &= TW5864_DSP_REF_FRM;
		dev_dbg(&dev->pci->dev, "%s: %d %s input->h264_idr_pic_id = %d, input->h264_frame_seqno_in_gop = %d\n", __FILE__, __LINE__, __PRETTY_FUNCTION__, input->h264_idr_pic_id, input->h264_frame_seqno_in_gop);
	} else {
		tw_writel(TW5864_MOTION_SEARCH_ETC,0x000000BF);
		input->h264_frame_seqno_in_gop++;
		dev_dbg(&dev->pci->dev, "%s: %d %s input->h264_idr_pic_id = %d, input->h264_frame_seqno_in_gop = %d\n", __FILE__, __LINE__, __PRETTY_FUNCTION__, input->h264_idr_pic_id, input->h264_frame_seqno_in_gop);
	}
	tw5864_prepare_frame_headers(input);
	tw_writel(TW5864_VLC, TW5864_VLC_PCI_SEL | ((input->tail_nb_bits + 24) << TW5864_VLC_BIT_ALIGN_SHIFT) | input->reg_dsp_qp);
	dev_dbg(&dev->pci->dev, "%s: %d %s input->tail_nb_bits = %d\n", __FILE__, __LINE__, __PRETTY_FUNCTION__, input->tail_nb_bits);
	//tw_writel(TW5864_DSP_REF, (tw_readl(TW5864_DSP_REF) & ~TW5864_DSP_REF_FRM) | input->h264_idr_pic_id); // or just nothing?

	u32 enc_buf_id_new = tw_mask_shift_readl(TW5864_ENC_BUF_PTR_REC1, 0x3, 2 * input->input_number);

	tw_writel(TW5864_DSP_ENC_ORG_PTR_REG, ((enc_buf_id_new + 1) % 4) << TW5864_DSP_ENC_ORG_PTR_SHIFT);
	tw_writel(TW5864_DSP_ENC_REC,(((enc_buf_id_new  + 1) % 4) << 12) | (enc_buf_id_new & 0x3));

	tw_writel(TW5864_PCI_INTR_CTL,0x00000073);  /* Unneeded? TODO decode, remove unneeded bits */
	tw_writel(TW5864_MASTER_ENB_REG,TW5864_PCI_VLC_INTR_ENB);  /* TODO Unneeded? */

	/* TODO FIXME Set bitstream output address, have more than single buffer
	 * for all channels, to enable bottom half processing approach */
	tw_writel(TW5864_SLICE,0x00008000);
	tw_writel(TW5864_SLICE,0x00000000);
}

static int tw5864_disable_input(struct tw5864_dev *dev, int input_number) {
	unsigned long flags;
	dev_dbg(&dev->pci->dev, "Disabling channel %d\n", input_number);
	mutex_lock(&dev->lock);

	spin_lock_irqsave(&dev->slock, flags);
	dev->inputs[input_number].enabled = 0;
	spin_unlock_irqrestore(&dev->slock, flags);
	mutex_unlock(&dev->lock);
	return 0;
}

static int tw5864_start_streaming(struct vb2_queue *q, unsigned int count)
{
	struct tw5864_input *input = vb2_get_drv_priv(q);

	tw5864_enable_input(input->root, input->input_number);
	return 0;
}

static void tw5864_stop_streaming(struct vb2_queue *q)
{
	unsigned long flags;
	struct tw5864_input *input = vb2_get_drv_priv(q);

	tw5864_disable_input(input->root, input->input_number);

	spin_lock_irqsave(&input->slock, flags);
	if (input->vb) {
		vb2_buffer_done(&input->vb->vb, VB2_BUF_STATE_ERROR);
		input->vb = NULL;
	}
	while (!list_empty(&input->active)) {
		struct tw5864_buf *buf =
			container_of(input->active.next, struct tw5864_buf, list);

		list_del(&buf->list);
		vb2_buffer_done(&buf->vb, VB2_BUF_STATE_ERROR);
	}
	spin_unlock_irqrestore(&input->slock, flags);
	tw5864_h264_destroy(input->h264);
	input->h264 = NULL;
}

static struct vb2_ops tw5864_video_qops = {
	.queue_setup	= tw5864_queue_setup,
	.buf_queue	= tw5864_buf_queue,
	.start_streaming = tw5864_start_streaming,
	.stop_streaming = tw5864_stop_streaming,
	.wait_prepare	= vb2_ops_wait_prepare,
	.wait_finish	= vb2_ops_wait_finish,
};

/* ------------------------------------------------------------------ */
static int tw5864_s_ctrl(struct v4l2_ctrl *ctrl)
{
	// TODO
	struct tw5864_input *input =
		container_of(ctrl->handler, struct tw5864_input, hdl);
	struct tw5864_dev *dev = input->root;

	switch (ctrl->id) {
#if 0
		case V4L2_CID_BRIGHTNESS:
			tw_writeb(TW5864_BRIGHT, ctrl->val);
			break;
		case V4L2_CID_HUE:
			tw_writeb(TW5864_HUE, ctrl->val);
			break;
		case V4L2_CID_CONTRAST:
			tw_writeb(TW5864_CONTRAST, ctrl->val);
			break;
		case V4L2_CID_SATURATION:
			tw_writeb(TW5864_SAT_U, ctrl->val);
			tw_writeb(TW5864_SAT_V, ctrl->val);
			break;
		case V4L2_CID_COLOR_KILLER:
			if (ctrl->val)
				tw_andorb(TW5864_MISC2, 0xe0, 0xe0);
			else
				tw_andorb(TW5864_MISC2, 0xe0, 0x00);
			break;
		case V4L2_CID_CHROMA_AGC:
			if (ctrl->val)
				tw_andorb(TW5864_LOOP, 0x30, 0x20);
			else
				tw_andorb(TW5864_LOOP, 0x30, 0x00);
			break;
#endif
		case V4L2_CID_DETECT_MD_GLOBAL_THRESHOLD:
			memset(input->md_threshold_grid_values, ctrl->val, sizeof(input->md_threshold_grid_values));
			return 0;
		case V4L2_CID_DETECT_MD_MODE:
			return 0;
		case V4L2_CID_DETECT_MD_THRESHOLD_GRID:
			/* input->md_threshold_grid_ctrl->p_new.p_u16 contains data */
			memcpy(input->md_threshold_grid_values, input->md_threshold_grid_ctrl->p_new.p_u16, sizeof(input->md_threshold_grid_values));
			return 0;
	}
	return 0;
}
/* ------------------------------------------------------------------ */

static int tw5864_g_fmt_vid_cap(struct file *file, void *priv,
		struct v4l2_format *f)
{
	struct tw5864_input *input = video_drvdata(file);

	u8 indir_0x0Ne = tw_indir_readb(input->root, 0x00e + input->input_number * 0x010);
	u8 std = (indir_0x0Ne & 0x70) >> 4;

	if (indir_0x0Ne & 0x80) {
		dev_err(&input->root->pci->dev, "Video format detection is in progress, please wait\n");
		return -EAGAIN;
	}

	if (std == STD_INVALID) {
		dev_err(&input->root->pci->dev, "Video format detection done, no valid video format\n");
		return -1;
	}

	f->fmt.pix.width = 720;
	switch (std) {
		default:
			WARN_ON_ONCE(1);
		case STD_NTSC:
			f->fmt.pix.height = 480;
			break;
		case STD_PAL:
		case STD_SECAM:
			f->fmt.pix.height = 576;
			break;
	}
	f->fmt.pix.field        = V4L2_FIELD_NONE;
	f->fmt.pix.pixelformat  = V4L2_PIX_FMT_H264;
	f->fmt.pix.sizeimage = H264_VLC_BUF_SIZE;
	f->fmt.pix.colorspace	= V4L2_COLORSPACE_SMPTE170M;
	f->fmt.pix.priv = 0;
	return 0;
}

static int tw5864_enum_input(struct file *file, void *priv,
		struct v4l2_input *i)
{
	struct tw5864_input *dev = video_drvdata(file);

	u8 indir_0x0N0 = tw_indir_readb(dev->root, 0x000 + dev->input_number * 0x010);
	u8 indir_0x0Nd = tw_indir_readb(dev->root, 0x00d + dev->input_number * 0x010);
	u8 indir_0x0Ne = tw_indir_readb(dev->root, 0x00e + dev->input_number * 0x010);
	u8 std = (indir_0x0Ne & 0x70) >> 4;
	u8 v1 = indir_0x0N0;
	u8 v2 = indir_0x0Nd;

	if (i->index)
		return -EINVAL;

	// TODO Deduplicate
	if (indir_0x0Ne & 0x80) {
		dev_err(&dev->root->pci->dev, "Video format detection is in progress, please wait\n");
		return -EAGAIN;
	}

	if (std == STD_INVALID) {
		dev_err(&dev->root->pci->dev, "Video format detection done, no valid video format\n");
		return -1;
	}

	i->type = V4L2_INPUT_TYPE_CAMERA;
	snprintf(i->name, sizeof(i->name), "Encoder %d", dev->input_number);
	//i->std = tw5864_get_v4l2_std(std);
	i->std = TW5864_NORMS;
	if (v1 & (1 << 7))
		i->status |= V4L2_IN_ST_NO_SYNC;
	if (!(v1 & (1 << 6)))
		i->status |= V4L2_IN_ST_NO_H_LOCK;
	if (v1 & (1 << 2))
		i->status |= V4L2_IN_ST_NO_SIGNAL;
	if (v1 & (1 << 1))
		i->status |= V4L2_IN_ST_NO_COLOR;
	if (v2 & (1 << 2))
		i->status |= V4L2_IN_ST_MACROVISION;

	return 0;
}

static int tw5864_g_input(struct file *file, void *priv, unsigned int *i)
{
	*i = 0;
	return 0;
}

static int tw5864_s_input(struct file *file, void *priv, unsigned int i)
{
	if (i)
		return -EINVAL;
	return 0;
}

static int tw5864_querycap(struct file *file, void  *priv,
		struct v4l2_capability *cap)
{
	struct tw5864_input *dev = video_drvdata(file);

	strcpy(cap->driver, "tw5864");
	snprintf(cap->card, sizeof(cap->card), "TW5864 Encoder %d",
			dev->input_number);
	sprintf(cap->bus_info, "PCI:%s", pci_name(dev->root->pci));
	cap->device_caps = V4L2_CAP_VIDEO_CAPTURE | V4L2_CAP_READWRITE |
		V4L2_CAP_STREAMING;

	cap->capabilities = cap->device_caps | V4L2_CAP_DEVICE_CAPS;
	return 0;
}

static int tw5864_g_std(struct file *file, void *priv, v4l2_std_id *id)
{
	struct tw5864_input *dev = video_drvdata(file);

	u8 indir_0x0Ne = tw_indir_readb(dev->root, 0x00e + dev->input_number * 0x010);
	u8 std = (indir_0x0Ne & 0x70) >> 4;

	// TODO Deduplicate
	if (indir_0x0Ne & 0x80) {
		dev_err(&dev->root->pci->dev, "Video format detection is in progress, please wait\n");
		return -EAGAIN;
	}

	if (std == STD_INVALID) {
		dev_err(&dev->root->pci->dev, "Video format detection done, no valid video format\n");
		return -1;
	}

	*id = tw5864_get_v4l2_std(std);
	return 0;
}

static int tw5864_s_std(struct file *file, void *priv, v4l2_std_id id)
{
	struct tw5864_input *dev = video_drvdata(file);

	if (vb2_is_busy(&dev->vidq))
		return -EBUSY;
	// TODO FIXME compare with currently detected, refuse otherwise
	if (!(id & TW5864_NORMS))
		return -EINVAL;

	return 0;
}

static int tw5864_try_fmt_vid_cap(struct file *file, void *priv,
		struct v4l2_format *f)
{
	return tw5864_g_fmt_vid_cap(file, priv, f);
}

static int tw5864_s_fmt_vid_cap(struct file *file, void *priv,
		struct v4l2_format *f)
{
	return tw5864_try_fmt_vid_cap(file, priv, f);
}

static int tw5864_enum_fmt_vid_cap(struct file *file, void  *priv,
		struct v4l2_fmtdesc *f)
{
	if (f->index)
		return -EINVAL;

	f->pixelformat = V4L2_PIX_FMT_H264;
	strcpy(f->description, "H.264");

	return 0;
}

static int tw5864_subscribe_event(struct v4l2_fh *fh,
		const struct v4l2_event_subscription *sub)
{

	switch (sub->type) {
	case V4L2_EVENT_CTRL:
		return v4l2_ctrl_subscribe_event(fh, sub);
	case V4L2_EVENT_MOTION_DET:
		/* Allow for up to 30 events (1 second for NTSC) to be
		 * stored. */
		return v4l2_event_subscribe(fh, sub, 30, NULL);
	}
	return -EINVAL;
}

static const struct v4l2_ctrl_ops tw5864_ctrl_ops = {
	.s_ctrl = tw5864_s_ctrl,
};

static const struct v4l2_file_operations video_fops = {
	.owner			= THIS_MODULE,
	.open			= v4l2_fh_open,
	.release		= vb2_fop_release,
	.read			= vb2_fop_read,
	.poll			= vb2_fop_poll,
	.mmap			= vb2_fop_mmap,
	.unlocked_ioctl		= video_ioctl2,
};

static const struct v4l2_ioctl_ops video_ioctl_ops = {
	.vidioc_querycap		= tw5864_querycap,
	.vidioc_enum_fmt_vid_cap	= tw5864_enum_fmt_vid_cap,
	.vidioc_reqbufs			= vb2_ioctl_reqbufs,
	.vidioc_create_bufs		= vb2_ioctl_create_bufs,
	.vidioc_querybuf		= vb2_ioctl_querybuf,
	.vidioc_qbuf			= vb2_ioctl_qbuf,
	.vidioc_dqbuf			= vb2_ioctl_dqbuf,
	.vidioc_s_std			= tw5864_s_std,
	.vidioc_g_std			= tw5864_g_std,
	.vidioc_enum_input		= tw5864_enum_input,
	.vidioc_g_input			= tw5864_g_input,
	.vidioc_s_input			= tw5864_s_input,
	.vidioc_streamon		= vb2_ioctl_streamon,
	.vidioc_streamoff		= vb2_ioctl_streamoff,
	.vidioc_try_fmt_vid_cap		= tw5864_try_fmt_vid_cap,
	.vidioc_s_fmt_vid_cap		= tw5864_s_fmt_vid_cap,
	.vidioc_g_fmt_vid_cap		= tw5864_g_fmt_vid_cap,
	.vidioc_log_status		= v4l2_ctrl_log_status,
	.vidioc_subscribe_event		= tw5864_subscribe_event,
	.vidioc_unsubscribe_event	= v4l2_event_unsubscribe,
};
static struct video_device tw5864_video_template = {
	.name			= "tw5864_video",
	.fops			= &video_fops,
	.ioctl_ops		= &video_ioctl_ops,
	.release		= video_device_release_empty,
	.tvnorms		= TW5864_NORMS,
};

/* The TW5864 uses 192 (16x12) detection cells in full screen for motion
 * detection. Each detection cell is composed of 44 pixels and 20 lines for
 * NTSC and 24 lines for PAL.
 */
#define MD_CELLS_HOR 16
#define MD_CELLS_VERT 12

/* Motion Detection Threshold matrix */
static const struct v4l2_ctrl_config tw5864_md_thresholds = {
	.ops = &tw5864_ctrl_ops,
	.id = V4L2_CID_DETECT_MD_THRESHOLD_GRID,
	.dims = { MD_CELLS_HOR, MD_CELLS_VERT },
	.def = 666,  /* FIXME FANCY CONSTANT, PICK REASONABLE PRACTICAL VALUE */
	.max = 65535,
	.step = 1,
};

static int tw5864_video_input_init(struct tw5864_input *dev, int video_nr);
static void tw5864_video_input_fini(struct tw5864_input *dev);

int tw5864_video_init(struct tw5864_dev *dev, int *video_nr)
{
	int i;
	int ret;

	for (i = 0; i < TW5864_INPUTS; i++) {
		dev->inputs[i].root = dev;
		dev->inputs[i].input_number = i;
		ret = tw5864_video_input_init(&dev->inputs[i], video_nr[i]);
		if (ret)
			goto input_init_fail;
	}

	for (i = 0; i < H264_BUF_CNT; i++) {
		dev->h264_vlc_buf[i].addr = dma_alloc_coherent(&dev->pci->dev, H264_VLC_BUF_SIZE, &dev->h264_vlc_buf[i].dma_addr, GFP_KERNEL|GFP_DMA32);
		dev->h264_mv_buf[i].addr = dma_alloc_coherent(&dev->pci->dev, H264_MV_BUF_SIZE, &dev->h264_mv_buf[i].dma_addr, GFP_KERNEL|GFP_DMA32);
		if (!dev->h264_vlc_buf[i].addr || !dev->h264_mv_buf[i].addr) {
			dev_err(&dev->pci->dev, "dma alloc & map fail: %p %p\n", dev->h264_vlc_buf[i].addr, dev->h264_mv_buf[i].addr);
			goto dma_alloc_fail;
		}
	}

	return 0;

dma_alloc_fail:
	;// TODO Free allocated

	i = TW5864_INPUTS;

input_init_fail:
	for (; i >= 0; i--)
		tw5864_video_input_fini(&dev->inputs[i]);

	return ret;
}

static int tw5864_video_input_init(struct tw5864_input *dev, int video_nr)
{
	struct tw5864_input *input = dev;  /* TODO rename dev to input */
	int ret;
	struct v4l2_ctrl_handler *hdl = &dev->hdl;

	mutex_init(&dev->lock);
	spin_lock_init(&dev->slock);

	/* setup video buffers queue */
	INIT_LIST_HEAD(&dev->active);
	dev->vidq.type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
	dev->vidq.timestamp_flags = V4L2_BUF_FLAG_TIMESTAMP_MONOTONIC;
	dev->vidq.io_modes = VB2_MMAP | VB2_USERPTR | VB2_READ | VB2_DMABUF;
	dev->vidq.ops = &tw5864_video_qops;
	dev->vidq.mem_ops = &vb2_dma_contig_memops;
	dev->vidq.drv_priv = dev;
	dev->vidq.gfp_flags = __GFP_DMA32;
	dev->vidq.buf_struct_size = sizeof(struct tw5864_buf);
	dev->vidq.lock = &dev->lock;
	dev->vidq.min_buffers_needed = 12;
	ret = vb2_queue_init(&dev->vidq);
	if (ret)
		goto vb2_q_init_fail;

	dev->vdev = tw5864_video_template;
	// TODO Set tvnorms to actual recognized format instead of wildcard?
	dev->vdev.v4l2_dev = &dev->root->v4l2_dev;
	dev->vdev.lock = &dev->lock;
	dev->vdev.queue = &dev->vidq;
	video_set_drvdata(&dev->vdev, dev);


	/* Initialize the device control structures */
	dev->alloc_ctx = vb2_dma_contig_init_ctx(&dev->root->pci->dev);
	if (IS_ERR(dev->alloc_ctx)) {
		ret = PTR_ERR(dev->alloc_ctx);
		goto vb2_dma_contig_init_ctx_fail;
	}

	v4l2_ctrl_handler_init(hdl, 6);
	v4l2_ctrl_new_std(hdl, &tw5864_ctrl_ops,
			V4L2_CID_BRIGHTNESS, -128, 127, 1, 20);
	v4l2_ctrl_new_std(hdl, &tw5864_ctrl_ops,
			V4L2_CID_CONTRAST, 0, 255, 1, 100);
	v4l2_ctrl_new_std(hdl, &tw5864_ctrl_ops,
			V4L2_CID_SATURATION, 0, 255, 1, 128);
	/* NTSC only */
	v4l2_ctrl_new_std(hdl, &tw5864_ctrl_ops,
			V4L2_CID_HUE, -128, 127, 1, 0);
	v4l2_ctrl_new_std(hdl, &tw5864_ctrl_ops,
			V4L2_CID_COLOR_KILLER, 0, 1, 1, 0);
	v4l2_ctrl_new_std(hdl, &tw5864_ctrl_ops,
			V4L2_CID_CHROMA_AGC, 0, 1, 1, 1);
	v4l2_ctrl_new_std_menu(hdl, &tw5864_ctrl_ops,
			V4L2_CID_DETECT_MD_MODE,
			V4L2_DETECT_MD_MODE_THRESHOLD_GRID, 0,
			V4L2_DETECT_MD_MODE_DISABLED);
	v4l2_ctrl_new_std(hdl, &tw5864_ctrl_ops,
			V4L2_CID_DETECT_MD_GLOBAL_THRESHOLD,
			tw5864_md_thresholds.min, tw5864_md_thresholds.max,
			tw5864_md_thresholds.step, tw5864_md_thresholds.def);
	input->md_threshold_grid_ctrl =
		v4l2_ctrl_new_custom(hdl, &tw5864_md_thresholds, NULL);
	if (hdl->error) {
		ret = hdl->error;
		goto v4l2_ctrl_fail;
	}
	dev->vdev.ctrl_handler = hdl;
	v4l2_ctrl_handler_setup(hdl);


	ret = video_register_device(&dev->vdev, VFL_TYPE_GRABBER, video_nr);
	if (ret)
		goto v4l2_ctrl_fail;

	pr_info("%s (IRQ %d): registered video device %s\n", dev->root->name,
			dev->root->pci->irq, video_device_node_name(&dev->vdev));

	return 0;

v4l2_ctrl_fail:
	v4l2_ctrl_handler_free(hdl);
	vb2_dma_contig_cleanup_ctx(dev->alloc_ctx);
vb2_dma_contig_init_ctx_fail:
	vb2_queue_release(&dev->vidq);
vb2_q_init_fail:
	mutex_destroy(&dev->lock);

	return ret;
}

static void tw5864_video_input_fini(struct tw5864_input *dev)
{
	video_unregister_device(&dev->vdev);
	v4l2_ctrl_handler_free(&dev->hdl);
	vb2_dma_contig_cleanup_ctx(dev->alloc_ctx);
	vb2_queue_release(&dev->vidq);
	mutex_destroy(&dev->lock);
}

void tw5864_video_fini(struct tw5864_dev *dev)
{
	int i;

	for (i = 0; i < TW5864_INPUTS; i++)
		tw5864_video_input_fini(&dev->inputs[i]);

	for (i = 0; i < H264_BUF_CNT; i++) {
		dma_free_coherent(&dev->pci->dev, H264_VLC_BUF_SIZE, dev->h264_vlc_buf[i].addr, dev->h264_vlc_buf[i].dma_addr);
		dma_free_coherent(&dev->pci->dev, H264_MV_BUF_SIZE, dev->h264_mv_buf[i].addr, dev->h264_mv_buf[i].dma_addr);
	}
}

void tw5864_prepare_frame_headers(struct tw5864_input *input)
{
	struct tw5864_dev *dev = input->root;
	struct tw5864_buf *vb = input->vb;
	u8 *dst;
	unsigned long dst_size;
	unsigned long dst_space;

	u8 *sl_hdr;
	unsigned long space_before_sl_hdr;

	if (!vb) {
		spin_lock(&input->slock);
		if (list_empty(&input->active)) {
			spin_unlock(&input->slock);
			input->vb = NULL;
			return;
		}
		vb = list_first_entry(&input->active, struct tw5864_buf, list);
		list_del(&vb->list);
		spin_unlock(&input->slock);
	}

	dst = vb2_plane_vaddr(&vb->vb, 0);
	dst_size = vb2_plane_size(&vb->vb, 0);
	dst_space = dst_size;

	/*
	 * Generate H264 headers:
	 * If this is first frame, put SPS and PPS
	 */
	if (input->frame_seqno == 0)
		tw5864_h264_put_stream_header(input->h264, &dst, &dst_space, QP_VALUE, input->width, input->height);

	/* Put slice header */
	sl_hdr = dst;
	space_before_sl_hdr = dst_space;
	tw5864_h264_put_slice_header(input->h264, &dst, &dst_space, input->h264_idr_pic_id, input->h264_frame_seqno_in_gop, &input->tail_nb_bits, &input->tail);
	dev_dbg(&dev->pci->dev, "slice_header for gop seqno %d: length: %d, tail: %d bits\n",
			input->h264_frame_seqno_in_gop, space_before_sl_hdr - dst_space,
			input->tail_nb_bits);
	dev_dbg(&dev->pci->dev, "slice header: %02x %02x %02x %02x  %02x %02x %02x %02x ||| tail: %02x\n",
			sl_hdr[0],
			sl_hdr[1],
			sl_hdr[2],
			sl_hdr[3],
			sl_hdr[4],
			sl_hdr[5],
			sl_hdr[6],
			sl_hdr[7],
			input->tail);
	input->vb = vb;
	input->buf_cur_ptr = dst;
	input->buf_cur_space_left = dst_space;
}

/*
 * Returns heuristic motion detection metric value from known components of
 * hardware-provided Motion Vector Data.
 */
static unsigned int tw5864_md_metric_from_mvd(u32 mvd)
{
	unsigned int reserved = mvd >> 31;
	unsigned int mb_type = (mvd >> 28) & 0x7;
	/* non_zero_members: number of non-zero residuals in each macro block
	 * after quantization */
	unsigned int non_zero_members = (mvd >> 20) & 0xff;
	unsigned int mv_y = (mvd >> 10) & 0x3ff;
	unsigned int mv_x = mvd & 0x3ff;

	/* heuristic: */
	mv_x &= 0x0f;
	mv_y &= 0x0f;

	return mv_y + mv_x;
}

static int tw5864_is_motion_triggered(struct tw5864_input *input)
{
	struct tw5864_dev *dev = input->root;
	u32 *mv = (u32 *)dev->h264_mv_buf[0].addr;
	int i;
	int detected = 0;
	unsigned int md_cells = MD_CELLS_HOR * MD_CELLS_VERT;

	/* Stats */
#ifdef DEBUG
	unsigned int max = 0;
	unsigned int min = UINT_MAX;
	unsigned int sum = 0;
	unsigned int cnt_above_thresh = 0;
#endif

	for (i = 0; i < md_cells; i++) {
		const u16 thresh = input->md_threshold_grid_values[i];
		const unsigned int metric = tw5864_md_metric_from_mvd(mv[i]);
		if (metric > thresh)
			detected = 1;

#ifdef DEBUG
		if (metric > thresh)
			cnt_above_thresh++;
		if (metric > max)
			max = metric;
		if (metric < min)
			min = metric;
		sum += metric;
#else
		if (detected)
			break;
#endif
	}
#ifdef DEBUG
	dev_dbg(&dev->pci->dev, "input %d, frame md stats: min %u, max %u, avg %u, cells above threshold: %u\n", input->input_number, min, max, sum / md_cells, cnt_above_thresh);
#endif
	return detected;
}

#ifdef MD_DUMP
static void tw5864_md_dump(struct tw5864_input *input)
{
	struct tw5864_dev *dev = input->root;
	u32 *mv = (u32 *)dev->h264_mv_buf[0].addr;
	int offset = 0;
	int i;

	if (input->h264_frame_seqno_in_gop) {
		offset = 0;
		for (i = 0; i < MD_CELLS_VERT; i++) {
			dev_dbg(&dev->pci->dev, "MVD [%02d]: %08x %08x %08x %08x   %08x %08x %08x %08x   %08x %08x %08x %08x   %08x %08x %08x %08x\n",
					i,
					mv[offset +  0],
					mv[offset +  1],
					mv[offset +  2],
					mv[offset +  3],
					mv[offset +  4],
					mv[offset +  5],
					mv[offset +  6],
					mv[offset +  7],
					mv[offset +  8],
					mv[offset +  9],
					mv[offset + 10],
					mv[offset + 11],
					mv[offset + 12],
					mv[offset + 13],
					mv[offset + 14],
					mv[offset + 15]
			       );
			offset += MD_CELLS_HOR;
		}
		offset = 0;
		for (i = 0; i < MD_CELLS_VERT; i++) {
			dev_dbg(&dev->pci->dev, "MD heur [%02d]: % 2x % 2x % 2x % 2x   % 2x % 2x % 2x % 2x   % 2x % 2x % 2x % 2x   % 2x % 2x % 2x % 2x\n",
					i,
					tw5864_md_metric_from_mvd(mv[offset +  0]),
					tw5864_md_metric_from_mvd(mv[offset +  1]),
					tw5864_md_metric_from_mvd(mv[offset +  2]),
					tw5864_md_metric_from_mvd(mv[offset +  3]),
					tw5864_md_metric_from_mvd(mv[offset +  4]),
					tw5864_md_metric_from_mvd(mv[offset +  5]),
					tw5864_md_metric_from_mvd(mv[offset +  6]),
					tw5864_md_metric_from_mvd(mv[offset +  7]),
					tw5864_md_metric_from_mvd(mv[offset +  8]),
					tw5864_md_metric_from_mvd(mv[offset +  9]),
					tw5864_md_metric_from_mvd(mv[offset + 10]),
					tw5864_md_metric_from_mvd(mv[offset + 11]),
					tw5864_md_metric_from_mvd(mv[offset + 12]),
					tw5864_md_metric_from_mvd(mv[offset + 13]),
					tw5864_md_metric_from_mvd(mv[offset + 14]),
					tw5864_md_metric_from_mvd(mv[offset + 15])
			       );
			offset += MD_CELLS_HOR;
		}
	}
}
#endif

void tw5864_handle_frame(struct tw5864_input *input, unsigned long frame_len)
{
	struct tw5864_dev *dev = input->root;
	struct tw5864_buf *vb;
	unsigned long dst_size;
	unsigned long dst_space;
	int skip_bytes = 3;

	dev_dbg(&dev->pci->dev, "%s: %d %s frame_len = %d\n", __FILE__, __LINE__, __PRETTY_FUNCTION__, frame_len);
#if 0
	dev_dbg(&dev->pci->dev, "vlc: %02hhx %02hhx %02hhx %02hhx  %02hhx %02hhx %02hhx %02hhx   %02hhx %02hhx %02hhx %02hhx  %02hhx %02hhx %02hhx %02hhx \n",
			((u8 *)dev->h264_vlc_buf[0].addr)[0x0],
			((u8 *)dev->h264_vlc_buf[0].addr)[0x1],
			((u8 *)dev->h264_vlc_buf[0].addr)[0x2],
			((u8 *)dev->h264_vlc_buf[0].addr)[0x3],

			((u8 *)dev->h264_vlc_buf[0].addr)[0x4],
			((u8 *)dev->h264_vlc_buf[0].addr)[0x5],
			((u8 *)dev->h264_vlc_buf[0].addr)[0x6],
			((u8 *)dev->h264_vlc_buf[0].addr)[0x7],

			((u8 *)dev->h264_vlc_buf[0].addr)[0x8],
			((u8 *)dev->h264_vlc_buf[0].addr)[0x9],
			((u8 *)dev->h264_vlc_buf[0].addr)[0xa],
			((u8 *)dev->h264_vlc_buf[0].addr)[0xb],

			((u8 *)dev->h264_vlc_buf[0].addr)[0xc],
			((u8 *)dev->h264_vlc_buf[0].addr)[0xd],
			((u8 *)dev->h264_vlc_buf[0].addr)[0xe],
			((u8 *)dev->h264_vlc_buf[0].addr)[0xf]);
#endif
	spin_lock(&input->slock);
	vb = input->vb;
	input->vb = NULL;
	spin_unlock(&input->slock);

	if (!vb) {  /* Gone because of disabling */
		dev_dbg(&dev->pci->dev, "vb is empty, dropping frame\n");
		return;
	}

	u8 *dst = input->buf_cur_ptr;
	dst_size = vb2_plane_size(&vb->vb, 0);

	dst_space = input->buf_cur_space_left;
	frame_len -= skip_bytes;  /* skip first bytes of frame produced by hardware */
	if (WARN_ON_ONCE(dst_space < frame_len)) {
		dev_err_once(&dev->pci->dev, "Left space in vb2 buffer %lu is insufficient for frame length %lu, writing truncated frame\n", dst_space, frame_len);
		frame_len = dst_space;
	}
	u8 tail_mask = 0xff, vlc_mask = 0;
	int i;
	for (i = 0; i < 8 - input->tail_nb_bits; i++)
		vlc_mask |= 1 << i;
	tail_mask = (~vlc_mask) & 0xff;

	tail_mask = vlc_mask = 0xff;
	u8 vlc_first_byte = ((u8 *)(dev->h264_vlc_buf[0].addr + skip_bytes))[0];
	dst[0] = (input->tail & tail_mask) | (vlc_first_byte  & vlc_mask );
	skip_bytes++;
	frame_len--;
	dst++;
	dst_space--;
	memcpy(dst, dev->h264_vlc_buf[0].addr + skip_bytes, frame_len);
	dst_space -= frame_len;
	vb2_set_plane_payload(&vb->vb, 0, dst_size - dst_space);

	struct timeval now;
	do_gettimeofday(&now);
	timersub(&now, &input->start_time, &vb->vb.v4l2_buf.timestamp);

	/* Check for motion flags */
	if (
            input->h264_frame_seqno_in_gop /* P-frame */ &&
            tw5864_is_motion_triggered(input)) {
		struct v4l2_event ev = {
			.type = V4L2_EVENT_MOTION_DET,
			.u.motion_det = {
				.flags = V4L2_EVENT_MD_FL_HAVE_FRAME_SEQ,
				.frame_sequence = &vb->vb.v4l2_buf.sequence,
			},
		};

		v4l2_event_queue(&input->vdev, &ev);
	}

	vb2_buffer_done(&vb->vb, VB2_BUF_STATE_DONE);

#ifdef MD_DUMP
	tw5864_md_dump(input);
#endif
}

v4l2_std_id tw5864_get_v4l2_std(enum tw5864_vid_std std)
{
	switch (std) {
		case STD_NTSC: return V4L2_STD_NTSC_M;
		case STD_PAL: return V4L2_STD_PAL_B;
		case STD_SECAM: return V4L2_STD_SECAM_B;
		case STD_INVALID: WARN_ON_ONCE(1); return 0;
	}
	return 0;
}

enum tw5864_vid_std tw5864_from_v4l2_std(v4l2_std_id v4l2_std)
{
	if (v4l2_std & V4L2_STD_NTSC) {
		return STD_NTSC;
	} else if (v4l2_std & V4L2_STD_PAL) {
		return STD_PAL;
	} else if (v4l2_std & V4L2_STD_SECAM) {
		return STD_SECAM;
	} else {
		WARN_ON_ONCE(1);
		return STD_AUTO;
	}
}
