<core_definition xmlns="http://www.arm.com/core_definition" xmlns:cr="http://www.arm.com/core_reg" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:tcf="http://com.arm.targetconfigurationeditor" xsi:schemaLocation="http://www.arm.com/core_definition ../Schemas/core_definition.xsd" architecture="ARMv7AV">
  <name>Cortex-A15</name>
  <internal_name>Cortex-A15</internal_name>
  <series>A</series>
  <reg_filter id="A15_AARCH32" gui_name="AArch32"/>
  <cr:register_list filter="A15_AARCH32" name="Core" display_by_default="true">

    <register xmlns="http://www.arm.com/core_reg" name="R0" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R0</gui_name>
      <description language="en">R0</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R1" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R1</gui_name>
      <description language="en">R1</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R2" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R2</gui_name>
      <description language="en">R2</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R3" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R3</gui_name>
      <description language="en">R3</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R4" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R4</gui_name>
      <description language="en">R4</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R5" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R5</gui_name>
      <description language="en">R5</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R6" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R6</gui_name>
      <description language="en">R6</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R7" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R7</gui_name>
      <description language="en">R7</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R8" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R8</gui_name>
      <description language="en">R8</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R9" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R9</gui_name>
      <description language="en">R9</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R10" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R10</gui_name>
      <description language="en">R10</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R11" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R11</gui_name>
      <description language="en">R11</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R12" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R12</gui_name>
      <description language="en">R12</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R13" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">SP</gui_name>
      <device_name type="alternative">SP</device_name>
      <description language="en">Stack Pointer</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R14" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">LR</gui_name>
      <device_name type="alternative">LR</device_name>
      <description language="en">Link Register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R15" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">PC</gui_name>
      <device_name type="alternative">PC</device_name>
      <description language="en">Program Counter</description>
    </register>


    <register xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="CPSR" size="4" access="RMW" xml:base="Registers/CPSR/V7_virt.xml">
      <gui_name language="en">CPSR</gui_name>
      <description language="en">Current Program Status Register</description>

      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N">
        <gui_name language="en">N</gui_name>
        <description language="en">Negative/Less than flag</description>
        <definition>[31]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z">
        <gui_name language="en">Z</gui_name>
        <description language="en">Zero flag</description>
        <definition>[30]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Carry or Borrow or Extend flag</description>
        <definition>[29]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V">
        <gui_name language="en">V</gui_name>
        <description language="en">Overflow flag</description>
        <definition>[28]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q">
        <gui_name language="en">Q</gui_name>
        <description language="en">Saturation flag</description>
        <definition>[27]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT">
        <gui_name language="en">IT</gui_name>
        <description language="en">If-Then execution state</description>
        <definition>[15:10][26:25]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J">
        <gui_name language="en">J</gui_name>
        <description language="en">Jazelle state</description>
        <definition>[24]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE">
        <gui_name language="en">GE</gui_name>
        <description language="en">Greater than or Equal flags, for SIMD instructions</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E">
        <gui_name language="en">E</gui_name>
        <description language="en">Data endianness</description>
        <definition>[9]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Asynchronous abort disable</description>
        <definition>[8]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">IRQ disable</description>
        <definition>[7]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F">
        <gui_name language="en">F</gui_name>
        <description language="en">FIQ disable</description>
        <definition>[6]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T">
        <gui_name language="en">T</gui_name>
        <description language="en">Thumb state</description>
        <definition>[5]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT">
        <gui_name language="en">M</gui_name>
        <description language="en">Mode</description>
        <definition>[4:0]</definition>
      </bitField>

    </register>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="IRQ" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">IRQ</gui_name>
      <description language="en">Banked Core Registers In IRQ mode</description>
      <register name="R13_IRQ" size="4" access="RW">
        <gui_name language="en">SP_IRQ</gui_name>
        <device_name type="alternative">SP_IRQ</device_name>
        <description language="en">Stack Pointer in IRQ mode</description>
      </register>
      <register name="R14_IRQ" size="4" access="RW">
        <gui_name language="en">LR_IRQ</gui_name>
        <device_name type="alternative">LR_IRQ</device_name>
        <description language="en">Link Register in IRQ mode</description>
      </register>
      <register name="SPSR_IRQ" size="4" access="RW">
        <gui_name language="en">SPSR_IRQ</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="FIQ" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">FIQ</gui_name>
      <description language="en">Banked Core Registers In FIQ mode</description>
      <register name="R8_FIQ" size="4" access="RW">
        <gui_name language="en">R8_FIQ</gui_name>
        <description language="en">R8 in FIQ mode</description>
      </register>
      <register name="R9_FIQ" size="4" access="RW">
        <gui_name language="en">R9_FIQ</gui_name>
        <description language="en">R9 in FIQ mode</description>
      </register>
      <register name="R10_FIQ" size="4" access="RW">
        <gui_name language="en">R10_FIQ</gui_name>
        <description language="en">R10 in FIQ mode</description>
      </register>
      <register name="R11_FIQ" size="4" access="RW">
        <gui_name language="en">R11_FIQ</gui_name>
        <description language="en">R11 in FIQ mode</description>
      </register>
      <register name="R12_FIQ" size="4" access="RW">
        <gui_name language="en">R12_FIQ</gui_name>
        <description language="en">R12 in FIQ mode</description>
      </register>
      <register name="R13_FIQ" size="4" access="RW">
        <gui_name language="en">SP_FIQ</gui_name>
        <device_name type="alternative">SP_FIQ</device_name>
        <description language="en">Stack Pointer in FIQ mode</description>
      </register>
      <register name="R14_FIQ" size="4" access="RW">
        <gui_name language="en">LR_FIQ</gui_name>
        <device_name type="alternative">LR_FIQ</device_name>
        <description language="en">Link Register in FIQ mode</description>
      </register>
      <register name="SPSR_FIQ" size="4" access="RW">
        <gui_name language="en">SPSR_FIQ</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="UND" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">UND</gui_name>
      <description language="en">Banked Core Registers In UND mode</description>
      <register name="R13_UND" size="4" access="RW">
        <gui_name language="en">SP_UND</gui_name>
        <device_name type="alternative">SP_UND</device_name>
        <description language="en">Stack Pointer in UND mode</description>
      </register>
      <register name="R14_UND" size="4" access="RW">
        <gui_name language="en">LR_UND</gui_name>
        <device_name type="alternative">LR_UND</device_name>
        <description language="en">Link Register in UND mode</description>
      </register>
      <register name="SPSR_UND" size="4" access="RW">
        <gui_name language="en">SPSR_UND</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="ABT" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">ABT</gui_name>
      <description language="en">Banked Core Registers In ABT mode</description>
      <register name="R13_ABT" size="4" access="RW">
        <gui_name language="en">SP_ABT</gui_name>
        <device_name type="alternative">SP_ABT</device_name>
        <description language="en">Stack Pointer in ABT mode</description>
      </register>
      <register name="R14_ABT" size="4" access="RW">
        <gui_name language="en">LR_ABT</gui_name>
        <device_name type="alternative">LR_ABT</device_name>
        <description language="en">Link Register in ABT mode</description>
      </register>
      <register name="SPSR_ABT" size="4" access="RW">
        <gui_name language="en">SPSR_ABT</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="SVC" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">SVC</gui_name>
      <description language="en">Banked Core Registers In SVC mode</description>
      <register name="R13_SVC" size="4" access="RW">
        <gui_name language="en">SP_SVC</gui_name>
        <device_name type="alternative">SP_SVC</device_name>
        <description language="en">Stack Pointer in SVC mode</description>
      </register>
      <register name="R14_SVC" size="4" access="RW">
        <gui_name language="en">LR_SVC</gui_name>
        <device_name type="alternative">LR_SVC</device_name>
        <description language="en">Link Register in SVC mode</description>
      </register>
      <register name="SPSR_SVC" size="4" access="RW">
        <gui_name language="en">SPSR_SVC</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="USR" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">USR</gui_name>
      <description language="en">Banked Core Registers In USR mode</description>
      <register name="R8_USR" size="4" access="RW">
        <gui_name language="en">R8_USR</gui_name>
        <description language="en">R8 in USR mode</description>
      </register>
      <register name="R9_USR" size="4" access="RW">
        <gui_name language="en">R9_USR</gui_name>
        <description language="en">R9 in USR mode</description>
      </register>
      <register name="R10_USR" size="4" access="RW">
        <gui_name language="en">R10_USR</gui_name>
        <description language="en">R10 in USR mode</description>
      </register>
      <register name="R11_USR" size="4" access="RW">
        <gui_name language="en">R11_USR</gui_name>
        <description language="en">R11 in USR mode</description>
      </register>
      <register name="R12_USR" size="4" access="RW">
        <gui_name language="en">R12_USR</gui_name>
        <description language="en">R12 in USR mode</description>
      </register>
      <register name="R13_USR" size="4" access="RW">
        <gui_name language="en">SP_USR</gui_name>
        <device_name type="alternative">SP_USR</device_name>
        <description language="en">Stack Pointer in USR mode</description>
      </register>
      <register name="R14_USR" size="4" access="RW">
        <gui_name language="en">LR_USR</gui_name>
        <device_name type="alternative">LR_USR</device_name>
        <description language="en">Link Register in USR mode</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="MON" xml:base="Registers/tz_registers.xml">
      <gui_name language="en">MON</gui_name>
      <description language="en">Banked Core Registers In MON mode</description>
      <register name="R13_MON" size="4" access="RW">
        <gui_name language="en">SP_MON</gui_name>
        <device_name type="alternative">SP_MON</device_name>
        <description language="en">Stack Pointer in MON mode</description>
      </register>
      <register name="R14_MON" size="4" access="RW">
        <gui_name language="en">LR_MON</gui_name>
        <device_name type="alternative">LR_MON</device_name>
        <description language="en">Link Register in MON mode</description>
      </register>
      <register name="SPSR_MON" size="4" access="RW">
        <gui_name language="en">SPSR_MON</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="HYP" xml:base="Registers/hyp_registers.xml">
      <gui_name language="en">HYP</gui_name>
      <description language="en">Banked Core Registers In HYP mode</description>
      <register name="SPSR_HYP" size="4" access="RW">
        <gui_name language="en">SPSR_HYP</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
      <register name="R13_HYP" size="4" access="RW">
        <gui_name language="en">SP_HYP</gui_name>
        <device_name type="alternative">SP_HYP</device_name>
        <description language="en">Stack Pointer in HYP mode</description>
      </register>
      <register name="ELR_HYP" size="4" access="RW">
        <gui_name language="en">ELR_HYP</gui_name>
        <description language="en">Exception Link Register</description>
      </register>
    </register_group>

    <!-- Mode enum vals -->

    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CPSR_MODE_BIT" values="USR=0x10,FIQ=0x11,IRQ=0x12,SVC=0x13,MON=0x16,UND=0x1B,ABT=0x17,HYP=0x1A,SYS=0x1F" xml:base="Registers/CPSR/V7_virt.xml"/>

  </cr:register_list>
  <cr:register_list filter="A15_AARCH32" name="CP15">

    <register_group xmlns="http://www.arm.com/core_reg" name="ID" xml:base="Registers/CP15/Cortex-v7A_ID.xml">
      <!-- See ARMv7-AR Architecture Reference Manual C.b B5.8.2 (p.1792) -->
      <gui_name language="en">ID</gui_name>
      <description language="en">ID Registers</description>
      <register access="RO" name="MIDR" size="4">
        <gui_name language="en">MIDR</gui_name>
        <alias_name>CP15_MIDR</alias_name>
        <device_name type="rvi">CP15_MIDR</device_name>
        <device_name type="cadi">MIDR</device_name>
        <device_name type="rvi">CP15_MIDR</device_name>
        <device_name type="cadi">MIDR</device_name>
        <description language="en">Main ID</description>
        <bitField conditional="false" name="Implementer" enumerationId="MIDR_I">
          <gui_name language="en">Implementer</gui_name>
          <description language="en">Indicates the implementer code</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="Variant">
          <gui_name language="en">Variant</gui_name>
          <description language="en">Indicates the variant number of the processor: this is the major revision number n in the rn part of the rnpn description of the product revision status</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="Architecture" enumerationId="MIDR_A">
          <gui_name language="en">Architecture</gui_name>
          <description language="en">Indicates the architecture code</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="Primary">
          <gui_name language="en">Primary</gui_name>
          <description language="en">Indicates the primary part number</description>
          <definition>[15:4]</definition>
        </bitField>
        <bitField conditional="false" name="Revision">
          <gui_name language="en">Revision</gui_name>
          <description language="en">Indicates the minor revision number of the processor: this is the minor revision number n in the pn part of the rnpn description of the product revision status</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="CTR" size="4">
        <gui_name language="en">CTR</gui_name>
        <alias_name>CP15_CTR</alias_name>
        <device_name type="rvi">CP15_CTR</device_name>
        <device_name type="cadi">CTR</device_name>
        <device_name type="rvi">CP15_CTR</device_name>
        <device_name type="cadi">CTR</device_name>
        <description language="en">Cache Type Register</description>
        <bitField conditional="false" name="F" enumerationId="CTR_F">
          <gui_name language="en">F</gui_name>
          <description language="en">ARMv7 register format</description>
          <definition>[31:29]</definition>
        </bitField>
        <bitField conditional="false" name="CWG" enumerationId="CTR_GRAN">
          <gui_name language="en">CWG</gui_name>
          <description language="en">Cache Writeback Granule</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="ERG" enumerationId="CTR_GRAN">
          <gui_name language="en">ERG</gui_name>
          <description language="en">Exclusives Reservation Granule</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="DMinLine" enumerationId="CTR_GRAN">
          <gui_name language="en">DMinLine</gui_name>
          <description language="en">Log2 of the number of words in the smallest cache line of all the data and unified caches under the core control</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="L1IP" enumerationId="CTR_L1IP">
          <gui_name language="en">L1IP</gui_name>
          <description language="en">Indicates the level 1 instruction cache policy for indexing and tagging</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="IminLine" enumerationId="CTR_GRAN">
          <gui_name language="en">IminLine</gui_name>
          <description language="en">Log2 of the number of words in the smallest cache line of all the instruction caches under the control of the processor</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="TCMTR" size="4">
        <gui_name language="en">TCMTR</gui_name>
        <alias_name>CP15_TCMTR</alias_name>
        <device_name type="rvi">CP15_TCMTR</device_name>
        <device_name type="cadi">TCMTR</device_name>
        <device_name type="rvi">CP15_TCMTR</device_name>
        <device_name type="cadi">TCMTR</device_name>
        <description language="en">TCM Type Register</description>
      </register>
      <register access="RO" name="TLBTR" size="4">
        <gui_name language="en">TLBTR</gui_name>
        <alias_name>CP15_TLBTR</alias_name>
        <device_name type="rvi">CP15_TLBTR</device_name>
        <device_name type="cadi">TLBTR</device_name>
        <device_name type="rvi">CP15_TLBTR</device_name>
        <device_name type="cadi">TLBTR</device_name>
        <description language="en">TLB Type Register</description>
        <bitField conditional="false" name="NU" enumerationId="TLBTR_U">
          <gui_name language="en">NU</gui_name>
          <description language="en">Not Unified: indicates whether the implementation has a unified TLB</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="MPIDR" size="4">
        <gui_name language="en">MPIDR</gui_name>
        <alias_name>CP15_MPIDR</alias_name>
        <device_name type="rvi">CP15_MPIDR</device_name>
        <device_name type="cadi">MPIDR</device_name>
        <device_name type="rvi">CP15_MPIDR</device_name>
        <device_name type="cadi">MPIDR</device_name>
        <description language="en">Multiprocessor Affinity Register</description>
        <bitField conditional="false" name="U" enumerationId="MPIDR_U">
          <gui_name language="en">U</gui_name>
          <description language="en">U bit: 1 = Processor is always part of a uniprocessor system</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="MT">
          <gui_name language="en">MT</gui_name>
          <description language="en">Indicates whether the lowest level of affinity consists of logical processors that are implemented using a multi-threading type approach</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" name="CID">
          <gui_name language="en">CID</gui_name>
          <description language="en">Indicates the value read in the CLUSTERID configuration pin: it identifies a Cortex-A15 processor in a system with more than one Cortex-A15 processor present</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="CPUID">
          <gui_name language="en">CPUID</gui_name>
          <description language="en">Indicates the processor number in the Cortex-A15 processor</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="REVIDR" size="4">
        <gui_name language="en">REVIDR</gui_name>
        <alias_name>CP15_REVIDR</alias_name>
        <device_name type="rvi">CP15_REVIDR</device_name>
        <device_name type="cadi">REVIDR</device_name>
        <device_name type="rvi">CP15_REVIDR</device_name>
        <device_name type="cadi">REVIDR</device_name>
        <description language="en">Revision ID</description>
      </register>
      <register access="RO" name="ID_PFR0" size="4">
        <gui_name language="en">ID_PFR0</gui_name>
        <alias_name>CP15_ID_PFR0</alias_name>
        <device_name type="rvi">CP15_ID_PFR0</device_name>
        <device_name type="cadi">ID_PFR0</device_name>
        <device_name type="rvi">CP15_ID_PFR0</device_name>
        <device_name type="cadi">ID_PFR0</device_name>
        <description language="en">Processor Feature Register 0</description>
        <bitField conditional="false" name="S3" enumerationId="ID_PFR0_STATE3">
          <gui_name language="en">S3</gui_name>
          <description language="en">Indicates support for Thumb Execution Environment (ThumbEE) instruction set</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="S2" enumerationId="ID_PFR0_STATE2">
          <gui_name language="en">S2</gui_name>
          <description language="en">Indicates support for Jazelle extension</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="S1" enumerationId="ID_PFR0_STATE1">
          <gui_name language="en">S1</gui_name>
          <description language="en">Indicates support for Thumb instruction set</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="S0" enumerationId="ID_PFR0_STATE0">
          <gui_name language="en">S0</gui_name>
          <description language="en">Indicates support for ARM instruction set</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_PFR1" size="4">
        <gui_name language="en">ID_PFR1</gui_name>
        <alias_name>CP15_ID_PFR1</alias_name>
        <device_name type="rvi">CP15_ID_PFR1</device_name>
        <device_name type="cadi">ID_PFR1</device_name>
        <device_name type="rvi">CP15_ID_PFR1</device_name>
        <device_name type="cadi">ID_PFR1</device_name>
        <description language="en">Processor Feature Register 1</description>
        <bitField conditional="false" name="GT" enumerationId="GENERIC_NOTSUPP_SUPP">
          <gui_name language="en">GT</gui_name>
          <description language="en">Generic Timer</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="VE" enumerationId="GENERIC_NOTSUPP_SUPP">
          <gui_name language="en">VE</gui_name>
          <description language="en">Virtualization Extension</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="MP" enumerationId="GENERIC_NOTSUPP_SUPP">
          <gui_name language="en">MP</gui_name>
          <description language="en">M-profile Programmer's model</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="SE" enumerationId="GENERIC_NOTSUPP_SUPP">
          <gui_name language="en">SE</gui_name>
          <description language="en">Security Extension</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="P" enumerationId="ID_PFR1_P">
          <gui_name language="en">P</gui_name>
          <description language="en">Programmer's model</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_DFR0" size="4">
        <gui_name language="en">ID_DFR0</gui_name>
        <alias_name>CP15_ID_DFR0</alias_name>
        <device_name type="rvi">CP15_ID_DFR0</device_name>
        <device_name type="cadi">ID_DFR0</device_name>
        <device_name type="rvi">CP15_ID_DFR0</device_name>
        <device_name type="cadi">ID_DFR0</device_name>
        <description language="en">Debug Feature Register 0</description>
        <bitField conditional="false" name="PMM" enumerationId="ID_DFR0_PMM">
          <gui_name language="en">PMM</gui_name>
          <description language="en">Performance Monitors Extension</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="UC" enumerationId="GENERIC_NOTSUPP_SUPP">
          <gui_name language="en">UC</gui_name>
          <description language="en">M-profile Debug model</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="MMT" enumerationId="ID_DFR0_MMT">
          <gui_name language="en">MMT</gui_name>
          <description language="en">Memory-mapped Trace model</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="CT" enumerationId="GENERIC_NOTSUPP_SUPP">
          <gui_name language="en">CT</gui_name>
          <description language="en">Coprocessor Trace model</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="MMC" enumerationId="ID_DFR0_MMC">
          <gui_name language="en">MMC</gui_name>
          <description language="en">Memory-mapped Debug model</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="CS" enumerationId="ID_DFR0_CS">
          <gui_name language="en">CS</gui_name>
          <description language="en">Coprocessor Secure Debug model</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="CC" enumerationId="ID_DFR0_CC">
          <gui_name language="en">CC</gui_name>
          <description language="en">Coprocessor Debug model</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_AFR0" size="4">
        <gui_name language="en">ID_AFR0</gui_name>
        <alias_name>CP15_ID_AFR0</alias_name>
        <device_name type="rvi">CP15_ID_AFR0</device_name>
        <device_name type="cadi">ID_AFR0</device_name>
        <device_name type="rvi">CP15_ID_AFR0</device_name>
        <device_name type="cadi">ID_AFR0</device_name>
        <description language="en">Auxiliary Feature Register 0</description>
      </register>
      <register access="RO" name="ID_MMFR0" size="4">
        <gui_name language="en">ID_MMFR0</gui_name>
        <alias_name>CP15_ID_MMFR0</alias_name>
        <device_name type="rvi">CP15_ID_MMFR0</device_name>
        <device_name type="cadi">ID_MMFR0</device_name>
        <device_name type="rvi">CP15_ID_MMFR0</device_name>
        <device_name type="cadi">ID_MMFR0</device_name>
        <description language="en">Memory Model Feature Register 0</description>
        <bitField conditional="false" name="IS" enumerationId="ID_MMFR0_IS">
          <gui_name language="en">IS</gui_name>
          <description language="en">Innermost shareability domain</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="FCSE" enumerationId="GENERIC_NOTSUPP_SUPP">
          <gui_name language="en">FCSE</gui_name>
          <description language="en">FCSE</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="AUX" enumerationId="ID_MMFR0_AUX">
          <gui_name language="en">AUX</gui_name>
          <description language="en">Auxiliary registers</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="TCM_DMA" enumerationId="ID_MMFR0_TCM_DMA">
          <gui_name language="en">TCM_DMA</gui_name>
          <description language="en">TCM and associated DMA support</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="SL" enumerationId="ID_MMFR0_SL">
          <gui_name language="en">SL</gui_name>
          <description language="en">Shareability levels</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="OS" enumerationId="ID_MMFR0_OS">
          <gui_name language="en">OS</gui_name>
          <description language="en">Outermost Shareability</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="PMSA" enumerationId="ID_MMFR0_PMSA">
          <gui_name language="en">PMSA</gui_name>
          <description language="en">PMSA support</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="VMSA" enumerationId="ID_MMFR0_VMSA">
          <gui_name language="en">VMSA</gui_name>
          <description language="en">VMSA support</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR1" size="4">
        <gui_name language="en">ID_MMFR1</gui_name>
        <alias_name>CP15_ID_MMFR1</alias_name>
        <device_name type="rvi">CP15_ID_MMFR1</device_name>
        <device_name type="cadi">ID_MMFR1</device_name>
        <device_name type="rvi">CP15_ID_MMFR1</device_name>
        <device_name type="cadi">ID_MMFR1</device_name>
        <description language="en">Memory Model Feature Register 1</description>
        <bitField conditional="false" name="BP" enumerationId="ID_MMFR1_BP">
          <gui_name language="en">BP</gui_name>
          <description language="en">Branch Predictor</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="L1_TC" enumerationId="ID_MMFR1_L1_TC">
          <gui_name language="en">L1_TC</gui_name>
          <description language="en">L1 cache Test and Clean</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="L1_AU" enumerationId="ID_MMFR1_L1_AU">
          <gui_name language="en">L1_AU</gui_name>
          <description language="en">L1 Unified cache ops</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="L1_AH" enumerationId="ID_MMFR1_L1_AH">
          <gui_name language="en">L1_AH</gui_name>
          <description language="en">L1 Harvard cache ops</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="L1_SWU" enumerationId="ID_MMFR1_L1_SWU">
          <gui_name language="en">L1_SWU</gui_name>
          <description language="en">L1 Unified cache set/way ops</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="L1_SWH" enumerationId="ID_MMFR1_L1_SWH">
          <gui_name language="en">L1_SWH</gui_name>
          <description language="en">L1 Harvard cache set/way ops</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="L1_VAU" enumerationId="ID_MMFR1_L1_VAs">
          <gui_name language="en">L1_VAU</gui_name>
          <description language="en">L1 Unified cache VA ops</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="L1_VAH" enumerationId="ID_MMFR1_L1_VAs">
          <gui_name language="en">L1_VAH</gui_name>
          <description language="en">L1 Harvard cache VA ops</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR2" size="4">
        <gui_name language="en">ID_MMFR2</gui_name>
        <alias_name>CP15_ID_MMFR2</alias_name>
        <device_name type="rvi">CP15_ID_MMFR2</device_name>
        <device_name type="cadi">ID_MMFR2</device_name>
        <device_name type="rvi">CP15_ID_MMFR2</device_name>
        <device_name type="cadi">ID_MMFR2</device_name>
        <description language="en">Memory Model Feature Register 2</description>
        <bitField conditional="false" name="HAF" enumerationId="ID_MMFR2_HAF">
          <gui_name language="en">HAF</gui_name>
          <description language="en">Hardware Access Flag</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="WFI" enumerationId="GENERIC_NOTSUPP_SUPP">
          <gui_name language="en">WFI</gui_name>
          <description language="en">Wait for interrupt stalling</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="MB" enumerationId="ID_MMFR2_MB">
          <gui_name language="en">MB</gui_name>
          <description language="en">Memory barrier features</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="TLBU" enumerationId="ID_MMFR2_TLBs">
          <gui_name language="en">TLBU</gui_name>
          <description language="en">TLB maintenance operation, unified</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="TLBH" enumerationId="ID_MMFR2_TLBs">
          <gui_name language="en">TLBH</gui_name>
          <description language="en">TLB maintenance operation, Harvard</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="L1_RANGE">
          <gui_name language="en">L1_RANGE</gui_name>
          <description language="en">L1 Harvard range</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="L1_BP" enumerationId="ID_MMFR2_L1_xP">
          <gui_name language="en">L1_BP</gui_name>
          <description language="en">L1 Harvard background prefetch</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="L1_FP" enumerationId="ID_MMFR2_L1_xP">
          <gui_name language="en">L1_FP</gui_name>
          <description language="en">L1 Harvard foreground prefetch</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR3" size="4">
        <gui_name language="en">ID_MMFR3</gui_name>
        <alias_name>CP15_ID_MMFR3</alias_name>
        <device_name type="rvi">CP15_ID_MMFR3</device_name>
        <device_name type="cadi">ID_MMFR3</device_name>
        <device_name type="rvi">CP15_ID_MMFR3</device_name>
        <device_name type="cadi">ID_MMFR3</device_name>
        <description language="en">Memory Model Feature Register 3</description>
        <bitField conditional="false" name="SS" enumerationId="ID_MMFR3_SS">
          <gui_name language="en">SS</gui_name>
          <description language="en">Supersection support</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="CMS" enumerationId="ID_MMFR3_CMS">
          <gui_name language="en">CMS</gui_name>
          <description language="en">Cached memory size</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="CW" enumerationId="ID_MMFR3_CW">
          <gui_name language="en">CW</gui_name>
          <description language="en">Coherent walk</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="MB" enumerationId="ID_MMFR3_MB">
          <gui_name language="en">MB</gui_name>
          <description language="en">Maintenance broadcast</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="BPM" enumerationId="ID_MMFR3_BPM">
          <gui_name language="en">BPM</gui_name>
          <description language="en">Branch predictor maintenance</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="CM_SETWAY" enumerationId="ID_MMFR3_CM_SETWAY">
          <gui_name language="en">CM_SETWAY</gui_name>
          <description language="en">Cache maintenance by set and way</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="CM_MVA" enumerationId="ID_MMFR3_CM_MVA">
          <gui_name language="en">CM_MVA</gui_name>
          <description language="en">Cache maintenance MVA</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR0" size="4">
        <gui_name language="en">ID_ISAR0</gui_name>
        <alias_name>CP15_ID_ISAR0</alias_name>
        <device_name type="rvi">CP15_ID_ISAR0</device_name>
        <device_name type="cadi">ID_ISAR0</device_name>
        <device_name type="rvi">CP15_ID_ISAR0</device_name>
        <device_name type="cadi">ID_ISAR0</device_name>
        <description language="en">Instruction Set Attribute Register 0</description>
        <bitField conditional="false" name="DIV" enumerationId="ID_ISAR0_DIV">
          <gui_name language="en">DIV</gui_name>
          <description language="en">Divide</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="DBG" enumerationId="ID_ISAR0_DBG">
          <gui_name language="en">DBG</gui_name>
          <description language="en">Debug</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="CP" enumerationId="ID_ISAR0_CP">
          <gui_name language="en">CP</gui_name>
          <description language="en">Coprocessor</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="CB" enumerationId="ID_ISAR0_CB">
          <gui_name language="en">CB</gui_name>
          <description language="en">CmpBranch</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="BF" enumerationId="ID_ISAR0_BF">
          <gui_name language="en">BF</gui_name>
          <description language="en">Bitfield</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="BC" enumerationId="ID_ISAR0_BC">
          <gui_name language="en">BC</gui_name>
          <description language="en">BitCount</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="ID_ISAR0_S">
          <gui_name language="en">S</gui_name>
          <description language="en">Swap</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR1" size="4">
        <gui_name language="en">ID_ISAR1</gui_name>
        <alias_name>CP15_ID_ISAR1</alias_name>
        <device_name type="rvi">CP15_ID_ISAR1</device_name>
        <device_name type="cadi">ID_ISAR1</device_name>
        <device_name type="rvi">CP15_ID_ISAR1</device_name>
        <device_name type="cadi">ID_ISAR1</device_name>
        <description language="en">Instruction Set Attribute Register 1</description>
        <bitField conditional="false" name="J" enumerationId="ID_ISAR1_J">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="INT" enumerationId="ID_ISAR1_INT">
          <gui_name language="en">INT</gui_name>
          <description language="en">Interwork</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="IMM" enumerationId="ID_ISAR1_IMM">
          <gui_name language="en">IMM</gui_name>
          <description language="en">Immediate</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="IT" enumerationId="GENERIC_NOTSUPP_SUPP">
          <gui_name language="en">IT</gui_name>
          <description language="en">IfThen</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="EXT" enumerationId="ID_ISAR1_EXT">
          <gui_name language="en">EXT</gui_name>
          <description language="en">Extend</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="EXC_AR" enumerationId="ID_ISAR1_EXC_AR">
          <gui_name language="en">EXC_AR</gui_name>
          <description language="en">Except_AR</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="EXC" enumerationId="ID_ISAR1_EXC">
          <gui_name language="en">EXC</gui_name>
          <description language="en">Except</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="END" enumerationId="ID_ISAR1_END">
          <gui_name language="en">END</gui_name>
          <description language="en">Endian</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR2" size="4">
        <gui_name language="en">ID_ISAR2</gui_name>
        <alias_name>CP15_ID_ISAR2</alias_name>
        <device_name type="rvi">CP15_ID_ISAR2</device_name>
        <device_name type="cadi">ID_ISAR2</device_name>
        <device_name type="rvi">CP15_ID_ISAR2</device_name>
        <device_name type="cadi">ID_ISAR2</device_name>
        <description language="en">Instruction Set Attribute Register 2</description>
        <bitField conditional="false" name="R" enumerationId="ID_ISAR2_R">
          <gui_name language="en">R</gui_name>
          <description language="en">Reversal</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="PSR_AR" enumerationId="ID_ISAR2_PSR_AR">
          <gui_name language="en">PSR_AR</gui_name>
          <description language="en">PSR</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="MU" enumerationId="ID_ISAR2_MU">
          <gui_name language="en">MU</gui_name>
          <description language="en">Advanced Multiply (unsigned)</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="MS" enumerationId="ID_ISAR2_MS">
          <gui_name language="en">MS</gui_name>
          <description language="en">Advanced Multiply (signed)</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="M" enumerationId="ID_ISAR2_M">
          <gui_name language="en">M</gui_name>
          <description language="en">Multiply</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="MAI" enumerationId="ID_ISAR2_MAI">
          <gui_name language="en">MAI</gui_name>
          <description language="en">Multi-access interruptible</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="MH" enumerationId="ID_ISAR2_MH">
          <gui_name language="en">MH</gui_name>
          <description language="en">Memory hint</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="LS" enumerationId="ID_ISAR2_LS">
          <gui_name language="en">LS</gui_name>
          <description language="en">Load and store</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR3" size="4">
        <gui_name language="en">ID_ISAR3</gui_name>
        <alias_name>CP15_ID_ISAR3</alias_name>
        <device_name type="rvi">CP15_ID_ISAR3</device_name>
        <device_name type="cadi">ID_ISAR3</device_name>
        <device_name type="rvi">CP15_ID_ISAR3</device_name>
        <device_name type="cadi">ID_ISAR3</device_name>
        <description language="en">Instruction Set Attribute Register 3</description>
        <bitField conditional="false" name="T2EE" enumerationId="ID_ISAR3_T2EE">
          <gui_name language="en">T2EE</gui_name>
          <description language="en">Thumb-2 executable environment</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="TNOP" enumerationId="GENERIC_NOTSUPP_SUPP">
          <gui_name language="en">TNOP</gui_name>
          <description language="en">True NOP</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="TC" enumerationId="ID_ISAR3_TC">
          <gui_name language="en">TC</gui_name>
          <description language="en">Thumb Copy</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="TB" enumerationId="ID_ISAR3_TB">
          <gui_name language="en">TB</gui_name>
          <description language="en">T2 Table Branch</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="SP" enumerationId="ID_ISAR3_SP">
          <gui_name language="en">SP</gui_name>
          <description language="en">Synchronisation Primitives</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="SVC" enumerationId="GENERIC_NOTSUPP_SUPP">
          <gui_name language="en">SVC</gui_name>
          <description language="en">SVC</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="SIMD" enumerationId="ID_ISAR3_SIMD">
          <gui_name language="en">SIMD</gui_name>
          <description language="en">SIMD</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="ID_ISAR3_S">
          <gui_name language="en">S</gui_name>
          <description language="en">Saturate</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR4" size="4">
        <gui_name language="en">ID_ISAR4</gui_name>
        <alias_name>CP15_ID_ISAR4</alias_name>
        <device_name type="rvi">CP15_ID_ISAR4</device_name>
        <device_name type="cadi">ID_ISAR4</device_name>
        <device_name type="rvi">CP15_ID_ISAR4</device_name>
        <device_name type="cadi">ID_ISAR4</device_name>
        <description language="en">Instruction Set Attribute Register 4</description>
        <bitField conditional="false" name="SWP" enumerationId="ID_ISAR4_SWP">
          <gui_name language="en">SWP</gui_name>
          <description language="en">Bus locking for SWP/SWPB</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="PSR_M" enumerationId="ID_ISAR4_PSR_M">
          <gui_name language="en">PSR_M</gui_name>
          <description language="en">PSR (M-profile)</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="SPF" enumerationId="ID_ISAR4_SPF">
          <gui_name language="en">SPF</gui_name>
          <description language="en">Synchronization Primitive (fractional)</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="B" enumerationId="ID_ISAR4_B">
          <gui_name language="en">B</gui_name>
          <description language="en">Barrier</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="SMC" enumerationId="GENERIC_NOTSUPP_SUPP">
          <gui_name language="en">SMC</gui_name>
          <description language="en">SMC</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="W" enumerationId="ID_ISAR4_W">
          <gui_name language="en">W</gui_name>
          <description language="en">Writeback</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="WS" enumerationId="ID_ISAR4_WS">
          <gui_name language="en">WS</gui_name>
          <description language="en">With-shifts</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="U" enumerationId="ID_ISAR4_U">
          <gui_name language="en">U</gui_name>
          <description language="en">Unprivileged</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR5" size="4">
        <gui_name language="en">ID_ISAR5</gui_name>
        <alias_name>CP15_ID_ISAR5</alias_name>
        <device_name type="rvi">CP15_ID_ISAR5</device_name>
        <device_name type="cadi">ID_ISAR5</device_name>
        <device_name type="rvi">CP15_ID_ISAR5</device_name>
        <device_name type="cadi">ID_ISAR5</device_name>
        <description language="en">Instruction Set Attribute Register 5</description>
      </register>
      <register access="RO" name="CCSIDR" size="4">
        <gui_name language="en">CCSIDR</gui_name>
        <alias_name>CP15_CCSIDR</alias_name>
        <device_name type="rvi">CP15_CCSIDR</device_name>
        <device_name type="cadi">CCSIDR</device_name>
        <device_name type="rvi">CP15_CCSIDR</device_name>
        <device_name type="cadi">CCSIDR</device_name>
        <description language="en">Cache Size ID Register</description>
        <bitField conditional="false" name="WT" enumerationId="GENERIC_NOTSUPP_SUPP">
          <gui_name language="en">WT</gui_name>
          <description language="en">Write-Through</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="WB" enumerationId="GENERIC_NOTSUPP_SUPP">
          <gui_name language="en">WB</gui_name>
          <description language="en">Write-Back</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="RA" enumerationId="GENERIC_NOTSUPP_SUPP">
          <gui_name language="en">RA</gui_name>
          <description language="en">Read-Allocation</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="WA" enumerationId="GENERIC_NOTSUPP_SUPP">
          <gui_name language="en">WA</gui_name>
          <description language="en">Write-Allocation</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="NS">
          <gui_name language="en">NS</gui_name>
          <description language="en">Number of sets</description>
          <definition>[27:13]</definition>
        </bitField>
        <bitField conditional="false" name="A" enumerationId="CCSIDR_A">
          <gui_name language="en">A</gui_name>
          <description language="en">Associativity</description>
          <definition>[12:3]</definition>
        </bitField>
        <bitField conditional="false" name="LS" enumerationId="CCSIDR_LS">
          <gui_name language="en">LS</gui_name>
          <description language="en">Line Size</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="CLIDR" size="4">
        <gui_name language="en">CLIDR</gui_name>
        <alias_name>CP15_CLIDR</alias_name>
        <device_name type="rvi">CP15_CLIDR</device_name>
        <device_name type="cadi">CLIDR</device_name>
        <device_name type="rvi">CP15_CLIDR</device_name>
        <device_name type="cadi">CLIDR</device_name>
        <description language="en">Cache Level ID Register</description>
        <bitField conditional="false" name="LoUU" enumerationId="CLIDR_Lo">
          <gui_name language="en">LoUU</gui_name>
          <description language="en">Indicates the Level of Unification Uniprocessor for the cache hierarchy</description>
          <definition>[29:27]</definition>
        </bitField>
        <bitField conditional="false" name="LoC" enumerationId="CLIDR_Lo">
          <gui_name language="en">LoC</gui_name>
          <description language="en">Level of Coherency</description>
          <definition>[26:24]</definition>
        </bitField>
        <bitField conditional="false" name="LoUIS" enumerationId="CLIDR_Lo">
          <gui_name language="en">LoUIS</gui_name>
          <description language="en">Indicates the Level of Unification Inner Shareable for the cache hierarchy</description>
          <definition>[23:21]</definition>
        </bitField>
        <bitField conditional="false" name="CL7" enumerationId="CLIDR_CL">
          <gui_name language="en">CL7</gui_name>
          <description language="en">Cache Type 7</description>
          <definition>[20:18]</definition>
        </bitField>
        <bitField conditional="false" name="CL6" enumerationId="CLIDR_CL">
          <gui_name language="en">CL6</gui_name>
          <description language="en">Cache Type 6</description>
          <definition>[17:15]</definition>
        </bitField>
        <bitField conditional="false" name="CL5" enumerationId="CLIDR_CL">
          <gui_name language="en">CL5</gui_name>
          <description language="en">Cache Type 5</description>
          <definition>[14:12]</definition>
        </bitField>
        <bitField conditional="false" name="CL4" enumerationId="CLIDR_CL">
          <gui_name language="en">CL4</gui_name>
          <description language="en">Cache Type 4</description>
          <definition>[11:9]</definition>
        </bitField>
        <bitField conditional="false" name="CL3" enumerationId="CLIDR_CL">
          <gui_name language="en">CL3</gui_name>
          <description language="en">Cache Type 3</description>
          <definition>[8:6]</definition>
        </bitField>
        <bitField conditional="false" name="CL2" enumerationId="CLIDR_CL">
          <gui_name language="en">CL2</gui_name>
          <description language="en">Cache Type 2</description>
          <definition>[5:3]</definition>
        </bitField>
        <bitField conditional="false" name="CL1" enumerationId="CLIDR_CL">
          <gui_name language="en">CL1</gui_name>
          <description language="en">Cache Type 1</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="AIDR" size="4">
        <!-- Implementation-defined -->
        <gui_name language="en">AIDR</gui_name>
        <alias_name>CP15_AIDR</alias_name>
        <device_name type="rvi">CP15_AIDR</device_name>
        <device_name type="cadi">AIDR</device_name>
        <device_name type="rvi">CP15_AIDR</device_name>
        <device_name type="cadi">AIDR</device_name>
        <description language="en">Auxiliary ID Register</description>
      </register>
      <register access="RW" name="CSSELR" size="4">
        <gui_name language="en">CSSELR</gui_name>
        <alias_name>CP15_CSSELR</alias_name>
        <device_name type="rvi">CP15_CSSELR</device_name>
        <device_name type="cadi">CSSELR</device_name>
        <device_name type="rvi">CP15_CSSELR</device_name>
        <device_name type="cadi">CSSELR</device_name>
        <description language="en">Cache Size Selection Register</description>
        <bitField conditional="false" name="L">
          <gui_name language="en">L</gui_name>
          <description language="en">Level</description>
          <definition>[3:1]</definition>
        </bitField>
        <bitField conditional="false" name="IND" enumerationId="CSSELR_IND">
          <gui_name language="en">IND</gui_name>
          <description language="en">Type</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="VirtualMemoryControl" xml:base="Registers/CP15/Cortex-v7A_VirtMem.xml">
      <gui_name language="en">Virtual Memory</gui_name>
      <description language="en">Virtual Memory Control Registers</description>
      <register access="RW" name="SCTLR" size="4">
        <gui_name language="en">SCTLR</gui_name>
        <alias_name>CP15_SCTLR</alias_name>
        <device_name type="rvi">CP15_SCTLR</device_name>
        <device_name type="cadi">SCTLR</device_name>
        <device_name type="rvi">CP15_SCTLR</device_name>
        <device_name type="cadi">SCTLR</device_name>
        <description language="en">System Control</description>
        <bitField conditional="false" name="TE" enumerationId="SCTLR_TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Banked; Thumb exception enable bit.</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="AFE">
          <gui_name language="en">AFE</gui_name>
          <description language="en">Banked; This is the Access Flag Enable bit.</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TRE">
          <gui_name language="en">TRE</gui_name>
          <description language="en">Banked; This bit controls the TEX remap functionality in the MMU.</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_LITTLE_BIG_ENDIAN" name="EE">
          <gui_name language="en">EE</gui_name>
          <description language="en">Exception Endianness bit, the value of this bit defines the value of the CPSR.E bit on entry to an exception vector</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="UWXN">
          <gui_name language="en">UWXN</gui_name>
          <description language="en">Banked; Determines force Execute Never (XN) for memory regions with unprivileged write permissions from PL1.</description>
          <definition>[20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="WXN">
          <gui_name language="en">WXN</gui_name>
          <description language="en">Banked; Determines force Execute Never (XN) for memory regions with write permissions.</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="SCTLR_V" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Determines the location of exception vectors. </description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="I">
          <gui_name language="en">I</gui_name>
          <description language="en">Determines if instructions can be cached in any instruction cache at any cache level.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="Z">
          <gui_name language="en">Z</gui_name>
          <description language="en">Enables program flow prediction: 0 = program flow prediction disabled, reset value 1 = program flow prediction enabled.</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="SW">
          <gui_name language="en">SW</gui_name>
          <description language="en">SWP/SWPB instruction enable bit</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Determines if data can be cached in a data or unified cache at any cache level.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="A">
          <gui_name language="en">A</gui_name>
          <description language="en">Enables strict alignment of data to detect alignment faults in data accesses.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="M">
          <gui_name language="en">M</gui_name>
          <description language="en">Enables the MMU.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TTBR0" size="4">
        <gui_name language="en">TTBR0</gui_name>
        <alias_name>CP15_TTBR0</alias_name>
        <device_name type="rvi">CP15_TTBR0</device_name>
        <device_name type="cadi">TTBR0</device_name>
        <device_name type="rvi">CP15_TTBR0</device_name>
        <device_name type="cadi">TTBR0</device_name>
        <description language="en">Translation Table Base 0</description>
        <bitField conditional="false" name="IRGN0">
          <gui_name language="en">IRGN0</gui_name>
          <description language="en">Inner cacheability[0]</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="NOS">
          <gui_name language="en">NOS</gui_name>
          <description language="en">Not outer shareable bit</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="RGN">
          <gui_name language="en">RGN</gui_name>
          <description language="en">Outer cacheability</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Shared</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN1">
          <gui_name language="en">IRGN1</gui_name>
          <description language="en">Inner cacheability[1]</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TTBR1" size="4">
        <gui_name language="en">TTBR1</gui_name>
        <alias_name>CP15_TTBR1</alias_name>
        <device_name type="rvi">CP15_TTBR1</device_name>
        <device_name type="cadi">TTBR1</device_name>
        <device_name type="rvi">CP15_TTBR1</device_name>
        <device_name type="cadi">TTBR1</device_name>
        <description language="en">Translation Table Base 1</description>
        <bitField conditional="false" name="IRGN0">
          <gui_name language="en">IRGN0</gui_name>
          <description language="en">Inner cacheability[0]</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="NOS">
          <gui_name language="en">NOS</gui_name>
          <description language="en">Not outer shareable bit</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="RGN">
          <gui_name language="en">RGN</gui_name>
          <description language="en">Outer cacheability</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Shared</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN1">
          <gui_name language="en">IRGN1</gui_name>
          <description language="en">Inner cacheability[1]</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TTBR0_64" size="8">
        <gui_name language="en">TTBR0_64</gui_name>
        <alias_name>CP15_TTBR0_64</alias_name>
        <device_name type="rvi">CP15_TTBR0_64</device_name>
        <device_name type="cadi">TTBR0_64</device_name>
        <device_name type="rvi">CP15_TTBR0_64</device_name>
        <device_name type="cadi">TTBR0_64</device_name>
        <description language="en">Translation Table Base 0 (64 bit)</description>
        <bitField conditional="false" name="ASID">
          <gui_name language="en">ASID</gui_name>
          <description language="en">An ASID for the translation table base address.
                The TTBCR.A1 field selects either TTBR0.ASID or TTBR1.ASID. </description>
          <definition>[55:48]</definition>
        </bitField>
        <bitField conditional="false" name="BADDR">
          <gui_name language="en">Translation table base address</gui_name>
          <description language="en">Translation table base address, bits[39:x] where x is determined by TTBCR.T0SZ.
                Currently defined as [39:0] and includes the zero bits at the start. View as hexadecimal as the decimal values will be wrong.</description>
          <definition>[39:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TTBR1_64" size="8">
        <gui_name language="en">TTBR1_64</gui_name>
        <alias_name>CP15_TTBR1_64</alias_name>
        <device_name type="rvi">CP15_TTBR1_64</device_name>
        <device_name type="cadi">TTBR1_64</device_name>
        <device_name type="rvi">CP15_TTBR1_64</device_name>
        <device_name type="cadi">TTBR1_64</device_name>
        <description language="en">Translation Table Base 1 (64 bit)</description>
        <bitField conditional="false" name="ASID">
          <gui_name language="en">ASID</gui_name>
          <description language="en">An ASID for the translation table base address.
                The TTBCR.A1 field selects either TTBR0.ASID or TTBR1.ASID. </description>
          <definition>[55:48]</definition>
        </bitField>
        <bitField conditional="false" name="BADDR">
          <gui_name language="en">Translation table base address</gui_name>
          <description language="en">Translation table base address, bits[39:x] where x is determined by TTBCR.T1SZ.
                Currently defined as [39:0] and includes the zero bits at the start. View as hexadecimal as the decimal values will be wrong.</description>
          <definition>[39:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TTBCR" size="4">
        <gui_name language="en">TTBCR</gui_name>
        <alias_name>CP15_TTBCR</alias_name>
        <device_name type="rvi">CP15_TTBCR</device_name>
        <device_name type="cadi">TTBCR</device_name>
        <device_name type="rvi">CP15_TTBCR</device_name>
        <device_name type="cadi">TTBCR</device_name>
        <description language="en">Translation Table Base Control</description>
        <bitField conditional="false" name="EAE" enumerationId="TTBCR_EAE">
          <gui_name language="en">EAE</gui_name>
          <description language="en">Extended Address Enable</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="IMP">
          <gui_name language="en">IMP</gui_name>
          <description language="en">Implementation defined</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="SH1">
          <gui_name language="en">SH1</gui_name>
          <description language="en">TTBR1 Shareability attributes</description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" name="ORGN1">
          <gui_name language="en">ORGN1</gui_name>
          <description language="en">TTBR1 Outer Cacheability attributes</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN1">
          <gui_name language="en">IRGN1</gui_name>
          <description language="en">TTBR1 Inner Cacheability attributes</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" name="EPD1">
          <gui_name language="en">EPD1</gui_name>
          <description language="en">TTBR1 TLB miss (40-bit translation)</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" name="A1" enumerationId="TTBCR_A1">
          <gui_name language="en">A1</gui_name>
          <description language="en">ASID Select</description>
          <definition>[22]</definition>
        </bitField>
        <bitField conditional="false" name="T1SZ">
          <gui_name language="en">T1SZ</gui_name>
          <description language="en">TTBR1 size offset</description>
          <definition>[18:16]</definition>
        </bitField>
        <bitField conditional="false" name="SH0">
          <gui_name language="en">SH0</gui_name>
          <description language="en">TTBR0/HTTBR Shareability attributes</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" name="ORGN0">
          <gui_name language="en">ORGN0</gui_name>
          <description language="en">TTBR0/HTTBR Outer Cacheability attributes</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN0">
          <gui_name language="en">IRGN0</gui_name>
          <description language="en">TTBR0/HTTBR Inner Cacheability attributes</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" name="EPD0">
          <gui_name language="en">EPD0</gui_name>
          <description language="en">TTBR0/HTTBR TLB miss (40-bit translation)</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="PD1">
          <gui_name language="en">PD1</gui_name>
          <description language="en">TTBR1 TLB miss (32-bit translation)</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="PD0">
          <gui_name language="en">PD0</gui_name>
          <description language="en">TTBR0 TLB miss (32-bit translation)</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="T0SZ">
          <gui_name language="en">T0SZ</gui_name>
          <description language="en">TTBR0 size offset</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DACR" size="4">
        <gui_name language="en">DACR</gui_name>
        <alias_name>CP15_DACR</alias_name>
        <device_name type="rvi">CP15_DACR</device_name>
        <device_name type="cadi">DACR</device_name>
        <device_name type="rvi">CP15_DACR</device_name>
        <device_name type="cadi">DACR</device_name>
        <description language="en">Domain Access Control</description>
        <bitField conditional="false" name="D15">
          <gui_name language="en">D15</gui_name>
          <description language="en">D15 permissions</description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" name="D14">
          <gui_name language="en">D14</gui_name>
          <description language="en">D14 permissions</description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" name="D13">
          <gui_name language="en">D13</gui_name>
          <description language="en">D13 permissions</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" name="D12">
          <gui_name language="en">D12</gui_name>
          <description language="en">D12 permissions</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" name="D11">
          <gui_name language="en">D11</gui_name>
          <description language="en">D11 permissions</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" name="D10">
          <gui_name language="en">D10</gui_name>
          <description language="en">D10 permissions</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" name="D9">
          <gui_name language="en">D9</gui_name>
          <description language="en">D9 permissions</description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" name="D8">
          <gui_name language="en">D8</gui_name>
          <description language="en">D8 permissions</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" name="D7">
          <gui_name language="en">D7</gui_name>
          <description language="en">D7 permissions</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="D6">
          <gui_name language="en">D6</gui_name>
          <description language="en">D6 permissions</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" name="D5">
          <gui_name language="en">D5</gui_name>
          <description language="en">D5 permissions</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" name="D4">
          <gui_name language="en">D4</gui_name>
          <description language="en">D4 permissions</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" name="D3">
          <gui_name language="en">D3</gui_name>
          <description language="en">D3 permissions</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" name="D2">
          <gui_name language="en">D2</gui_name>
          <description language="en">D2 permissions</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" name="D1">
          <gui_name language="en">D1</gui_name>
          <description language="en">D1 permissions</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="D0">
          <gui_name language="en">D0</gui_name>
          <description language="en">D0 permissions</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PRRR" size="4">
        <gui_name language="en">PRRR</gui_name>
        <alias_name>CP15_PRRR</alias_name>
        <device_name type="rvi">CP15_PRRR</device_name>
        <device_name type="cadi">PRRR</device_name>
        <device_name type="rvi">CP15_PRRR</device_name>
        <device_name type="cadi">PRRR</device_name>
        <description language="en">Primary Region Remap</description>
        <bitField conditional="false" name="OS7">
          <gui_name language="en">OS7</gui_name>
          <description language="en">Region 7 outer shareable</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="OS6">
          <gui_name language="en">OS6</gui_name>
          <description language="en">Region 6 outer shareable</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="OS5">
          <gui_name language="en">OS5</gui_name>
          <description language="en">Region 5 outer shareable</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="OS4">
          <gui_name language="en">OS4</gui_name>
          <description language="en">Region 4 outer shareable</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="OS3">
          <gui_name language="en">OS3</gui_name>
          <description language="en">Region 3 outer shareable</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" name="OS2">
          <gui_name language="en">OS2</gui_name>
          <description language="en">Region 2 outer shareable</description>
          <definition>[26]</definition>
        </bitField>
        <bitField conditional="false" name="OS1">
          <gui_name language="en">OS1</gui_name>
          <description language="en">Region 1 outer shareable</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="OS0">
          <gui_name language="en">OS0</gui_name>
          <description language="en">Region 0 outer shareable</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" name="NS1">
          <gui_name language="en">NS1</gui_name>
          <description language="en">Normal memory, S=1</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" name="NS0">
          <gui_name language="en">NS0</gui_name>
          <description language="en">Normal memory, S=0</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="DS1">
          <gui_name language="en">DS1</gui_name>
          <description language="en">Device memory, S=1</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="DS0">
          <gui_name language="en">DS0</gui_name>
          <description language="en">Device memory, S=0</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="TR7">
          <gui_name language="en">TR7</gui_name>
          <description language="en">Memory type 7</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="TR6">
          <gui_name language="en">TR6</gui_name>
          <description language="en">Memory type 6</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" name="TR5">
          <gui_name language="en">TR5</gui_name>
          <description language="en">Memory type 5</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" name="TR4">
          <gui_name language="en">TR4</gui_name>
          <description language="en">Memory type 4</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" name="TR3">
          <gui_name language="en">TR3</gui_name>
          <description language="en">Memory type 3</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" name="TR2">
          <gui_name language="en">TR2</gui_name>
          <description language="en">Memory type 2</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" name="TR1">
          <gui_name language="en">TR1</gui_name>
          <description language="en">Memory type 1</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="TR0">
          <gui_name language="en">TR0</gui_name>
          <description language="en">Memory type 0</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NMRR" size="4">
        <gui_name language="en">NMRR</gui_name>
        <alias_name>CP15_NMRR</alias_name>
        <device_name type="rvi">CP15_NMRR</device_name>
        <device_name type="cadi">NMRR</device_name>
        <device_name type="rvi">CP15_NMRR</device_name>
        <device_name type="cadi">NMRR</device_name>
        <description language="en">Normal Memory Remap</description>
        <bitField conditional="false" name="OR7">
          <gui_name language="en">OR7</gui_name>
          <description language="en">Region 7 outer cacheable</description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" name="OR5">
          <gui_name language="en">OR5</gui_name>
          <description language="en">Region 5 outer cacheable</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" name="OR4">
          <gui_name language="en">OR4</gui_name>
          <description language="en">Region 4 outer cacheable</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" name="OR3">
          <gui_name language="en">OR3</gui_name>
          <description language="en">Region 3 outer cacheable</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" name="OR2">
          <gui_name language="en">OR2</gui_name>
          <description language="en">Region 2 outer cacheable</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" name="OR1">
          <gui_name language="en">OR1</gui_name>
          <description language="en">Region 1 outer cacheable</description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" name="OR0">
          <gui_name language="en">OR0</gui_name>
          <description language="en">Region 0 outer cacheable</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" name="IR7">
          <gui_name language="en">IR7</gui_name>
          <description language="en">Region 7 inner cacheable</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="IR5">
          <gui_name language="en">IR5</gui_name>
          <description language="en">Region 5 inner cacheable</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" name="IR4">
          <gui_name language="en">IR4</gui_name>
          <description language="en">Region 4 inner cacheable</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" name="IR3">
          <gui_name language="en">IR3</gui_name>
          <description language="en">Region 3 inner cacheable</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" name="IR2">
          <gui_name language="en">IR2</gui_name>
          <description language="en">Region 2 inner cacheable</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" name="IR1">
          <gui_name language="en">IR1</gui_name>
          <description language="en">Region 1 inner cacheable</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="IR0">
          <gui_name language="en">IR0</gui_name>
          <description language="en">Region 0 inner cacheable</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="MAIR0" size="4">
        <gui_name language="en">MAIR0</gui_name>
        <alias_name>CP15_MAIR0</alias_name>
        <device_name type="rvi">CP15_MAIR0</device_name>
        <device_name type="cadi">MAIR0</device_name>
        <device_name type="rvi">CP15_MAIR0</device_name>
        <device_name type="cadi">MAIR0</device_name>
        <description language="en">Memory Attribute Indirection 0</description>
        <bitField conditional="false" name="ATTR3">
          <gui_name language="en">ATTR3</gui_name>
          <description language="en">Attr 3</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR2">
          <gui_name language="en">ATTR2</gui_name>
          <description language="en">Attr 2</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR1">
          <gui_name language="en">ATTR1</gui_name>
          <description language="en">Attr 1</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR0">
          <gui_name language="en">ATTR0</gui_name>
          <description language="en">Attr 0</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="MAIR1" size="4">
        <gui_name language="en">MAIR1</gui_name>
        <alias_name>CP15_MAIR1</alias_name>
        <device_name type="rvi">CP15_MAIR1</device_name>
        <device_name type="cadi">MAIR1</device_name>
        <device_name type="rvi">CP15_MAIR1</device_name>
        <device_name type="cadi">MAIR1</device_name>
        <description language="en">Memory Attribute Indirection 1</description>
        <bitField conditional="false" name="ATTR7">
          <gui_name language="en">ATTR7</gui_name>
          <description language="en">Attr 7</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR6">
          <gui_name language="en">ATTR6</gui_name>
          <description language="en">Attr 6</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR5">
          <gui_name language="en">ATTR5</gui_name>
          <description language="en">Attr 5</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR4">
          <gui_name language="en">ATTR4</gui_name>
          <description language="en">Attr 4</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="AMAIR0" size="4">
        <gui_name language="en">AMAIR0</gui_name>
        <alias_name>CP15_AMAIR0</alias_name>
        <device_name type="rvi">CP15_AMAIR0</device_name>
        <device_name type="cadi">AMAIR0</device_name>
        <device_name type="rvi">CP15_AMAIR0</device_name>
        <device_name type="cadi">AMAIR0</device_name>
        <description language="en">Auxiliary Memory Attribute Indirection Register 0</description>
        <!-- Not implemented by A7 or A12. UNK/SBZP. -->
      </register>
      <register access="RW" name="AMAIR1" size="4">
        <gui_name language="en">AMAIR1</gui_name>
        <alias_name>CP15_AMAIR1</alias_name>
        <device_name type="rvi">CP15_AMAIR1</device_name>
        <device_name type="cadi">AMAIR1</device_name>
        <device_name type="rvi">CP15_AMAIR1</device_name>
        <device_name type="cadi">AMAIR1</device_name>
        <description language="en">Auxiliary Memory Attribute Indirection Register 1</description>
        <!-- Not implemented by A7 or A12. UNK/SBZP. -->
      </register>
      <register access="RW" name="CONTEXTIDR" size="4">
        <gui_name language="en">CONTEXTIDR</gui_name>
        <alias_name>CP15_CONTEXTIDR</alias_name>
        <device_name type="rvi">CP15_CONTEXTIDR</device_name>
        <device_name type="cadi">CONTEXTIDR</device_name>
        <device_name type="rvi">CP15_CONTEXTIDR</device_name>
        <device_name type="cadi">CONTEXTIDR</device_name>
        <description language="en">Context ID</description>
        <bitField conditional="false" name="PROCID">
          <gui_name language="en">PROCID</gui_name>
          <description language="en">Process ID</description>
          <definition>[31:8]</definition>
        </bitField>
        <bitField conditional="false" name="ASID">
          <gui_name language="en">ASID</gui_name>
          <description language="en">Address Space ID</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="FaultHandling" xml:base="Registers/CP15/Cortex-A15_Faults.xml">
      <gui_name language="en">Fault Handling</gui_name>
      <description language="en">PL1 Fault-Handling Registers</description>

      <register xmlns="http://www.arm.com/core_reg" access="RW" name="DFSR" size="4">
        <gui_name language="en">DFSR</gui_name>
        <alias_name>CP15_DFSR</alias_name>
        <device_name type="rvi">CP15_DFSR</device_name>
        <device_name type="cadi">DFSR</device_name>
        <device_name type="rvi">CP15_DFSR</device_name>
        <device_name type="cadi">DFSR</device_name>
        <description language="en">Data Fault Status</description>
        <bitField conditional="false" name="CM" enumerationId="DFSR_CM">
          <gui_name language="en">CM</gui_name>
          <description language="en">Cache Maintenance</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="EXT">
          <gui_name language="en">EXT</gui_name>
          <description language="en">External abort type</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="WNR" enumerationId="DFSR_WNR">
          <gui_name language="en">WnR</gui_name>
          <description language="en">Access type causing abort</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="FS">
          <gui_name language="en">FS</gui_name>
          <description language="en">Fault Status</description>
          <definition>[3:0][10]</definition>
        </bitField>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="IFSR" size="4">
        <gui_name language="en">IFSR</gui_name>
        <alias_name>CP15_IFSR</alias_name>
        <device_name type="rvi">CP15_IFSR</device_name>
        <device_name type="cadi">IFSR</device_name>
        <device_name type="rvi">CP15_IFSR</device_name>
        <device_name type="cadi">IFSR</device_name>
        <description language="en">Instruction Fault Status</description>
        <bitField conditional="false" name="EXT">
          <gui_name language="en">EXT</gui_name>
          <description language="en">External abort type</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="FAULTS_IFSR_FS" name="FS">
          <gui_name language="en">FS</gui_name>
          <description language="en">Fault Status</description>
          <definition>[3:0][10]</definition>
        </bitField>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="AIFSR" size="4">
        <gui_name language="en">AIFSR</gui_name>
        <alias_name>CP15_AIFSR</alias_name>
        <device_name type="rvi">CP15_AIFSR</device_name>
        <device_name type="cadi">AIFSR</device_name>
        <device_name type="rvi">CP15_AIFSR</device_name>
        <device_name type="cadi">AIFSR</device_name>
        <description language="en">Auxiliary Instruction Fault Status</description>
        <!-- Cortex-A7, A12 and A15 do not implement ADFSR, so this register is always UNK/SBZP. -->
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="DFAR" size="4">
        <gui_name language="en">DFAR</gui_name>
        <alias_name>CP15_DFAR</alias_name>
        <device_name type="rvi">CP15_DFAR</device_name>
        <device_name type="cadi">DFAR</device_name>
        <device_name type="rvi">CP15_DFAR</device_name>
        <device_name type="cadi">DFAR</device_name>
        <description language="en">Data Fault Address</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="IFAR" size="4">
        <gui_name language="en">IFAR</gui_name>
        <alias_name>CP15_IFAR</alias_name>
        <device_name type="rvi">CP15_IFAR</device_name>
        <device_name type="cadi">IFAR</device_name>
        <device_name type="rvi">CP15_IFAR</device_name>
        <device_name type="cadi">IFAR</device_name>
        <description language="en">Instruction Fault Address</description>
      </register>

      <register access="RW" name="ADFSR" size="4">
        <gui_name language="en">ADFSR</gui_name>
        <alias_name>CP15_ADFSR</alias_name>
        <device_name type="rvi">CP15_ADFSR</device_name>
        <device_name type="cadi">ADFSR</device_name>
        <device_name type="rvi">CP15_ADFSR</device_name>
        <device_name type="cadi">ADFSR</device_name>
        <description language="en">Auxiliary Data Fault Status Register</description>
        <bitField conditional="false" name="VALID">
          <gui_name language="en">VALID</gui_name>
          <description language="en">Valid</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="HADFSR_RAMID" name="RAM_ID">
          <gui_name language="en">RAM_ID</gui_name>
          <description language="en">RAM Identifier</description>
          <definition>[30:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="HADFSR_L2ERR" name="L2ERR">
          <gui_name language="en">L2ERR</gui_name>
          <description language="en">L2 Error</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" name="BANK_WAY">
          <gui_name language="en">BANK_WAY</gui_name>
          <description language="en">L1 ECC Double-Bit Error Bank/Way</description>
          <definition>[22:18]</definition>
        </bitField>
        <bitField conditional="false" name="INDEX">
          <gui_name language="en">INDEX</gui_name>
          <description language="en">L1 ECC Double-Bit Error Index Address</description>
          <definition>[17:0]</definition>
        </bitField>
        <!-- Cortex-A7 and A12 (but not A15) do not implement ADFSR, so this register is always UNK/SBZP for those cores. -->
      </register>
      <register access="RW" name="S_ADFSR" size="4">
        <!-- Secure variant -->
        <gui_name language="en">S_ADFSR</gui_name>
        <alias_name>CP15_S_ADFSR</alias_name>
        <device_name type="rvi">CP15_S_ADFSR</device_name>
        <device_name type="cadi">S_ADFSR</device_name>
        <device_name type="rvi">CP15_S_ADFSR</device_name>
        <device_name type="cadi">S_ADFSR</device_name>
        <description language="en">[S] Auxiliary Data Fault Status Register</description>
        <!-- Cortex-A7 and A12 (but not A15) do not implement ADFSR, so this register is always UNK/SBZP for those cores. -->
        <bitField conditional="false" name="VALID">
          <gui_name language="en">VALID</gui_name>
          <description language="en">Valid</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="HADFSR_RAMID" name="RAM_ID">
          <gui_name language="en">RAM_ID</gui_name>
          <description language="en">RAM Identifier</description>
          <definition>[30:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="HADFSR_L2ERR" name="L2ERR">
          <gui_name language="en">L2ERR</gui_name>
          <description language="en">L2 Error</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" name="BANK_WAY">
          <gui_name language="en">BANK_WAY</gui_name>
          <description language="en">L1 ECC Double-Bit Error Bank/Way</description>
          <definition>[22:18]</definition>
        </bitField>
        <bitField conditional="false" name="INDEX">
          <gui_name language="en">INDEX</gui_name>
          <description language="en">L1 ECC Double-Bit Error Index Address</description>
          <definition>[17:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_ADFSR" size="4">
        <!-- Non-secure variant -->
        <gui_name language="en">N_ADFSR</gui_name>
        <alias_name>CP15_N_ADFSR</alias_name>
        <device_name type="rvi">CP15_N_ADFSR</device_name>
        <device_name type="cadi">N_ADFSR</device_name>
        <device_name type="rvi">CP15_N_ADFSR</device_name>
        <device_name type="cadi">N_ADFSR</device_name>
        <description language="en">[N] Auxiliary Data Fault Status Register</description>
        <!-- Cortex-A7 and A12 (but not A15) do not implement ADFSR, so this register is always UNK/SBZP for those cores. -->
        <bitField conditional="false" name="VALID">
          <gui_name language="en">VALID</gui_name>
          <description language="en">Valid</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="HADFSR_RAMID" name="RAM_ID">
          <gui_name language="en">RAM_ID</gui_name>
          <description language="en">RAM Identifier</description>
          <definition>[30:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="HADFSR_L2ERR" name="L2ERR">
          <gui_name language="en">L2ERR</gui_name>
          <description language="en">L2 Error</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" name="BANK_WAY">
          <gui_name language="en">BANK_WAY</gui_name>
          <description language="en">L1 ECC Double-Bit Error Bank/Way</description>
          <definition>[22:18]</definition>
        </bitField>
        <bitField conditional="false" name="INDEX">
          <gui_name language="en">INDEX</gui_name>
          <description language="en">L1 ECC Double-Bit Error Index Address</description>
          <definition>[17:0]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="OtherCtl" xml:base="Registers/CP15/Cortex-A15_OtherCtl.xml">
      <gui_name language="en">Other Controls</gui_name>
      <description language="en">Other system control registers</description>

      <register xmlns="http://www.arm.com/core_reg" access="RW" name="CPACR" size="4">
        <gui_name language="en">CPACR</gui_name>
        <alias_name>CP15_CPACR</alias_name>
        <device_name type="rvi">CP15_CPACR</device_name>
        <device_name type="cadi">CPACR</device_name>
        <device_name type="rvi">CP15_CPACR</device_name>
        <device_name type="cadi">CPACR</device_name>
        <description language="en">Coprocessor Access Control</description>
        <bitField conditional="false" enumerationId="GENERIC_EN_DISABLE" name="ASEDIS">
          <gui_name language="en">ASEDIS</gui_name>
          <description language="en">ASE disable</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_EN_DISABLE" name="D32DIS">
          <gui_name language="en">D32DIS</gui_name>
          <description language="en">Disable use of registers D16-D31 of the VFP register file</description>
          <definition>[30]</definition>
          <!-- Exists on Cortex-A7. RAZ/WI on Cortex-A12 and A15. -->
        </bitField>
        <bitField conditional="false" enumerationId="CPACR_ACCESS" name="CP11">
          <gui_name language="en">CP11</gui_name>
          <description language="en">Access rights (CP11)</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CPACR_ACCESS" name="CP10">
          <gui_name language="en">CP10</gui_name>
          <description language="en">Access rights (CP10)</description>
          <definition>[21:20]</definition>
        </bitField>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="FCSEIDR" size="4">
        <gui_name language="en">FCSEIDR</gui_name>
        <alias_name>CP15_FCSEIDR</alias_name>
        <device_name type="rvi">CP15_FCSEIDR</device_name>
        <device_name type="cadi">FCSEIDR</device_name>
        <device_name type="rvi">CP15_FCSEIDR</device_name>
        <device_name type="cadi">FCSEIDR</device_name>
        <description language="en">FCSE Process ID</description>
        <!-- FCSE not implemented by Cortex-A7, A12 and A15, but this register must still be included, as RAZ/WI. -->
        <bitField conditional="false" name="PID">
          <gui_name language="en">PID</gui_name>
          <description language="en">PID</description>
          <definition>[31:25]</definition>
        </bitField>
      </register>

      <register access="RW" name="ACTLR" size="4">
        <gui_name language="en">ACTLR</gui_name>
        <alias_name>CP15_ACTLR</alias_name>
        <device_name type="rvi">CP15_ACTLR</device_name>
        <device_name type="cadi">ACTLR</device_name>
        <device_name type="rvi">CP15_ACTLR</device_name>
        <device_name type="cadi">ACTLR</device_name>
        <description language="en">Auxiliary Control</description>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="SDA">
          <gui_name language="en">SDA</gui_name>
          <description language="en">Modify snoop-delayed exclusive handling</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="FCA">
          <gui_name language="en">FCA</gui_name>
          <description language="en">Force clock active</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="FVCA">
          <gui_name language="en">FVCA</gui_name>
          <description language="en">Force NEON and VFP clock active</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="ACTLR_L1M3" name="WSNAT">
          <gui_name language="en">WSNAT</gui_name>
          <description language="en">Write streaming no-allocate threshold</description>
          <definition>[28:27]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="ACTLR_L1M2" name="WSNL1AT">
          <gui_name language="en">WSNL1AT</gui_name>
          <description language="en">Write streaming no L1-allocate threshold</description>
          <definition>[26:25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="NCSE">
          <gui_name language="en">NCSE</gui_name>
          <description language="en">Non-cacheable streaming enhancement</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="FIRSW">
          <gui_name language="en">FIRSW</gui_name>
          <description language="en">Force in-order requests to the same set and way</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="FILI">
          <gui_name language="en">FILI</gui_name>
          <description language="en">Force in-order load issue</description>
          <definition>[22]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="DL2P">
          <gui_name language="en">DL2P</gui_name>
          <description language="en">Disable L2 TLB prefetching</description>
          <definition>[21]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_EN_DISABLE" name="DL2IPA">
          <gui_name language="en">DL2IPA</gui_name>
          <description language="en">Disable L2 TBW IPA PA cache</description>
          <definition>[20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_EN_DISABLE" name="DL2S1W">
          <gui_name language="en">DL2S1W</gui_name>
          <description language="en">Disable L2 TBW stage 1 walk cache</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_EN_DISABLE" name="DL2S1L2">
          <gui_name language="en">DL2S1L2</gui_name>
          <description language="en">Disable L2 TBW stage 1 L2 PA cache</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_EN_DISABLE" name="DL2PO">
          <gui_name language="en">DL2PO</gui_name>
          <description language="en">Disable L2 TLB performance optimization</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="SODLR">
          <gui_name language="en">SODLR</gui_name>
          <description language="en">Enable full Strongly-ordered and Device load replay</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="FIBE">
          <gui_name language="en">FIBE</gui_name>
          <description language="en">Force in-order issue in branch execution unit</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="FIGL">
          <gui_name language="en">FIGL</gui_name>
          <description language="en">Force instruction group limit to one</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="FAW">
          <gui_name language="en">FAW</gui_name>
          <description language="en">Flush after CP14 and CP15 writes</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="FP">
          <gui_name language="en">FP</gui_name>
          <description language="en">Force push of CP14 CP15 registers</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="F1I">
          <gui_name language="en">F1I</gui_name>
          <description language="en">Force 1 instruction groups</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="FS">
          <gui_name language="en">FS</gui_name>
          <description language="en">Force serialization after each instruction group</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_EN_DISABLE" name="DFRO">
          <gui_name language="en">DFRO</gui_name>
          <description language="en">Disable flag-rename optimization</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="EWFIN">
          <gui_name language="en">EWFIN</gui_name>
          <description language="en">Execute WFI as NOP</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="EWFEN">
          <gui_name language="en">EWFEN</gui_name>
          <description language="en">Execute WFE as NOP</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="SMP">
          <gui_name language="en">SMP</gui_name>
          <description language="en">Enables the processor to receive instruction cache, BTB, and TLB maintenance operations from other processors</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="EPLDAN">
          <gui_name language="en">EPLDAN</gui_name>
          <description language="en">Execute PLD instructions as a NOP</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_EN_DISABLE" name="DIP">
          <gui_name language="en">DIP</gui_name>
          <description language="en">Disable indirect predictor</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_EN_DISABLE" name="DMBTB">
          <gui_name language="en">DMBTB</gui_name>
          <description language="en">Disables micro-Branch Target Buffer</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="LLBD">
          <gui_name language="en">LLBD</gui_name>
          <description language="en">Limit to one loop buffer detect per flush</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_EN_DISABLE" name="DLB">
          <gui_name language="en">DLB</gui_name>
          <description language="en">Disable loop buffer</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="EBTBI">
          <gui_name language="en">EBTBI</gui_name>
          <description language="en">Enable BTB invalidates</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="ACTLR2" size="4">
        <gui_name language="en">ACTLR2</gui_name>
        <alias_name>CP15_ACTLR2</alias_name>
        <device_name type="rvi">CP15_ACTLR2</device_name>
        <device_name type="cadi">ACTLR2</device_name>
        <device_name type="rvi">CP15_ACTLR2</device_name>
        <device_name type="cadi">ACTLR2</device_name>
        <description language="en">Auxiliary Control Register 2</description>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="ECPURCG">
          <gui_name language="en">ECPURCG</gui_name>
          <description language="en">Enable CPU regional clock gates</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="EDCC">
          <gui_name language="en">EDCC</gui_name>
          <description language="en">Execute data cache clean as data cache clean and invalidate</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="CacheMaintenance" xml:base="Registers/CP15/Cortex-v7A_Cache.xml">
      <gui_name language="en">Cache Maintenance</gui_name>
      <description language="en">Cache Control and Configuration</description>
      <register access="WO" name="ICIALLUIS" size="4">
        <gui_name language="en">ICIALLUIS</gui_name>
        <alias_name>CP15_ICIALLUIS</alias_name>
        <device_name type="rvi">CP15_ICIALLUIS</device_name>
        <device_name type="cadi">ICIALLUIS</device_name>
        <device_name type="rvi">CP15_ICIALLUIS</device_name>
        <device_name type="cadi">ICIALLUIS</device_name>
        <description language="en">Instruction cache invalidate All to PoU Inner Shareable</description>
      </register>
      <register access="WO" name="BPIALLIS" size="4">
        <gui_name language="en">BPIALLIS</gui_name>
        <alias_name>CP15_BPIALLIS</alias_name>
        <device_name type="rvi">CP15_BPIALLIS</device_name>
        <device_name type="cadi">BPIALLIS</device_name>
        <device_name type="rvi">CP15_BPIALLIS</device_name>
        <device_name type="cadi">BPIALLIS</device_name>
        <description language="en">Branch predictor invalidate all Inner Shareable</description>
      </register>
      <register access="WO" name="ICIALLU" size="4">
        <gui_name language="en">ICIALLU</gui_name>
        <alias_name>CP15_ICIALLU</alias_name>
        <device_name type="rvi">CP15_ICIALLU</device_name>
        <device_name type="cadi">ICIALLU</device_name>
        <device_name type="rvi">CP15_ICIALLU</device_name>
        <device_name type="cadi">ICIALLU</device_name>
        <description language="en">Instruction Cache Invalidate All to PoU</description>
      </register>
      <register access="WO" name="ICIMVAU" size="4">
        <gui_name language="en">ICIMVAU</gui_name>
        <alias_name>CP15_ICIMVAU</alias_name>
        <device_name type="rvi">CP15_ICIMVAU</device_name>
        <device_name type="cadi">ICIMVAU</device_name>
        <device_name type="rvi">CP15_ICIMVAU</device_name>
        <device_name type="cadi">ICIMVAU</device_name>
        <description language="en">Instruction cache invalidate by MVA to PoU</description>
      </register>
      <register access="WO" name="BPIALL" size="4">
        <gui_name language="en">BPIALL</gui_name>
        <alias_name>CP15_BPIALL</alias_name>
        <device_name type="rvi">CP15_BPIALL</device_name>
        <device_name type="cadi">BPIALL</device_name>
        <device_name type="rvi">CP15_BPIALL</device_name>
        <device_name type="cadi">BPIALL</device_name>
        <description language="en">Branch predictor invalidate all</description>
      </register>
      <register access="WO" name="BPIMVA" size="4">
        <gui_name language="en">BPIMVA</gui_name>
        <alias_name>CP15_BPIMVA</alias_name>
        <device_name type="rvi">CP15_BPIMVA</device_name>
        <device_name type="cadi">BPIMVA</device_name>
        <device_name type="rvi">CP15_BPIMVA</device_name>
        <device_name type="cadi">BPIMVA</device_name>
        <description language="en">Branch predictor invalidate by MVA</description>
      </register>
      <register access="WO" name="DCIMVAC" size="4">
        <gui_name language="en">DCIMVAC</gui_name>
        <alias_name>CP15_DCIMVAC</alias_name>
        <device_name type="rvi">CP15_DCIMVAC</device_name>
        <device_name type="cadi">DCIMVAC</device_name>
        <device_name type="rvi">CP15_DCIMVAC</device_name>
        <device_name type="cadi">DCIMVAC</device_name>
        <description language="en">Data cache invalidate by MVA to PoC</description>
      </register>
      <register access="WO" name="DCISW" size="4">
        <gui_name language="en">DCISW</gui_name>
        <alias_name>CP15_DCISW</alias_name>
        <device_name type="rvi">CP15_DCISW</device_name>
        <device_name type="cadi">DCISW</device_name>
        <device_name type="rvi">CP15_DCISW</device_name>
        <device_name type="cadi">DCISW</device_name>
        <description language="en">Data cache invalidate by set and way</description>
      </register>
      <register access="WO" name="DCCMVAC" size="4">
        <gui_name language="en">DCCMVAC</gui_name>
        <alias_name>CP15_DCCMVAC</alias_name>
        <device_name type="rvi">CP15_DCCMVAC</device_name>
        <device_name type="cadi">DCCMVAC</device_name>
        <device_name type="rvi">CP15_DCCMVAC</device_name>
        <device_name type="cadi">DCCMVAC</device_name>
        <description language="en">Data cache clean by MVA to PoC</description>
      </register>
      <register access="WO" name="DCCSW" size="4">
        <gui_name language="en">DCCSW</gui_name>
        <alias_name>CP15_DCCSW</alias_name>
        <device_name type="rvi">CP15_DCCSW</device_name>
        <device_name type="cadi">DCCSW</device_name>
        <device_name type="rvi">CP15_DCCSW</device_name>
        <device_name type="cadi">DCCSW</device_name>
        <description language="en">Data cache clean by set and way</description>
      </register>
      <register access="WO" name="DCCMVAU" size="4">
        <gui_name language="en">DCCMVAU</gui_name>
        <alias_name>CP15_DCCMVAU</alias_name>
        <device_name type="rvi">CP15_DCCMVAU</device_name>
        <device_name type="cadi">DCCMVAU</device_name>
        <device_name type="rvi">CP15_DCCMVAU</device_name>
        <device_name type="cadi">DCCMVAU</device_name>
        <description language="en">Data cache clean by MVA to PoU</description>
      </register>
      <register access="WO" name="DCCIMVAC" size="4">
        <gui_name language="en">DCCIMVAC</gui_name>
        <alias_name>CP15_DCCIMVAC</alias_name>
        <device_name type="rvi">CP15_DCCIMVAC</device_name>
        <device_name type="cadi">DCCIMVAC</device_name>
        <device_name type="rvi">CP15_DCCIMVAC</device_name>
        <device_name type="cadi">DCCIMVAC</device_name>
        <description language="en">Data cache clean and invalidate by MVA to PoC</description>
      </register>
      <register access="WO" name="DCCISW" size="4">
        <gui_name language="en">DCCISW</gui_name>
        <alias_name>CP15_DCCISW</alias_name>
        <device_name type="rvi">CP15_DCCISW</device_name>
        <device_name type="cadi">DCCISW</device_name>
        <device_name type="rvi">CP15_DCCISW</device_name>
        <device_name type="cadi">DCCISW</device_name>
        <description language="en">Data cache clean and invalidate by set and way</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="TLB" xml:base="Registers/CP15/Cortex-v7A_TLB.xml">
      <gui_name language="en">TLB</gui_name>
      <description language="en">TLB maintenance operations</description>

      <register xmlns="http://www.arm.com/core_reg" access="WO" name="ITLBIALL" size="4">
        <gui_name language="en">ITLBIALL</gui_name>
        <alias_name>CP15_ITLBIALL</alias_name>
        <device_name type="rvi">CP15_ITLBIALL</device_name>
        <device_name type="cadi">ITLBIALL</device_name>
        <device_name type="rvi">CP15_ITLBIALL</device_name>
        <device_name type="cadi">ITLBIALL</device_name>
        <description language="en">Invalidate instruction TLB</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="WO" name="ITLBIMVA" size="4">
        <gui_name language="en">ITLBIMVA</gui_name>
        <alias_name>CP15_ITLBIMVA</alias_name>
        <device_name type="rvi">CP15_ITLBIMVA</device_name>
        <device_name type="cadi">ITLBIMVA</device_name>
        <device_name type="rvi">CP15_ITLBIMVA</device_name>
        <device_name type="cadi">ITLBIMVA</device_name>
        <description language="en">Invalidate instruction TLB entry by MVA</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="WO" name="ITLBIASID" size="4">
        <gui_name language="en">ITLBIASID</gui_name>
        <alias_name>CP15_ITLBIASID</alias_name>
        <device_name type="rvi">CP15_ITLBIASID</device_name>
        <device_name type="cadi">ITLBIASID</device_name>
        <device_name type="rvi">CP15_ITLBIASID</device_name>
        <device_name type="cadi">ITLBIASID</device_name>
        <description language="en">Invalidate instruction TLB by ASID match</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="WO" name="DTLBIALL" size="4">
        <gui_name language="en">DTLBIALL</gui_name>
        <alias_name>CP15_DTLBIALL</alias_name>
        <device_name type="rvi">CP15_DTLBIALL</device_name>
        <device_name type="cadi">DTLBIALL</device_name>
        <device_name type="rvi">CP15_DTLBIALL</device_name>
        <device_name type="cadi">DTLBIALL</device_name>
        <description language="en">Invalidate data TLB</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="WO" name="DTLBIMVA" size="4">
        <gui_name language="en">DTLBIMVA</gui_name>
        <alias_name>CP15_DTLBIMVA</alias_name>
        <device_name type="rvi">CP15_DTLBIMVA</device_name>
        <device_name type="cadi">DTLBIMVA</device_name>
        <device_name type="rvi">CP15_DTLBIMVA</device_name>
        <device_name type="cadi">DTLBIMVA</device_name>
        <description language="en">Invalidate data TLB entry by MVA</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="WO" name="DTLBIASID" size="4">
        <gui_name language="en">DTLBIASID</gui_name>
        <alias_name>CP15_DTLBIASID</alias_name>
        <device_name type="rvi">CP15_DTLBIASID</device_name>
        <device_name type="cadi">DTLBIASID</device_name>
        <device_name type="rvi">CP15_DTLBIASID</device_name>
        <device_name type="cadi">DTLBIASID</device_name>
        <description language="en">Invalidate data TLB by ASID match</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="WO" name="TLBIALL" size="4">
        <gui_name language="en">TLBIALL</gui_name>
        <alias_name>CP15_TLBIALL</alias_name>
        <device_name type="rvi">CP15_TLBIALL</device_name>
        <device_name type="cadi">TLBIALL</device_name>
        <device_name type="rvi">CP15_TLBIALL</device_name>
        <device_name type="cadi">TLBIALL</device_name>
        <description language="en">Invalidate unified TLB</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="WO" name="TLBIMVA" size="4">
        <gui_name language="en">TLBIMVA</gui_name>
        <alias_name>CP15_TLBIMVA</alias_name>
        <device_name type="rvi">CP15_TLBIMVA</device_name>
        <device_name type="cadi">TLBIMVA</device_name>
        <device_name type="rvi">CP15_TLBIMVA</device_name>
        <device_name type="cadi">TLBIMVA</device_name>
        <description language="en">Invalidate unified TLB entry by MVA</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="WO" name="TLBIASID" size="4">
        <gui_name language="en">TLBIASID</gui_name>
        <alias_name>CP15_TLBIASID</alias_name>
        <device_name type="rvi">CP15_TLBIASID</device_name>
        <device_name type="cadi">TLBIASID</device_name>
        <device_name type="rvi">CP15_TLBIASID</device_name>
        <device_name type="cadi">TLBIASID</device_name>
        <description language="en">Invalidate unified TLB by ASID match</description>
      </register>


      <register xmlns="http://www.arm.com/core_reg" access="WO" name="TLBIALLIS" size="4">
        <gui_name language="en">TLBIALLIS</gui_name>
        <alias_name>CP15_TLBIALLIS</alias_name>
        <device_name type="rvi">CP15_TLBIALLIS</device_name>
        <device_name type="cadi">TLBIALLIS</device_name>
        <device_name type="rvi">CP15_TLBIALLIS</device_name>
        <device_name type="cadi">TLBIALLIS</device_name>
        <description language="en">Invalidate entire Unified TLB Inner Shareable</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="WO" name="TLBIMVAIS" size="4">
        <gui_name language="en">TLBIMVAIS</gui_name>
        <alias_name>CP15_TLBIMVAIS</alias_name>
        <device_name type="rvi">CP15_TLBIMVAIS</device_name>
        <device_name type="cadi">TLBIMVAIS</device_name>
        <device_name type="rvi">CP15_TLBIMVAIS</device_name>
        <device_name type="cadi">TLBIMVAIS</device_name>
        <description language="en">Invalidate unified TLB entry by MVA Inner Shareable</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="WO" name="TLBIASIDIS" size="4">
        <gui_name language="en">TLBIASIDIS</gui_name>
        <alias_name>CP15_TLBIASIDIS</alias_name>
        <device_name type="rvi">CP15_TLBIASIDIS</device_name>
        <device_name type="cadi">TLBIASIDIS</device_name>
        <device_name type="rvi">CP15_TLBIASIDIS</device_name>
        <device_name type="cadi">TLBIASIDIS</device_name>
        <description language="en">Invalidate unified TLB entry by ASID match Inner Shareable</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="WO" name="TLBIMVAAIS" size="4">
        <gui_name language="en">TLBIMVAAIS</gui_name>
        <alias_name>CP15_TLBIMVAAIS</alias_name>
        <device_name type="rvi">CP15_TLBIMVAAIS</device_name>
        <device_name type="cadi">TLBIMVAAIS</device_name>
        <device_name type="rvi">CP15_TLBIMVAAIS</device_name>
        <device_name type="cadi">TLBIMVAAIS</device_name>
        <description language="en">Invalidate unified TLB entry by MVA all ASID Inner Shareable</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="WO" name="TLBIMVAA" size="4">
        <gui_name language="en">TLBIMVAA</gui_name>
        <alias_name>CP15_TLBIMVAA</alias_name>
        <device_name type="rvi">CP15_TLBIMVAA</device_name>
        <device_name type="cadi">TLBIMVAA</device_name>
        <device_name type="rvi">CP15_TLBIMVAA</device_name>
        <device_name type="cadi">TLBIMVAA</device_name>
        <description language="en">Invalidate unified TLB by MVA all ASID</description>
      </register>


      <register xmlns="http://www.arm.com/core_reg" access="WO" name="TLBIALLHIS" size="4">
        <gui_name language="en">TLBIALLHIS</gui_name>
        <alias_name>CP15_TLBIALLHIS</alias_name>
        <device_name type="rvi">CP15_TLBIALLHIS</device_name>
        <device_name type="cadi">TLBIALLHIS</device_name>
        <device_name type="rvi">CP15_TLBIALLHIS</device_name>
        <device_name type="cadi">TLBIALLHIS</device_name>
        <description language="en">Invalidate entire Hyp unified TLB Inner Shareable</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="WO" name="TLBIMVAHIS" size="4">
        <gui_name language="en">TLBIMVAHIS</gui_name>
        <alias_name>CP15_TLBIMVAHIS</alias_name>
        <device_name type="rvi">CP15_TLBIMVAHIS</device_name>
        <device_name type="cadi">TLBIMVAHIS</device_name>
        <device_name type="rvi">CP15_TLBIMVAHIS</device_name>
        <device_name type="cadi">TLBIMVAHIS</device_name>
        <description language="en">Invalidate Hyp unified TLB entry by MVA Inner Shareable</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="WO" name="TLBIALLNSNHIS" size="4">
        <gui_name language="en">TLBIALLNSNHIS</gui_name>
        <alias_name>CP15_TLBIALLNSNHIS</alias_name>
        <device_name type="rvi">CP15_TLBIALLNSNHIS</device_name>
        <device_name type="cadi">TLBIALLNSNHIS</device_name>
        <device_name type="rvi">CP15_TLBIALLNSNHIS</device_name>
        <device_name type="cadi">TLBIALLNSNHIS</device_name>
        <description language="en">Invalidate entire Non-secure Non-Hyp unified TLB Inner Shareable</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="WO" name="TLBIALLH" size="4">
        <gui_name language="en">TLBIALLH</gui_name>
        <alias_name>CP15_TLBIALLH</alias_name>
        <device_name type="rvi">CP15_TLBIALLH</device_name>
        <device_name type="cadi">TLBIALLH</device_name>
        <device_name type="rvi">CP15_TLBIALLH</device_name>
        <device_name type="cadi">TLBIALLH</device_name>
        <description language="en">Invalidate entire Hyp unified TLB</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="WO" name="TLBIMVAH" size="4">
        <gui_name language="en">TLBIMVAH</gui_name>
        <alias_name>CP15_TLBIMVAH</alias_name>
        <device_name type="rvi">CP15_TLBIMVAH</device_name>
        <device_name type="cadi">TLBIMVAH</device_name>
        <device_name type="rvi">CP15_TLBIMVAH</device_name>
        <device_name type="cadi">TLBIMVAH</device_name>
        <description language="en">Invalidate Hyp unified TLB entry by MVA</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="WO" name="TLBIALLNSNH" size="4">
        <gui_name language="en">TLBIALLNSNH</gui_name>
        <alias_name>CP15_TLBIALLNSNH</alias_name>
        <device_name type="rvi">CP15_TLBIALLNSNH</device_name>
        <device_name type="cadi">TLBIALLNSNH</device_name>
        <device_name type="rvi">CP15_TLBIALLNSNH</device_name>
        <device_name type="cadi">TLBIALLNSNH</device_name>
        <description language="en">Invalidate entire Non-secure Non-Hyp unified TLB</description>
      </register>

    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="VAtoPA" xml:base="Registers/CP15/Cortex-v7A_VA2PA.xml">
      <!-- ARMv7-AR ARM C.b B3.18.8 (p.1498) -->
      <gui_name language="en">VA to PA</gui_name>
      <description language="en">Virtual to Physical Address translation</description>
      <register access="RW" name="PAR" size="4">
        <gui_name language="en">PAR</gui_name>
        <alias_name>CP15_PAR</alias_name>
        <device_name type="rvi">CP15_PAR</device_name>
        <device_name type="cadi">PAR</device_name>
        <device_name type="rvi">CP15_PAR</device_name>
        <device_name type="cadi">PAR</device_name>
        <description language="en">Physical Address Register</description>
        <bitField conditional="false" name="PA">
          <gui_name language="en">PA</gui_name>
          <description language="en">Contains the physical address after a successful translation</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" name="LPAE" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">LPAE</gui_name>
          <description language="en">Large Physical Address Extension</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="NOS" enumerationId="PAR_NOS">
          <gui_name language="en">NOS</gui_name>
          <description language="en">Not Outer Shareable attribute</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="NS" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">NS</gui_name>
          <description language="en">Indicates the state of the NS attribute bit in the translation table</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="SH" enumerationId="PAR_NS">
          <gui_name language="en">SH</gui_name>
          <description language="en">Indicates shareable memory: 0 = nonshared 1 = shared</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="INNER" enumerationId="PAR_INNER">
          <gui_name language="en">INNER</gui_name>
          <description language="en">Indicates the inner attributes from the translation table</description>
          <definition>[6:4]</definition>
        </bitField>
        <bitField conditional="false" name="OUTER" enumerationId="PAR_OUTER">
          <gui_name language="en">OUTER</gui_name>
          <description language="en">Indicates the outer attributes from the translation table</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="Supersection" enumerationId="PAR_SS">
          <gui_name language="en">SS</gui_name>
          <description language="en">Indicates if the result is a supersection</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="FS" enumerationId="E_I_D_FAULT_STATUS">
          <gui_name language="en">FS</gui_name>
          <description language="en">Holds the fault status bits for the aborted address</description>
          <definition>[6:1]</definition>
        </bitField>
        <bitField conditional="false" name="F" enumerationId="PAR_F">
          <gui_name language="en">F</gui_name>
          <description language="en">Indicates that the translation succeeded</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PAR_64" size="8">
        <gui_name language="en">PAR_64</gui_name>
        <alias_name>CP15_PAR_64</alias_name>
        <device_name type="rvi">CP15_PAR_64</device_name>
        <device_name type="cadi">PAR_64</device_name>
        <device_name type="rvi">CP15_PAR_64</device_name>
        <device_name type="cadi">PAR_64</device_name>
        <description language="en">Physical Address (64 bit)</description>
        <bitField conditional="false" name="PA">
          <gui_name language="en">PA</gui_name>
          <description language="en">Contains the physical address after a successful translation</description>
          <definition>[39:12]</definition>
        </bitField>
        <bitField conditional="false" name="LPAE" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">LPAE</gui_name>
          <description language="en">Large Physical Address Extension</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="NS" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">NS</gui_name>
          <description language="en">Indicates the state of the NS attribute bit in the translation table</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="FSTAGE" enumerationId="PAR_STAGE">
          <gui_name language="en">FSTAGE</gui_name>
          <description language="en">Indicates the translation stage at which the translation aborted</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="S2WLK" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">S2WLK</gui_name>
          <description language="en">This bit is set to indicate that the translation aborted because of a stage 2 fault during a stage 1 translation table walk</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="SH" enumerationId="TTBCR_SHx">
          <gui_name language="en">SH</gui_name>
          <description language="en">Indicates shareable memory</description>
          <definition>[8:7]</definition>
        </bitField>
        <bitField conditional="false" name="FS" enumerationId="E_I_D_FAULT_STATUS">
          <gui_name language="en">FS</gui_name>
          <description language="en">Holds the fault status bits for the aborted address</description>
          <definition>[6:1]</definition>
        </bitField>
        <bitField conditional="false" name="F" enumerationId="PAR_F">
          <gui_name language="en">F</gui_name>
          <description language="en">Indicates that the translation succeeded</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="WO" name="ATS1CPR" size="4">
        <gui_name language="en">ATS1CPR</gui_name>
        <alias_name>CP15_ATS1CPR</alias_name>
        <device_name type="rvi">CP15_ATS1CPR</device_name>
        <device_name type="cadi">ATS1CPR</device_name>
        <device_name type="rvi">CP15_ATS1CPR</device_name>
        <device_name type="cadi">ATS1CPR</device_name>
        <description language="en">Priv Read VA to PA translation (current security state)</description>
      </register>
      <register access="WO" name="ATS1CPW" size="4">
        <gui_name language="en">ATS1CPW</gui_name>
        <alias_name>CP15_ATS1CPW</alias_name>
        <device_name type="rvi">CP15_ATS1CPW</device_name>
        <device_name type="cadi">ATS1CPW</device_name>
        <device_name type="rvi">CP15_ATS1CPW</device_name>
        <device_name type="cadi">ATS1CPW</device_name>
        <description language="en">Priv Write VA to PA translation (current security state)</description>
      </register>
      <register access="WO" name="ATS1CUR" size="4">
        <gui_name language="en">ATS1CUR</gui_name>
        <alias_name>CP15_ATS1CUR</alias_name>
        <device_name type="rvi">CP15_ATS1CUR</device_name>
        <device_name type="cadi">ATS1CUR</device_name>
        <device_name type="rvi">CP15_ATS1CUR</device_name>
        <device_name type="cadi">ATS1CUR</device_name>
        <description language="en">User Read VA to PA translation (current security state)</description>
      </register>
      <register access="WO" name="ATS1CUW" size="4">
        <gui_name language="en">ATS1CUW</gui_name>
        <alias_name>CP15_ATS1CUW</alias_name>
        <device_name type="rvi">CP15_ATS1CUW</device_name>
        <device_name type="cadi">ATS1CUW</device_name>
        <device_name type="rvi">CP15_ATS1CUW</device_name>
        <device_name type="cadi">ATS1CUW</device_name>
        <description language="en">User Write VA to PA translation (current security state)</description>
      </register>
      <register access="WO" name="ATS12NSOPR" size="4">
        <gui_name language="en">ATS12NSOPR</gui_name>
        <alias_name>CP15_ATS12NSOPR</alias_name>
        <device_name type="rvi">CP15_ATS12NSOPR</device_name>
        <device_name type="cadi">ATS12NSOPR</device_name>
        <device_name type="rvi">CP15_ATS12NSOPR</device_name>
        <device_name type="cadi">ATS12NSOPR</device_name>
        <description language="en">Priv Read VA to PA translation (other security state)</description>
      </register>
      <register access="WO" name="ATS12NSOPW" size="4">
        <gui_name language="en">ATS12NSOPW</gui_name>
        <alias_name>CP15_ATS12NSOPW</alias_name>
        <device_name type="rvi">CP15_ATS12NSOPW</device_name>
        <device_name type="cadi">ATS12NSOPW</device_name>
        <device_name type="rvi">CP15_ATS12NSOPW</device_name>
        <device_name type="cadi">ATS12NSOPW</device_name>
        <description language="en">Priv Write VA to PA translation (other security state)</description>
      </register>
      <register access="WO" name="ATS12NSOUR" size="4">
        <gui_name language="en">ATS12NSOUR</gui_name>
        <alias_name>CP15_ATS12NSOUR</alias_name>
        <device_name type="rvi">CP15_ATS12NSOUR</device_name>
        <device_name type="cadi">ATS12NSOUR</device_name>
        <device_name type="rvi">CP15_ATS12NSOUR</device_name>
        <device_name type="cadi">ATS12NSOUR</device_name>
        <description language="en">User Read VA to PA translation (other security state)</description>
      </register>
      <register access="WO" name="ATS12NSOUW" size="4">
        <gui_name language="en">ATS12NSOUW</gui_name>
        <alias_name>CP15_ATS12NSOUW</alias_name>
        <device_name type="rvi">CP15_ATS12NSOUW</device_name>
        <device_name type="cadi">ATS12NSOUW</device_name>
        <device_name type="rvi">CP15_ATS12NSOUW</device_name>
        <device_name type="cadi">ATS12NSOUW</device_name>
        <description language="en">User Write VA to PA translation (other security state)</description>
      </register>
      <register access="WO" name="ATS1HR" size="4">
        <gui_name language="en">ATS1HR</gui_name>
        <alias_name>CP15_ATS1HR</alias_name>
        <device_name type="rvi">CP15_ATS1HR</device_name>
        <device_name type="cadi">ATS1HR</device_name>
        <device_name type="rvi">CP15_ATS1HR</device_name>
        <device_name type="cadi">ATS1HR</device_name>
        <description language="en">Stage 1 Hyp mode read</description>
      </register>
      <register access="WO" name="ATS1HW" size="4">
        <gui_name language="en">ATS1HW</gui_name>
        <alias_name>CP15_ATS1HW</alias_name>
        <device_name type="rvi">CP15_ATS1HW</device_name>
        <device_name type="cadi">ATS1HW</device_name>
        <device_name type="rvi">CP15_ATS1HW</device_name>
        <device_name type="cadi">ATS1HW</device_name>
        <description language="en">Stage 1 Hyp mode write</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="MiscOps" xml:base="Registers/CP15/Cortex-v7A_MiscOp.xml">
      <gui_name language="en">MiscOps</gui_name>
      <description language="en">Miscellaneous operations</description>
      <register access="WO" name="NOP" size="4">
        <gui_name language="en">NOP</gui_name>
        <alias_name>CP15_NOP</alias_name>
        <device_name type="rvi">CP15_NOP</device_name>
        <device_name type="cadi">NOP</device_name>
        <device_name type="rvi">CP15_NOP</device_name>
        <device_name type="cadi">NOP</device_name>
        <description language="en">System control No Operation</description>
      </register>
      <register access="WO" name="CP15ISB" size="4">
        <gui_name language="en">CP15ISB</gui_name>
        <alias_name>CP15_CP15ISB</alias_name>
        <device_name type="rvi">CP15_CP15ISB</device_name>
        <device_name type="cadi">CP15ISB</device_name>
        <device_name type="rvi">CP15_CP15ISB</device_name>
        <device_name type="cadi">CP15ISB</device_name>
        <description language="en">Instruction Synchronization Barrier operation</description>
      </register>
      <register access="WO" name="CP15DSB" size="4">
        <gui_name language="en">CP15DSB</gui_name>
        <alias_name>CP15_CP15DSB</alias_name>
        <device_name type="rvi">CP15_CP15DSB</device_name>
        <device_name type="cadi">CP15DSB</device_name>
        <device_name type="rvi">CP15_CP15DSB</device_name>
        <device_name type="cadi">CP15DSB</device_name>
        <description language="en">Data Synchronization Barrier operation</description>
      </register>
      <register access="WO" name="CP15DMB" size="4">
        <gui_name language="en">CP15DMB</gui_name>
        <alias_name>CP15_CP15DMB</alias_name>
        <device_name type="rvi">CP15_CP15DMB</device_name>
        <device_name type="cadi">CP15DMB</device_name>
        <device_name type="rvi">CP15_CP15DMB</device_name>
        <device_name type="cadi">CP15DMB</device_name>
        <description language="en">Data Memory Barrier operation</description>
      </register>
      <register access="RW" name="TPIDRURW" size="4">
        <gui_name language="en">TPIDRURW</gui_name>
        <alias_name>CP15_TPIDRURW</alias_name>
        <device_name type="rvi">CP15_TPIDRURW</device_name>
        <device_name type="cadi">TPIDRURW</device_name>
        <device_name type="rvi">CP15_TPIDRURW</device_name>
        <device_name type="cadi">TPIDRURW</device_name>
        <description language="en">User Read/Write Thread ID</description>
      </register>
      <register access="RW" name="TPIDRURO" size="4">
        <gui_name language="en">TPIDRURO</gui_name>
        <alias_name>CP15_TPIDRURO</alias_name>
        <device_name type="rvi">CP15_TPIDRURO</device_name>
        <device_name type="cadi">TPIDRURO</device_name>
        <device_name type="rvi">CP15_TPIDRURO</device_name>
        <device_name type="cadi">TPIDRURO</device_name>
        <description language="en">User Read Only Thread ID</description>
      </register>
      <register access="RW" name="TPIDRPRW" size="4">
        <gui_name language="en">TPIDRPRW</gui_name>
        <alias_name>CP15_TPIDRPRW</alias_name>
        <device_name type="rvi">CP15_TPIDRPRW</device_name>
        <device_name type="cadi">TPIDRPRW</device_name>
        <device_name type="rvi">CP15_TPIDRPRW</device_name>
        <device_name type="cadi">TPIDRPRW</device_name>
        <description language="en">Privileged Only Thread ID</description>
      </register>
      <register access="RW" name="HTPIDR" size="4">
        <gui_name language="en">HTPIDR</gui_name>
        <alias_name>CP15_HTPIDR</alias_name>
        <device_name type="rvi">CP15_HTPIDR</device_name>
        <device_name type="cadi">HTPIDR</device_name>
        <device_name type="rvi">CP15_HTPIDR</device_name>
        <device_name type="cadi">HTPIDR</device_name>
        <description language="en">Hypervisor Software Thread ID</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="PMU" xml:base="Registers/CP15/Cortex-v7A_Perf.xml">
      <gui_name language="en">PMU</gui_name>
      <description language="en">Performance Monitor Unit</description>
      <register access="RW" name="PMCR" size="4">
        <gui_name language="en">PMCR</gui_name>
        <alias_name>CP15_PMCR</alias_name>
        <device_name type="rvi">CP15_PMCR</device_name>
        <device_name type="cadi">PMCR</device_name>
        <device_name type="rvi">CP15_PMCR</device_name>
        <device_name type="cadi">PMCR</device_name>
        <description language="en">Performance Monitor Control</description>
        <bitField conditional="false" name="IMP" enumerationId="MIDR_I">
          <gui_name language="en">IMP</gui_name>
          <description language="en">Specifies the implementor code.</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="IDCODE" enumerationId="PMU_PMCR_ID">
          <gui_name language="en">IDCODE</gui_name>
          <description language="en">Specifies the identification code.</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="N" enumerationId="PMU_PMCR_N">
          <gui_name language="en">N</gui_name>
          <description language="en">Specifies the number of counters implemented.</description>
          <definition>[15:11]</definition>
        </bitField>
        <bitField conditional="false" name="_DP" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">DP</gui_name>
          <description language="en">Disables cycle counter, CCNT, when non-invasive debug is prohibited.</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="X" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">X</gui_name>
          <description language="en">Enables export of the events from the event bus to an external monitoring block, such as the ETM to trace events.</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="D" enumerationId="PMCR_D">
          <gui_name language="en">D</gui_name>
          <description language="en">Clock divider: 0 = counts every processor clock cycle.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="C" enumerationId="PMU_PMCR_RESET_BIT">
          <gui_name language="en">C</gui_name>
          <description language="en">Clock counter reset: 0 = no action 1 = resets counter, CCNT, to zero. This bit Read-As-Zero.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P" enumerationId="PMU_PMCR_RESET_BIT">
          <gui_name language="en">P</gui_name>
          <description language="en">Event counter reset: 0 = no action 1 = resets all event counters to zero. This bit Read-As-Zero.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="E" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">E</gui_name>
          <description language="en">Enable bit: 0 = disables all counters, including CCNT 1 = enables all counters including CCNT.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMCNTENSET" size="4">
        <gui_name language="en">PMCNTENSET</gui_name>
        <alias_name>CP15_PMCNTENSET</alias_name>
        <device_name type="rvi">CP15_PMCNTENSET</device_name>
        <device_name type="cadi">PMCNTENSET</device_name>
        <device_name type="rvi">CP15_PMCNTENSET</device_name>
        <device_name type="cadi">PMCNTENSET</device_name>
        <description language="en">Count Enable Set</description>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">PMCCNTR</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P5">
          <gui_name language="en">P5</gui_name>
          <description language="en">Counter 5</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P4">
          <gui_name language="en">P4</gui_name>
          <description language="en">Counter 4</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">Counter 3</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Counter 2</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Counter 1</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Counter 0</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMCNTENCLR" size="4">
        <gui_name language="en">PMCNTENCLR</gui_name>
        <alias_name>CP15_PMCNTENCLR</alias_name>
        <device_name type="rvi">CP15_PMCNTENCLR</device_name>
        <device_name type="cadi">PMCNTENCLR</device_name>
        <device_name type="rvi">CP15_PMCNTENCLR</device_name>
        <device_name type="cadi">PMCNTENCLR</device_name>
        <description language="en">Count Enable Clear</description>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">PMCCNTR</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P5">
          <gui_name language="en">P5</gui_name>
          <description language="en">Counter 5</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P4">
          <gui_name language="en">P4</gui_name>
          <description language="en">Counter 4</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">Counter 3</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Counter 2</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Counter 1</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Counter 0</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMOVSR" size="4">
        <gui_name language="en">PMOVSR</gui_name>
        <alias_name>CP15_PMOVSR</alias_name>
        <device_name type="rvi">CP15_PMOVSR</device_name>
        <device_name type="cadi">PMOVSR</device_name>
        <device_name type="rvi">CP15_PMOVSR</device_name>
        <device_name type="cadi">PMOVSR</device_name>
        <description language="en">Overflow Flag Status</description>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">PMCCNTR</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P5">
          <gui_name language="en">P5</gui_name>
          <description language="en">Counter 5</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P4">
          <gui_name language="en">P4</gui_name>
          <description language="en">Counter 4</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">Counter 3</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Counter 2</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Counter 1</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Counter 0</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="WO" name="PMSWINC" size="4">
        <gui_name language="en">PMSWINC</gui_name>
        <alias_name>CP15_PMSWINC</alias_name>
        <device_name type="rvi">CP15_PMSWINC</device_name>
        <device_name type="cadi">PMSWINC</device_name>
        <device_name type="rvi">CP15_PMSWINC</device_name>
        <device_name type="cadi">PMSWINC</device_name>
        <description language="en">Software Increment</description>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P5">
          <gui_name language="en">P5</gui_name>
          <description language="en">Counter 5</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P4">
          <gui_name language="en">P4</gui_name>
          <description language="en">Counter 4</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">Counter 3</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Counter 2</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Counter 1</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Counter 0</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMSELR" size="4">
        <gui_name language="en">PMSELR</gui_name>
        <alias_name>CP15_PMSELR</alias_name>
        <device_name type="rvi">CP15_PMSELR</device_name>
        <device_name type="cadi">PMSELR</device_name>
        <device_name type="rvi">CP15_PMSELR</device_name>
        <device_name type="cadi">PMSELR</device_name>
        <description language="en">Event Counter Selection</description>
        <bitField conditional="false" name="SEL">
          <gui_name language="en">SEL</gui_name>
          <description language="en">Selects current event counter</description>
          <definition>[4:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="PMCEID0" size="4">
        <gui_name language="en">PMCEID0</gui_name>
        <alias_name>CP15_PMCEID0</alias_name>
        <device_name type="rvi">CP15_PMCEID0</device_name>
        <device_name type="cadi">PMCEID0</device_name>
        <device_name type="rvi">CP15_PMCEID0</device_name>
        <device_name type="cadi">PMCEID0</device_name>
        <description language="en">Common Event Identification Register 0</description>
        <bitField conditional="false" name="BUSCYCLE" enumerationId="PMU_PMCEID0">
          <gui_name language="en">Bus Cycle</gui_name>
          <description language="en">Bus Cycle</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="IAE_CC_WTTB" enumerationId="PMU_PMCEID0">
          <gui_name language="en">IAE_CC_WTTB</gui_name>
          <description language="en">Instruction architecturally executed, condition check pass, write to translation table base</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="ISE" enumerationId="PMU_PMCEID0">
          <gui_name language="en">ISE</gui_name>
          <description language="en">Instruction speculatively executed</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" name="LME" enumerationId="PMU_PMCEID0">
          <gui_name language="en">LME</gui_name>
          <description language="en">Local memory error</description>
          <definition>[26]</definition>
        </bitField>
        <bitField conditional="false" name="BA" enumerationId="PMU_PMCEID0">
          <gui_name language="en">BA</gui_name>
          <description language="en">Bus access</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="L2DCWB" enumerationId="PMU_PMCEID0">
          <gui_name language="en">L2DCWB</gui_name>
          <description language="en">Level 2 data cache write-back</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" name="L2DCR" enumerationId="PMU_PMCEID0">
          <gui_name language="en">L2DCR</gui_name>
          <description language="en">Level 2 data cache refill</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" name="L2DCA" enumerationId="PMU_PMCEID0">
          <gui_name language="en">L2DCA</gui_name>
          <description language="en">Level 2 data cache access</description>
          <definition>[22]</definition>
        </bitField>
        <bitField conditional="false" name="L1DCWB" enumerationId="PMU_PMCEID0">
          <gui_name language="en">L1DCWB</gui_name>
          <description language="en">Level 1 data cache write-back</description>
          <definition>[21]</definition>
        </bitField>
        <bitField conditional="false" name="L1ICA" enumerationId="PMU_PMCEID0">
          <gui_name language="en">L1ICA</gui_name>
          <description language="en">Level 1 instruction cache access</description>
          <definition>[20]</definition>
        </bitField>
        <bitField conditional="false" name="DMA" enumerationId="PMU_PMCEID0">
          <gui_name language="en">DMA</gui_name>
          <description language="en">Data memory access</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" name="PBSE" enumerationId="PMU_PMCEID0">
          <gui_name language="en">PBSE</gui_name>
          <description language="en">Predictable branch speculatively executed</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="C" enumerationId="PMU_PMCEID0">
          <gui_name language="en">C</gui_name>
          <description language="en">Cycle</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="MONPBSE" enumerationId="PMU_PMCEID0">
          <gui_name language="en">MONPBSE</gui_name>
          <description language="en">Mispredicted or not predicted branch speculatively executed</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="IAE_CC_ULOS" enumerationId="PMU_PMCEID0">
          <gui_name language="en">IAE_CC_ULOS</gui_name>
          <description language="en">Instruction architecturally executed, condition check pass, unaligned load or store</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" name="IAE_CC_R" enumerationId="PMU_PMCEID0">
          <gui_name language="en">IAE_CC_R</gui_name>
          <description language="en">Instruction architecturally executed, condition check pass, procedure return</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" name="IAE_CC_IB" enumerationId="PMU_PMCEID0">
          <gui_name language="en">IAE_CC_IB</gui_name>
          <description language="en">Instruction architecturally executed, condition check pass, immediate branch</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="IAE_CC_SCOTPC" enumerationId="PMU_PMCEID0">
          <gui_name language="en">IAE_CC_SCOTPC</gui_name>
          <description language="en">Instruction architecturally executed, condition check pass, software change of the PC</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="IAE_CC_WTCONTEXTIDR" enumerationId="PMU_PMCEID0">
          <gui_name language="en">IAE_CC_WTCONTEXTIDR</gui_name>
          <description language="en">Instruction architecturally executed, condition check pass, write to CONTEXTIDR</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="ER" enumerationId="PMU_PMCEID0">
          <gui_name language="en">ER</gui_name>
          <description language="en">Exception return</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="ET" enumerationId="PMU_PMCEID0">
          <gui_name language="en">ET</gui_name>
          <description language="en">Exception taken</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="IAE" enumerationId="PMU_PMCEID0">
          <gui_name language="en">IAE</gui_name>
          <description language="en">Instruction architecturally executed</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="IAE_CC_S" enumerationId="PMU_PMCEID0">
          <gui_name language="en">IAE_CC_S</gui_name>
          <description language="en">Instruction architecturally executed, condition check pass, store</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="IAE_CC_L" enumerationId="PMU_PMCEID0">
          <gui_name language="en">IAE_CC_L</gui_name>
          <description language="en">Instruction architecturally executed, condition check pass, load</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="L1DTLBR" enumerationId="PMU_PMCEID0">
          <gui_name language="en">L1DTLBR</gui_name>
          <description language="en">Level 1 data TLB refill</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="L1DCA" enumerationId="PMU_PMCEID0">
          <gui_name language="en">L1DCA</gui_name>
          <description language="en">Level 1 data cache access</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="L1DCR" enumerationId="PMU_PMCEID0">
          <gui_name language="en">L1DCR</gui_name>
          <description language="en">Level 1 data cache refill</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="L1ITLBR" enumerationId="PMU_PMCEID0">
          <gui_name language="en">L1ITLBR</gui_name>
          <description language="en">Level 1 instruction TLB refill</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="L1ICR" enumerationId="PMU_PMCEID0">
          <gui_name language="en">L1ICR</gui_name>
          <description language="en">Level 1 instruction cache refill</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="IAE_CC_SWI" enumerationId="PMU_PMCEID0">
          <gui_name language="en">IAE_CC_SWI</gui_name>
          <description language="en">Instruction architecturally executed, condition check pass, software increment</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="PMCEID1" size="4">
        <gui_name language="en">PMCEID1</gui_name>
        <alias_name>CP15_PMCEID1</alias_name>
        <device_name type="rvi">CP15_PMCEID1</device_name>
        <device_name type="cadi">PMCEID1</device_name>
        <device_name type="rvi">CP15_PMCEID1</device_name>
        <device_name type="cadi">PMCEID1</device_name>
        <description language="en">Common Event Identification 1</description>
      </register>
      <register access="RW" name="PMCCNTR" size="4">
        <gui_name language="en">PMCCNTR</gui_name>
        <alias_name>CP15_PMCCNTR</alias_name>
        <device_name type="rvi">CP15_PMCCNTR</device_name>
        <device_name type="cadi">PMCCNTR</device_name>
        <device_name type="rvi">CP15_PMCCNTR</device_name>
        <device_name type="cadi">PMCCNTR</device_name>
        <description language="en">Cycle Count</description>
      </register>
      <register access="RW" name="PMXEVTYPER" size="4">
        <gui_name language="en">PMXEVTYPER</gui_name>
        <alias_name>CP15_PMXEVTYPER</alias_name>
        <device_name type="rvi">CP15_PMXEVTYPER</device_name>
        <device_name type="cadi">PMXEVTYPER</device_name>
        <device_name type="rvi">CP15_PMXEVTYPER</device_name>
        <device_name type="cadi">PMXEVTYPER</device_name>
        <description language="en">Event Selection</description>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P">
          <gui_name language="en">P</gui_name>
          <description language="en">Privileged execution filtering bit</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="U">
          <gui_name language="en">U</gui_name>
          <description language="en">Unprivileged execution filtering bit</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="NSK">
          <gui_name language="en">NSK</gui_name>
          <description language="en">Non-secure PL1 mode control bit</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="NSU">
          <gui_name language="en">NSU</gui_name>
          <description language="en">Non-secure unprivileged control bit</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="NSH">
          <gui_name language="en">NSH</gui_name>
          <description language="en">Non-secure PL2 enable bit</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="PMXEVTYPER_EC" name="EC">
          <gui_name language="en">EC</gui_name>
          <description language="en">Event to count</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMXEVCNTR" size="4">
        <gui_name language="en">PMXEVCNTR</gui_name>
        <alias_name>CP15_PMXEVCNTR</alias_name>
        <device_name type="rvi">CP15_PMXEVCNTR</device_name>
        <device_name type="cadi">PMXEVCNTR</device_name>
        <device_name type="rvi">CP15_PMXEVCNTR</device_name>
        <device_name type="cadi">PMXEVCNTR</device_name>
        <description language="en">Performance Count</description>
      </register>
      <register access="RW" name="PMUSERENR" size="4">
        <gui_name language="en">PMUSERENR</gui_name>
        <alias_name>CP15_PMUSERENR</alias_name>
        <device_name type="rvi">CP15_PMUSERENR</device_name>
        <device_name type="cadi">PMUSERENR</device_name>
        <device_name type="rvi">CP15_PMUSERENR</device_name>
        <device_name type="cadi">PMUSERENR</device_name>
        <description language="en">User Enable</description>
        <bitField conditional="false" name="PMUSERENR_EN">
          <gui_name language="en">EN</gui_name>
          <description language="en">User mode access to performance counters</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMINTENSET" size="4">
        <gui_name language="en">PMINTENSET</gui_name>
        <alias_name>CP15_PMINTENSET</alias_name>
        <device_name type="rvi">CP15_PMINTENSET</device_name>
        <device_name type="cadi">PMINTENSET</device_name>
        <device_name type="rvi">CP15_PMINTENSET</device_name>
        <device_name type="cadi">PMINTENSET</device_name>
        <description language="en">Interrupt Enable Set</description>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">PMCCNTR overflow interrupt request enable bit</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P5">
          <gui_name language="en">P5</gui_name>
          <description language="en">Counter 5</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P4">
          <gui_name language="en">P4</gui_name>
          <description language="en">Counter 4</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">Counter 3</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Counter 2</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Counter 1</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Counter 0</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMINTENCLR" size="4">
        <gui_name language="en">PMINTENCLR</gui_name>
        <alias_name>CP15_PMINTENCLR</alias_name>
        <device_name type="rvi">CP15_PMINTENCLR</device_name>
        <device_name type="cadi">PMINTENCLR</device_name>
        <device_name type="rvi">CP15_PMINTENCLR</device_name>
        <device_name type="cadi">PMINTENCLR</device_name>
        <description language="en">Interrupt Enable Clear</description>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">PMCCNTR overflow interrupt request disable bit.</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P5">
          <gui_name language="en">P5</gui_name>
          <description language="en">Counter 5</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P4">
          <gui_name language="en">P4</gui_name>
          <description language="en">Counter 4</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">Counter 3</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Counter 2</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Counter 1</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Counter 0</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMOVSSET" size="4">
        <gui_name language="en">PMOVSSET</gui_name>
        <alias_name>CP15_PMOVSSET</alias_name>
        <device_name type="rvi">CP15_PMOVSSET</device_name>
        <device_name type="cadi">PMOVSSET</device_name>
        <device_name type="rvi">CP15_PMOVSSET</device_name>
        <device_name type="cadi">PMOVSSET</device_name>
        <description language="en">Overflow Status Set</description>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">PMCCNTR overflow bit</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P5">
          <gui_name language="en">P5</gui_name>
          <description language="en">Counter 5</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P4">
          <gui_name language="en">P4</gui_name>
          <description language="en">Counter 4</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">Counter 3</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Counter 2</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Counter 1</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Counter 0</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="SecurityExtensions" xml:base="Registers/CP15/Cortex-A15_SecExt.xml">
      <gui_name language="en">Security Extensions</gui_name>
      <description language="en">Security extensions registers</description>

      <register xmlns="http://www.arm.com/core_reg" access="RW" name="SCR" size="4">
        <gui_name language="en">SCR</gui_name>
        <alias_name>CP15_SCR</alias_name>
        <device_name type="rvi">CP15_SCR</device_name>
        <device_name type="cadi">SCR</device_name>
        <device_name type="rvi">CP15_SCR</device_name>
        <device_name type="cadi">SCR</device_name>
        <description language="en">Secure Configuration</description>
        <bitField conditional="false" name="SIF" enumerationId="SCR_SIF">
          <gui_name language="en">SIF</gui_name>
          <description language="en">Secure Instruction Fetch</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="HCE" enumerationId="SCR_HCE">
          <gui_name language="en">HCE</gui_name>
          <description language="en">Hyp Call</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="SCD" enumerationId="SCR_SCD">
          <gui_name language="en">SCD</gui_name>
          <description language="en">Secure Monitor Call</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="NET" enumerationId="SCR_NET">
          <gui_name language="en">NET</gui_name>
          <description language="en">Early Termination</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="AW">
          <gui_name language="en">AW</gui_name>
          <description language="en">CPSR A-bit writeable</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="FW">
          <gui_name language="en">FW</gui_name>
          <description language="en">CPSR F-bit writeable</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="EA" enumerationId="SCR_EA">
          <gui_name language="en">EA</gui_name>
          <description language="en">External Abort mode</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="FIQ" enumerationId="SCR_FIQ">
          <gui_name language="en">FIQ</gui_name>
          <description language="en">FIQ mode</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="IRQ" enumerationId="SCR_IRQ">
          <gui_name language="en">IRQ</gui_name>
          <description language="en">IRQ mode</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="NS" enumerationId="SCR_NS">
          <gui_name language="en">NS</gui_name>
          <description language="en">Security State</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="SDER" size="4">
        <gui_name language="en">SDER</gui_name>
        <alias_name>CP15_SDER</alias_name>
        <device_name type="rvi">CP15_SDER</device_name>
        <device_name type="cadi">SDER</device_name>
        <device_name type="rvi">CP15_SDER</device_name>
        <device_name type="cadi">SDER</device_name>
        <description language="en">Secure Debug Enable</description>
        <bitField conditional="false" name="SUNIDEN">
          <gui_name language="en">SUNIDEN</gui_name>
          <description language="en">Secure User Non-Invasive Debug</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="SUIDEN">
          <gui_name language="en">SUIDEN</gui_name>
          <description language="en">Secure User Invasive Debug</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="VBAR" size="4">
        <gui_name language="en">VBAR</gui_name>
        <alias_name>CP15_VBAR</alias_name>
        <device_name type="rvi">CP15_VBAR</device_name>
        <device_name type="cadi">VBAR</device_name>
        <device_name type="rvi">CP15_VBAR</device_name>
        <device_name type="cadi">VBAR</device_name>
        <description language="en">Vector Base Address</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="MVBAR" size="4">
        <gui_name language="en">MVBAR</gui_name>
        <alias_name>CP15_MVBAR</alias_name>
        <device_name type="rvi">CP15_MVBAR</device_name>
        <device_name type="cadi">MVBAR</device_name>
        <device_name type="rvi">CP15_MVBAR</device_name>
        <device_name type="cadi">MVBAR</device_name>
        <description language="en">Monitor Vector Base Address</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RO" name="ISR" size="4">
        <gui_name language="en">ISR</gui_name>
        <alias_name>CP15_ISR</alias_name>
        <device_name type="rvi">CP15_ISR</device_name>
        <device_name type="cadi">ISR</device_name>
        <device_name type="rvi">CP15_ISR</device_name>
        <device_name type="cadi">ISR</device_name>
        <description language="en">Interrupt Status</description>
        <bitField conditional="false" name="A">
          <gui_name language="en">A</gui_name>
          <description language="en">External abort pending</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="I">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ pending</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="F">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ pending</description>
          <definition>[6]</definition>
        </bitField>
      </register>

      <register access="RW" name="NSACR" size="4">
        <gui_name language="en">NSACR</gui_name>
        <alias_name>CP15_NSACR</alias_name>
        <device_name type="rvi">CP15_NSACR</device_name>
        <device_name type="cadi">NSACR</device_name>
        <device_name type="rvi">CP15_NSACR</device_name>
        <device_name type="cadi">NSACR</device_name>
        <description language="en">Nonsecure Access Control</description>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="NS_SMP">
          <gui_name language="en">NS_SMP</gui_name>
          <description language="en">SMP bit of the Auxiliary Control Register is writable in Non-secure state</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="NS_L2ERR">
          <gui_name language="en">NS_L2ERR</gui_name>
          <description language="en">L2 error bits of the L2 Extended Control Register writable in Non-secure state</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_EN_DISABLE" name="NSASEDIS">
          <gui_name language="en">NSASEDIS</gui_name>
          <description language="en">Non-secure Advanced SIMD functionality</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="CP11">
          <gui_name language="en">CP11</gui_name>
          <description language="en">Non-secure access to coprocessor 11 enable</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="CP10">
          <gui_name language="en">CP10</gui_name>
          <description language="en">Non-secure access to coprocessor 10 enable</description>
          <definition>[10]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="VirtualizationExtensions" xml:base="Registers/CP15/Cortex-A15_VirtExt.xml">
      <gui_name language="en">Virtualization Extensions</gui_name>
      <description language="en">Virtualization Extensions registers</description>

      <register xmlns="http://www.arm.com/core_reg" access="RW" name="VPIDR" size="4">
        <gui_name language="en">VPIDR</gui_name>
        <alias_name>CP15_VPIDR</alias_name>
        <device_name type="rvi">CP15_VPIDR</device_name>
        <device_name type="cadi">VPIDR</device_name>
        <device_name type="rvi">CP15_VPIDR</device_name>
        <device_name type="cadi">VPIDR</device_name>
        <description language="en">Virtualization Processor ID</description>
        <bitField conditional="false" name="I">
          <gui_name language="en">I</gui_name>
          <description language="en">Implementer</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Variant</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="A">
          <gui_name language="en">A</gui_name>
          <description language="en">Architecture</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="P">
          <gui_name language="en">P</gui_name>
          <description language="en">Primary part</description>
          <definition>[15:4]</definition>
        </bitField>
        <bitField conditional="false" name="R">
          <gui_name language="en">R</gui_name>
          <description language="en">Revision</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="VMPIDR" size="4">
        <gui_name language="en">VMPIDR</gui_name>
        <alias_name>CP15_VMPIDR</alias_name>
        <device_name type="rvi">CP15_VMPIDR</device_name>
        <device_name type="cadi">VMPIDR</device_name>
        <device_name type="rvi">CP15_VMPIDR</device_name>
        <device_name type="cadi">VMPIDR</device_name>
        <description language="en">Virtualization Multiprocessor ID</description>
        <bitField conditional="false" name="U">
          <gui_name language="en">U</gui_name>
          <description language="en">U bit</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="MT">
          <gui_name language="en">MT</gui_name>
          <description language="en">MT bit</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" name="CID">
          <gui_name language="en">CID</gui_name>
          <description language="en">Cluster ID</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="CPUID">
          <gui_name language="en">CPUID</gui_name>
          <description language="en">CPU ID</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="HSCTLR" size="4">
        <gui_name language="en">HSCTLR</gui_name>
        <alias_name>CP15_HSCTLR</alias_name>
        <device_name type="rvi">CP15_HSCTLR</device_name>
        <device_name type="cadi">HSCTLR</device_name>
        <device_name type="rvi">CP15_HSCTLR</device_name>
        <device_name type="cadi">HSCTLR</device_name>
        <description language="en">Hypervisor System Control Register</description>
        <bitField conditional="false" name="TE" enumerationId="SCTLR_TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Thumb exception enable</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_LITTLE_BIG_ENDIAN" name="EE">
          <gui_name language="en">EE</gui_name>
          <description language="en">Exception Endianness bit, the value of this bit defines the value of the CPSR.E bit on entry to an exception vector in Hyp mode</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="FI">
          <gui_name language="en">FI</gui_name>
          <description language="en">Fast Interrupts configuration enable bit</description>
          <definition>[21]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="WXN">
          <gui_name language="en">WXN</gui_name>
          <description language="en">Write permission implies Execute Never (XN)</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="I">
          <gui_name language="en">I</gui_name>
          <description language="en">Instruction cache enable bit</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Unified Cache enable bit</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="A">
          <gui_name language="en">A</gui_name>
          <description language="en">Alignment bit. This is the enable bit for Alignment fault checking, for memory accesses made in Hyp mode</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="M">
          <gui_name language="en">M</gui_name>
          <description language="en">MMU enable bit</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="HACTLR" size="4">
        <gui_name language="en">HACTLR</gui_name>
        <alias_name>CP15_HACTLR</alias_name>
        <device_name type="rvi">CP15_HACTLR</device_name>
        <device_name type="cadi">HACTLR</device_name>
        <device_name type="rvi">CP15_HACTLR</device_name>
        <device_name type="cadi">HACTLR</device_name>
        <description language="en">Hypervisor Auxiliary Control</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="HCR" size="4">
        <gui_name language="en">HCR</gui_name>
        <alias_name>CP15_HCR</alias_name>
        <device_name type="rvi">CP15_HCR</device_name>
        <device_name type="cadi">HCR</device_name>
        <device_name type="rvi">CP15_HCR</device_name>
        <device_name type="cadi">HCR</device_name>
        <description language="en">Hypervisor Configuration Register</description>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TGE">
          <gui_name language="en">TGE</gui_name>
          <description language="en">Trap General Exceptions</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TVM">
          <gui_name language="en">TVM</gui_name>
          <description language="en">Trap VM Controls</description>
          <definition>[26]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TTLB">
          <gui_name language="en">TTLB</gui_name>
          <description language="en">Trap TLB Maintenance operations</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TPU">
          <gui_name language="en">TPU</gui_name>
          <description language="en">Trap cache maintenance to point of unification operations</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TPC">
          <gui_name language="en">TPC</gui_name>
          <description language="en">Trap cache maintenance to point of coherency operations</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TSW">
          <gui_name language="en">TSW</gui_name>
          <description language="en">Trap set/way cache maintenance operations</description>
          <definition>[22]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TAC">
          <gui_name language="en">TAC</gui_name>
          <description language="en">Trap ACTLR accesses</description>
          <definition>[21]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TIDCP">
          <gui_name language="en">TIDCP</gui_name>
          <description language="en">Trap lockdown. When this bit is set to 1, any valid Non-secure access to a CP15 lockdown, DMA, or TCM operation, is trapped to Hyp mode</description>
          <definition>[20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TSC">
          <gui_name language="en">TSC</gui_name>
          <description language="en">Trap SMC instruction</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TID3">
          <gui_name language="en">TID3</gui_name>
          <description language="en">Trap ID Register Group 3</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TID2">
          <gui_name language="en">TID2</gui_name>
          <description language="en">Trap ID Register Group 2</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TID1">
          <gui_name language="en">TID1</gui_name>
          <description language="en">Trap ID Register Group 1</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TID0">
          <gui_name language="en">TID0</gui_name>
          <description language="en">Trap ID Register Group 0</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TWE">
          <gui_name language="en">TWE</gui_name>
          <description language="en">Trap WFE instruction</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TWI">
          <gui_name language="en">TWI</gui_name>
          <description language="en">Trap WFI instruction</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="DC">
          <gui_name language="en">DC</gui_name>
          <description language="en">Default Cacheable</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="HCR_BSU" name="BSU">
          <gui_name language="en">BSU</gui_name>
          <description language="en">Barrier Shareability Upgrade</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="FB">
          <gui_name language="en">FB</gui_name>
          <description language="en">Force broadcast of TLB maintenance and other operations</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="VA">
          <gui_name language="en">VA</gui_name>
          <description language="en">Virtual Asynchronous Abort</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="VI">
          <gui_name language="en">VI</gui_name>
          <description language="en">Virtual IRQ Interrupt</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="VF">
          <gui_name language="en">VF</gui_name>
          <description language="en">Virtual FIQ Interrupt</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="AMO">
          <gui_name language="en">AMO</gui_name>
          <description language="en">Overrides the CPSR.A bit, and enables signaling by the VA bit</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="IMO">
          <gui_name language="en">IMO</gui_name>
          <description language="en">Overrides the CPSR.I bit, and enables signaling by the VI bit</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="FMO">
          <gui_name language="en">FMO</gui_name>
          <description language="en">Overrides the CPSR.F bit, and enables signaling by the VF bit</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="PTW">
          <gui_name language="en">PTW</gui_name>
          <description language="en">Protected Table Walk</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="SWIO">
          <gui_name language="en">SWIO</gui_name>
          <description language="en">Set/Way Invalidation Override</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="VM">
          <gui_name language="en">VM</gui_name>
          <description language="en">Virtualization MMU enable bit. This is a global enable bit for the PL1 and 0 stage 2 MMU</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="HDCR" size="4">
        <gui_name language="en">HDCR</gui_name>
        <alias_name>CP15_HDCR</alias_name>
        <device_name type="rvi">CP15_HDCR</device_name>
        <device_name type="cadi">HDCR</device_name>
        <device_name type="rvi">CP15_HDCR</device_name>
        <device_name type="cadi">HDCR</device_name>
        <description language="en">Hypervisor Debug Control Register</description>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TDRA">
          <gui_name language="en">TDRA</gui_name>
          <description language="en">Trap Debug ROM Access</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TDOSA">
          <gui_name language="en">TDOSA</gui_name>
          <description language="en">Trap Debug OS related register Access</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TDA">
          <gui_name language="en">TDA</gui_name>
          <description language="en">Trap Debug Access</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TDE">
          <gui_name language="en">TDE</gui_name>
          <description language="en">Trap Debug Exceptions</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="HPME">
          <gui_name language="en">HPME</gui_name>
          <description language="en">Hypervisor Performance Monitors Enable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TPM">
          <gui_name language="en">TPM</gui_name>
          <description language="en">Trap Performance Monitors Accesses</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TPMCR">
          <gui_name language="en">TPMCR</gui_name>
          <description language="en">Trap Performance Monitor Control Register accesses</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="HPMN">
          <gui_name language="en">HPMN</gui_name>
          <description language="en">Defines the number of Performance Monitors counters that are accessible from Non-secure PL1 modes, and from Non-secure PL0 modes if unprivileged access is enabled</description>
          <definition>[4:0]</definition>
        </bitField>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="HCPTR" size="4">
        <gui_name language="en">HCPTR</gui_name>
        <alias_name>CP15_HCPTR</alias_name>
        <device_name type="rvi">CP15_HCPTR</device_name>
        <device_name type="cadi">HCPTR</device_name>
        <device_name type="rvi">CP15_HCPTR</device_name>
        <device_name type="cadi">HCPTR</device_name>
        <description language="en">Hypervisor Coprocessor Trap Register</description>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TCPAC">
          <gui_name language="en">TCPAC</gui_name>
          <description language="en">Trap Coprocessor Access Control Register accesses</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TTA">
          <gui_name language="en">TTA</gui_name>
          <description language="en">Trap Trace Access</description>
          <definition>[20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TASE">
          <gui_name language="en">TASE</gui_name>
          <description language="en">Trap Advanced SIMD Extension</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TCP11">
          <gui_name language="en">TCP11</gui_name>
          <description language="en">Trap coprocessor 11 Access</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TCP10">
          <gui_name language="en">TCP10</gui_name>
          <description language="en">Trap coprocessor 10 Access</description>
          <definition>[10]</definition>
        </bitField>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="HSTR" size="4">
        <gui_name language="en">HSTR</gui_name>
        <alias_name>CP15_HSTR</alias_name>
        <device_name type="rvi">CP15_HSTR</device_name>
        <device_name type="cadi">HSTR</device_name>
        <device_name type="rvi">CP15_HSTR</device_name>
        <device_name type="cadi">HSTR</device_name>
        <description language="en">Hypervisor System Trap Register</description>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TJDBX">
          <gui_name language="en">TJDBX</gui_name>
          <description language="en">Trap Jazelle operations</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TTEE">
          <gui_name language="en">TTEE</gui_name>
          <description language="en">Trap ThumbEE operations</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="T15">
          <gui_name language="en">T15</gui_name>
          <description language="en">Trap coprocessor 15 primary register c15</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="T13">
          <gui_name language="en">T13</gui_name>
          <description language="en">Trap coprocessor 15 primary register c13</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="T12">
          <gui_name language="en">T12</gui_name>
          <description language="en">Trap coprocessor 15 primary register c12</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="T11">
          <gui_name language="en">T11</gui_name>
          <description language="en">Trap coprocessor 15 primary register c11</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="T10">
          <gui_name language="en">T10</gui_name>
          <description language="en">Trap coprocessor 15 primary register c10</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="T9">
          <gui_name language="en">T9</gui_name>
          <description language="en">Trap coprocessor 15 primary register c9</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="T8">
          <gui_name language="en">T8</gui_name>
          <description language="en">Trap coprocessor 15 primary register c8</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="T7">
          <gui_name language="en">T7</gui_name>
          <description language="en">Trap coprocessor 15 primary register c7</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="T6">
          <gui_name language="en">T6</gui_name>
          <description language="en">Trap coprocessor 15 primary register c6</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="T5">
          <gui_name language="en">T5</gui_name>
          <description language="en">Trap coprocessor 15 primary register c5</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="T3">
          <gui_name language="en">T3</gui_name>
          <description language="en">Trap coprocessor 15 primary register c3</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="T2">
          <gui_name language="en">T2</gui_name>
          <description language="en">Trap coprocessor 15 primary register c2</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="T1">
          <gui_name language="en">T1</gui_name>
          <description language="en">Trap coprocessor 15 primary register c1</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="T0">
          <gui_name language="en">T0</gui_name>
          <description language="en">Trap coprocessor 15 primary register c0</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="HACR" size="4">
        <gui_name language="en">HACR</gui_name>
        <alias_name>CP15_HACR</alias_name>
        <device_name type="rvi">CP15_HACR</device_name>
        <device_name type="cadi">HACR</device_name>
        <device_name type="rvi">CP15_HACR</device_name>
        <device_name type="cadi">HACR</device_name>
        <description language="en">Hypervisor Auxiliary Configuration</description>
        <!-- Cortex-A7, A12, A15 and A17 do not implement HACR, so this register is always UNK/SBZP in Hyp mode and in Monitor mode when SCR.NS is 1. -->
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="HTCR" size="4">
        <gui_name language="en">HTCR</gui_name>
        <alias_name>CP15_HTCR</alias_name>
        <device_name type="rvi">CP15_HTCR</device_name>
        <device_name type="cadi">HTCR</device_name>
        <device_name type="rvi">CP15_HTCR</device_name>
        <device_name type="cadi">HTCR</device_name>
        <description language="en">Hypervisor Translation Control Register</description>
        <bitField conditional="false" enumerationId="TTBCR_SHx" name="SH0">
          <gui_name language="en">SH0</gui_name>
          <description language="en">Shareability attribute for memory associated with translation table walks using HTTBR</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="TTBR_RGN" name="ORGN0">
          <gui_name language="en">ORGN0</gui_name>
          <description language="en">Outer cacheability attribute for memory associated with translation table walks using HTTBR</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="TTBR_IRGN" name="IRGN0">
          <gui_name language="en">IRGN0</gui_name>
          <description language="en">Inner cacheability attribute for memory associated with translation table walks using HTTBR</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" name="T0SZ">
          <gui_name language="en">T0SZ</gui_name>
          <description language="en">The size offset of the memory region addressed by HTTBR</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="VTCR" size="4">
        <gui_name language="en">VTCR</gui_name>
        <alias_name>CP15_VTCR</alias_name>
        <device_name type="rvi">CP15_VTCR</device_name>
        <device_name type="cadi">VTCR</device_name>
        <device_name type="rvi">CP15_VTCR</device_name>
        <device_name type="cadi">VTCR</device_name>
        <description language="en">Virtualization Translation Control Register</description>
        <bitField conditional="false" enumerationId="TTBCR_SHx" name="SH0">
          <gui_name language="en">SH0</gui_name>
          <description language="en">Shareability attribute for memory associated with translation table walks using VTTBR</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="TTBR_RGN" name="ORGN0">
          <gui_name language="en">ORGN0</gui_name>
          <description language="en">Outer cacheability attribute for memory associated with translation table walks using VTTBR</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="TTBR_IRGN" name="IRGN0">
          <gui_name language="en">IRGN0</gui_name>
          <description language="en">Inner cacheability attribute for memory associated with translation table walks using VTTBR</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="VTCR_SL0" name="SL0">
          <gui_name language="en">SL0</gui_name>
          <description language="en">Starting level for translation table walks using VTTBR</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Sign extension bit</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="T0SZ">
          <gui_name language="en">T0SZ</gui_name>
          <description language="en">The size offset of the memory region addressed by VTTBR</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="HTTBR" size="8">
        <gui_name language="en">HTTBR</gui_name>
        <alias_name>CP15_HTTBR</alias_name>
        <device_name type="rvi">CP15_HTTBR</device_name>
        <device_name type="cadi">HTTBR</device_name>
        <device_name type="rvi">CP15_HTTBR</device_name>
        <device_name type="cadi">HTTBR</device_name>
        <description language="en">Hypervisor Translation Table Base Address</description>
        <bitField conditional="false" name="BADDR">
          <gui_name language="en">Translation table base address</gui_name>
          <description language="en">Translation table base address, bits[39:x]. The HTCR.T0SZ field determines the width of the defined translation table base address. Currently defined as [39:0] and includes the zero bits at the start. View as hexadecimal as the decimal values will be wrong.</description>
          <definition>[39:0]</definition>
        </bitField>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="VTTBR" size="8">
        <gui_name language="en">VTTBR</gui_name>
        <alias_name>CP15_VTTBR</alias_name>
        <device_name type="rvi">CP15_VTTBR</device_name>
        <device_name type="cadi">VTTBR</device_name>
        <device_name type="rvi">CP15_VTTBR</device_name>
        <device_name type="cadi">VTTBR</device_name>
        <description language="en">Virtualization Translation Table Base</description>
        <bitField conditional="false" name="VMID">
          <gui_name language="en">VMID</gui_name>
          <description language="en">The VMID for the translation table.</description>
          <definition>[55:48]</definition>
        </bitField>
        <bitField conditional="false" name="BADDR">
          <gui_name language="en">Translation table base address</gui_name>
          <description language="en">Translation table base address, bits[39:x]. X is determined by the VTCR.T0SZ and VTCR.SL0 fields. Currently defined as [39:0] and includes the zero bits at the start. View as hexadecimal as the decimal values will be wrong.</description>
          <definition>[39:0]</definition>
        </bitField>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="HSR" size="4">
        <gui_name language="en">HSR</gui_name>
        <alias_name>CP15_HSR</alias_name>
        <device_name type="rvi">CP15_HSR</device_name>
        <device_name type="cadi">HSR</device_name>
        <device_name type="rvi">CP15_HSR</device_name>
        <device_name type="cadi">HSR</device_name>
        <description language="en">Hypervisor Syndrome</description>
        <bitField conditional="false" name="EC">
          <gui_name language="en">EC</gui_name>
          <description language="en">Exception class</description>
          <definition>[31:26]</definition>
        </bitField>
        <bitField conditional="false" name="IL">
          <gui_name language="en">IL</gui_name>
          <description language="en">Instruction length</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="ISS">
          <gui_name language="en">ISS</gui_name>
          <description language="en">Instruction-specific syndrome</description>
          <definition>[24:0]</definition>
        </bitField>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="HDFAR" size="4">
        <gui_name language="en">HDFAR</gui_name>
        <alias_name>CP15_HDFAR</alias_name>
        <device_name type="rvi">CP15_HDFAR</device_name>
        <device_name type="cadi">HDFAR</device_name>
        <device_name type="rvi">CP15_HDFAR</device_name>
        <device_name type="cadi">HDFAR</device_name>
        <description language="en">Hypervisor Data Fault Address</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="HIFAR" size="4">
        <gui_name language="en">HIFAR</gui_name>
        <alias_name>CP15_HIFAR</alias_name>
        <device_name type="rvi">CP15_HIFAR</device_name>
        <device_name type="cadi">HIFAR</device_name>
        <device_name type="rvi">CP15_HIFAR</device_name>
        <device_name type="cadi">HIFAR</device_name>
        <description language="en">Hypervisor Instruction Fault Address</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="HPFAR" size="4">
        <gui_name language="en">HPFAR</gui_name>
        <alias_name>CP15_HPFAR</alias_name>
        <device_name type="rvi">CP15_HPFAR</device_name>
        <device_name type="cadi">HPFAR</device_name>
        <device_name type="rvi">CP15_HPFAR</device_name>
        <device_name type="cadi">HPFAR</device_name>
        <description language="en">Hypervisor IPA Fault Address</description>
      </register>
      <register xmlns="http://www.arm.com/core_reg" access="RW" name="HVBAR" size="4">
        <gui_name language="en">HVBAR</gui_name>
        <alias_name>CP15_HVBAR</alias_name>
        <device_name type="rvi">CP15_HVBAR</device_name>
        <device_name type="cadi">HVBAR</device_name>
        <device_name type="rvi">CP15_HVBAR</device_name>
        <device_name type="cadi">HVBAR</device_name>
        <description language="en">Hypervisor Vector Base Address</description>
      </register>

      <register access="RW" name="HADFSR" size="4">
        <gui_name language="en">HADFSR</gui_name>
        <alias_name>CP15_HADFSR</alias_name>
        <device_name type="rvi">CP15_HADFSR</device_name>
        <device_name type="cadi">HADFSR</device_name>
        <device_name type="rvi">CP15_HADFSR</device_name>
        <device_name type="cadi">HADFSR</device_name>
        <description language="en">Hypervisor Auxiliary Data Fault Status</description>
        <bitField conditional="false" name="VALID">
          <gui_name language="en">VALID</gui_name>
          <description language="en">Valid</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="HADFSR_RAMID" name="RAM_ID">
          <gui_name language="en">RAM_ID</gui_name>
          <description language="en">RAM Identifier</description>
          <definition>[30:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="HADFSR_L2ERR" name="L2ERR">
          <gui_name language="en">L2ERR</gui_name>
          <description language="en">L2 Error</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" name="BANK_WAY">
          <gui_name language="en">BANK_WAY</gui_name>
          <description language="en">L1 ECC Double-Bit Error Bank/Way</description>
          <definition>[22:18]</definition>
        </bitField>
        <bitField conditional="false" name="INDEX">
          <gui_name language="en">INDEX</gui_name>
          <description language="en">L1 ECC Double-Bit Error Index Address</description>
          <definition>[17:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="HAIFSR" size="4">
        <gui_name language="en">HAIFSR</gui_name>
        <alias_name>CP15_HAIFSR</alias_name>
        <device_name type="rvi">CP15_HAIFSR</device_name>
        <device_name type="cadi">HAIFSR</device_name>
        <device_name type="rvi">CP15_HAIFSR</device_name>
        <device_name type="cadi">HAIFSR</device_name>
        <description language="en">Hypervisor Auxiliary Instruction Fault Status</description>
      </register>
      <register access="RW" name="HMAIR0" size="4">
        <gui_name language="en">HMAIR0</gui_name>
        <alias_name>CP15_HMAIR0</alias_name>
        <device_name type="rvi">CP15_HMAIR0</device_name>
        <device_name type="cadi">HMAIR0</device_name>
        <device_name type="rvi">CP15_HMAIR0</device_name>
        <device_name type="cadi">HMAIR0</device_name>
        <description language="en">Hypervisor Memory Attribute Indirection 0</description>
        <bitField conditional="false" name="ATTR3">
          <gui_name language="en">ATTR3</gui_name>
          <description language="en">Attr 3</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR2">
          <gui_name language="en">ATTR2</gui_name>
          <description language="en">Attr 2</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR1">
          <gui_name language="en">ATTR1</gui_name>
          <description language="en">Attr 1</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR0">
          <gui_name language="en">ATTR0</gui_name>
          <description language="en">Attr 0</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="HMAIR1" size="4">
        <gui_name language="en">HMAIR1</gui_name>
        <alias_name>CP15_HMAIR1</alias_name>
        <device_name type="rvi">CP15_HMAIR1</device_name>
        <device_name type="cadi">HMAIR1</device_name>
        <device_name type="rvi">CP15_HMAIR1</device_name>
        <device_name type="cadi">HMAIR1</device_name>
        <description language="en">Hypervisor Memory Attribute Indirection 1</description>
        <bitField conditional="false" name="ATTR7">
          <gui_name language="en">ATTR7</gui_name>
          <description language="en">Attr 7</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR6">
          <gui_name language="en">ATTR6</gui_name>
          <description language="en">Attr 6</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR5">
          <gui_name language="en">ATTR5</gui_name>
          <description language="en">Attr 5</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR4">
          <gui_name language="en">ATTR4</gui_name>
          <description language="en">Attr 4</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="GenericTimer" xml:base="Registers/CP15/Cortex-v7A_Timer.xml">
      <gui_name language="en">Generic Timer</gui_name>
      <description language="en">Generic Timer registers</description>
      <register access="RO" name="CNTFRQ" size="4">
        <gui_name language="en">CNTFRQ</gui_name>
        <alias_name>CP15_CNTFRQ</alias_name>
        <device_name type="rvi">CP15_CNTFRQ</device_name>
        <device_name type="cadi">CNTFRQ</device_name>
        <device_name type="rvi">CP15_CNTFRQ</device_name>
        <device_name type="cadi">CNTFRQ</device_name>
        <description language="en">Clock Ticks Per Second</description>
      </register>
      <register access="RO" name="CNTPCT" size="8">
        <gui_name language="en">CNTPCT</gui_name>
        <alias_name>CP15_CNTPCT</alias_name>
        <device_name type="rvi">CP15_CNTPCT</device_name>
        <device_name type="cadi">CNTPCT</device_name>
        <device_name type="rvi">CP15_CNTPCT</device_name>
        <device_name type="cadi">CNTPCT</device_name>
        <description language="en">Physical Count Register</description>
      </register>
      <register access="RW" name="CNTKCTL" size="4">
        <gui_name language="en">CNTKCTL</gui_name>
        <alias_name>CP15_CNTKCTL</alias_name>
        <device_name type="rvi">CP15_CNTKCTL</device_name>
        <device_name type="cadi">CNTKCTL</device_name>
        <device_name type="rvi">CP15_CNTKCTL</device_name>
        <device_name type="cadi">CNTKCTL</device_name>
        <description language="en">Timer PL1 Control Register</description>
        <bitField conditional="false" name="PL0PTEN" enumerationId="CNT_CNTCTL_ACCESSIBLE">
          <gui_name language="en">PL0PTEN</gui_name>
          <description language="en">Controls whether the physical timer registers are accessible from PL0 modes</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="PL0VTEN" enumerationId="CNT_CNTCTL_ACCESSIBLE">
          <gui_name language="en">PL0VTEN</gui_name>
          <description language="en">Controls whether the virtual timer registers are accessible from PL0</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="EVNTI">
          <gui_name language="en">EVNTI</gui_name>
          <description language="en">which bit of CNTVCT is the trigger for the event stream generated from the virtual counter, when that stream is enabled</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="EVNTDIR" enumerationId="CNTCTL_EVNTDIR">
          <gui_name language="en">EVNTDIR</gui_name>
          <description language="en">Controls which transition of the CNTVCT trigger bit, defined by EVNTI, generates an event, when the event stream is enabled</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="EVNTEN" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">EVNTEN</gui_name>
          <description language="en">Enables the generation of an event stream from the virtual counter</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="PL0VCTEN" enumerationId="CNT_CNTCTL_ACCESSIBLE">
          <gui_name language="en">PL0VCTEN</gui_name>
          <description language="en">Controls whether the virtual counter, CNTVCT, and the frequency register CNTFRQ, are accessible from PL0 modes</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="PL0PCTEN" enumerationId="CNT_CNTCTL_ACCESSIBLE">
          <gui_name language="en">PL0PCTEN</gui_name>
          <description language="en">Controls whether the physical counter, CNTPCT, and the frequency register CNTFRQ, are accessible from PL0 modes</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CNTP_TVAL" size="4">
        <gui_name language="en">CNTP_TVAL</gui_name>
        <alias_name>CP15_CNTP_TVAL</alias_name>
        <device_name type="rvi">CP15_CNTP_TVAL</device_name>
        <device_name type="cadi">CNTP_TVAL</device_name>
        <device_name type="rvi">CP15_CNTP_TVAL</device_name>
        <device_name type="cadi">CNTP_TVAL</device_name>
        <description language="en">PL1 Physical Timer Value Register</description>
      </register>
      <register access="RW" name="CNTP_CTL" size="4">
        <gui_name language="en">CNTP_CTL</gui_name>
        <alias_name>CP15_CNTP_CTL</alias_name>
        <device_name type="rvi">CP15_CNTP_CTL</device_name>
        <device_name type="cadi">CNTP_CTL</device_name>
        <device_name type="rvi">CP15_CNTP_CTL</device_name>
        <device_name type="cadi">CNTP_CTL</device_name>
        <description language="en">PL1 Physical Timer Control register</description>
        <bitField conditional="false" name="ISTATUS" enumerationId="CNT_CTL_IS">
          <gui_name language="en">ISTATUS</gui_name>
          <description language="en">The status of the timer</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="IMASK" enumerationId="CNT_CTL_MI">
          <gui_name language="en">IMASK</gui_name>
          <description language="en">Timer output signal mask bit</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="ENABLE" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">ENABLE</gui_name>
          <description language="en">Enables the timer</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CNTV_TVAL" size="4">
        <gui_name language="en">CNTV_TVAL</gui_name>
        <alias_name>CP15_CNTV_TVAL</alias_name>
        <device_name type="rvi">CP15_CNTV_TVAL</device_name>
        <device_name type="cadi">CNTV_TVAL</device_name>
        <device_name type="rvi">CP15_CNTV_TVAL</device_name>
        <device_name type="cadi">CNTV_TVAL</device_name>
        <description language="en">Virtual Timer Value Register</description>
      </register>
      <register access="RW" name="CNTV_CTL" size="4">
        <gui_name language="en">CNTV_CTL</gui_name>
        <alias_name>CP15_CNTV_CTL</alias_name>
        <device_name type="rvi">CP15_CNTV_CTL</device_name>
        <device_name type="cadi">CNTV_CTL</device_name>
        <device_name type="rvi">CP15_CNTV_CTL</device_name>
        <device_name type="cadi">CNTV_CTL</device_name>
        <description language="en">PL2 Physical Timer Control Register</description>
        <bitField conditional="false" name="ISTATUS" enumerationId="CNT_CTL_IS">
          <gui_name language="en">ISTATUS</gui_name>
          <description language="en">The status of the timer interrupt</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="IMASK" enumerationId="CNT_CTL_MI">
          <gui_name language="en">IMASK</gui_name>
          <description language="en">Timer interrupt mask bit</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="ENABLE" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">ENABLE</gui_name>
          <description language="en">Enables the timer</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="CNTVCT" size="8">
        <gui_name language="en">CNTVCT</gui_name>
        <alias_name>CP15_CNTVCT</alias_name>
        <device_name type="rvi">CP15_CNTVCT</device_name>
        <device_name type="cadi">CNTVCT</device_name>
        <device_name type="rvi">CP15_CNTVCT</device_name>
        <device_name type="cadi">CNTVCT</device_name>
        <description language="en">Virtual Count Register</description>
      </register>
      <register access="RW" name="CNTP_CVAL" size="8">
        <gui_name language="en">CNTP_CVAL</gui_name>
        <alias_name>CP15_CNTP_CVAL</alias_name>
        <device_name type="rvi">CP15_CNTP_CVAL</device_name>
        <device_name type="cadi">CNTP_CVAL</device_name>
        <device_name type="rvi">CP15_CNTP_CVAL</device_name>
        <device_name type="cadi">CNTP_CVAL</device_name>
        <description language="en">Counter PL1 Physical Compare Value Register</description>
      </register>
      <register access="RW" name="CNTV_CVAL" size="8">
        <gui_name language="en">CNTV_CVAL</gui_name>
        <alias_name>CP15_CNTV_CVAL</alias_name>
        <device_name type="rvi">CP15_CNTV_CVAL</device_name>
        <device_name type="cadi">CNTV_CVAL</device_name>
        <device_name type="rvi">CP15_CNTV_CVAL</device_name>
        <device_name type="cadi">CNTV_CVAL</device_name>
        <description language="en">Counter PL1 Virtual Compare Value Register</description>
      </register>
      <register access="RW" name="CNTVOFF" size="8">
        <gui_name language="en">CNTVOFF</gui_name>
        <alias_name>CP15_CNTVOFF</alias_name>
        <device_name type="rvi">CP15_CNTVOFF</device_name>
        <device_name type="cadi">CNTVOFF</device_name>
        <device_name type="rvi">CP15_CNTVOFF</device_name>
        <device_name type="cadi">CNTVOFF</device_name>
        <description language="en">Counter Virtual Offset Register</description>
      </register>
      <register access="RW" name="CNTHCTL" size="4">
        <gui_name language="en">CNTHCTL</gui_name>
        <alias_name>CP15_CNTHCTL</alias_name>
        <device_name type="rvi">CP15_CNTHCTL</device_name>
        <device_name type="cadi">CNTHCTL</device_name>
        <device_name type="rvi">CP15_CNTHCTL</device_name>
        <device_name type="cadi">CNTHCTL</device_name>
        <description language="en">Timer PL2 Control Register</description>
        <bitField conditional="false" name="EVNTI">
          <gui_name language="en">EVNTI</gui_name>
          <description language="en">Selects which bit of CNTPCT is the trigger for the event stream generated from the physical counter, when that stream is enabled</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="EVNTDIR" enumerationId="CNTCTL_EVNTDIR">
          <gui_name language="en">EVNTDIR</gui_name>
          <description language="en">Controls which transition of the CNTPCT trigger bit, defined by EVNTI, generates an event, when the event stream is enabled</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="EVNTEN" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">EVNTEN</gui_name>
          <description language="en">Enables the generation of an event stream from the physical counter</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="PL1PCEN" enumerationId="CNT_CNTCTL_ACCESSIBLE_BOTH">
          <gui_name language="en">PL1PCEN</gui_name>
          <description language="en">Controls whether the Non-secure copies of the physical timer registers are accessible from Non-secure PL1 and PL0 modes</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="PL1PCTEN" enumerationId="CNT_CNTCTL_ACCESSIBLE_BOTH">
          <gui_name language="en">PL1PCTEN</gui_name>
          <description language="en">Controls whether the physical counter, CNTPCT, is accessible from Non-secure PL1 and PL0 modes</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CNTHP_TVAL" size="4">
        <gui_name language="en">CNTHP_TVAL</gui_name>
        <alias_name>CP15_CNTHP_TVAL</alias_name>
        <device_name type="rvi">CP15_CNTHP_TVAL</device_name>
        <device_name type="cadi">CNTHP_TVAL</device_name>
        <device_name type="rvi">CP15_CNTHP_TVAL</device_name>
        <device_name type="cadi">CNTHP_TVAL</device_name>
        <description language="en">Counter Non-secure PL2 Physical Timer Value Register</description>
      </register>
      <register access="RW" name="CNTHP_CTL" size="4">
        <gui_name language="en">CNTHP_CTL</gui_name>
        <alias_name>CP15_CNTHP_CTL</alias_name>
        <device_name type="rvi">CP15_CNTHP_CTL</device_name>
        <device_name type="cadi">CNTHP_CTL</device_name>
        <device_name type="rvi">CP15_CNTHP_CTL</device_name>
        <device_name type="cadi">CNTHP_CTL</device_name>
        <description language="en">PL2 Physical Timer Control Register</description>
        <bitField conditional="false" name="ISTATUS" enumerationId="CNT_CTL_IS">
          <gui_name language="en">ISTATUS</gui_name>
          <description language="en">The status of the timer interrupt</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="IMASK" enumerationId="CNT_CTL_MI">
          <gui_name language="en">IMASK</gui_name>
          <description language="en">Timer interrupt mask bit</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="ENABLE" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">ENABLE</gui_name>
          <description language="en">Enables the timer</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CNTHP_CVAL" size="8">
        <gui_name language="en">CNTHP_CVAL</gui_name>
        <alias_name>CP15_CNTHP_CVAL</alias_name>
        <device_name type="rvi">CP15_CNTHP_CVAL</device_name>
        <device_name type="cadi">CNTHP_CVAL</device_name>
        <device_name type="rvi">CP15_CNTHP_CVAL</device_name>
        <device_name type="cadi">CNTHP_CVAL</device_name>
        <description language="en">Counter Non-secure PL2 Physical Compare Value Register</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="NonSecureBanked" xml:base="Registers/CP15/Cortex-v7A_NonSec.xml">
      <gui_name language="en">Non-secure banked</gui_name>
      <description language="en">Non-secure banked registers</description>
      <!-- Non-secure ID registers -->
      <register access="RW" name="N_CSSELR" size="4">
        <gui_name language="en">N_CSSELR</gui_name>
        <alias_name>CP15_N_CSSELR</alias_name>
        <device_name type="rvi">CP15_N_CSSELR</device_name>
        <device_name type="cadi">N_CSSELR</device_name>
        <device_name type="rvi">CP15_N_CSSELR</device_name>
        <device_name type="cadi">N_CSSELR</device_name>
        <description language="en">[N] Cache Size Selection</description>
        <bitField conditional="false" name="L">
          <gui_name language="en">L</gui_name>
          <description language="en">Level</description>
          <definition>[3:1]</definition>
        </bitField>
        <bitField conditional="false" name="IND" enumerationId="CSSELR_IND">
          <gui_name language="en">IND</gui_name>
          <description language="en">Type</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <!-- Non-secure virtual memory control registers -->
      <register access="RW" name="N_SCTLR" size="4">
        <gui_name language="en">N_SCTLR</gui_name>
        <alias_name>CP15_N_SCTLR</alias_name>
        <device_name type="rvi">CP15_N_SCTLR</device_name>
        <device_name type="cadi">N_SCTLR</device_name>
        <device_name type="rvi">CP15_N_SCTLR</device_name>
        <device_name type="cadi">N_SCTLR</device_name>
        <description language="en">[N] System Control</description>
        <bitField conditional="false" name="TE" enumerationId="SCTLR_TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Banked; Thumb exception enable bit.</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="AFE">
          <gui_name language="en">AFE</gui_name>
          <description language="en">Banked; This is the Access Flag Enable bit.</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TRE">
          <gui_name language="en">TRE</gui_name>
          <description language="en">Banked; This bit controls the TEX remap functionality in the MMU.</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="SCTLR_EE" name="EE">
          <gui_name language="en">EE</gui_name>
          <description language="en">Banked; Determines how the E bit in the CPSR is set on an exception.</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="UWXN">
          <gui_name language="en">UWXN</gui_name>
          <description language="en">Banked; Determines force Execute Never (XN) for memory regions with unprivileged write permissions from PL1.</description>
          <definition>[20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="WXN">
          <gui_name language="en">WXN</gui_name>
          <description language="en">Banked; Determines force Execute Never (XN) for memory regions with write permissions.</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="SCTLR_V" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Determines the location of exception vectors. </description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="I">
          <gui_name language="en">I</gui_name>
          <description language="en">Determines if instructions can be cached in any instruction cache at any cache level.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="Z">
          <gui_name language="en">Z</gui_name>
          <description language="en">Enables program flow prediction: 0 = program flow prediction disabled, reset value 1 = program flow prediction enabled.</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="SW">
          <gui_name language="en">SW</gui_name>
          <description language="en">SWP/SWPB instruction enable bit</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Determines if data can be cached in a data or unified cache at any cache level.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="A">
          <gui_name language="en">A</gui_name>
          <description language="en">Enables strict alignment of data to detect alignment faults in data accesses.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="M">
          <gui_name language="en">M</gui_name>
          <description language="en">Enables the MMU.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_TTBR0" size="4">
        <gui_name language="en">N_TTBR0</gui_name>
        <alias_name>CP15_N_TTBR0</alias_name>
        <device_name type="rvi">CP15_N_TTBR0</device_name>
        <device_name type="cadi">N_TTBR0</device_name>
        <device_name type="rvi">CP15_N_TTBR0</device_name>
        <device_name type="cadi">N_TTBR0</device_name>
        <description language="en">[N] TTBR0</description>
        <bitField conditional="false" name="IRGN0">
          <gui_name language="en">IRGN0</gui_name>
          <description language="en">Inner cacheability[0]</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="RGN">
          <gui_name language="en">RGN</gui_name>
          <description language="en">Outer cacheability</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Shared</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN1">
          <gui_name language="en">IRGN1</gui_name>
          <description language="en">Inner cacheability[1]</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_TTBR1" size="4">
        <gui_name language="en">N_TTBR1</gui_name>
        <alias_name>CP15_N_TTBR1</alias_name>
        <device_name type="rvi">CP15_N_TTBR1</device_name>
        <device_name type="cadi">N_TTBR1</device_name>
        <device_name type="rvi">CP15_N_TTBR1</device_name>
        <device_name type="cadi">N_TTBR1</device_name>
        <description language="en">[N] TTBR1</description>
        <bitField conditional="false" name="IRGN0">
          <gui_name language="en">IRGN0</gui_name>
          <description language="en">Inner cacheability[0]</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="RGN">
          <gui_name language="en">RGN</gui_name>
          <description language="en">Outer cacheability</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Shared</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN1">
          <gui_name language="en">IRGN1</gui_name>
          <description language="en">Inner cacheability[1]</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_TTBR0_64" size="8">
        <gui_name language="en">N_TTBR0_64</gui_name>
        <alias_name>CP15_N_TTBR0_64</alias_name>
        <device_name type="rvi">CP15_N_TTBR0_64</device_name>
        <device_name type="cadi">N_TTBR0_64</device_name>
        <device_name type="rvi">CP15_N_TTBR0_64</device_name>
        <device_name type="cadi">N_TTBR0_64</device_name>
        <description language="en">[N] TTBR0 (64 bit)</description>
      </register>
      <register access="RW" name="N_TTBR1_64" size="8">
        <gui_name language="en">N_TTBR1_64</gui_name>
        <alias_name>CP15_N_TTBR1_64</alias_name>
        <device_name type="rvi">CP15_N_TTBR1_64</device_name>
        <device_name type="cadi">N_TTBR1_64</device_name>
        <device_name type="rvi">CP15_N_TTBR1_64</device_name>
        <device_name type="cadi">N_TTBR1_64</device_name>
        <description language="en">[N] TTBR1 (64 bit)</description>
      </register>
      <register access="RW" name="N_TTBCR" size="4">
        <gui_name language="en">N_TTBCR</gui_name>
        <alias_name>CP15_N_TTBCR</alias_name>
        <device_name type="rvi">CP15_N_TTBCR</device_name>
        <device_name type="cadi">N_TTBCR</device_name>
        <device_name type="rvi">CP15_N_TTBCR</device_name>
        <device_name type="cadi">N_TTBCR</device_name>
        <description language="en">[N] TTBCR</description>
        <bitField conditional="false" name="EAE" enumerationId="TTBCR_EAE">
          <gui_name language="en">EAE</gui_name>
          <description language="en">Extended Address Enable</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="IMP">
          <gui_name language="en">IMP</gui_name>
          <description language="en">Implementation defined</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="SH1">
          <gui_name language="en">SH1</gui_name>
          <description language="en">TTBR1 Shareability attributes</description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" name="ORGN1">
          <gui_name language="en">ORGN1</gui_name>
          <description language="en">TTBR1 Outer Cacheability attributes</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN1">
          <gui_name language="en">IRGN1</gui_name>
          <description language="en">TTBR1 Inner Cacheability attributes</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" name="EPD1">
          <gui_name language="en">EPD1</gui_name>
          <description language="en">TTBR1 TLB miss (40-bit translation)</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" name="A1" enumerationId="TTBCR_A1">
          <gui_name language="en">A1</gui_name>
          <description language="en">ASID Select</description>
          <definition>[22]</definition>
        </bitField>
        <bitField conditional="false" name="T1SZ">
          <gui_name language="en">T1SZ</gui_name>
          <description language="en">TTBR1 size offset</description>
          <definition>[18:16]</definition>
        </bitField>
        <bitField conditional="false" name="SH0">
          <gui_name language="en">SH0</gui_name>
          <description language="en">TTBR0/HTTBR Shareability attributes</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" name="ORGN0">
          <gui_name language="en">ORGN0</gui_name>
          <description language="en">TTBR0/HTTBR Outer Cacheability attributes</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN0">
          <gui_name language="en">IRGN0</gui_name>
          <description language="en">TTBR0/HTTBR Inner Cacheability attributes</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" name="EPD0">
          <gui_name language="en">EPD0</gui_name>
          <description language="en">TTBR0/HTTBR TLB miss (40-bit translation)</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="PD1">
          <gui_name language="en">PD1</gui_name>
          <description language="en">TTBR1 TLB miss (32-bit translation)</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="PD0">
          <gui_name language="en">PD0</gui_name>
          <description language="en">TTBR0 TLB miss (32-bit translation)</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="T0SZ">
          <gui_name language="en">T0SZ</gui_name>
          <description language="en">T0SZ</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_DACR" size="4">
        <gui_name language="en">N_DACR</gui_name>
        <alias_name>CP15_N_DACR</alias_name>
        <device_name type="rvi">CP15_N_DACR</device_name>
        <device_name type="cadi">N_DACR</device_name>
        <device_name type="rvi">CP15_N_DACR</device_name>
        <device_name type="cadi">N_DACR</device_name>
        <description language="en">[N] Domain Access Control</description>
        <bitField conditional="false" name="D15">
          <gui_name language="en">D15</gui_name>
          <description language="en">D15 permissions</description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" name="D14">
          <gui_name language="en">D14</gui_name>
          <description language="en">D14 permissions</description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" name="D13">
          <gui_name language="en">D13</gui_name>
          <description language="en">D13 permissions</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" name="D12">
          <gui_name language="en">D12</gui_name>
          <description language="en">D12 permissions</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" name="D11">
          <gui_name language="en">D11</gui_name>
          <description language="en">D11 permissions</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" name="D10">
          <gui_name language="en">D10</gui_name>
          <description language="en">D10 permissions</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" name="D9">
          <gui_name language="en">D9</gui_name>
          <description language="en">D9 permissions</description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" name="D8">
          <gui_name language="en">D8</gui_name>
          <description language="en">D8 permissions</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" name="D7">
          <gui_name language="en">D7</gui_name>
          <description language="en">D7 permissions</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="D6">
          <gui_name language="en">D6</gui_name>
          <description language="en">D6 permissions</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" name="D5">
          <gui_name language="en">D5</gui_name>
          <description language="en">D5 permissions</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" name="D4">
          <gui_name language="en">D4</gui_name>
          <description language="en">D4 permissions</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" name="D3">
          <gui_name language="en">D3</gui_name>
          <description language="en">D3 permissions</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" name="D2">
          <gui_name language="en">D2</gui_name>
          <description language="en">D2 permissions</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" name="D1">
          <gui_name language="en">D1</gui_name>
          <description language="en">D1 permissions</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="D0">
          <gui_name language="en">D0</gui_name>
          <description language="en">D0 permissions</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_PRRR" size="4">
        <gui_name language="en">N_PRRR</gui_name>
        <alias_name>CP15_N_PRRR</alias_name>
        <device_name type="rvi">CP15_N_PRRR</device_name>
        <device_name type="cadi">N_PRRR</device_name>
        <device_name type="rvi">CP15_N_PRRR</device_name>
        <device_name type="cadi">N_PRRR</device_name>
        <description language="en">[N] Primary Region Remap</description>
        <bitField conditional="false" name="OS7">
          <gui_name language="en">OS7</gui_name>
          <description language="en">Region 7 outer shareable</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="OS6">
          <gui_name language="en">OS6</gui_name>
          <description language="en">Region 6 outer shareable</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="OS5">
          <gui_name language="en">OS5</gui_name>
          <description language="en">Region 5 outer shareable</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="OS4">
          <gui_name language="en">OS4</gui_name>
          <description language="en">Region 4 outer shareable</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="OS3">
          <gui_name language="en">OS3</gui_name>
          <description language="en">Region 3 outer shareable</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" name="OS2">
          <gui_name language="en">OS2</gui_name>
          <description language="en">Region 2 outer shareable</description>
          <definition>[26]</definition>
        </bitField>
        <bitField conditional="false" name="OS1">
          <gui_name language="en">OS1</gui_name>
          <description language="en">Region 1 outer shareable</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="OS0">
          <gui_name language="en">OS0</gui_name>
          <description language="en">Region 0 outer shareable</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" name="NS1">
          <gui_name language="en">NS1</gui_name>
          <description language="en">Normal memory, S=1</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" name="NS0">
          <gui_name language="en">NS0</gui_name>
          <description language="en">Normal memory, S=0</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="DS1">
          <gui_name language="en">DS1</gui_name>
          <description language="en">Device memory, S=1</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="DS0">
          <gui_name language="en">DS0</gui_name>
          <description language="en">Device memory, S=0</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="TR7">
          <gui_name language="en">TR7</gui_name>
          <description language="en">Memory type 7</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="TR6">
          <gui_name language="en">TR6</gui_name>
          <description language="en">Memory type 6</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" name="TR5">
          <gui_name language="en">TR5</gui_name>
          <description language="en">Memory type 5</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" name="TR4">
          <gui_name language="en">TR4</gui_name>
          <description language="en">Memory type 4</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" name="TR3">
          <gui_name language="en">TR3</gui_name>
          <description language="en">Memory type 3</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" name="TR2">
          <gui_name language="en">TR2</gui_name>
          <description language="en">Memory type 2</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" name="TR1">
          <gui_name language="en">TR1</gui_name>
          <description language="en">Memory type 1</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="TR0">
          <gui_name language="en">TR0</gui_name>
          <description language="en">Memory type 0</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_NMRR" size="4">
        <gui_name language="en">N_NMRR</gui_name>
        <alias_name>CP15_N_NMRR</alias_name>
        <device_name type="rvi">CP15_N_NMRR</device_name>
        <device_name type="cadi">N_NMRR</device_name>
        <device_name type="rvi">CP15_N_NMRR</device_name>
        <device_name type="cadi">N_NMRR</device_name>
        <description language="en">[N] Normal Memory Remap</description>
        <bitField conditional="false" name="OR7">
          <gui_name language="en">OR7</gui_name>
          <description language="en">Region 7 outer cacheable</description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" name="OR5">
          <gui_name language="en">OR5</gui_name>
          <description language="en">Region 5 outer cacheable</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" name="OR4">
          <gui_name language="en">OR4</gui_name>
          <description language="en">Region 4 outer cacheable</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" name="OR3">
          <gui_name language="en">OR3</gui_name>
          <description language="en">Region 3 outer cacheable</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" name="OR2">
          <gui_name language="en">OR2</gui_name>
          <description language="en">Region 2 outer cacheable</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" name="OR1">
          <gui_name language="en">OR1</gui_name>
          <description language="en">Region 1 outer cacheable</description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" name="OR0">
          <gui_name language="en">OR0</gui_name>
          <description language="en">Region 0 outer cacheable</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" name="IR7">
          <gui_name language="en">IR7</gui_name>
          <description language="en">Region 7 inner cacheable</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="IR5">
          <gui_name language="en">IR5</gui_name>
          <description language="en">Region 5 inner cacheable</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" name="IR4">
          <gui_name language="en">IR4</gui_name>
          <description language="en">Region 4 inner cacheable</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" name="IR3">
          <gui_name language="en">IR3</gui_name>
          <description language="en">Region 3 inner cacheable</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" name="IR2">
          <gui_name language="en">IR2</gui_name>
          <description language="en">Region 2 inner cacheable</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" name="IR1">
          <gui_name language="en">IR1</gui_name>
          <description language="en">Region 1 inner cacheable</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="IR0">
          <gui_name language="en">IR0</gui_name>
          <description language="en">Region 0 inner cacheable</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_MAIR0" size="4">
        <gui_name language="en">N_MAIR0</gui_name>
        <alias_name>CP15_N_MAIR0</alias_name>
        <device_name type="rvi">CP15_N_MAIR0</device_name>
        <device_name type="cadi">N_MAIR0</device_name>
        <device_name type="rvi">CP15_N_MAIR0</device_name>
        <device_name type="cadi">N_MAIR0</device_name>
        <description language="en">[N] Memory Attribute Indirection Register 0</description>
        <bitField conditional="false" name="ATTR3">
          <gui_name language="en">ATTR3</gui_name>
          <description language="en">Attr 3</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR2">
          <gui_name language="en">ATTR2</gui_name>
          <description language="en">Attr 2</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR1">
          <gui_name language="en">ATTR1</gui_name>
          <description language="en">Attr 1</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR0">
          <gui_name language="en">ATTR0</gui_name>
          <description language="en">Attr 0</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_MAIR1" size="4">
        <gui_name language="en">N_MAIR1</gui_name>
        <alias_name>CP15_N_MAIR1</alias_name>
        <device_name type="rvi">CP15_N_MAIR1</device_name>
        <device_name type="cadi">N_MAIR1</device_name>
        <device_name type="rvi">CP15_N_MAIR1</device_name>
        <device_name type="cadi">N_MAIR1</device_name>
        <description language="en">[N] Memory Attribute Indirection Register 1</description>
        <bitField conditional="false" name="ATTR7">
          <gui_name language="en">ATTR7</gui_name>
          <description language="en">Attr 7</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR6">
          <gui_name language="en">ATTR6</gui_name>
          <description language="en">Attr 6</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR5">
          <gui_name language="en">ATTR5</gui_name>
          <description language="en">Attr 5</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR4">
          <gui_name language="en">ATTR4</gui_name>
          <description language="en">Attr 4</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_AMAIR0" size="4">
        <gui_name language="en">N_AMAIR0</gui_name>
        <alias_name>CP15_N_AMAIR0</alias_name>
        <device_name type="rvi">CP15_N_AMAIR0</device_name>
        <device_name type="cadi">N_AMAIR0</device_name>
        <device_name type="rvi">CP15_N_AMAIR0</device_name>
        <device_name type="cadi">N_AMAIR0</device_name>
        <description language="en">[N] Auxiliary Memory Attribute Indirection 0</description>
      </register>
      <register access="RW" name="N_AMAIR1" size="4">
        <gui_name language="en">N_AMAIR1</gui_name>
        <alias_name>CP15_N_AMAIR1</alias_name>
        <device_name type="rvi">CP15_N_AMAIR1</device_name>
        <device_name type="cadi">N_AMAIR1</device_name>
        <device_name type="rvi">CP15_N_AMAIR1</device_name>
        <device_name type="cadi">N_AMAIR1</device_name>
        <description language="en">[N] Auxiliary Memory Attribute Indirection 1</description>
      </register>
      <register access="RW" name="N_CONTEXTIDR" size="4">
        <gui_name language="en">N_CONTEXTIDR</gui_name>
        <alias_name>CP15_N_CONTEXTIDR</alias_name>
        <device_name type="rvi">CP15_N_CONTEXTIDR</device_name>
        <device_name type="cadi">N_CONTEXTIDR</device_name>
        <device_name type="rvi">CP15_N_CONTEXTIDR</device_name>
        <device_name type="cadi">N_CONTEXTIDR</device_name>
        <description language="en">[N] Context ID</description>
        <bitField conditional="false" name="PROCID">
          <gui_name language="en">PROCID</gui_name>
          <description language="en">Process ID</description>
          <definition>[31:8]</definition>
        </bitField>
        <bitField conditional="false" name="ASID">
          <gui_name language="en">ASID</gui_name>
          <description language="en">Address Space ID</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <!-- Non-secure fault-handling registers -->
      <register access="RW" name="N_DFSR" size="4">
        <gui_name language="en">N_DFSR</gui_name>
        <alias_name>CP15_N_DFSR</alias_name>
        <device_name type="rvi">CP15_N_DFSR</device_name>
        <device_name type="cadi">N_DFSR</device_name>
        <device_name type="rvi">CP15_N_DFSR</device_name>
        <device_name type="cadi">N_DFSR</device_name>
        <description language="en">[N] Data Fault Status</description>
        <bitField conditional="false" name="CM" enumerationId="DFSR_CM">
          <gui_name language="en">CM</gui_name>
          <description language="en">Cache Maintenance</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="EXT">
          <gui_name language="en">EXT</gui_name>
          <description language="en">External abort type</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="WNR" enumerationId="DFSR_WNR">
          <gui_name language="en">WnR</gui_name>
          <description language="en">Access type causing abort</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="FS">
          <gui_name language="en">FS</gui_name>
          <description language="en">Fault Status</description>
          <definition>[3:0][10]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_IFSR" size="4">
        <gui_name language="en">N_IFSR</gui_name>
        <alias_name>CP15_N_IFSR</alias_name>
        <device_name type="rvi">CP15_N_IFSR</device_name>
        <device_name type="cadi">N_IFSR</device_name>
        <device_name type="rvi">CP15_N_IFSR</device_name>
        <device_name type="cadi">N_IFSR</device_name>
        <description language="en">[N] Instruction Fault Status</description>
        <bitField conditional="false" name="EXT">
          <gui_name language="en">EXT</gui_name>
          <description language="en">External abort type</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="FS">
          <gui_name language="en">FS</gui_name>
          <description language="en">Fault Status</description>
          <definition>[3:0][10]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_AIFSR" size="4">
        <gui_name language="en">N_AIFSR</gui_name>
        <alias_name>CP15_N_AIFSR</alias_name>
        <device_name type="rvi">CP15_N_AIFSR</device_name>
        <device_name type="cadi">N_AIFSR</device_name>
        <device_name type="rvi">CP15_N_AIFSR</device_name>
        <device_name type="cadi">N_AIFSR</device_name>
        <description language="en">[N] Auxiliary Instruction Fault Status Register</description>
        <!-- Cortex-A7, A12 and A15 do not implement AIFSR, so this register is always UNK/SBZP. -->
      </register>
      <register access="RW" name="N_DFAR" size="4">
        <gui_name language="en">N_DFAR</gui_name>
        <alias_name>CP15_N_DFAR</alias_name>
        <device_name type="rvi">CP15_N_DFAR</device_name>
        <device_name type="cadi">N_DFAR</device_name>
        <device_name type="rvi">CP15_N_DFAR</device_name>
        <device_name type="cadi">N_DFAR</device_name>
        <description language="en">[N] Data Fault Address</description>
      </register>
      <register access="RW" name="N_IFAR" size="4">
        <gui_name language="en">N_IFAR</gui_name>
        <alias_name>CP15_N_IFAR</alias_name>
        <device_name type="rvi">CP15_N_IFAR</device_name>
        <device_name type="cadi">N_IFAR</device_name>
        <device_name type="rvi">CP15_N_IFAR</device_name>
        <device_name type="cadi">N_IFAR</device_name>
        <description language="en">[N] Instruction Fault Address</description>
      </register>
      <!-- Other non-secure control registers -->
      <register access="RW" name="N_FCSEIDR" size="4">
        <gui_name language="en">N_FCSEIDR</gui_name>
        <alias_name>CP15_N_FCSEIDR</alias_name>
        <device_name type="rvi">CP15_N_FCSEIDR</device_name>
        <device_name type="cadi">N_FCSEIDR</device_name>
        <device_name type="rvi">CP15_N_FCSEIDR</device_name>
        <device_name type="cadi">N_FCSEIDR</device_name>
        <description language="en">[N] FCSE Process ID</description>
        <!-- FCSE not implemented by Cortex-A7, A12 and A15, but this register must still be included, as RAZ/WI. -->
        <bitField conditional="false" name="PID">
          <gui_name language="en">PID</gui_name>
          <description language="en">PID</description>
          <definition>[31:25]</definition>
        </bitField>
      </register>
      <!-- Non-secure address translation registers -->
      <register access="RW" name="N_PAR" size="4">
        <gui_name language="en">N_PAR</gui_name>
        <alias_name>CP15_N_PAR</alias_name>
        <device_name type="rvi">CP15_N_PAR</device_name>
        <device_name type="cadi">N_PAR</device_name>
        <device_name type="rvi">CP15_N_PAR</device_name>
        <device_name type="cadi">N_PAR</device_name>
        <description language="en">[N] Physical Address Register</description>
        <bitField conditional="false" name="PA">
          <gui_name language="en">PA</gui_name>
          <description language="en">Contains the physical address after a successful translation</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" name="LPAE" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">LPAE</gui_name>
          <description language="en">Large Physical Address Extension</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="NOS" enumerationId="PAR_NOS">
          <gui_name language="en">NOS</gui_name>
          <description language="en">Not Outer Shareable attribute</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="NS" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">NS</gui_name>
          <description language="en">Indicates the state of the NS attribute bit in the translation table</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="SH" enumerationId="PAR_NS">
          <gui_name language="en">SH</gui_name>
          <description language="en">Indicates shareable memory: 0 = nonshared 1 = shared</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="INNER" enumerationId="PAR_INNER">
          <gui_name language="en">INNER</gui_name>
          <description language="en">Indicates the inner attributes from the translation table</description>
          <definition>[6:4]</definition>
        </bitField>
        <bitField conditional="false" name="OUTER" enumerationId="PAR_OUTER">
          <gui_name language="en">OUTER</gui_name>
          <description language="en">Indicates the outer attributes from the translation table</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="Supersection" enumerationId="PAR_SS">
          <gui_name language="en">SS</gui_name>
          <description language="en">Indicates if the result is a supersection</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="FS" enumerationId="E_I_D_FAULT_STATUS">
          <gui_name language="en">FS</gui_name>
          <description language="en">Holds the fault status bits for the aborted address</description>
          <definition>[6:1]</definition>
        </bitField>
        <bitField conditional="false" name="F" enumerationId="PAR_F">
          <gui_name language="en">F</gui_name>
          <description language="en">Indicates that the translation succeeded</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_PAR_64" size="8">
        <gui_name language="en">N_PAR_64</gui_name>
        <alias_name>CP15_N_PAR_64</alias_name>
        <device_name type="rvi">CP15_N_PAR_64</device_name>
        <device_name type="cadi">N_PAR_64</device_name>
        <device_name type="rvi">CP15_N_PAR_64</device_name>
        <device_name type="cadi">N_PAR_64</device_name>
        <description language="en">[N] Physical Address (64 bit)</description>
        <bitField conditional="false" name="PA">
          <gui_name language="en">PA</gui_name>
          <description language="en">Contains the physical address after a successful translation</description>
          <definition>[39:12]</definition>
        </bitField>
        <bitField conditional="false" name="LPAE" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">LPAE</gui_name>
          <description language="en">Large Physical Address Extension</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="NS" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">NS</gui_name>
          <description language="en">Indicates the state of the NS attribute bit in the translation table</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="FSTAGE" enumerationId="PAR_STAGE">
          <gui_name language="en">FSTAGE</gui_name>
          <description language="en">Indicates the translation stage at which the translation aborted</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="S2WLK" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">S2WLK</gui_name>
          <description language="en">This bit is set to indicate that the translation aborted because of a stage 2 fault during a stage 1 translation table walk</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="SH" enumerationId="TTBCR_SHx">
          <gui_name language="en">SH</gui_name>
          <description language="en">Indicates shareable memory</description>
          <definition>[8:7]</definition>
        </bitField>
        <bitField conditional="false" name="INNER" enumerationId="PAR_INNER">
          <gui_name language="en">INNER</gui_name>
          <description language="en">Indicates the inner attributes from the translation table</description>
          <definition>[6:4]</definition>
        </bitField>
        <bitField conditional="false" name="OUTER" enumerationId="PAR_OUTER">
          <gui_name language="en">OUTER</gui_name>
          <description language="en">Indicates the outer attributes from the translation table</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="Supersection" enumerationId="PAR_SS">
          <gui_name language="en">SS</gui_name>
          <description language="en">Indicates if the result is a supersection</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="FS" enumerationId="E_I_D_FAULT_STATUS">
          <gui_name language="en">FS</gui_name>
          <description language="en">Holds the fault status bits for the aborted address</description>
          <definition>[6:1]</definition>
        </bitField>
        <bitField conditional="false" name="F" enumerationId="PAR_F">
          <gui_name language="en">F</gui_name>
          <description language="en">Indicates that the translation succeeded</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <!-- Non-secure security extensions registers -->
      <register access="RW" name="N_VBAR" size="4">
        <gui_name language="en">N_VBAR</gui_name>
        <alias_name>CP15_N_VBAR</alias_name>
        <device_name type="rvi">CP15_N_VBAR</device_name>
        <device_name type="cadi">N_VBAR</device_name>
        <device_name type="rvi">CP15_N_VBAR</device_name>
        <device_name type="cadi">N_VBAR</device_name>
        <description language="en">[N] Vector Base Address</description>
      </register>
      <!-- Non-secure miscellaneous operations registers -->
      <register access="RW" name="N_TPIDRURW" size="4">
        <gui_name language="en">N_TPIDRURW</gui_name>
        <alias_name>CP15_N_TPIDRURW</alias_name>
        <device_name type="rvi">CP15_N_TPIDRURW</device_name>
        <device_name type="cadi">N_TPIDRURW</device_name>
        <device_name type="rvi">CP15_N_TPIDRURW</device_name>
        <device_name type="cadi">N_TPIDRURW</device_name>
        <description language="en">[N] User Read/Write Thread ID</description>
      </register>
      <register access="RW" name="N_TPIDRURO" size="4">
        <gui_name language="en">N_TPIDRURO</gui_name>
        <alias_name>CP15_N_TPIDRURO</alias_name>
        <device_name type="rvi">CP15_N_TPIDRURO</device_name>
        <device_name type="cadi">N_TPIDRURO</device_name>
        <device_name type="rvi">CP15_N_TPIDRURO</device_name>
        <device_name type="cadi">N_TPIDRURO</device_name>
        <description language="en">[N] User Read-Only Thread ID</description>
      </register>
      <register access="RW" name="N_TPIDRPRW" size="4">
        <gui_name language="en">N_TPIDRPRW</gui_name>
        <alias_name>CP15_N_TPIDRPRW</alias_name>
        <device_name type="rvi">CP15_N_TPIDRPRW</device_name>
        <device_name type="cadi">N_TPIDRPRW</device_name>
        <device_name type="rvi">CP15_N_TPIDRPRW</device_name>
        <device_name type="cadi">N_TPIDRPRW</device_name>
        <description language="en">[N] Privileged Only Thread ID</description>
      </register>
      <!-- Non-secure timer registers -->
      <register access="RW" name="N_CNTP_CTL" size="4">
        <gui_name language="en">N_CNTP_CTL</gui_name>
        <alias_name>CP15_N_CNTP_CTL</alias_name>
        <device_name type="rvi">CP15_N_CNTP_CTL</device_name>
        <device_name type="cadi">N_CNTP_CTL</device_name>
        <device_name type="rvi">CP15_N_CNTP_CTL</device_name>
        <device_name type="cadi">N_CNTP_CTL</device_name>
        <description language="en">[N] PL1 Physical Timer Control register</description>
        <bitField conditional="false" name="ISTATUS" enumerationId="CNT_CTL_IS">
          <gui_name language="en">ISTATUS</gui_name>
          <description language="en">The status of the timer</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="IMASK" enumerationId="CNT_CTL_MI">
          <gui_name language="en">IMASK</gui_name>
          <description language="en">Timer output signal mask bit</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="ENABLE" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">ENABLE</gui_name>
          <description language="en">Enables the timer</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_CNTP_TVAL" size="4">
        <gui_name language="en">N_CNTP_TVAL</gui_name>
        <alias_name>CP15_N_CNTP_TVAL</alias_name>
        <device_name type="rvi">CP15_N_CNTP_TVAL</device_name>
        <device_name type="cadi">N_CNTP_TVAL</device_name>
        <device_name type="rvi">CP15_N_CNTP_TVAL</device_name>
        <device_name type="cadi">N_CNTP_TVAL</device_name>
        <description language="en">[N] PL1 Physical Timer Value Register</description>
      </register>
      <register access="RW" name="N_CNTP_CVAL" size="8">
        <gui_name language="en">N_CNTP_CVAL</gui_name>
        <alias_name>CP15_N_CNTP_CVAL</alias_name>
        <device_name type="rvi">CP15_N_CNTP_CVAL</device_name>
        <device_name type="cadi">N_CNTP_CVAL</device_name>
        <device_name type="rvi">CP15_N_CNTP_CVAL</device_name>
        <device_name type="cadi">N_CNTP_CVAL</device_name>
        <description language="en">[N] PL1 Physical Timer Compare Value Register</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="SecureBanked" xml:base="Registers/CP15/Cortex-v7A_Secure.xml">
      <gui_name language="en">Secure Banked</gui_name>
      <description language="en">Secure banked registers</description>
      <!-- Secure ID registers -->
      <register access="RW" name="S_CSSELR" size="4">
        <gui_name language="en">S_CSSELR</gui_name>
        <alias_name>CP15_S_CSSELR</alias_name>
        <device_name type="rvi">CP15_S_CSSELR</device_name>
        <device_name type="cadi">S_CSSELR</device_name>
        <device_name type="rvi">CP15_S_CSSELR</device_name>
        <device_name type="cadi">S_CSSELR</device_name>
        <description language="en">[S] Cache Size Selection</description>
        <bitField conditional="false" name="L">
          <gui_name language="en">L</gui_name>
          <description language="en">Level</description>
          <definition>[3:1]</definition>
        </bitField>
        <bitField conditional="false" name="IND" enumerationId="CSSELR_IND">
          <gui_name language="en">IND</gui_name>
          <description language="en">Type</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <!-- Secure virtual memory control registers -->
      <register access="RW" name="S_SCTLR" size="4">
        <gui_name language="en">S_SCTLR</gui_name>
        <alias_name>CP15_S_SCTLR</alias_name>
        <device_name type="rvi">CP15_S_SCTLR</device_name>
        <device_name type="cadi">S_SCTLR</device_name>
        <device_name type="rvi">CP15_S_SCTLR</device_name>
        <device_name type="cadi">S_SCTLR</device_name>
        <description language="en">[S] System Control</description>
        <bitField conditional="false" name="TE" enumerationId="SCTLR_TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Banked; Thumb exception enable bit.</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="AFE">
          <gui_name language="en">AFE</gui_name>
          <description language="en">Banked; This is the Access Flag Enable bit.</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TRE">
          <gui_name language="en">TRE</gui_name>
          <description language="en">Banked; This bit controls the TEX remap functionality in the MMU.</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="SCTLR_EE" name="EE">
          <gui_name language="en">EE</gui_name>
          <description language="en">Banked; Determines how the E bit in the CPSR is set on an exception.</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="UWXN">
          <gui_name language="en">UWXN</gui_name>
          <description language="en">Banked; Determines force Execute Never (XN) for memory regions with unprivileged write permissions from PL1.</description>
          <definition>[20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="WXN">
          <gui_name language="en">WXN</gui_name>
          <description language="en">Banked; Determines force Execute Never (XN) for memory regions with write permissions.</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="SCTLR_V" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Determines the location of exception vectors. </description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="I">
          <gui_name language="en">I</gui_name>
          <description language="en">Determines if instructions can be cached in any instruction cache at any cache level.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="Z">
          <gui_name language="en">Z</gui_name>
          <description language="en">Enables program flow prediction: 0 = program flow prediction disabled, reset value 1 = program flow prediction enabled.</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="SW">
          <gui_name language="en">SW</gui_name>
          <description language="en">SWP/SWPB instruction enable bit</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Determines if data can be cached in a data or unified cache at any cache level.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="A">
          <gui_name language="en">A</gui_name>
          <description language="en">Enables strict alignment of data to detect alignment faults in data accesses.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="M">
          <gui_name language="en">M</gui_name>
          <description language="en">Enables the MMU.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_TTBR0" size="4">
        <gui_name language="en">S_TTBR0</gui_name>
        <alias_name>CP15_S_TTBR0</alias_name>
        <device_name type="rvi">CP15_S_TTBR0</device_name>
        <device_name type="cadi">S_TTBR0</device_name>
        <device_name type="rvi">CP15_S_TTBR0</device_name>
        <device_name type="cadi">S_TTBR0</device_name>
        <description language="en">[S] TTBR0</description>
        <bitField conditional="false" name="IRGN0">
          <gui_name language="en">IRGN0</gui_name>
          <description language="en">Inner cacheability[0]</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="RGN">
          <gui_name language="en">RGN</gui_name>
          <description language="en">Outer cacheability</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Shared</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN1">
          <gui_name language="en">IRGN1</gui_name>
          <description language="en">Inner cacheability[1]</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_TTBR1" size="4">
        <gui_name language="en">S_TTBR1</gui_name>
        <alias_name>CP15_S_TTBR1</alias_name>
        <device_name type="rvi">CP15_S_TTBR1</device_name>
        <device_name type="cadi">S_TTBR1</device_name>
        <device_name type="rvi">CP15_S_TTBR1</device_name>
        <device_name type="cadi">S_TTBR1</device_name>
        <description language="en">[S] TTBR1</description>
        <bitField conditional="false" name="IRGN0">
          <gui_name language="en">IRGN0</gui_name>
          <description language="en">Inner cacheability[0]</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="RGN">
          <gui_name language="en">RGN</gui_name>
          <description language="en">Outer cacheability</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Shared</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN1">
          <gui_name language="en">IRGN1</gui_name>
          <description language="en">Inner cacheability[1]</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_TTBR0_64" size="8">
        <gui_name language="en">S_TTBR0_64</gui_name>
        <alias_name>CP15_S_TTBR0_64</alias_name>
        <device_name type="rvi">CP15_S_TTBR0_64</device_name>
        <device_name type="cadi">S_TTBR0_64</device_name>
        <device_name type="rvi">CP15_S_TTBR0_64</device_name>
        <device_name type="cadi">S_TTBR0_64</device_name>
        <description language="en">[S] TTBR0 (64 bit)</description>
      </register>
      <register access="RW" name="S_TTBR1_64" size="8">
        <gui_name language="en">S_TTBR1_64</gui_name>
        <alias_name>CP15_S_TTBR1_64</alias_name>
        <device_name type="rvi">CP15_S_TTBR1_64</device_name>
        <device_name type="cadi">S_TTBR1_64</device_name>
        <device_name type="rvi">CP15_S_TTBR1_64</device_name>
        <device_name type="cadi">S_TTBR1_64</device_name>
        <description language="en">[S] TTBR1 (64 bit)</description>
      </register>
      <register access="RW" name="S_TTBCR" size="4">
        <gui_name language="en">S_TTBCR</gui_name>
        <alias_name>CP15_S_TTBCR</alias_name>
        <device_name type="rvi">CP15_S_TTBCR</device_name>
        <device_name type="cadi">S_TTBCR</device_name>
        <device_name type="rvi">CP15_S_TTBCR</device_name>
        <device_name type="cadi">S_TTBCR</device_name>
        <description language="en">[S] TTBCR</description>
        <bitField conditional="false" name="EAE" enumerationId="TTBCR_EAE">
          <gui_name language="en">EAE</gui_name>
          <description language="en">Extended Address Enable</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="IMP">
          <gui_name language="en">IMP</gui_name>
          <description language="en">Implementation defined</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="SH1">
          <gui_name language="en">SH1</gui_name>
          <description language="en">TTBR1 Shareability attributes</description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" name="ORGN1">
          <gui_name language="en">ORGN1</gui_name>
          <description language="en">TTBR1 Outer Cacheability attributes</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN1">
          <gui_name language="en">IRGN1</gui_name>
          <description language="en">TTBR1 Inner Cacheability attributes</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" name="EPD1">
          <gui_name language="en">EPD1</gui_name>
          <description language="en">TTBR1 TLB miss (40-bit translation)</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" name="A1" enumerationId="TTBCR_A1">
          <gui_name language="en">A1</gui_name>
          <description language="en">ASID Select</description>
          <definition>[22]</definition>
        </bitField>
        <bitField conditional="false" name="T1SZ">
          <gui_name language="en">T1SZ</gui_name>
          <description language="en">TTBR1 size offset</description>
          <definition>[18:16]</definition>
        </bitField>
        <bitField conditional="false" name="SH0">
          <gui_name language="en">SH0</gui_name>
          <description language="en">TTBR0/HTTBR Shareability attributes</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" name="ORGN0">
          <gui_name language="en">ORGN0</gui_name>
          <description language="en">TTBR0/HTTBR Outer Cacheability attributes</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN0">
          <gui_name language="en">IRGN0</gui_name>
          <description language="en">TTBR0/HTTBR Inner Cacheability attributes</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" name="EPD0">
          <gui_name language="en">EPD0</gui_name>
          <description language="en">TTBR0/HTTBR TLB miss (40-bit translation)</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="PD1">
          <gui_name language="en">PD1</gui_name>
          <description language="en">TTBR1 TLB miss (32-bit translation)</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="PD0">
          <gui_name language="en">PD0</gui_name>
          <description language="en">TTBR0 TLB miss (32-bit translation)</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="T0SZ">
          <gui_name language="en">T0SZ</gui_name>
          <description language="en">T0SZ</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_DACR" size="4">
        <gui_name language="en">S_DACR</gui_name>
        <alias_name>CP15_S_DACR</alias_name>
        <device_name type="rvi">CP15_S_DACR</device_name>
        <device_name type="cadi">S_DACR</device_name>
        <device_name type="rvi">CP15_S_DACR</device_name>
        <device_name type="cadi">S_DACR</device_name>
        <description language="en">[S] Domain Access Control</description>
        <bitField conditional="false" name="D15">
          <gui_name language="en">D15</gui_name>
          <description language="en">D15 permissions</description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" name="D14">
          <gui_name language="en">D14</gui_name>
          <description language="en">D14 permissions</description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" name="D13">
          <gui_name language="en">D13</gui_name>
          <description language="en">D13 permissions</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" name="D12">
          <gui_name language="en">D12</gui_name>
          <description language="en">D12 permissions</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" name="D11">
          <gui_name language="en">D11</gui_name>
          <description language="en">D11 permissions</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" name="D10">
          <gui_name language="en">D10</gui_name>
          <description language="en">D10 permissions</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" name="D9">
          <gui_name language="en">D9</gui_name>
          <description language="en">D9 permissions</description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" name="D8">
          <gui_name language="en">D8</gui_name>
          <description language="en">D8 permissions</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" name="D7">
          <gui_name language="en">D7</gui_name>
          <description language="en">D7 permissions</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="D6">
          <gui_name language="en">D6</gui_name>
          <description language="en">D6 permissions</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" name="D5">
          <gui_name language="en">D5</gui_name>
          <description language="en">D5 permissions</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" name="D4">
          <gui_name language="en">D4</gui_name>
          <description language="en">D4 permissions</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" name="D3">
          <gui_name language="en">D3</gui_name>
          <description language="en">D3 permissions</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" name="D2">
          <gui_name language="en">D2</gui_name>
          <description language="en">D2 permissions</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" name="D1">
          <gui_name language="en">D1</gui_name>
          <description language="en">D1 permissions</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="D0">
          <gui_name language="en">D0</gui_name>
          <description language="en">D0 permissions</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_PRRR" size="4">
        <gui_name language="en">S_PRRR</gui_name>
        <alias_name>CP15_S_PRRR</alias_name>
        <device_name type="rvi">CP15_S_PRRR</device_name>
        <device_name type="cadi">S_PRRR</device_name>
        <device_name type="rvi">CP15_S_PRRR</device_name>
        <device_name type="cadi">S_PRRR</device_name>
        <description language="en">[S] Primary Region Remap</description>
        <bitField conditional="false" name="OS7">
          <gui_name language="en">OS7</gui_name>
          <description language="en">Region 7 outer shareable</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="OS6">
          <gui_name language="en">OS6</gui_name>
          <description language="en">Region 6 outer shareable</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="OS5">
          <gui_name language="en">OS5</gui_name>
          <description language="en">Region 5 outer shareable</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="OS4">
          <gui_name language="en">OS4</gui_name>
          <description language="en">Region 4 outer shareable</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="OS3">
          <gui_name language="en">OS3</gui_name>
          <description language="en">Region 3 outer shareable</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" name="OS2">
          <gui_name language="en">OS2</gui_name>
          <description language="en">Region 2 outer shareable</description>
          <definition>[26]</definition>
        </bitField>
        <bitField conditional="false" name="OS1">
          <gui_name language="en">OS1</gui_name>
          <description language="en">Region 1 outer shareable</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="OS0">
          <gui_name language="en">OS0</gui_name>
          <description language="en">Region 0 outer shareable</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" name="NS1">
          <gui_name language="en">NS1</gui_name>
          <description language="en">Normal memory, S=1</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" name="NS0">
          <gui_name language="en">NS0</gui_name>
          <description language="en">Normal memory, S=0</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="DS1">
          <gui_name language="en">DS1</gui_name>
          <description language="en">Device memory, S=1</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="DS0">
          <gui_name language="en">DS0</gui_name>
          <description language="en">Device memory, S=0</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="TR7">
          <gui_name language="en">TR7</gui_name>
          <description language="en">Memory type 7</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="TR6">
          <gui_name language="en">TR6</gui_name>
          <description language="en">Memory type 6</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" name="TR5">
          <gui_name language="en">TR5</gui_name>
          <description language="en">Memory type 5</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" name="TR4">
          <gui_name language="en">TR4</gui_name>
          <description language="en">Memory type 4</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" name="TR3">
          <gui_name language="en">TR3</gui_name>
          <description language="en">Memory type 3</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" name="TR2">
          <gui_name language="en">TR2</gui_name>
          <description language="en">Memory type 2</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" name="TR1">
          <gui_name language="en">TR1</gui_name>
          <description language="en">Memory type 1</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="TR0">
          <gui_name language="en">TR0</gui_name>
          <description language="en">Memory type 0</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_NMRR" size="4">
        <gui_name language="en">S_NMRR</gui_name>
        <alias_name>CP15_S_NMRR</alias_name>
        <device_name type="rvi">CP15_S_NMRR</device_name>
        <device_name type="cadi">S_NMRR</device_name>
        <device_name type="rvi">CP15_S_NMRR</device_name>
        <device_name type="cadi">S_NMRR</device_name>
        <description language="en">[S] Normal Memory Remap</description>
        <bitField conditional="false" name="OR7">
          <gui_name language="en">OR7</gui_name>
          <description language="en">Region 7 outer cacheable</description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" name="OR5">
          <gui_name language="en">OR5</gui_name>
          <description language="en">Region 5 outer cacheable</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" name="OR4">
          <gui_name language="en">OR4</gui_name>
          <description language="en">Region 4 outer cacheable</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" name="OR3">
          <gui_name language="en">OR3</gui_name>
          <description language="en">Region 3 outer cacheable</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" name="OR2">
          <gui_name language="en">OR2</gui_name>
          <description language="en">Region 2 outer cacheable</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" name="OR1">
          <gui_name language="en">OR1</gui_name>
          <description language="en">Region 1 outer cacheable</description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" name="OR0">
          <gui_name language="en">OR0</gui_name>
          <description language="en">Region 0 outer cacheable</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" name="IR7">
          <gui_name language="en">IR7</gui_name>
          <description language="en">Region 7 inner cacheable</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="IR5">
          <gui_name language="en">IR5</gui_name>
          <description language="en">Region 5 inner cacheable</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" name="IR4">
          <gui_name language="en">IR4</gui_name>
          <description language="en">Region 4 inner cacheable</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" name="IR3">
          <gui_name language="en">IR3</gui_name>
          <description language="en">Region 3 inner cacheable</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" name="IR2">
          <gui_name language="en">IR2</gui_name>
          <description language="en">Region 2 inner cacheable</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" name="IR1">
          <gui_name language="en">IR1</gui_name>
          <description language="en">Region 1 inner cacheable</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="IR0">
          <gui_name language="en">IR0</gui_name>
          <description language="en">Region 0 inner cacheable</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_MAIR0" size="4">
        <gui_name language="en">S_MAIR0</gui_name>
        <alias_name>CP15_S_MAIR0</alias_name>
        <device_name type="rvi">CP15_S_MAIR0</device_name>
        <device_name type="cadi">S_MAIR0</device_name>
        <device_name type="rvi">CP15_S_MAIR0</device_name>
        <device_name type="cadi">S_MAIR0</device_name>
        <description language="en">[S] Memory Attribute Indirection Register 0</description>
        <bitField conditional="false" name="ATTR3">
          <gui_name language="en">ATTR3</gui_name>
          <description language="en">Attr 3</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR2">
          <gui_name language="en">ATTR2</gui_name>
          <description language="en">Attr 2</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR1">
          <gui_name language="en">ATTR1</gui_name>
          <description language="en">Attr 1</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR0">
          <gui_name language="en">ATTR0</gui_name>
          <description language="en">Attr 0</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_MAIR1" size="4">
        <gui_name language="en">S_MAIR1</gui_name>
        <alias_name>CP15_S_MAIR1</alias_name>
        <device_name type="rvi">CP15_S_MAIR1</device_name>
        <device_name type="cadi">S_MAIR1</device_name>
        <device_name type="rvi">CP15_S_MAIR1</device_name>
        <device_name type="cadi">S_MAIR1</device_name>
        <description language="en">[S] Memory Attribute Indirection Register 1</description>
        <bitField conditional="false" name="ATTR7">
          <gui_name language="en">ATTR7</gui_name>
          <description language="en">Attr 7</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR6">
          <gui_name language="en">ATTR6</gui_name>
          <description language="en">Attr 6</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR5">
          <gui_name language="en">ATTR5</gui_name>
          <description language="en">Attr 5</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="ATTR4">
          <gui_name language="en">ATTR4</gui_name>
          <description language="en">Attr 4</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_AMAIR0" size="4">
        <gui_name language="en">S_AMAIR0</gui_name>
        <alias_name>CP15_S_AMAIR0</alias_name>
        <device_name type="rvi">CP15_S_AMAIR0</device_name>
        <device_name type="cadi">S_AMAIR0</device_name>
        <device_name type="rvi">CP15_S_AMAIR0</device_name>
        <device_name type="cadi">S_AMAIR0</device_name>
        <description language="en">[S] Auxiliary Memory Attribute Indirection 0</description>
      </register>
      <register access="RW" name="S_AMAIR1" size="4">
        <gui_name language="en">S_AMAIR1</gui_name>
        <alias_name>CP15_S_AMAIR1</alias_name>
        <device_name type="rvi">CP15_S_AMAIR1</device_name>
        <device_name type="cadi">S_AMAIR1</device_name>
        <device_name type="rvi">CP15_S_AMAIR1</device_name>
        <device_name type="cadi">S_AMAIR1</device_name>
        <description language="en">[S] Auxiliary Memory Attribute Indirection 1</description>
      </register>
      <register access="RW" name="S_CONTEXTIDR" size="4">
        <gui_name language="en">S_CONTEXTIDR</gui_name>
        <alias_name>CP15_S_CONTEXTIDR</alias_name>
        <device_name type="rvi">CP15_S_CONTEXTIDR</device_name>
        <device_name type="cadi">S_CONTEXTIDR</device_name>
        <device_name type="rvi">CP15_S_CONTEXTIDR</device_name>
        <device_name type="cadi">S_CONTEXTIDR</device_name>
        <description language="en">[S] Context ID</description>
        <bitField conditional="false" name="PROCID">
          <gui_name language="en">PROCID</gui_name>
          <description language="en">Process ID</description>
          <definition>[31:8]</definition>
        </bitField>
        <bitField conditional="false" name="ASID">
          <gui_name language="en">ASID</gui_name>
          <description language="en">Address Space ID</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <!-- Secure fault-handling registers -->
      <register access="RW" name="S_DFSR" size="4">
        <gui_name language="en">S_DFSR</gui_name>
        <alias_name>CP15_S_DFSR</alias_name>
        <device_name type="rvi">CP15_S_DFSR</device_name>
        <device_name type="cadi">S_DFSR</device_name>
        <device_name type="rvi">CP15_S_DFSR</device_name>
        <device_name type="cadi">S_DFSR</device_name>
        <description language="en">[S] Data Fault Status</description>
        <bitField conditional="false" name="CM" enumerationId="DFSR_CM">
          <gui_name language="en">CM</gui_name>
          <description language="en">Cache Maintenance</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="EXT">
          <gui_name language="en">EXT</gui_name>
          <description language="en">External abort type</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="WNR" enumerationId="DFSR_WNR">
          <gui_name language="en">WnR</gui_name>
          <description language="en">Access type causing abort</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="FS">
          <gui_name language="en">FS</gui_name>
          <description language="en">Fault Status</description>
          <definition>[3:0][10]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_IFSR" size="4">
        <gui_name language="en">S_IFSR</gui_name>
        <alias_name>CP15_S_IFSR</alias_name>
        <device_name type="rvi">CP15_S_IFSR</device_name>
        <device_name type="cadi">S_IFSR</device_name>
        <device_name type="rvi">CP15_S_IFSR</device_name>
        <device_name type="cadi">S_IFSR</device_name>
        <description language="en">[S] Instruction Fault Status</description>
        <bitField conditional="false" name="EXT">
          <gui_name language="en">EXT</gui_name>
          <description language="en">External abort type</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="FS">
          <gui_name language="en">FS</gui_name>
          <description language="en">Fault Status</description>
          <definition>[3:0][10]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_AIFSR" size="4">
        <gui_name language="en">S_AIFSR</gui_name>
        <alias_name>CP15_S_AIFSR</alias_name>
        <device_name type="rvi">CP15_S_AIFSR</device_name>
        <device_name type="cadi">S_AIFSR</device_name>
        <device_name type="rvi">CP15_S_AIFSR</device_name>
        <device_name type="cadi">S_AIFSR</device_name>
        <description language="en">[S] Auxiliary Instruction Fault Status Register</description>
        <!-- Cortex-A7, A12 and A15 do not implement AIFSR, so this register is always UNK/SBZP. -->
      </register>
      <register access="RW" name="S_DFAR" size="4">
        <gui_name language="en">S_DFAR</gui_name>
        <alias_name>CP15_S_DFAR</alias_name>
        <device_name type="rvi">CP15_S_DFAR</device_name>
        <device_name type="cadi">S_DFAR</device_name>
        <device_name type="rvi">CP15_S_DFAR</device_name>
        <device_name type="cadi">S_DFAR</device_name>
        <description language="en">[S] Data Fault Address</description>
      </register>
      <register access="RW" name="S_IFAR" size="4">
        <gui_name language="en">S_IFAR</gui_name>
        <alias_name>CP15_S_IFAR</alias_name>
        <device_name type="rvi">CP15_S_IFAR</device_name>
        <device_name type="cadi">S_IFAR</device_name>
        <device_name type="rvi">CP15_S_IFAR</device_name>
        <device_name type="cadi">S_IFAR</device_name>
        <description language="en">[S] Instruction Fault Address</description>
      </register>
      <!-- Other secure control registers -->
      <register access="RW" name="S_FCSEIDR" size="4">
        <gui_name language="en">S_FCSEIDR</gui_name>
        <alias_name>CP15_S_FCSEIDR</alias_name>
        <device_name type="rvi">CP15_S_FCSEIDR</device_name>
        <device_name type="cadi">S_FCSEIDR</device_name>
        <device_name type="rvi">CP15_S_FCSEIDR</device_name>
        <device_name type="cadi">S_FCSEIDR</device_name>
        <description language="en">[S] FCSE Process ID</description>
        <!-- FCSE not implemented by Cortex-A7, A12 and A15, but this register must still be included, as RAZ/WI. -->
        <bitField conditional="false" name="PID">
          <gui_name language="en">PID</gui_name>
          <description language="en">PID</description>
          <definition>[31:25]</definition>
        </bitField>
      </register>
      <!-- Secure address translation registers -->
      <register access="RW" name="S_PAR" size="4">
        <gui_name language="en">S_PAR</gui_name>
        <alias_name>CP15_S_PAR</alias_name>
        <device_name type="rvi">CP15_S_PAR</device_name>
        <device_name type="cadi">S_PAR</device_name>
        <device_name type="rvi">CP15_S_PAR</device_name>
        <device_name type="cadi">S_PAR</device_name>
        <description language="en">[S] Physical Address Register</description>
        <bitField conditional="false" name="PA">
          <gui_name language="en">PA</gui_name>
          <description language="en">Contains the physical address after a successful translation</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" name="LPAE" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">LPAE</gui_name>
          <description language="en">Large Physical Address Extension</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="NOS" enumerationId="PAR_NOS">
          <gui_name language="en">NOS</gui_name>
          <description language="en">Not Outer Shareable attribute</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="NS" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">NS</gui_name>
          <description language="en">Indicates the state of the NS attribute bit in the translation table</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="SH" enumerationId="PAR_NS">
          <gui_name language="en">SH</gui_name>
          <description language="en">Indicates shareable memory: 0 = nonshared 1 = shared</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="INNER" enumerationId="PAR_INNER">
          <gui_name language="en">INNER</gui_name>
          <description language="en">Indicates the inner attributes from the translation table</description>
          <definition>[6:4]</definition>
        </bitField>
        <bitField conditional="false" name="OUTER" enumerationId="PAR_OUTER">
          <gui_name language="en">OUTER</gui_name>
          <description language="en">Indicates the outer attributes from the translation table</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="Supersection" enumerationId="PAR_SS">
          <gui_name language="en">SS</gui_name>
          <description language="en">Indicates if the result is a supersection</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="FS" enumerationId="E_I_D_FAULT_STATUS">
          <gui_name language="en">FS</gui_name>
          <description language="en">Holds the fault status bits for the aborted address</description>
          <definition>[6:1]</definition>
        </bitField>
        <bitField conditional="false" name="F" enumerationId="PAR_F">
          <gui_name language="en">F</gui_name>
          <description language="en">Indicates that the translation succeeded</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_PAR_64" size="8">
        <gui_name language="en">S_PAR_64</gui_name>
        <alias_name>CP15_S_PAR_64</alias_name>
        <device_name type="rvi">CP15_S_PAR_64</device_name>
        <device_name type="cadi">S_PAR_64</device_name>
        <device_name type="rvi">CP15_S_PAR_64</device_name>
        <device_name type="cadi">S_PAR_64</device_name>
        <description language="en">[S] Physical Address (64 bit)</description>
        <bitField conditional="false" name="PA">
          <gui_name language="en">PA</gui_name>
          <description language="en">Contains the physical address after a successful translation</description>
          <definition>[39:12]</definition>
        </bitField>
        <bitField conditional="false" name="LPAE" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">LPAE</gui_name>
          <description language="en">Large Physical Address Extension</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="NS" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">NS</gui_name>
          <description language="en">Indicates the state of the NS attribute bit in the translation table</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="FSTAGE" enumerationId="PAR_STAGE">
          <gui_name language="en">FSTAGE</gui_name>
          <description language="en">Indicates the translation stage at which the translation aborted</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="S2WLK" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">S2WLK</gui_name>
          <description language="en">This bit is set to indicate that the translation aborted because of a stage 2 fault during a stage 1 translation table walk</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="SH" enumerationId="TTBCR_SHx">
          <gui_name language="en">SH</gui_name>
          <description language="en">Indicates shareable memory</description>
          <definition>[8:7]</definition>
        </bitField>
        <bitField conditional="false" name="INNER" enumerationId="PAR_INNER">
          <gui_name language="en">INNER</gui_name>
          <description language="en">Indicates the inner attributes from the translation table</description>
          <definition>[6:4]</definition>
        </bitField>
        <bitField conditional="false" name="OUTER" enumerationId="PAR_OUTER">
          <gui_name language="en">OUTER</gui_name>
          <description language="en">Indicates the outer attributes from the translation table</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="Supersection" enumerationId="PAR_SS">
          <gui_name language="en">SS</gui_name>
          <description language="en">Indicates if the result is a supersection</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="FS" enumerationId="E_I_D_FAULT_STATUS">
          <gui_name language="en">FS</gui_name>
          <description language="en">Holds the fault status bits for the aborted address</description>
          <definition>[6:1]</definition>
        </bitField>
        <bitField conditional="false" name="F" enumerationId="PAR_F">
          <gui_name language="en">F</gui_name>
          <description language="en">Indicates that the translation succeeded</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <!-- Secure security extensions registers -->
      <register access="RW" name="S_VBAR" size="4">
        <gui_name language="en">S_VBAR</gui_name>
        <alias_name>CP15_S_VBAR</alias_name>
        <device_name type="rvi">CP15_S_VBAR</device_name>
        <device_name type="cadi">S_VBAR</device_name>
        <device_name type="rvi">CP15_S_VBAR</device_name>
        <device_name type="cadi">S_VBAR</device_name>
        <description language="en">[S] Vector Base Address</description>
      </register>
      <!-- Secure miscellaneous operations registers -->
      <register access="RW" name="S_TPIDRURW" size="4">
        <gui_name language="en">S_TPIDRURW</gui_name>
        <alias_name>CP15_S_TPIDRURW</alias_name>
        <device_name type="rvi">CP15_S_TPIDRURW</device_name>
        <device_name type="cadi">S_TPIDRURW</device_name>
        <device_name type="rvi">CP15_S_TPIDRURW</device_name>
        <device_name type="cadi">S_TPIDRURW</device_name>
        <description language="en">[S] User Read/Write Thread ID</description>
      </register>
      <register access="RW" name="S_TPIDRURO" size="4">
        <gui_name language="en">S_TPIDRURO</gui_name>
        <alias_name>CP15_S_TPIDRURO</alias_name>
        <device_name type="rvi">CP15_S_TPIDRURO</device_name>
        <device_name type="cadi">S_TPIDRURO</device_name>
        <device_name type="rvi">CP15_S_TPIDRURO</device_name>
        <device_name type="cadi">S_TPIDRURO</device_name>
        <description language="en">[S] User Read-Only Thread ID</description>
      </register>
      <register access="RW" name="S_TPIDRPRW" size="4">
        <gui_name language="en">S_TPIDRPRW</gui_name>
        <alias_name>CP15_S_TPIDRPRW</alias_name>
        <device_name type="rvi">CP15_S_TPIDRPRW</device_name>
        <device_name type="cadi">S_TPIDRPRW</device_name>
        <device_name type="rvi">CP15_S_TPIDRPRW</device_name>
        <device_name type="cadi">S_TPIDRPRW</device_name>
        <description language="en">[S] Privileged Only Thread ID</description>
      </register>
      <!-- Secure timer registers -->
      <register access="RW" name="S_CNTP_CTL" size="4">
        <gui_name language="en">S_CNTP_CTL</gui_name>
        <alias_name>CP15_S_CNTP_CTL</alias_name>
        <device_name type="rvi">CP15_S_CNTP_CTL</device_name>
        <device_name type="cadi">S_CNTP_CTL</device_name>
        <device_name type="rvi">CP15_S_CNTP_CTL</device_name>
        <device_name type="cadi">S_CNTP_CTL</device_name>
        <description language="en">[S] PL1 Physical Timer Control register</description>
        <bitField conditional="false" name="ISTATUS" enumerationId="CNT_CTL_IS">
          <gui_name language="en">ISTATUS</gui_name>
          <description language="en">The status of the timer</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="IMASK" enumerationId="CNT_CTL_MI">
          <gui_name language="en">IMASK</gui_name>
          <description language="en">Timer output signal mask bit</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="ENABLE" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">ENABLE</gui_name>
          <description language="en">Enables the timer</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_CNTP_TVAL" size="4">
        <gui_name language="en">S_CNTP_TVAL</gui_name>
        <alias_name>CP15_S_CNTP_TVAL</alias_name>
        <device_name type="rvi">CP15_S_CNTP_TVAL</device_name>
        <device_name type="cadi">S_CNTP_TVAL</device_name>
        <device_name type="rvi">CP15_S_CNTP_TVAL</device_name>
        <device_name type="cadi">S_CNTP_TVAL</device_name>
        <description language="en">[S] PL1 Physical Timer Value Register</description>
      </register>
      <register access="RW" name="S_CNTP_CVAL" size="8">
        <gui_name language="en">S_CNTP_CVAL</gui_name>
        <alias_name>CP15_S_CNTP_CVAL</alias_name>
        <device_name type="rvi">CP15_S_CNTP_CVAL</device_name>
        <device_name type="cadi">S_CNTP_CVAL</device_name>
        <device_name type="rvi">CP15_S_CNTP_CVAL</device_name>
        <device_name type="cadi">S_CNTP_CVAL</device_name>
        <description language="en">[S] PL1 Physical Timer Compare Value Register</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="Impl" xml:base="Registers/CP15/Cortex-A15_Impl.xml">
      <gui_name language="en">Impl</gui_name>
      <description language="en">Implementation-defined registers</description>
      <register access="WO" name="RAMINDEX" size="4">
        <gui_name language="en">RAMINDEX</gui_name>
        <alias_name>CP15_RAMINDEX</alias_name>
        <device_name type="rvi">CP15_RAMINDEX</device_name>
        <device_name type="cadi">RAMINDEX</device_name>
        <device_name type="rvi">CP15_RAMINDEX</device_name>
        <device_name type="cadi">RAMINDEX</device_name>
        <description language="en">RAM Index</description>
        <bitField conditional="false" enumerationId="RAMID" name="RAMID">
          <gui_name language="en">RAMID</gui_name>
          <description language="en">RAM identifier</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="WAY">
          <gui_name language="en">BW</gui_name>
          <description language="en">Indicates the way of the RAM that is being accessed</description>
          <definition>[21:18]</definition>
        </bitField>
        <bitField conditional="false" name="INDEX">
          <gui_name language="en">INDEX</gui_name>
          <description language="en">Indicates the index address of the RAM that is being accessed</description>
          <definition>[17:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CBAR" size="4">
        <!-- A timer-related register -->
        <gui_name language="en">CBAR</gui_name>
        <alias_name>CP15_CBAR</alias_name>
        <device_name type="rvi">CP15_CBAR</device_name>
        <device_name type="cadi">CBAR</device_name>
        <device_name type="rvi">CP15_CBAR</device_name>
        <device_name type="cadi">CBAR</device_name>
        <description language="en">Configuration Base Address</description>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">PERIPHBASE[31:15]</description>
          <definition>[31:15]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">PERIPHBASE[39:32]</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CPUMERRSR" size="8">
        <gui_name language="en">CPUMERRSR</gui_name>
        <alias_name>CP15_CPUMERRSR</alias_name>
        <device_name type="rvi">CP15_CPUMERRSR</device_name>
        <device_name type="cadi">CPUMERRSR</device_name>
        <device_name type="rvi">CP15_CPUMERRSR</device_name>
        <device_name type="cadi">CPUMERRSR</device_name>
        <description language="en">CPU Memory Error Syndrome</description>
        <bitField conditional="false" name="F">
          <gui_name language="en">F</gui_name>
          <description language="en">Fatal</description>
          <definition>[63]</definition>
        </bitField>
        <bitField conditional="false" name="OEC">
          <gui_name language="en">OEC</gui_name>
          <description language="en">Other error count</description>
          <definition>[47:40]</definition>
        </bitField>
        <bitField conditional="false" name="REC">
          <gui_name language="en">REC</gui_name>
          <description language="en">Repeat error count</description>
          <definition>[39:32]</definition>
        </bitField>
        <bitField conditional="false" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Valid</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="RAMID">
          <gui_name language="en">RAMID</gui_name>
          <description language="en">RAM identifier</description>
          <definition>[30:24]</definition>
        </bitField>
        <bitField conditional="false" name="BW">
          <gui_name language="en">BW</gui_name>
          <description language="en">The bank or way of the RAM where the first memory error occurred</description>
          <definition>[22:18]</definition>
        </bitField>
        <bitField conditional="false" name="INDEX">
          <gui_name language="en">INDEX</gui_name>
          <description language="en">Index</description>
          <definition>[17:0]</definition>
        </bitField>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="L1" xml:base="Registers/CP15/Cortex-A15_Impl.xml">
      <gui_name language="en">L1</gui_name>
      <description language="en">L1</description>
      <register access="RW" name="IL1DATA0" size="4">
        <gui_name language="en">IL1DATA0</gui_name>
        <alias_name>CP15_IL1DATA0</alias_name>
        <device_name type="rvi">CP15_IL1DATA0</device_name>
        <device_name type="cadi">IL1DATA0</device_name>
        <device_name type="rvi">CP15_IL1DATA0</device_name>
        <device_name type="cadi">IL1DATA0</device_name>
        <description language="en">Instruction L1 Data 0</description>
      </register>
      <register access="RW" name="IL1DATA1" size="4">
        <gui_name language="en">IL1DATA1</gui_name>
        <alias_name>CP15_IL1DATA1</alias_name>
        <device_name type="rvi">CP15_IL1DATA1</device_name>
        <device_name type="cadi">IL1DATA1</device_name>
        <device_name type="rvi">CP15_IL1DATA1</device_name>
        <device_name type="cadi">IL1DATA1</device_name>
        <description language="en">Instruction L1 Data 1</description>
      </register>
      <register access="RW" name="IL1DATA2" size="4">
        <gui_name language="en">IL1DATA2</gui_name>
        <alias_name>CP15_IL1DATA2</alias_name>
        <device_name type="rvi">CP15_IL1DATA2</device_name>
        <device_name type="cadi">IL1DATA2</device_name>
        <device_name type="rvi">CP15_IL1DATA2</device_name>
        <device_name type="cadi">IL1DATA2</device_name>
        <description language="en">Instruction L1 Data 2</description>
      </register>
      <register access="RW" name="DL1DATA0" size="4">
        <gui_name language="en">DL1DATA0</gui_name>
        <alias_name>CP15_DL1DATA0</alias_name>
        <device_name type="rvi">CP15_DL1DATA0</device_name>
        <device_name type="cadi">DL1DATA0</device_name>
        <device_name type="rvi">CP15_DL1DATA0</device_name>
        <device_name type="cadi">DL1DATA0</device_name>
        <description language="en">Data L1 Data 0</description>
      </register>
      <register access="RW" name="DL1DATA1" size="4">
        <gui_name language="en">DL1DATA1</gui_name>
        <alias_name>CP15_DL1DATA1</alias_name>
        <device_name type="rvi">CP15_DL1DATA1</device_name>
        <device_name type="cadi">DL1DATA1</device_name>
        <device_name type="rvi">CP15_DL1DATA1</device_name>
        <device_name type="cadi">DL1DATA1</device_name>
        <description language="en">Data L1 Data 1</description>
      </register>
      <register access="RW" name="DL1DATA2" size="4">
        <gui_name language="en">DL1DATA2</gui_name>
        <alias_name>CP15_DL1DATA2</alias_name>
        <device_name type="rvi">CP15_DL1DATA2</device_name>
        <device_name type="cadi">DL1DATA2</device_name>
        <device_name type="rvi">CP15_DL1DATA2</device_name>
        <device_name type="cadi">DL1DATA2</device_name>
        <description language="en">Data L1 Data 2</description>
      </register>
      <register access="RW" name="DL1DATA3" size="4">
        <gui_name language="en">DL1DATA3</gui_name>
        <alias_name>CP15_DL1DATA3</alias_name>
        <device_name type="rvi">CP15_DL1DATA3</device_name>
        <device_name type="cadi">DL1DATA3</device_name>
        <device_name type="rvi">CP15_DL1DATA3</device_name>
        <device_name type="cadi">DL1DATA3</device_name>
        <description language="en">Data L1 Data 3</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="L2" xml:base="Registers/CP15/Cortex-A15_Impl.xml">
      <gui_name language="en">L2</gui_name>
      <description language="en">L2</description>
      <register access="RW" name="L2CTLR" size="4">
        <gui_name language="en">L2CTLR</gui_name>
        <alias_name>CP15_L2CTLR</alias_name>
        <device_name type="rvi">CP15_L2CTLR</device_name>
        <device_name type="cadi">L2CTLR</device_name>
        <device_name type="rvi">CP15_L2CTLR</device_name>
        <device_name type="cadi">L2CTLR</device_name>
        <description language="en">L2 Control</description>
        <bitField conditional="false" enumerationId="L2CTLR_RSTDISABLE" name="RSTDISABLE">
          <gui_name language="en">RSTDISABLE</gui_name>
          <description language="en">L2 hardware reset disable pin</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="L2CTLR_NUMCPU" name="NUMCPU">
          <gui_name language="en">NUMCPU</gui_name>
          <description language="en">Number of CPUs present</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" name="INTC">
          <gui_name language="en">INTC</gui_name>
          <description language="en">Interrupt Controller</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" name="ECCE">
          <gui_name language="en">ECCE</gui_name>
          <description language="en">ECC and parity enable bit in L1 and L2 caches</description>
          <definition>[21]</definition>
        </bitField>
        <bitField conditional="false" name="TRSL">
          <gui_name language="en">TRSL</gui_name>
          <description language="en">L2 Tag RAM slice</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="DRSL">
          <gui_name language="en">DRSL</gui_name>
          <description language="en">L2 data RAM slice</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" name="TRS">
          <gui_name language="en">TRS</gui_name>
          <description language="en">L2 Tag RAM setup cycles</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="L2CTLR_TRL" name="TRL">
          <gui_name language="en">TRL</gui_name>
          <description language="en">L2 Tag RAM latency</description>
          <definition>[8:6]</definition>
        </bitField>
        <bitField conditional="false" name="DRS">
          <gui_name language="en">DRS</gui_name>
          <description language="en">L2 Data RAM setup cycles</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="L2CTLR_DRL" name="DRL">
          <gui_name language="en">DRL</gui_name>
          <description language="en">L2 Data RAM latency</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="L2ECTLR" size="4">
        <gui_name language="en">L2ECTLR</gui_name>
        <alias_name>CP15_L2ECTLR</alias_name>
        <device_name type="rvi">CP15_L2ECTLR</device_name>
        <device_name type="cadi">L2ECTLR</device_name>
        <device_name type="rvi">CP15_L2ECTLR</device_name>
        <device_name type="cadi">L2ECTLR</device_name>
        <description language="en">L2 Extended Control</description>
        <bitField conditional="false" name="L2IAE" enumerationId="L2CTLR_RAMERR">
          <gui_name language="en">L2IAE</gui_name>
          <description language="en">L2 internal asynchronous error</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="L2AXIE" enumerationId="L2CTLR_AXIERR">
          <gui_name language="en">L2AXIE</gui_name>
          <description language="en">AXI asynchronous error indication</description>
          <definition>[29]</definition>
        </bitField>
      </register>
      <register access="RW" name="L2ACTLR" size="4">
        <gui_name language="en">L2ACTLR</gui_name>
        <alias_name>CP15_L2ACTLR</alias_name>
        <device_name type="rvi">CP15_L2ACTLR</device_name>
        <device_name type="cadi">L2ACTLR</device_name>
        <device_name type="rvi">CP15_L2ACTLR</device_name>
        <device_name type="cadi">L2ACTLR</device_name>
        <description language="en">L2 Auxiliary Control</description>
        <bitField conditional="false" name="FBCE">
          <gui_name language="en">FBCE</gui_name>
          <description language="en">Force L2 Bank Clock enable</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="FLCE">
          <gui_name language="en">FLCE</gui_name>
          <description language="en">Force L2 Logic Clock enable</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" name="EL2GT">
          <gui_name language="en">EL2GT</gui_name>
          <description language="en">Enable L2, GIC, and Timer regional clock gates</description>
          <definition>[26]</definition>
        </bitField>
        <bitField conditional="false" name="ERTATB">
          <gui_name language="en">ERTAB</gui_name>
          <description language="en">Enables replay threshold single issue for all tag banks</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="ERTCTB">
          <gui_name language="en">ERTCTB</gui_name>
          <description language="en">Enables replay threshold single issue for current tag bank</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="ECPUWFIM">
          <gui_name language="en">ECPUWFIM</gui_name>
          <description language="en">Enables CPU WFI retention mode</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" name="EUCEWD">
          <gui_name language="en">EUCEWD</gui_name>
          <description language="en">Enables UniqueClean evictions with data</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" name="DSCDT">
          <gui_name language="en">DSCDT</gui_name>
          <description language="en">Disables SharedClean data transfers</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="DMOWWE">
          <gui_name language="en">DMOWWE</gui_name>
          <description language="en">Disables multiple outstanding WriteClean/WriteBack/Evicts using the same AWID</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="DDSB">
          <gui_name language="en">DDSB</gui_name>
          <description language="en">Disables DSB with no DVM synchronization</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="DNSDAR">
          <gui_name language="en">DNSDAR</gui_name>
          <description language="en">Disable Non-secure debug array read</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="DDVM">
          <gui_name language="en">DDVM</gui_name>
          <description language="en">Disable Distributed Virtual Memory</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="EHDT">
          <gui_name language="en">EHDT</gui_name>
          <description language="en">Enable hazard detect timeout</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="DSTFM">
          <gui_name language="en">DSTFM</gui_name>
          <description language="en">Disable shareable transactions from master</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="DWU">
          <gui_name language="en">DWU</gui_name>
          <description language="en">Disable WriteUnique and WriteLineUnique</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="DCE">
          <gui_name language="en">DCE</gui_name>
          <description language="en">Disable clean/evict push to external</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="FL1">
          <gui_name language="en">FL1</gui_name>
          <description language="en">Force limit to one request per tag bank</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="EARTT">
          <gui_name language="en">EARTT</gui_name>
          <description language="en">Enable arbitration replay threshold timeout</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="DPF">
          <gui_name language="en">DPF</gui_name>
          <description language="en">Disable prefetch forwarding</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="L2PMR" size="4">
        <gui_name language="en">L2PMR</gui_name>
        <alias_name>CP15_L2PMR</alias_name>
        <device_name type="rvi">CP15_L2PMR</device_name>
        <device_name type="cadi">L2PMR</device_name>
        <device_name type="rvi">CP15_L2PMR</device_name>
        <device_name type="cadi">L2PMR</device_name>
        <description language="en">L2 Power Management</description>
      </register>
      <register access="RW" name="L2PMTR" size="4">
        <gui_name language="en">L2PMTR</gui_name>
        <alias_name>CP15_L2PMTR</alias_name>
        <device_name type="rvi">CP15_L2PMTR</device_name>
        <device_name type="cadi">L2PMTR</device_name>
        <device_name type="rvi">CP15_L2PMTR</device_name>
        <device_name type="cadi">L2PMTR</device_name>
        <description language="en">L2 Power Management Threshold</description>
      </register>
      <register access="RW" name="L2PFR" size="4">
        <gui_name language="en">L2PFR</gui_name>
        <alias_name>CP15_L2PFR</alias_name>
        <device_name type="rvi">CP15_L2PFR</device_name>
        <device_name type="cadi">L2PFR</device_name>
        <device_name type="rvi">CP15_L2PFR</device_name>
        <device_name type="cadi">L2PFR</device_name>
        <description language="en">L2 Prefetch Control</description>
        <bitField conditional="false" name="DDT">
          <gui_name language="en">EDDT</gui_name>
          <description language="en">Disable dynamic throttling of load/store prefetch requests</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="EPR">
          <gui_name language="en">EPR</gui_name>
          <description language="en">Enable prefetch requests from ReadUnique transactions</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="DAP">
          <gui_name language="en">DAP</gui_name>
          <description language="en">Disable table walk descriptor access prefetch</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="L2PFR_IFPD" name="IFPD">
          <gui_name language="en">IFPD</gui_name>
          <description language="en">L2 instruction fetch prefetch distance</description>
          <definition>[8:7]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="L2PFR_LSPD" name="LSPD">
          <gui_name language="en">LSPD</gui_name>
          <description language="en">L2 load/store data prefetch distance</description>
          <definition>[5:4]</definition>
        </bitField>
      </register>
      <register access="RW" name="L2MERRSR" size="8">
        <gui_name language="en">L2MERRSR</gui_name>
        <alias_name>CP15_L2MERRSR</alias_name>
        <device_name type="rvi">CP15_L2MERRSR</device_name>
        <device_name type="cadi">L2MERRSR</device_name>
        <device_name type="rvi">CP15_L2MERRSR</device_name>
        <device_name type="cadi">L2MERRSR</device_name>
        <description language="en">L2 Memory Error Syndrome</description>
        <bitField conditional="false" name="F">
          <gui_name language="en">F</gui_name>
          <description language="en">Fatal</description>
          <definition>[63]</definition>
        </bitField>
        <bitField conditional="false" name="OEC">
          <gui_name language="en">OEC</gui_name>
          <description language="en">Other error count</description>
          <definition>[47:40]</definition>
        </bitField>
        <bitField conditional="false" name="REC">
          <gui_name language="en">REC</gui_name>
          <description language="en">Repeat error count</description>
          <definition>[39:32]</definition>
        </bitField>
        <bitField conditional="false" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Valid</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="RAMID">
          <gui_name language="en">RAMID</gui_name>
          <description language="en">RAM identifier</description>
          <definition>[30:24]</definition>
        </bitField>
        <bitField conditional="false" name="CW" enumerationId="L2MERRSR_CW">
          <gui_name language="en">CW</gui_name>
          <description language="en">CPUID and way</description>
          <definition>[21:18]</definition>
        </bitField>
        <bitField conditional="false" name="INDEX">
          <gui_name language="en">INDEX</gui_name>
          <description language="en">Index</description>
          <definition>[17:0]</definition>
        </bitField>
      </register>
    </register_group>

    <!-- Mode enum vals -->

    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_DISABLE_ENABLE" values="Disable=0x0,Enable=0x1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_DIS_ENABLE" values="Disabled=0x0,Enabled=0x1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCTLR_TE" values="Exeptions_taken_in_ARM_state=0,Exeptions_taken_in_THUMB_state=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCTLR_EE" values="Exeptions_Little_endian=0,Exeptions_Big_endian=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCTLR_V" values="Normal Vectors base address=0,High Vectors base address=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ACTLR_L1M3" values="_8_lines=0,_16_lines=1,_32_lines=2,Never_enter_Mode_3=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ACTLR_L1M2" values="_4_lines=0,_8_lines=1,_16_lines=2,Never_enter_Mode_2=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ACTLR_L1M1" values="_1_lines=0,_2_lines=1,_4_lines=2,Never_enter_Mode_1=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_NO_YES" values="No=0,Yes=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_EN_DISABLE" values="Enabled=0,Disabled=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CPACR_CP" values="Access_denied=0,Privileged_mode_access_only=1,Reserved=2,Privileged_and_User_mode_access=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="NSACR_CPx" values="Secure_access_only=0,Secure_or_Normal_access=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_EMPTY_FULL" values="Empty=0,Full=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="DBGDSCR_EXT_DTR" values="Non_blocking_mode=0,Stall_mode=1,Fast_mode=2,Reserved=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="DBGDSCR_NS_STATUS" values="Secure=0,Normal=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="DBGDSCR_MOE" values="Halt_Request_Debug_Event=0,Breakpoint_Debug_event=1,Imprecise_Watchpoint_Debug_event=2,BRKPT_instruction_Debug_event=3,External_Debug_Request_Debug=4,Vector_catch_Debug_event=5,D_side_abort_event=6,I_side_abort_event=7,OS_Unlock_Catch_Debug_event=8,Reserved_=9,Precise_Watchpoint_Debug_event=10,Reserved=11,Reserved=12,Reserved=13,Reserved=14,Reserved=15" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="DBGDSCR_CR" values="_0=0,_1=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="DBGDSCR_CH" values="Normal_State=0,Debug_State=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="TTBR_RGN" values="Normal_memory_Outer_Non_cacheable=0x0,Normal_memory_Outer_Write_Back_Write_Allocate_Cacheable=0x1,Normal_memory_Outer_Write_Through_Cacheable=0x2,Normal_memory_Outer_Write_Back_no_Write_Allocate_Cacheable=0x3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="TTBR_S" values="Translation_table_walk_to_non_shared_memory=0x0,Translation_table_walk_to_shared_memory=0x1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="TTBCR_EAE" values="Use_32_bit_ARMv7_VMSA_translation_system=0,Use_40_bit_translation_system=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="TTBCR_SHx" values="Non_shareable=0,UNPREDICTABLE=1,Outer_Shareable=2,Inner_Shareable=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="TTBR_IRGN" values="Normal_memory_Inner_Non_cacheable=0x0,Normal_memory_Inner_Write_Back_Write_Allocate_Cacheable=0x1,Normal_memory_Inner_Write_Through_Cacheable=0x2,Normal_memory_Inner_Write_Back_no_Write_Allocate_Cacheable=0x3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="TTBCR_PD" values="Translation_table_walk=0,Section_Translation_Fault=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="TTBCR_A1" values="Use_ASID_from_TTBR0=0,Use_ASID_from_TTBR1=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ARCHv7_DACR_DN" values="No_access=0,Client_accesses_checked=1,Manager_accesses_not_checked=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="DFSR_CM" values="Abort_not_caused_by_cache_maintenance=0x0,Abort_caused_by_cache_maintenance=0x1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="FSR_EXT" values="DECERR=0,SLVERR=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="DFSR_WNR" values="Read=0x0,Write=0x1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PRRR_OS" values="Yes=0,If_Shareable_Normal=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PRRR_xS" values="Not_shareable=0,Shareable=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PRRR_TR" values="Strongly_ordered=0,Device=1,Normal=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="NMRR_xR" values="Non_cacheable=0,Write_back_WriteAllocate=1,WriteThrough_Non_WriteAllocate=2,Write_back_Non_WriteAllocate=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_LITTLE_BIG_ENDIAN" values="Little_Endian=0,Big_Endian=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CPACR_ACCESS" values="Disabled=0,PL1_Or_Higher=1,Reserved=2,Full_Access=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_CLEAR_SET" values="Clear=0,Set=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="HCR_BSU" values="No_effect=0,Inner_shareable=1,Outer_shareable=2,Full_system=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="HYP_DIS_TRAP" values="Disabled=0,Trap_to_Hyp_mode=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="HADFSR_RAMID" values="Invalid=0,L1_tag_RAM=8,L1_data_RAM=9" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="HADFSR_L2ERR" values="No_L2_ECC_double_bit_error=0,L2_ECC_double_bit_error_occurred=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="VTCR_SL0" values="Level_2=0,Level_1=1,UNPREDICTABLE=2,UNPREDICTABLE=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_BIT" values="_0=0,_1=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="MIDR_I" values="ARM_Ltd=0x41,Digital_Equipment_Corporation=0x44,Motorola_Freescale_Semiconductor_Inc=0x4d,QUALCOMM_Inc=0x51,Marvell_Semiconductor_Inc=0x56,Intel_Corporation=0x69" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="MIDR_A" values="ARM_architecture_v4=1,ARM_architecture_v4T=2,ARM_architecture_v5=3,ARM_architecture_v5T=4,ARM_architecture_v5TE=5,ARM_architecture_v5TEJ=6,ARM_architecture_v6=7,Defined_by_CPUID_scheme=15" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="MPIDR_U" values="Processor_is_part_of_a_multiprocessor_system=0,Processor_is_part_of_a_uniprocessor_system=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="L2CTLR_RSTDISABLE" values="L2_valid_RAM_contents_are_reset_by_hardware=0,L2_valid_RAM_contents_are_not_reset_by_hardware=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="L2CTLR_RAMERR" values="No_pending_L2_RAM_ECC_error=0,L2_RAM_ECC_error_occurred=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="L2CTLR_AXIERR" values="No_pending_AXI_asynchronous_error=0,AXI_asynchronous_error_occurred=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="L2CTLR_NUMCPU" values="_1=0,_2=1,_3=2,_4=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="L2CTLR_xRS" values="_0_cycle=0,_1_cycle=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="L2CTLR_TRL" values="_2_cycles=0,_2_cycles=1,_3_cycles=2,_4_cycles=3,_5_cycles=4,_5_cycles=5,_5_cycles=6,_5_cycles=7" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="L2CTLR_DRL" values="_2_cycles=0,_2_cycles=1,_3_cycles=2,_4_cycles=3,_5_cycles=4,_6_cycles=5,_7_cycles=6,_8_cycles=7" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="RAMID" values="L1_I_tag_RAM=0x00,L1_I_data_RAM=0x01,L1_I_BTB_RAM=0x02,L1_I_GHB_RAM=0x03,L1_I_TLB_RAM=0x04,L1_D_tag_RAM=0x08,L1_D_data_RAM=0x09,L1_D_load_TLB_RAM=0x0a,L1_D_store_TLB_RAM=0x0b,L2_tag_RAM=0x10,L2_data_RAM=0x11,L2_snoop_tag_RAM=0x12,L2_data_ECC_RAM=0x13,L2_dirty_RAM=0x14,L2_TLB_RAM=0x18" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="L2PFR_IFPD" values="_0_cache_lines=0,_1_cache_line=1,_2_cache_lines=2,_3_cache_lines=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="L2PFR_LSPD" values="_0_cache_lines=0,_2_cache_lines=1,_4_cache_lines=2,_8_cache_lines=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="L2MERRSR_CW" values="CPU0_tag_way_0=0,CPU0_tag_way_1=1,CPU1_tag_way_0=2,CPU1_tag_way_1=3,CPU2_tag_way_0=4,CPU2_tag_way_1=5,CPU3_tag_way_0=6,CPU3_tag_way_1=7" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="VTCR_SL0" values="Level_2=0,Level_1=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CTR_F" values="ARMv6_and_earlier_format=0,ARMv7_format=4" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CTR_L1IP" values="Virtual_Index_Virtual_Tag=1,Virtual_Index_Physical_Tag=2,Physical_Index_Physical_Tag=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CTR_GRAN" values="_8_word_granularity=3,_16_word_granularity=4" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="TLBTR_U" values="TLB_Unified=0,Separate_I_and_D_TLBs=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_PFR0_STATE3" values="Not_supported=0,Thumb_2EE_supported=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_PFR0_STATE2" values="Not_supported=0,Jazelle_extension_supported=1,Jazelle_clearing_JOSCR_CV=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_PFR0_STATE1" values="None=0,Thumb=1,Thumb_2_full=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_PFR0_STATE0" values="No_support_for_ARM_ISA=0,ARM_ISA_supported=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_NOTSUPP_SUPP" values="Not_supported=0,Supported=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_PFR1_P" values="ARMv4_model_not_supported=0,ARMv4_model_supported=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_DFR0_PMM" values="Not_supported=0,PMUv2_architecture_supported=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_DFR0_MMT" values="Not_supported=0,ARM_trace_architecture_supported_memory_mapped_access=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_DFR0_MMC" values="Not_supported=0,ARMv7_1_debug_architecture_supported_memory_mapped_access=5" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_DFR0_CS" values="Not_supported=0,ARMv6_1_debug_architecture_supported_CP14_based=3,ARMv7_debug_architecture_supported_CP14_based=4,ARMv7_1_debug_architecture_supported_CP14_based=5" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_DFR0_CC" values="Not_supported_or_Pre_ARMv6=0,ARMv6_debug_architecture_supported_CP14_based=2,ARMv6_1_debug_architecture_supported_CP14_based=3,ARMv7_debug_architecture_supported_CP14_based=4,ARMv7_1_debug_architecture_supported_CP14_based=5" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR0_IS" values="Not_supported=0,Hardware_coherency_support=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR0_AUX" values="Not_supported=0,Auxiliary_Control_Register=1,AFSRs_and_Auxiliary_Control_Register=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR0_TCM_DMA" values="Not_supported=0,Implementation_Defined=1,ARMv6_TCM_only=2,ARMv6_TCM_and_DMA=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR0_SL" values="Not_supported=0,Two_levels=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR0_OS" values="Not_supported=0,Hardware_coherency=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR0_PMSA" values="Not_supported=0,Implementation_Defined=1,PMSAv6=2,PMSAv7=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR0_VMSA" values="Not_supported=0,Implementation_Defined=1,VMSAv6=2,VMSAv7=3,VMSAv7_with_PXN=4,VMSAv7_with_remap_PXN_64_bit_address_translation=5" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR1_BP" values="Not_supported=0,Flush_on_MMU_ena_dis_instruction_location_write_page_table_changes_TTBR_TTBCR_changes_FCSE_PID_CID_changes=1,Flush_on_MMU_ena_dis_instruction_location_write_page_table_changes_TTBR_TTBCR_changes_without_FCSE_PID_CID_change=2,Flush_on_instruction_location_write=3,No_flushing_required=4" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR1_L1_TC" values="Not_supported=0,Supported_test_and_clean_only=1,Supported_test_clean_and_invalidate=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR1_L1_AU" values="Not_supported=0,Supported_invalidate_only=1,Supported_all_operations=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR1_L1_AH" values="Not_supported=0,Supported_invalidate_I_cache=1,Supported_invalidate_one_or_both_caches=2,Supported_all_operations=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR1_L1_SWU" values="Not_supported=0,Supported_by_Caches_no_clean_invalidate_or_invalidate=1,Supported_by_Caches_no_invalidate_without_clean=2,Supported_by_Caches=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR1_L1_SWH" values="Not_supported=0,Supported_by_Caches_no_invalidate_without_clean=1,Supported_by_Caches_no_invalidate_without_clean_for_I_cache=2,Supported_by_Caches_with_invalidate_clean=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR1_L1_VAs" values="Not_supported=0,Supported_by_Caches=1,Supported_by_Caches_and_BTB=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR2_HAF" values="Not_supported=0,VMSAv7_access_flag_updated_in_hardware=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR2_MB" values="Not_supported=0,DSB=1,DSB_ISB_DMB=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR2_TLBs" values="Not_supported=0,Supported_not_by_ASID=1,Supported_including_by_ASID=2,Invalidate_all_by_MVA_by_ASID_by_MVA_and_all_ASID=3,Invalidate_all_by_MVA_by_ASID_by_MVA_all_ASID_Hyp_by_MVA_all_Normal_Non_Hyp_unified_all_Hyp_unified=4" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR2_L1_xP" values="Not_supported=0,Supported_prefetch_by_range=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR3_SS" values="Supported=0" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR3_CMS" values="Caches_support_32_bit_address_4GB=0,Caches_support_36_bit_address_64GB=1,Caches_support_40_bit_address_1TB=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR3_CW" values="Translation_table_updates_do_not_require_a_clean=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR3_MB" values="Supported=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR3_BPM" values="Not_supported=0,Invalidate_entire_branch_predictor_array=1,Invalidate_entire_branch_predictor_array_Invalidate_branch_predictor_by_MVA=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR3_CM_SETWAY" values="Invalidate_D_cache_by_set_way_clean_D_cache_by_set_way_clean_and_invalidate_D_cache_by_set_way=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR3_CM_MVA" values="Invalidate_D_cache_by_MVA_clean_D_cache_by_MVA_clean_and_invalidate_D_cache_by_MVA_invalidate_I_cache_by_MVA_invalidate_I_cache=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR0_DIV" values="Not_supported=0,Supported_SDIV_UDIV=1,Supported_ARM_Thumb_SDIV_UDIV=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR0_DBG" values="Not_supported=0,Supported_BKPT=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR0_CP" values="Not_supported=0,Supported_CDP_LDC_MCR_MRC_STC=1,Supported_CDP_LDC_MCR_MRC_STC_CDP2_LDC2_MCR2_MRC2_STC2=2,Supported_CDP_LDC_MCR_MRC_STC_CDP2_LDC2_MCR2_MRC2_STC2_MCRR_MRRC=3,Supported_CDP_LDC_MCR_MRC_STC_CDP2_LDC2_MCR2_MRC2_STC2_MCRR_MRRC_MCRR2_MRRC2=4" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR0_CB" values="Not_supported=0,Supported_CBNZ_CBZ=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR0_BF" values="Not_supported=0,Supported_BFC_BFI_SBFX_UBFX=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR0_BC" values="Not_supported=0,Supported_CLZ=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR0_S" values="Not_supported=0,Supported_SWP_SWPB=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR1_J" values="Not_supported=0,Supported_BXJ_J_bit_in_PSR=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR1_INT" values="Not_supported=0,Supported_BX_T_bit_in_PSR=1,Supported_BX_BLX_T_bit_in_PSR=2,Supported_including_data_processing_instructions=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR1_IMM" values="Not_supported=0,Special_immediate_generating_instructions_supported=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR1_EXT" values="Not_supported=0,Supported_SXTB_SXTH_UXTB_UXTH=1,Supported_all=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR1_EXC_AR" values="Not_supported=0,Supported_SRS_RFE_CPS=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR1_EXC" values="Not_supported=0,Supported_LDM_STM=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR1_END" values="Not_supported=0,Supported_SETEND=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR2_R" values="Not_supported=0,Supported_REV_REV16_REVSH=1,Supported_REV_REV16_REVSH_RBIT=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR2_PSR_AR" values="Not_supported=0,Supported_MRS_MSR_exception_return=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR2_MU" values="Not_supported=0,Supported_UMULL_UMLAL=1,Supported_UMULL_UMLAL_UMAAL=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR2_MS" values="Not_supported=0,Supported_SMULL_SMLAL_only=1,Supported_2=2,Supported_3=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR2_M" values="Supported_MUL=0,Supported_MUL_MLA=1,Supported_MUL_MLA_MLS=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR2_MAI" values="LDM_STM_are_not_interruptible=0,LDM_STM_are_restartable=1,LDM_STM_are_continuable=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR2_MH" values="Not_supported=0,Supported_PLD=1,Supported_PLD=2,Supported_PLD_PLI=3,Supported_PLD_PLI_PLDW=4" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR2_LS" values="Supported_normal_load_store=0,Supported_with_LDRD_STRD=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR3_T2EE" values="Not_supported=0,Supported_ENTERX_LEAVEX=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR3_TC" values="No_low_reg_to_low_reg_MOV=0,Supported_MOV_low_reg_to_low_reg=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR3_TB" values="Not_supported=0,Supported_TBB_TBH=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR3_SP" values="Not_supported=0,Supported_load_and_store_word_only=1,Supported_load_and_store_all_sizes=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR3_SIMD" values="Not_supported=0,Supported_SSAT_USAT_Q_bit_in_PSR=1,All_supported=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR3_S" values="Not_supported=0,Supported_QADD_QDADD_QDSUB_QSUB_Q_bit_in_PSR=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR4_SWP" values="Not_supported=0,Supports_SWP_and_SWPB_instructions_in_uniprocessor_context_only=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR4_PSR_M" values="Not_supported=0,M_profile_forms_of_CPS_MRS_MSR=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR4_SPF" values="Supported_for_CLREX_LDREXB_STREXB_LDREXH_STREXH=0" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR4_B" values="All_barrier_instructions_are_CP15_ops=0,DMB_DSB_ISB_barrier_instructions_supported=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR4_W" values="Basic_support=0,Full_support=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR4_WS" values="Supported_shift_of_MOV_only=0,Supported_shifts_of_MOV_loads_stores_over_range_LSL_0_3=1,Supported_constant_shifts_of_MOV_loads_stores=3,Supported_shifts_of_MOV_loads_stores_by_a_constant_or_register=4" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR4_U" values="Not_supported=0,Supported_LDRBT_LDRT_STRBT_STRT=1,Supported_LDRBT_LDRT_STRBT_STRT_LDRHT_LDRSBT_LDRSHT_STRHT=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CSSELR_IND" values="Data_cache=0,Instruction_cache=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CCSIDR_A" values="_1_way=0,_2_ways=1,_3_ways=2,_4_ways=3,_5_ways=4,_6_ways=5,_7_ways=6,_8_ways=7,_9_ways=8,_10_ways=9,_11_ways=10,_12_ways=11,_13_ways=12,_14_ways=13,_15_ways=14,_16_ways=15" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CCSIDR_LS" values="_4_words=0,_8_words=1,_16_words=2,_32_words=3,_64_words=4,_128_words=5,_256_words=6,_512_words=7" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CLIDR_CL" values="No_cache=0,I_cache_only=1,D_cache_only=2,Separate_I_and_D_caches=3,Unified_cache=4" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CLIDR_Lo" values="L1_cache=0,L2_cache=1,L3_cache=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_SUPPORTED" values="Supported=1,Not_supported=0" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMCR_D" values="PMCCNTR_counts_every_clock_cycle=0,PMCCNTR_counts_every_64th_clock_cycle=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMCR_E" values="All_counters_are_disabled=0,All_counters_are_enabled=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMCEID0_x" values="Event_not_implemented=0,Event_implemented=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMxENSET_x" values="Disabled_write_ignored=0,Enabled_write_enables=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMxENCLR_x" values="Disabled_write_ignored=0,Enabled_write_disables=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMOVSR_x" values="Not_overflowed_write_ignored=0,Overflowed_write_clears=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMXEVTYPER_x" values="Count_events=0,Do_not_count_events=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMXEVTYPER_EC" values="Bus_cycle=29,TTB_write=28,Instr_speculatively_executed=27,Local_memory_error=26,Bus_access=25,L2_D_cache_write_back=24,L2_D_cache_refill=23,L2_D_cache_access=22,L1_D_cache_write_back=21,L1_I_cache_access=20,Data_memory_access=19,Predictable_branch_speculatively_executed=18,Cycle=17,Mis_predicted_branch_speculatively_executed=16,Unaligned_load_or_store=15,Procedure_return=14,Immediate_branch=13,Software_change_of_PC=12,CONTEXTIDR_write=11,Exception_return=10,Exception_taken=9,Store=7,Load=6,L1_data_TLB_refill=5,L1_D_cache_access=4,L1_D_cache_refill=3,L1_instruction_TLB_refill=2,L1_I_cache_refill=1,Software_increment=0" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMU_PMCR_ID" values="Cortex_A15=0xf" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMU_PMCR_N" values="_0_counters_implemented=0,_1_counter_implemented=1,_2_counters_implemented=2" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMU_PMCR_RESET_BIT" values="Reset=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMU_PMCEID0" values="Not_present=0,Present=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCR_SIF" values="Secure_state_fetch_from_Normal_memory_is_permitted=0,Secure_state_fetch_from_Normal_memory_is_not_permitted=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCR_HCE" values="HVC_instruction_is_Undefined_in_Normal_PL1_mode=0,HVC_instruction_is_enabled_in_Normal_PL1_mode=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCR_SCD" values="SMC_instruction_executes_normally_in_Normal_state=0,SMC_instruction_is_Undefined_in_Normal_state=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCR_NET" values="Permitted=0,Disabled=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCR_xW" values="Secure_state_only=0,Either_security_state=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCR_EA" values="Abort_mode=0,Monitor_mode=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCR_FIQ" values="FIQ_mode=0,Monitor_mode=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCR_IRQ" values="IRQ_mode=0,Monitor_mode=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCR_NS" values="Secure=0,Normal=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CNTCTL_CA" values="Access_denied=0,Access_permitted=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CNTCTL_EVNTDIR" values="Rising_transition=0,Falling_transition=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CNT_CTL_MI" values="Not_masked=0,Masked=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CNT_CTL_IS" values="Not_asserted=0,Asserted=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CNT_CNTCTL_ACCESSIBLE" values="Not_accessible_from_PL0=0,Accessible_from_PL0=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CNT_CNTCTL_ACCESSIBLE_BOTH" values="Not_accessible_from_PL0_and_PL1=0,Accessible_from_PL0_and_PL1=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PAR_NS" values="Non_shareable=0,Shareable=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PAR_NOS" values="Outer_shareable=0,Not_outer_shareable=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PAR_INNER" values="Inner_non_cacheable=0,Strongly_ordered=1,Device=3,Inner_Write_Back_Write_Allocate=5,Inner_Write_Through_No_Write_Allocate=6,Inner_Write_Back_No_Write_Allocate=7" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PAR_OUTER" values="Outer_Non_cacheable=0,Outer_Write_Back_Write_Allocate=1,Outer_Write_Through_No_Write_Allocate=2,Outer_Write_Back_No_Write_Allocate=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PAR_SS" values="Not_a_supersection=0,Supersection=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PAR_F" values="Success=0,Failure=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_I_D_FAULT_STATUS" values="None=0,Alignment_fault=1,Debug_event=2,Access_flag_fault_on_section=3,Instruction_cache_maintenance_fault=4,Translation_fault_on_section=5,Access_flag_fault_on_page=6,Translation_fault_on_page=7,Nontranslation_AXI_decode_precise_external_abort=8,Domain_fault_on_section=9,Domain_fault_on_page=11,L1_translation_AXI_decode_precise_external_abort=12,Permission_fault_on_section=13,L2_translation_AXI_decode_precise_external_abort=14,Permission_fault_on_page=15,AXI_decode_imprecise_external_abort=22,L1_translation_precise_parity_error=28,L2_translation_precise_parity_error=30,AXI_slave_precise_external_abort_nontranslation=40,L1_translation_AXI_slave_precise_external_abort=44,L2_translation_AXI_slave_precise_external_abort=46,AXI_slave_imprecise_external_abort=54" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PAR_STAGE" values="Stage1=0,Stage2=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PWRSTAT" values="Normal_mode=0,Processor_absent=1,Processor_in_or_about_to_be_in_retention_mode=2,Processor_in_or_about_to_be_in_poweroff_mode=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CACHE_INAVAL_LVL" values="L1=0,L2=1" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="FAULTS_IFSR_FS" values="Background_fault=0,Alignment_fault=1,Debug_event=2,Access_flag_fault_level_1=3,Translation_fault_level_2=5,Access_flag_fault_level_2=6,Translation_fault_level_2=7,Non-translation_synchronous_external_abort=8,Domain_fault_level_1=9,Domain_fault_level_2=11,Synchronous_external_abort_on_translation_table_walk_level_1=12,Permission_fault_level_1=13,Synchronous_external_abort_on_translation_table_walk_level_2=14,Permission_fault_level_2=15,TLB_conflict_abort=16,Lockdown=20,Synchronous_parity_error_on_memory_access=25,Coprocessor_abort=26,Synchronous_parity_error_on_translation_table_walk_level_1=28,Synchronous_parity_error_on_translation_table_walk_level_2=30," xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ACTLR_L1PCTL" values="Prefetch_disabled=0,One_outstanding_prefetch_permitted=1,Two_outstanding_prefetches_permitted=2,Three_outstanding_prefetches_permitted=3" xml:base="Registers/CP15/Cortex-v7A_Enums.xml"/>

  </cr:register_list>
  <cr:register_list filter="A15_AARCH32" name="VFP">

    <register_group xmlns="http://www.arm.com/core_reg" name="Single" xml:base="Registers/VFP/VFPv3-SIMD.xml">
      <gui_name language="en">Single Precision</gui_name>
      <description language="en">VFP Single Precision Register file</description>
      <register name="S0" size="4" access="RW" format="Float">
        <gui_name language="en">S0</gui_name>
        <description language="en">S0</description>
      </register>
      <register name="S1" size="4" access="RW" format="Float">
        <gui_name language="en">S1</gui_name>
        <description language="en">S1</description>
      </register>
      <register name="S2" size="4" access="RW" format="Float">
        <gui_name language="en">S2</gui_name>
        <description language="en">S2</description>
      </register>
      <register name="S3" size="4" access="RW" format="Float">
        <gui_name language="en">S3</gui_name>
        <description language="en">S3</description>
      </register>
      <register name="S4" size="4" access="RW" format="Float">
        <gui_name language="en">S4</gui_name>
        <description language="en">S4</description>
      </register>
      <register name="S5" size="4" access="RW" format="Float">
        <gui_name language="en">S5</gui_name>
        <description language="en">S5</description>
      </register>
      <register name="S6" size="4" access="RW" format="Float">
        <gui_name language="en">S6</gui_name>
        <description language="en">S6</description>
      </register>
      <register name="S7" size="4" access="RW" format="Float">
        <gui_name language="en">S7</gui_name>
        <description language="en">S7</description>
      </register>
      <register name="S8" size="4" access="RW" format="Float">
        <gui_name language="en">S8</gui_name>
        <description language="en">S8</description>
      </register>
      <register name="S9" size="4" access="RW" format="Float">
        <gui_name language="en">S9</gui_name>
        <description language="en">S9</description>
      </register>
      <register name="S10" size="4" access="RW" format="Float">
        <gui_name language="en">S10</gui_name>
        <description language="en">S10</description>
      </register>
      <register name="S11" size="4" access="RW" format="Float">
        <gui_name language="en">S11</gui_name>
        <description language="en">S11</description>
      </register>
      <register name="S12" size="4" access="RW" format="Float">
        <gui_name language="en">S12</gui_name>
        <description language="en">S12</description>
      </register>
      <register name="S13" size="4" access="RW" format="Float">
        <gui_name language="en">S13</gui_name>
        <description language="en">S13</description>
      </register>
      <register name="S14" size="4" access="RW" format="Float">
        <gui_name language="en">S14</gui_name>
        <description language="en">S14</description>
      </register>
      <register name="S15" size="4" access="RW" format="Float">
        <gui_name language="en">S15</gui_name>
        <description language="en">S15</description>
      </register>
      <register name="S16" size="4" access="RW" format="Float">
        <gui_name language="en">S16</gui_name>
        <description language="en">S16</description>
      </register>
      <register name="S17" size="4" access="RW" format="Float">
        <gui_name language="en">S17</gui_name>
        <description language="en">S17</description>
      </register>
      <register name="S18" size="4" access="RW" format="Float">
        <gui_name language="en">S18</gui_name>
        <description language="en">S18</description>
      </register>
      <register name="S19" size="4" access="RW" format="Float">
        <gui_name language="en">S19</gui_name>
        <description language="en">S19</description>
      </register>
      <register name="S20" size="4" access="RW" format="Float">
        <gui_name language="en">S20</gui_name>
        <description language="en">S20</description>
      </register>
      <register name="S21" size="4" access="RW" format="Float">
        <gui_name language="en">S21</gui_name>
        <description language="en">S21</description>
      </register>
      <register name="S22" size="4" access="RW" format="Float">
        <gui_name language="en">S22</gui_name>
        <description language="en">S22</description>
      </register>
      <register name="S23" size="4" access="RW" format="Float">
        <gui_name language="en">S23</gui_name>
        <description language="en">S23</description>
      </register>
      <register name="S24" size="4" access="RW" format="Float">
        <gui_name language="en">S24</gui_name>
        <description language="en">S24</description>
      </register>
      <register name="S25" size="4" access="RW" format="Float">
        <gui_name language="en">S25</gui_name>
        <description language="en">S25</description>
      </register>
      <register name="S26" size="4" access="RW" format="Float">
        <gui_name language="en">S26</gui_name>
        <description language="en">S26</description>
      </register>
      <register name="S27" size="4" access="RW" format="Float">
        <gui_name language="en">S27</gui_name>
        <description language="en">S27</description>
      </register>
      <register name="S28" size="4" access="RW" format="Float">
        <gui_name language="en">S28</gui_name>
        <description language="en">S28</description>
      </register>
      <register name="S29" size="4" access="RW" format="Float">
        <gui_name language="en">S29</gui_name>
        <description language="en">S29</description>
      </register>
      <register name="S30" size="4" access="RW" format="Float">
        <gui_name language="en">S30</gui_name>
        <description language="en">S30</description>
      </register>
      <register name="S31" size="4" access="RW" format="Float">
        <gui_name language="en">S31</gui_name>
        <description language="en">S31</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="Double" xml:base="Registers/VFP/VFPv3-SIMD.xml">
      <gui_name language="en">Double Precision</gui_name>
      <description language="en">VFP/SIMD Double Precision Register file</description>
      <register name="D0" size="8" access="RW" format="Float">
        <gui_name language="en">D0</gui_name>
        <description language="en">D0</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D1" size="8" access="RW" format="Float">
        <gui_name language="en">D1</gui_name>
        <description language="en">D1</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D2" size="8" access="RW" format="Float">
        <gui_name language="en">D2</gui_name>
        <description language="en">D2</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D3" size="8" access="RW" format="Float">
        <gui_name language="en">D3</gui_name>
        <description language="en">D3</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D4" size="8" access="RW" format="Float">
        <gui_name language="en">D4</gui_name>
        <description language="en">D4</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D5" size="8" access="RW" format="Float">
        <gui_name language="en">D5</gui_name>
        <description language="en">D5</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D6" size="8" access="RW" format="Float">
        <gui_name language="en">D6</gui_name>
        <description language="en">D6</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D7" size="8" access="RW" format="Float">
        <gui_name language="en">D7</gui_name>
        <description language="en">D7</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D8" size="8" access="RW" format="Float">
        <gui_name language="en">D8</gui_name>
        <description language="en">D8</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D9" size="8" access="RW" format="Float">
        <gui_name language="en">D9</gui_name>
        <description language="en">D9</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D10" size="8" access="RW" format="Float">
        <gui_name language="en">D10</gui_name>
        <description language="en">D10</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D11" size="8" access="RW" format="Float">
        <gui_name language="en">D11</gui_name>
        <description language="en">D11</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D12" size="8" access="RW" format="Float">
        <gui_name language="en">D12</gui_name>
        <description language="en">D12</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D13" size="8" access="RW" format="Float">
        <gui_name language="en">D13</gui_name>
        <description language="en">D13</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D14" size="8" access="RW" format="Float">
        <gui_name language="en">D14</gui_name>
        <description language="en">D14</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D15" size="8" access="RW" format="Float">
        <gui_name language="en">D15</gui_name>
        <description language="en">D15</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D16" size="8" access="RW" format="Float">
        <gui_name language="en">D16</gui_name>
        <description language="en">D16</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D17" size="8" access="RW" format="Float">
        <gui_name language="en">D17</gui_name>
        <description language="en">D17</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D18" size="8" access="RW" format="Float">
        <gui_name language="en">D18</gui_name>
        <description language="en">D18</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D19" size="8" access="RW" format="Float">
        <gui_name language="en">D19</gui_name>
        <description language="en">D19</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D20" size="8" access="RW" format="Float">
        <gui_name language="en">D20</gui_name>
        <description language="en">D20</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D21" size="8" access="RW" format="Float">
        <gui_name language="en">D21</gui_name>
        <description language="en">D21</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D22" size="8" access="RW" format="Float">
        <gui_name language="en">D22</gui_name>
        <description language="en">D22</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D23" size="8" access="RW" format="Float">
        <gui_name language="en">D23</gui_name>
        <description language="en">D23</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D24" size="8" access="RW" format="Float">
        <gui_name language="en">D24</gui_name>
        <description language="en">D24</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D25" size="8" access="RW" format="Float">
        <gui_name language="en">D25</gui_name>
        <description language="en">D25</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D26" size="8" access="RW" format="Float">
        <gui_name language="en">D26</gui_name>
        <description language="en">D26</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D27" size="8" access="RW" format="Float">
        <gui_name language="en">D27</gui_name>
        <description language="en">D27</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D28" size="8" access="RW" format="Float">
        <gui_name language="en">D28</gui_name>
        <description language="en">D28</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D29" size="8" access="RW" format="Float">
        <gui_name language="en">D29</gui_name>
        <description language="en">D29</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D30" size="8" access="RW" format="Float">
        <gui_name language="en">D30</gui_name>
        <description language="en">D30</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D31" size="8" access="RW" format="Float">
        <gui_name language="en">D31</gui_name>
        <description language="en">D31</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Control" xml:base="Registers/VFP/VFPv3-SIMD.xml">
      <gui_name language="en">Control</gui_name>
      <description language="en">VFP Control Register</description>
      <register name="FPSID" size="4" access="RO">
        <gui_name language="en">FPSID</gui_name>
        <description language="en">Floating-Point System ID Register</description>
        <bitField conditional="false" enumerationId="E_IMPLEMENTOR" high_bit="31" low_bit="24" name="Implementor">
          <gui_name language="en">Implementor</gui_name>
          <description language="en">Indicates the implementor</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FP_IMPLEMENTATION" high_bit="23" low_bit="23" name="SW">
          <gui_name language="en">HW</gui_name>
          <description language="en">VFP Implementation. Shows whether FP is implemented in Hardware and Software</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" high_bit="22" low_bit="16" name="Architecture">
          <gui_name language="en">Architecture</gui_name>
          <description language="en">Shows the VFP Coprocessor architecture version</description>
          <definition>[22:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="8" name="Part_num">
          <gui_name language="en">Part_num</gui_name>
          <description language="en">Part Number</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="Variant">
          <gui_name language="en">Variant</gui_name>
          <description language="en">Variant</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="Revision">
          <gui_name language="en">Revision</gui_name>
          <description language="en">Revision</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register name="FPSCR" size="4" access="RW">
        <gui_name language="en">FPSCR</gui_name>
        <description language="en">Floating-Point Status and Control Register</description>
        <bitField conditional="false" high_bit="31" low_bit="31" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Set if comparison produces a less than result</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" high_bit="30" low_bit="30" name="Z">
          <gui_name language="en">Z</gui_name>
          <description language="en">Set if comparison produces an equal result</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" high_bit="29" low_bit="29" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Set if comparison produces an equal, greater than, or unordered result</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" high_bit="28" low_bit="28" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Set if comparison produces an unordered result</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="27" name="QC">
          <gui_name language="en">DC</gui_name>
          <description language="en">Saturation cumulative flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="25" low_bit="25" name="DN">
          <gui_name language="en">DN</gui_name>
          <description language="en">Default NaN mode enable bit:</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="24" low_bit="24" name="FZ">
          <gui_name language="en">FZ</gui_name>
          <description language="en">Flush-to-zero mode enable bit</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_RMODE" high_bit="23" low_bit="22" name="R_MODE">
          <gui_name language="en">R_MODE</gui_name>
          <description language="en">Rounding mode control field</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" high_bit="21" low_bit="20" name="Stride">
          <gui_name language="en">Stride</gui_name>
          <description language="en">The vector stride is the increment value used to select the registers involved in the next iteration of the short vector instruction</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="18" low_bit="16" name="LEN">
          <gui_name language="en">LEN</gui_name>
          <description language="en">Controls the vector length for VFP instructions that operate on short vectors. The vector length is the number of iterations in a short vector instruction.</description>
          <definition>[18:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="15" low_bit="15" name="IDE">
          <gui_name language="en">IDE</gui_name>
          <description language="en">Input Subnormal exception enable bit</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="12" low_bit="12" name="IXE">
          <gui_name language="en">IXE</gui_name>
          <description language="en">Inexact exception enable bit</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="11" low_bit="11" name="UFE">
          <gui_name language="en">UFE</gui_name>
          <description language="en">Underflow exception enable bit</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="10" low_bit="10" name="OFE">
          <gui_name language="en">OFE</gui_name>
          <description language="en">Overflow exception enable bit</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="9" low_bit="9" name="DZE">
          <gui_name language="en">DZE</gui_name>
          <description language="en">Division by Zero exception enable bit</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="8" low_bit="8" name="IOE">
          <gui_name language="en">IOE</gui_name>
          <description language="en">Invalid Operation exception enable bit</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="7" low_bit="7" name="IDC">
          <gui_name language="en">IDC</gui_name>
          <description language="en">Input Subnormal cumulative flag</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" high_bit="4" low_bit="4" name="IXC">
          <gui_name language="en">IXC</gui_name>
          <description language="en">Inexact cumulative flag</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="3" name="UFC">
          <gui_name language="en">UFC</gui_name>
          <description language="en">Underflow cumulative flag</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" high_bit="2" low_bit="2" name="OFC">
          <gui_name language="en">OFC</gui_name>
          <description language="en">Overflow cumulative flag</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" high_bit="1" low_bit="1" name="DZC">
          <gui_name language="en">DZC</gui_name>
          <description language="en">Division by Zero cumulative flag</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" high_bit="0" low_bit="0" name="IOC">
          <gui_name language="en">IOC</gui_name>
          <description language="en">Invalid Operation cumulative flag</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register name="FPEXC" size="4" access="RW">
        <gui_name language="en">FPEXC</gui_name>
        <description language="en">Floating-Point Exception Register</description>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="30" low_bit="30" name="EN">
          <gui_name language="en">ENEN</gui_name>
          <description language="en">A global enable for the Advanced SIMD and Floating-point Extensions. Setting the EN bit to 1 enables the Advanced SIMD and VFP Extension.</description>
          <definition>[30]</definition>
        </bitField>
      </register>
      <register name="MVFR0" size="4" access="RO">
        <gui_name language="en">MVFR0</gui_name>
        <description language="en">Media and VFP Feature Register 0</description>
        <bitField conditional="false" high_bit="31" low_bit="28" name="Rounding_modes_support">
          <gui_name language="en">Rounding_modes_support</gui_name>
          <description language="en">All VFP rounding modes supported</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="24" name="Short_vectors_support">
          <gui_name language="en">Short_vectors_support</gui_name>
          <description language="en">Indicates support for short vectors.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" high_bit="23" low_bit="20" name="HW_square_root_support">
          <gui_name language="en">HW_square_root_support</gui_name>
          <description language="en">Indicates support for hardware square root</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="19" low_bit="16" name="HW_Division_support">
          <gui_name language="en">HW_division_support</gui_name>
          <description language="en">Indicates support for hardware divide.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="12" name="TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Indicates support for user traps.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" high_bit="11" low_bit="8" name="Double_precision_Support">
          <gui_name language="en">Double_precision_Support</gui_name>
          <description language="en">Indicates support for double precision VFP</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="Single_precision_Support">
          <gui_name language="en">Single_precision_Support</gui_name>
          <description language="en">Indicates support for single precision VFP.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="Media_reg_bank_support">
          <gui_name language="en">Media_reg_bank_support</gui_name>
          <description language="en">Indicates support for the media register bank.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register name="MVFR1" size="4" access="RO">
        <gui_name language="en">MVFR1</gui_name>
        <description language="en">Media and VFP Feature Register 1</description>
        <bitField conditional="false" high_bit="31" low_bit="28" name="A_SIMD_FMAC">
          <gui_name language="en">A_SIMD_FMAC</gui_name>
          <description language="en">Indicates whether any implemented Floating-point or Advanced SIMD Extension implements the fused multiply accumulate instructions</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="24" name="FVP_HPFP">
          <gui_name language="en">FVP_HPFP</gui_name>
          <description language="en">Indicates whether the Floating-point Extension implements half-precision floating-point conversion instructions.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" high_bit="23" low_bit="20" name="A_SIMD_HPFP">
          <gui_name language="en">SIMD_HPFP</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements half-precision floating-point conversion instructions.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="19" low_bit="16" name="A_SIMD_SPFP">
          <gui_name language="en">A_SIMD_SPFP</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements single-precision floating-point instructions.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="12" name="A_SIMD_I">
          <gui_name language="en">A_SIMD_I</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements integer instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" high_bit="11" low_bit="8" name="A_SIMD_LS">
          <gui_name language="en">A_SIMD_LS</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements load/store instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="DN">
          <gui_name language="en">DN</gui_name>
          <description language="en"/>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="FZ">
          <gui_name language="en">FZ</gui_name>
          <description language="en">Full denormal arithmetic supported for VFP</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
    </register_group>


    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_IMPLEMENTOR" values="ARM=0x41" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_FP_IMPLEMENTATION" values="Hardware_Implementation=0,Software_Implementation=1" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_PART_NUM" values="VFP10=0x01,VFP9_S=0x10,VFP11=0x20" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_VARIANT" values="ARM9_VFP=9,ARM10E_VFP=10,ARM11_VFP=11" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_DISABLE_ENABLE" values="Disable=0,Enable=1" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_RMODE" values="Round_to_nearest_mode=0,Round_towards_plus_infinity=1,Round_towards_minus_infinity=2,Round_towards_zero=3" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>

  </cr:register_list>
  <cr:register_list filter="A15_AARCH32" name="SIMD">

    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="Quad" xml:base="Registers/VFP/SIMD.xml">
      <gui_name language="en">Quad Registers</gui_name>
      <description language="en">SIMD Quadword Register file</description>
      <register name="Q0" size="16" access="RW">
        <gui_name language="en">Q0</gui_name>
        <description language="en">Q0</description>
        <device_register name="D0" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D1" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q1" size="16" access="RW">
        <gui_name language="en">Q1</gui_name>
        <description language="en">Q1</description>
        <device_register name="D2" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D3" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q2" size="16" access="RW">
        <gui_name language="en">Q2</gui_name>
        <description language="en">Q2</description>
        <device_register name="D4" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D5" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q3" size="16" access="RW">
        <gui_name language="en">Q3</gui_name>
        <description language="en">Q3</description>
        <device_register name="D6" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D7" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q4" size="16" access="RW">
        <gui_name language="en">Q4</gui_name>
        <description language="en">Q4</description>
        <device_register name="D8" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D9" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q5" size="16" access="RW">
        <gui_name language="en">Q5</gui_name>
        <description language="en">Q5</description>
        <device_register name="D10" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D11" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q6" size="16" access="RW">
        <gui_name language="en">Q6</gui_name>
        <description language="en">Q6</description>
        <device_register name="D12" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D13" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q7" size="16" access="RW">
        <gui_name language="en">Q7</gui_name>
        <description language="en">Q7</description>
        <device_register name="D14" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D15" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q8" size="16" access="RW">
        <gui_name language="en">Q8</gui_name>
        <description language="en">Q8</description>
        <device_register name="D16" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D17" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q9" size="16" access="RW">
        <gui_name language="en">Q9</gui_name>
        <description language="en">Q9</description>
        <device_register name="D18" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D19" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q10" size="16" access="RW">
        <gui_name language="en">Q10</gui_name>
        <description language="en">Q10</description>
        <device_register name="D20" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D21" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q11" size="16" access="RW">
        <gui_name language="en">Q11</gui_name>
        <description language="en">Q11</description>
        <device_register name="D22" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D23" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q12" size="16" access="RW">
        <gui_name language="en">Q12</gui_name>
        <description language="en">Q12</description>
        <device_register name="D24" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D25" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q13" size="16" access="RW">
        <gui_name language="en">Q13</gui_name>
        <description language="en">Q13</description>
        <device_register name="D26" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D27" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q14" size="16" access="RW">
        <gui_name language="en">Q14</gui_name>
        <description language="en">Q14</description>
        <device_register name="D28" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D29" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q15" size="16" access="RW">
        <gui_name language="en">Q15</gui_name>
        <description language="en">Q15</description>
        <device_register name="D30" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D31" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
    </register_group>

    <!--        <xi:include href="Registers/VFP/SIMD.xml" xpointer="xmlns(tcf=http://com.arm.targetconfigurationeditor)xpointer(//tcf:enumeration)"/> -->
  </cr:register_list>
  <cr:register_list filter="A15_AARCH32" name="GIC">

    <register_group xmlns="http://www.arm.com/core_reg" name="GICH" xml:base="Registers/GIC/Cortex-A15_GICH.xml">
      <gui_name language="en">VGIC VCPU Hypervisor view</gui_name>
      <description language="en">VGIC VCPU Hypervisor view</description>
      <register name="GICH_HCR" size="4" access="RW">
        <gui_name language="en">GICH_HCR</gui_name>
        <description language="en">Hypervisor Control Register</description>
      </register>
      <register name="GICH_VTR" size="4" access="RW">
        <gui_name language="en">GICH_VTR</gui_name>
        <description language="en">VGIC Type Register</description>
      </register>
      <register name="GICH_VMCR" size="4" access="RW">
        <gui_name language="en">GICH_VMCR</gui_name>
        <description language="en">Virtual Machine Control Register</description>
      </register>
      <register name="GICH_MISR" size="4" access="RW">
        <gui_name language="en">GICH_MISR</gui_name>
        <description language="en">Maintenance Interrupt Status Register</description>
      </register>
      <register name="GICH_EISR0" size="4" access="RW">
        <gui_name language="en">GICH_EISR0</gui_name>
        <description language="en">EOI Interrupt Status Register 0</description>
      </register>
      <register name="GICH_EISR1" size="4" access="RW">
        <gui_name language="en">GICH_EISR1</gui_name>
        <description language="en">EOI Interrupt Status Register 1</description>
      </register>
      <register name="GICH_ELRSR0" size="4" access="RW">
        <gui_name language="en">GICH_ELRSR0</gui_name>
        <description language="en">Empty List Register Status Register 0</description>
      </register>
      <register name="GICH_ELRSR1" size="4" access="RW">
        <gui_name language="en">GICH_ELRSR1</gui_name>
        <description language="en">Empty List Register Status Register 1</description>
      </register>
      <register name="GICH_APR0" size="4" access="RW">
        <gui_name language="en">GICH_APR0</gui_name>
        <description language="en">Active Priorities Register</description>
      </register>
      <register name="GICH_LR0" size="4" access="RW">
        <gui_name language="en">GICH_LR0</gui_name>
        <description language="en">List Register 0</description>
      </register>
      <register name="GICH_LR1" size="4" access="RW">
        <gui_name language="en">GICH_LR1</gui_name>
        <description language="en">List Register 1</description>
      </register>
      <register name="GICH_LR2" size="4" access="RW">
        <gui_name language="en">GICH_LR2</gui_name>
        <description language="en">List Register 2</description>
      </register>
      <register name="GICH_LR3" size="4" access="RW">
        <gui_name language="en">GICH_LR3</gui_name>
        <description language="en">List Register 3</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="GICC" xml:base="Registers/GIC/Cortex-A15_GICC.xml">
      <gui_name language="en">VGIC Physical CPU Interface</gui_name>
      <description language="en">VGIC Physical CPU Interface</description>
      <register name="GICC_CTLR_S" size="4" access="RW">
        <gui_name language="en">GICC_CTLR_S</gui_name>
        <description language="en">[S] CPU Interface Control</description>
      </register>
      <register name="GICC_CTLR_NS" size="4" access="RW">
        <gui_name language="en">GICC_CTLR_NS</gui_name>
        <description language="en">[N] CPU Interface Control</description>
      </register>
      <register name="GICC_PMR" size="4" access="RW">
        <gui_name language="en">GICC_PMR</gui_name>
        <description language="en">Priority Mask Register</description>
      </register>
      <register name="GICC_BPR_S" size="4" access="RW">
        <gui_name language="en">GICC_BPR_S</gui_name>
        <description language="en">[S] Binary Point Register</description>
      </register>
      <register name="GICC_BPR_N" size="4" access="RW">
        <gui_name language="en">GICC_BPR_N</gui_name>
        <description language="en">[N] Binary Point Register</description>
      </register>
      <register name="GICC_IAR" size="4" access="RW">
        <gui_name language="en">GICC_IAR</gui_name>
        <description language="en">Interrupt Acknowledge</description>
      </register>
      <register name="GICC_EOIR" size="4" access="RW">
        <gui_name language="en">GICC_EOIR</gui_name>
        <description language="en">End of Interrupt</description>
      </register>
      <register name="GICC_RPR" size="4" access="RW">
        <gui_name language="en">GICC_RPR</gui_name>
        <description language="en">Running Priority</description>
      </register>
      <register name="GICC_HPPIR" size="4" access="RW">
        <gui_name language="en">GICC_HPPIR</gui_name>
        <description language="en">Highest Priority Pending Interrupt</description>
      </register>
      <register name="GICC_ABPR" size="4" access="RW">
        <gui_name language="en">GICC_ABPR</gui_name>
        <description language="en">Aliased Non-Secure Binary Point</description>
      </register>
      <register name="GICC_AIAR" size="4" access="RW">
        <gui_name language="en">GICC_AIAR</gui_name>
        <description language="en">Aliased Interrupt Acknowledge</description>
      </register>
      <register name="GICC_AEOIR" size="4" access="RW">
        <gui_name language="en">GICC_AEOIR</gui_name>
        <description language="en">Aliased End of Interrupt</description>
      </register>
      <register name="GICC_AHPPIR" size="4" access="RW">
        <gui_name language="en">GICC_AHPPIR</gui_name>
        <description language="en">Aliased Highest Priority Pending Interrupt</description>
      </register>
      <register name="GICC_APR0" size="4" access="RW">
        <gui_name language="en">GICC_APR0</gui_name>
        <description language="en">Active Priority Register 0</description>
      </register>
      <register name="GICC_APR1" size="4" access="RW">
        <gui_name language="en">GICC_APR1</gui_name>
        <description language="en">Active Priority Register 1</description>
      </register>
      <register name="GICC_APR2" size="4" access="RW">
        <gui_name language="en">GICC_APR2</gui_name>
        <description language="en">Active Priority Register 2</description>
      </register>
      <register name="GICC_APR3" size="4" access="RW">
        <gui_name language="en">GICC_APR3</gui_name>
        <description language="en">Active Priority Register 3</description>
      </register>
      <register name="GICC_NSAPR0" size="4" access="RW">
        <gui_name language="en">GICC_NSAPR0</gui_name>
        <description language="en">Non Secure Active Priority Register 0</description>
      </register>
      <register name="GICC_NSAPR1" size="4" access="RW">
        <gui_name language="en">GICC_NSAPR1</gui_name>
        <description language="en">Non Secure Active Priority Register 1</description>
      </register>
      <register name="GICC_NSAPR2" size="4" access="RW">
        <gui_name language="en">GICC_NSAPR2</gui_name>
        <description language="en">Non Secure Active Priority Register 2</description>
      </register>
      <register name="GICC_NSAPR3" size="4" access="RW">
        <gui_name language="en">GICC_NSAPR3</gui_name>
        <description language="en">Non Secure Active Priority Register 3</description>
      </register>
      <register name="GICC_IIDR" size="4" access="RW">
        <gui_name language="en">GICC_IIDR</gui_name>
        <description language="en">CPU Interface Implementation ID</description>
      </register>
      <register name="GICC_DIR" size="4" access="RW">
        <gui_name language="en">GICC_DIR</gui_name>
        <description language="en">Deactivate Interrupt</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="GICV" xml:base="Registers/GIC/Cortex-A15_GICV.xml">
      <gui_name language="en">VGIC VCPU Virtual Machine view</gui_name>
      <description language="en">VGIC VCPU Virtual Machine view</description>
      <register name="GICV_CTLR" size="4" access="RW">
        <gui_name language="en">GICV_CTLR</gui_name>
        <description language="en">VM Control Register</description>
      </register>
      <register name="GICV_PMR" size="4" access="RW">
        <gui_name language="en">GICV_PMR</gui_name>
        <description language="en">VM Priority Mask Register</description>
      </register>
      <register name="GICV_BPR" size="4" access="RW">
        <gui_name language="en">GICV_BPR</gui_name>
        <description language="en">VM Binary Point Register</description>
      </register>
      <register name="GICV_IAR" size="4" access="RW">
        <gui_name language="en">GICV_IAR</gui_name>
        <description language="en">VM Interrupt Acknowledge Register</description>
      </register>
      <register name="GICV_EOIR" size="4" access="RW">
        <gui_name language="en">GICV_EOIR</gui_name>
        <description language="en">VM End of Interrupt Register</description>
      </register>
      <register name="GICV_RPR" size="4" access="RW">
        <gui_name language="en">GICV_RPR</gui_name>
        <description language="en">VM Running Priority Register</description>
      </register>
      <register name="GICV_HPPIR" size="4" access="RW">
        <gui_name language="en">GICV_HPPIR</gui_name>
        <description language="en">VM Highest Priority Pending Interrupt Register</description>
      </register>
      <register name="GICV_ABPR" size="4" access="RW">
        <gui_name language="en">GICV_ABPR</gui_name>
        <description language="en">VM Aliased Binary Point Register</description>
      </register>
      <register name="GICV_AIAR" size="4" access="RW">
        <gui_name language="en">GICV_AIAR</gui_name>
        <description language="en">VM Aliased Interrupt Acknowledge Register</description>
      </register>
      <register name="GICV_AEOIR" size="4" access="RW">
        <gui_name language="en">GICV_AEOIR</gui_name>
        <description language="en">VM Aliased End of Interrupt Register</description>
      </register>
      <register name="GICV_AHPPIR" size="4" access="RW">
        <gui_name language="en">GICV_AHPPIR</gui_name>
        <description language="en">VM Aliased Highest Priority Pending Interrupt Register</description>
      </register>
      <register name="GICV_APR0" size="4" access="RW">
        <gui_name language="en">GICV_APR0</gui_name>
        <description language="en">Active Priority Register 0</description>
      </register>
      <register name="GICV_NSAPR0" size="4" access="RW">
        <gui_name language="en">GICV_NSAPR0</gui_name>
        <description language="en">NS Active Priority Register 0</description>
      </register>
      <register name="GICV_IIDR" size="4" access="RW">
        <gui_name language="en">GICV_IIDR</gui_name>
        <description language="en">VM CPU Interface Identification Register</description>
      </register>
      <register name="GICV_DIR" size="4" access="RW">
        <gui_name language="en">GICV_DIR</gui_name>
        <description language="en">VM Deactivate Interrupt Register</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="GICD" xml:base="Registers/GIC/Cortex-A15_GICD.xml">
      <gui_name language="en">VGIC Distributor</gui_name>
      <description language="en">VGIC Distributor</description>
      <register name="GICD_CTLR" size="4" access="RW">
        <gui_name language="en">GICD_CTLR</gui_name>
        <description language="en">Distributor Control Register</description>
      </register>
      <register name="GICD_CTLR_S" size="4" access="RW">
        <gui_name language="en">GICD_CTLR_S</gui_name>
        <description language="en">[S] Distributor Control Register</description>
      </register>
      <register name="GICD_CTLR_NS" size="4" access="RW">
        <gui_name language="en">GICD_CTLR_NS</gui_name>
        <description language="en">[N] Distributor Control Register</description>
      </register>
      <register name="GICD_TYPER" size="4" access="RW">
        <gui_name language="en">GICD_TYPER</gui_name>
        <description language="en">Interrupt Controller Type</description>
      </register>
      <register name="GICD_IIDR" size="4" access="RW">
        <gui_name language="en">GICD_IIDR</gui_name>
        <description language="en">Distributor Implementer ID</description>
      </register>
      <register name="GICD_IGROUPR0" size="4" access="RW">
        <gui_name language="en">GICD_IGROUPR0</gui_name>
        <description language="en">Interrupt Security 0</description>
      </register>
      <register name="GICD_IGROUPR1" size="4" access="RW">
        <gui_name language="en">GICD_IGROUPR1</gui_name>
        <description language="en">Interrupt Security 1</description>
      </register>
      <register name="GICD_IGROUPR2" size="4" access="RW">
        <gui_name language="en">GICD_IGROUPR2</gui_name>
        <description language="en">Interrupt Security 2</description>
      </register>
      <register name="GICD_ISENABLER0" size="4" access="RW">
        <gui_name language="en">GICD_ISENABLER0</gui_name>
        <description language="en">Interrupt Enable Set Register 0</description>
      </register>
      <register name="GICD_ISENABLER1" size="4" access="RW">
        <gui_name language="en">GICD_ISENABLER1</gui_name>
        <description language="en">Interrupt Enable Set Register 1</description>
      </register>
      <register name="GICD_ISENABLER2" size="4" access="RW">
        <gui_name language="en">GICD_ISENABLER2</gui_name>
        <description language="en">Interrupt Enable Set Register 2</description>
      </register>
      <register name="GICD_ICENABLER0" size="4" access="RW">
        <gui_name language="en">GICD_ICENABLER0</gui_name>
        <description language="en">Interrupt Enable Clear Register 0</description>
      </register>
      <register name="GICD_ICENABLER1" size="4" access="RW">
        <gui_name language="en">GICD_ICENABLER1</gui_name>
        <description language="en">Interrupt Enable Clear Register 1</description>
      </register>
      <register name="GICD_ICENABLER2" size="4" access="RW">
        <gui_name language="en">GICD_ICENABLER2</gui_name>
        <description language="en">Interrupt Enable Clear Register 2</description>
      </register>
      <register name="GICD_ISPENDR0" size="4" access="RW">
        <gui_name language="en">GICD_ISPENDR0</gui_name>
        <description language="en">Interrupt Pending Set Register 0</description>
      </register>
      <register name="GICD_ISPENDR1" size="4" access="RW">
        <gui_name language="en">GICD_ISPENDR1</gui_name>
        <description language="en">Interrupt Pending Set Register 1</description>
      </register>
      <register name="GICD_ISPENDR2" size="4" access="RW">
        <gui_name language="en">GICD_ISPENDR2</gui_name>
        <description language="en">Interrupt Pending Set Register 2</description>
      </register>
      <register name="GICD_ICPENDR0" size="4" access="RW">
        <gui_name language="en">GICD_ICPENDR0</gui_name>
        <description language="en">Interrupt Pending Clear Register 0</description>
      </register>
      <register name="GICD_ICPENDR1" size="4" access="RW">
        <gui_name language="en">GICD_ICPENDR1</gui_name>
        <description language="en">Interrupt Pending Clear Register 1</description>
      </register>
      <register name="GICD_ICPENDR2" size="4" access="RW">
        <gui_name language="en">GICD_ICPENDR2</gui_name>
        <description language="en">Interrupt Pending Clear Register 2</description>
      </register>
      <register name="GICD_ISACTIVER0" size="4" access="RW">
        <gui_name language="en">GICD_ISACTIVER0</gui_name>
        <description language="en">Interrupt Set-Active Registers 0</description>
      </register>
      <register name="GICD_ISACTIVER1" size="4" access="RW">
        <gui_name language="en">GICD_ISACTIVER1</gui_name>
        <description language="en">Interrupt Set-Active Registers 1</description>
      </register>
      <register name="GICD_ISACTIVER2" size="4" access="RW">
        <gui_name language="en">GICD_ISACTIVER2</gui_name>
        <description language="en">Interrupt Set-Active Registers 2</description>
      </register>
      <register name="GICD_ICACTIVER0" size="4" access="RW">
        <gui_name language="en">GICD_ICACTIVER0</gui_name>
        <description language="en">Interrupt Clear-Active Registers 0</description>
      </register>
      <register name="GICD_ICACTIVER1" size="4" access="RW">
        <gui_name language="en">GICD_ICACTIVER1</gui_name>
        <description language="en">Interrupt Clear-Active Registers 1</description>
      </register>
      <register name="GICD_ICACTIVER2" size="4" access="RW">
        <gui_name language="en">GICD_ICACTIVER2</gui_name>
        <description language="en">Interrupt Clear-Active Registers 2</description>
      </register>
      <register name="GICD_IPRIORITYR0" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR0</gui_name>
        <description language="en">Interrupt Priority 0</description>
      </register>
      <register name="GICD_IPRIORITYR1" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR1</gui_name>
        <description language="en">Interrupt Priority 1</description>
      </register>
      <register name="GICD_IPRIORITYR2" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR2</gui_name>
        <description language="en">Interrupt Priority 2</description>
      </register>
      <register name="GICD_IPRIORITYR3" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR3</gui_name>
        <description language="en">Interrupt Priority 3</description>
      </register>
      <register name="GICD_IPRIORITYR4" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR4</gui_name>
        <description language="en">Interrupt Priority 4</description>
      </register>
      <register name="GICD_IPRIORITYR5" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR5</gui_name>
        <description language="en">Interrupt Priority 5</description>
      </register>
      <register name="GICD_IPRIORITYR6" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR6</gui_name>
        <description language="en">Interrupt Priority 6</description>
      </register>
      <register name="GICD_IPRIORITYR7" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR7</gui_name>
        <description language="en">Interrupt Priority 7</description>
      </register>
      <register name="GICD_IPRIORITYR8" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR8</gui_name>
        <description language="en">Interrupt Priority 8</description>
      </register>
      <register name="GICD_IPRIORITYR9" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR9</gui_name>
        <description language="en">Interrupt Priority 9</description>
      </register>
      <register name="GICD_IPRIORITYR10" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR10</gui_name>
        <description language="en">Interrupt Priority 10</description>
      </register>
      <register name="GICD_IPRIORITYR11" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR11</gui_name>
        <description language="en">Interrupt Priority 11</description>
      </register>
      <register name="GICD_IPRIORITYR12" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR12</gui_name>
        <description language="en">Interrupt Priority 12</description>
      </register>
      <register name="GICD_IPRIORITYR13" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR13</gui_name>
        <description language="en">Interrupt Priority 13</description>
      </register>
      <register name="GICD_IPRIORITYR14" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR14</gui_name>
        <description language="en">Interrupt Priority 14</description>
      </register>
      <register name="GICD_IPRIORITYR15" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR15</gui_name>
        <description language="en">Interrupt Priority 15</description>
      </register>
      <register name="GICD_IPRIORITYR16" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR16</gui_name>
        <description language="en">Interrupt Priority 16</description>
      </register>
      <register name="GICD_IPRIORITYR17" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR17</gui_name>
        <description language="en">Interrupt Priority 17</description>
      </register>
      <register name="GICD_IPRIORITYR18" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR18</gui_name>
        <description language="en">Interrupt Priority 18</description>
      </register>
      <register name="GICD_IPRIORITYR19" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR19</gui_name>
        <description language="en">Interrupt Priority 19</description>
      </register>
      <register name="GICD_IPRIORITYR20" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR20</gui_name>
        <description language="en">Interrupt Priority 20</description>
      </register>
      <register name="GICD_IPRIORITYR21" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR21</gui_name>
        <description language="en">Interrupt Priority 21</description>
      </register>
      <register name="GICD_IPRIORITYR22" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR22</gui_name>
        <description language="en">Interrupt Priority 22</description>
      </register>
      <register name="GICD_IPRIORITYR23" size="4" access="RW">
        <gui_name language="en">GICD_IPRIORITYR23</gui_name>
        <description language="en">Interrupt Priority 23</description>
      </register>
      <register name="GICD_ITARGETSR0" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR0</gui_name>
        <description language="en">Interrupt Target 0</description>
      </register>
      <register name="GICD_ITARGETSR1" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR1</gui_name>
        <description language="en">Interrupt Target 1</description>
      </register>
      <register name="GICD_ITARGETSR2" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR2</gui_name>
        <description language="en">Interrupt Target 2</description>
      </register>
      <register name="GICD_ITARGETSR3" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR3</gui_name>
        <description language="en">Interrupt Target 3</description>
      </register>
      <register name="GICD_ITARGETSR4" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR4</gui_name>
        <description language="en">Interrupt Target 4</description>
      </register>
      <register name="GICD_ITARGETSR5" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR5</gui_name>
        <description language="en">Interrupt Target 5</description>
      </register>
      <register name="GICD_ITARGETSR6" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR6</gui_name>
        <description language="en">Interrupt Target 6</description>
      </register>
      <register name="GICD_ITARGETSR7" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR7</gui_name>
        <description language="en">Interrupt Target 7</description>
      </register>
      <register name="GICD_ITARGETSR8" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR8</gui_name>
        <description language="en">Interrupt Target 8</description>
      </register>
      <register name="GICD_ITARGETSR9" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR9</gui_name>
        <description language="en">Interrupt Target 9</description>
      </register>
      <register name="GICD_ITARGETSR10" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR10</gui_name>
        <description language="en">Interrupt Target 10</description>
      </register>
      <register name="GICD_ITARGETSR11" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR11</gui_name>
        <description language="en">Interrupt Target 11</description>
      </register>
      <register name="GICD_ITARGETSR12" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR12</gui_name>
        <description language="en">Interrupt Target 12</description>
      </register>
      <register name="GICD_ITARGETSR13" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR13</gui_name>
        <description language="en">Interrupt Target 13</description>
      </register>
      <register name="GICD_ITARGETSR14" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR14</gui_name>
        <description language="en">Interrupt Target 14</description>
      </register>
      <register name="GICD_ITARGETSR15" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR15</gui_name>
        <description language="en">Interrupt Target 15</description>
      </register>
      <register name="GICD_ITARGETSR16" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR16</gui_name>
        <description language="en">Interrupt Target 16</description>
      </register>
      <register name="GICD_ITARGETSR17" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR17</gui_name>
        <description language="en">Interrupt Target 17</description>
      </register>
      <register name="GICD_ITARGETSR18" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR18</gui_name>
        <description language="en">Interrupt Target 18</description>
      </register>
      <register name="GICD_ITARGETSR19" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR19</gui_name>
        <description language="en">Interrupt Target 19</description>
      </register>
      <register name="GICD_ITARGETSR20" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR20</gui_name>
        <description language="en">Interrupt Target 20</description>
      </register>
      <register name="GICD_ITARGETSR21" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR21</gui_name>
        <description language="en">Interrupt Target 21</description>
      </register>
      <register name="GICD_ITARGETSR22" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR22</gui_name>
        <description language="en">Interrupt Target 22</description>
      </register>
      <register name="GICD_ITARGETSR23" size="4" access="RW">
        <gui_name language="en">GICD_ITARGETSR23</gui_name>
        <description language="en">Interrupt Target 23</description>
      </register>
      <register name="GICD_ICFGR0" size="4" access="RW">
        <gui_name language="en">GICD_ICFGR0</gui_name>
        <description language="en">Interrupt Configuration 0</description>
      </register>
      <register name="GICD_ICFGR1" size="4" access="RW">
        <gui_name language="en">GICD_ICFGR1</gui_name>
        <description language="en">Interrupt Configuration 1</description>
      </register>
      <register name="GICD_ICFGR2" size="4" access="RW">
        <gui_name language="en">GICD_ICFGR2</gui_name>
        <description language="en">Interrupt Configuration 2</description>
      </register>
      <register name="GICD_ICFGR3" size="4" access="RW">
        <gui_name language="en">GICD_ICFGR3</gui_name>
        <description language="en">Interrupt Configuration 3</description>
      </register>
      <register name="GICD_ICFGR4" size="4" access="RW">
        <gui_name language="en">GICD_ICFGR4</gui_name>
        <description language="en">Interrupt Configuration 4</description>
      </register>
      <register name="GICD_ICFGR5" size="4" access="RW">
        <gui_name language="en">GICD_ICFGR5</gui_name>
        <description language="en">Interrupt Configuration 5</description>
      </register>
      <register name="GICD_SGIR" size="4" access="RW">
        <gui_name language="en">GICD_SGIR</gui_name>
        <description language="en">Software Generated Interrupt Register</description>
      </register>
      <register name="GICD_CPENDSGIR0" size="4" access="RW">
        <gui_name language="en">GICD_CPENDSGIR0</gui_name>
        <description language="en">SGI Clear Pending Register 0</description>
      </register>
      <register name="GICD_CPENDSGIR1" size="4" access="RW">
        <gui_name language="en">GICD_CPENDSGIR1</gui_name>
        <description language="en">SGI Clear Pending Register 1</description>
      </register>
      <register name="GICD_CPENDSGIR2" size="4" access="RW">
        <gui_name language="en">GICD_CPENDSGIR2</gui_name>
        <description language="en">SGI Clear Pending Register 2</description>
      </register>
      <register name="GICD_CPENDSGIR3" size="4" access="RW">
        <gui_name language="en">GICD_CPENDSGIR3</gui_name>
        <description language="en">SGI Clear Pending Register 3</description>
      </register>
      <register name="GICD_SPENDSGIR0" size="4" access="RW">
        <gui_name language="en">GICD_SPENDSGIR0</gui_name>
        <description language="en">SGI Set Pending Register 0</description>
      </register>
      <register name="GICD_SPENDSGIR1" size="4" access="RW">
        <gui_name language="en">GICD_SPENDSGIR1</gui_name>
        <description language="en">SGI Set Pending Register 1</description>
      </register>
      <register name="GICD_SPENDSGIR2" size="4" access="RW">
        <gui_name language="en">GICD_SPENDSGIR2</gui_name>
        <description language="en">SGI Set Pending Register 2</description>
      </register>
      <register name="GICD_SPENDSGIR3" size="4" access="RW">
        <gui_name language="en">GICD_SPENDSGIR3</gui_name>
        <description language="en">SGI Set Pending Register 3</description>
      </register>
      <register name="GICD_PIDR0" size="4" access="RW">
        <gui_name language="en">GICD_PIDR0</gui_name>
        <description language="en">Peripheral ID 0</description>
      </register>
      <register name="GICD_PIDR1" size="4" access="RW">
        <gui_name language="en">GICD_PIDR1</gui_name>
        <description language="en">Peripheral ID 1</description>
      </register>
      <register name="GICD_PIDR2" size="4" access="RW">
        <gui_name language="en">GICD_PIDR2</gui_name>
        <description language="en">Peripheral ID 2</description>
      </register>
      <register name="GICD_PIDR3" size="4" access="RW">
        <gui_name language="en">GICD_PIDR3</gui_name>
        <description language="en">Peripheral ID 3</description>
      </register>
      <register name="GICD_PIDR4" size="4" access="RW">
        <gui_name language="en">GICD_PIDR4</gui_name>
        <description language="en">Peripheral ID 4</description>
      </register>
      <register name="GICD_PIDR5" size="4" access="RW">
        <gui_name language="en">GICD_PIDR5</gui_name>
        <description language="en">Peripheral ID 5</description>
      </register>
      <register name="GICD_PIDR6" size="4" access="RW">
        <gui_name language="en">GICD_PIDR6</gui_name>
        <description language="en">Peripheral ID 6</description>
      </register>
      <register name="GICD_PIDR7" size="4" access="RW">
        <gui_name language="en">GICD_PIDR7</gui_name>
        <description language="en">Peripheral ID 7</description>
      </register>
      <register name="GICD_CIDR0" size="4" access="RW">
        <gui_name language="en">GICD_CIDR0</gui_name>
        <description language="en">PrimeCell ID 0</description>
      </register>
      <register name="GICD_CIDR1" size="4" access="RW">
        <gui_name language="en">GICD_CIDR1</gui_name>
        <description language="en">PrimeCell ID 1</description>
      </register>
      <register name="GICD_CIDR2" size="4" access="RW">
        <gui_name language="en">GICD_CIDR2</gui_name>
        <description language="en">PrimeCell ID 2</description>
      </register>
      <register name="GICD_CIDR3" size="4" access="RW">
        <gui_name language="en">GICD_CIDR3</gui_name>
        <description language="en">PrimeCell ID 3</description>
      </register>
    </register_group>

  </cr:register_list>
  <cache_awareness_list type="HARDWARE" cache_preservation_mode_available="true">
    <cache_awareness id="L1I" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v7a.a15.hw.L1ICache">
      <associated_cache id="L2"/>
      <memory_view name="L1I" layered_on="L2"/>
    </cache_awareness>
    <cache_awareness id="L1D" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v7a.a15.hw.L1DCache">
      <associated_cache id="L1D" scope="cluster"/>
      <associated_cache id="L2"/>
      <memory_view name="L1D" layered_on="L2"/>
    </cache_awareness>
    <cache_awareness id="L2" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v7a.a15.hw.L2Cache">
      <memory_view name="L2" layered_on="L3"/>
    </cache_awareness>
    <memory_view name="L3"/>
  </cache_awareness_list>
  <cache_awareness_list type="FVP">
    <cache_awareness id="L1I" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v7a.fvp.L1ICache">
      <associated_cache id="L2"/>
    </cache_awareness>
    <cache_awareness id="L1D" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v7a.fvp.L1DCache">
      <associated_cache id="L1D" scope="cluster"/>
      <associated_cache id="L2"/>
    </cache_awareness>
    <cache_awareness id="L2" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v7a.fvp.L2Cache"/>
  </cache_awareness_list>
</core_definition>
