$date
	Mon Nov 24 16:31:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module display_7seg_tb $end
$var wire 7 ! out [6:0] $end
$var parameter 32 " DELAY $end
$var parameter 32 # SAMPLES $end
$var reg 4 $ in [3:0] $end
$var integer 32 % i [31:0] $end
$scope module UUT $end
$var wire 4 & in [3:0] $end
$var reg 7 ' out [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
b1010 "
$end
#0
$dumpvars
b1 '
b0 &
b0 %
b0 $
b1 !
$end
#10000
b1001111 !
b1001111 '
b1 $
b1 &
b1 %
#20000
b10010 !
b10010 '
b10 $
b10 &
b10 %
#30000
b110 !
b110 '
b11 $
b11 &
b11 %
#40000
b1001100 !
b1001100 '
b100 $
b100 &
b100 %
#50000
b100100 !
b100100 '
b101 $
b101 &
b101 %
#60000
b100000 !
b100000 '
b110 $
b110 &
b110 %
#70000
b1111 !
b1111 '
b111 $
b111 &
b111 %
#80000
b0 !
b0 '
b1000 $
b1000 &
b1000 %
#90000
b100 !
b100 '
b1001 $
b1001 &
b1001 %
#100000
b1010 %
