DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "displayCircuit_inst"
duLibraryName "Display"
duName "displayCircuit"
elements [
(GiElement
name "g_clockFrequency"
type "real"
value "c_clockFrequency"
)
(GiElement
name "g_lcdSpiFrequency"
type "real"
value "c_lcdSpiFrequency"
)
(GiElement
name "g_testLineNb"
type "positive"
value "c_testLineNb"
)
(GiElement
name "g_vgaPixelClockFrequency"
type "real"
value "c_vgaPixelClockFrequency"
)
(GiElement
name "g_vgaBitNb"
type "positive"
value "c_vgaBitNb"
)
(GiElement
name "g_vgaHResolution"
type "positive"
value "c_vgaHResolution"
)
(GiElement
name "g_vgaHFrontPorch"
type "positive"
value "c_vgaHFrontPorch"
)
(GiElement
name "g_vgaHBackPorch"
type "positive"
value "c_vgaHBackPorch"
)
(GiElement
name "g_vgaHSync"
type "positive"
value "c_vgaHSync"
)
(GiElement
name "g_vgaVResolution"
type "positive"
value "c_vgaVResolution"
)
(GiElement
name "g_vgaVFrontPorch"
type "positive"
value "c_vgaVFrontPorch"
)
(GiElement
name "g_vgaVBackPorch"
type "positive"
value "c_vgaVBackPorch"
)
(GiElement
name "g_vgaVSync"
type "positive"
value "c_vgaVSync"
)
(GiElement
name "g_lcdAsciiBitNb"
type "positive"
value "c_lcdAsciiBitNb"
)
]
mwi 0
uid 1966,0
)
(Instance
name "display_tester_inst"
duLibraryName "Display_test"
duName "display_tester"
elements [
(GiElement
name "g_clockFrequency"
type "real"
value "c_clockFrequency"
)
(GiElement
name "g_vgaPixelClockFrequency"
type "real"
value "c_vgaPixelClockFrequency"
)
(GiElement
name "g_vgaBitNb"
type "positive"
value "c_vgaBitNb"
)
]
mwi 0
uid 2052,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\dev\\did-display\\Prefs\\..\\Display_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\did-display\\Prefs\\..\\Display_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\did-display\\Prefs\\..\\Display_test\\hds\\display_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\did-display\\Prefs\\..\\Display_test\\hds\\display_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\did-display\\Prefs\\..\\Display_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\did-display\\Prefs\\..\\Display_test\\hds\\display_tb"
)
(vvPair
variable "d_logical"
value "C:\\dev\\did-display\\Prefs\\..\\Display_test\\hds\\display_tb"
)
(vvPair
variable "date"
value "11.04.2023"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "entity_name"
value "display_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "axel.amand"
)
(vvPair
variable "graphical_source_date"
value "11.04.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7860"
)
(vvPair
variable "graphical_source_time"
value "17:19:28"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7860"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Display_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Display_test/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Display_test/work"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "display_tb"
)
(vvPair
variable "month"
value "avr."
)
(vvPair
variable "month_long"
value "avril"
)
(vvPair
variable "p"
value "C:\\dev\\did-display\\Prefs\\..\\Display_test\\hds\\display_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\did-display\\Prefs\\..\\Display_test\\hds\\display_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "17:19:28"
)
(vvPair
variable "unit"
value "display_tb"
)
(vvPair
variable "user"
value "axel.amand"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 23,0
optionalChildren [
*1 (Net
uid 453,0
decl (Decl
n "start"
t "std_uLogic"
o 1
suid 30,0
)
declText (MLText
uid 454,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,35000,21000,35800"
st "SIGNAL start         : std_uLogic
"
)
)
*2 (Net
uid 455,0
decl (Decl
n "stop"
t "std_uLogic"
o 2
suid 31,0
)
declText (MLText
uid 456,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,35800,21000,36600"
st "SIGNAL stop          : std_uLogic
"
)
)
*3 (Net
uid 457,0
decl (Decl
n "button3"
t "std_uLogic"
o 3
suid 32,0
)
declText (MLText
uid 458,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,27800,21000,28600"
st "SIGNAL button3       : std_uLogic
"
)
)
*4 (Net
uid 459,0
lang 11
decl (Decl
n "button4"
t "std_uLogic"
o 4
suid 33,0
)
declText (MLText
uid 460,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,28600,21000,29400"
st "SIGNAL button4       : std_uLogic
"
)
)
*5 (Net
uid 461,0
lang 11
decl (Decl
n "vgaPixelClk"
t "std_ulogic"
o 5
suid 34,0
)
declText (MLText
uid 462,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,39800,21000,40600"
st "SIGNAL vgaPixelClk   : std_ulogic
"
)
)
*6 (Net
uid 463,0
lang 11
decl (Decl
n "testMode"
t "std_uLogic"
o 6
suid 35,0
)
declText (MLText
uid 464,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,36600,21000,37400"
st "SIGNAL testMode      : std_uLogic
"
)
)
*7 (Net
uid 465,0
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 7
suid 36,0
)
declText (MLText
uid 466,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,29400,21000,30200"
st "SIGNAL clk           : std_ulogic
"
)
)
*8 (Net
uid 467,0
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 8
suid 37,0
)
declText (MLText
uid 468,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,34200,21000,35000"
st "SIGNAL rst           : std_ulogic
"
)
)
*9 (Net
uid 469,0
decl (Decl
n "lcd_RST_n"
t "std_uLogic"
o 9
suid 38,0
)
declText (MLText
uid 470,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,31800,21000,32600"
st "SIGNAL lcd_RST_n     : std_uLogic
"
)
)
*10 (Net
uid 471,0
decl (Decl
n "lcd_A0"
t "std_uLogic"
o 10
suid 39,0
)
declText (MLText
uid 472,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,30200,21000,31000"
st "SIGNAL lcd_A0        : std_uLogic
"
)
)
*11 (Net
uid 473,0
decl (Decl
n "lcd_SI"
t "std_uLogic"
o 11
suid 40,0
)
declText (MLText
uid 474,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,33400,21000,34200"
st "SIGNAL lcd_SI        : std_uLogic
"
)
)
*12 (Net
uid 475,0
decl (Decl
n "lcd_SCL"
t "std_uLogic"
o 12
suid 41,0
)
declText (MLText
uid 476,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,32600,21000,33400"
st "SIGNAL lcd_SCL       : std_uLogic
"
)
)
*13 (Net
uid 477,0
decl (Decl
n "lcd_CS1_n"
t "std_uLogic"
o 13
suid 42,0
)
declText (MLText
uid 478,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,31000,21000,31800"
st "SIGNAL lcd_CS1_n     : std_uLogic
"
)
)
*14 (Net
uid 479,0
lang 11
decl (Decl
n "vgaRgb"
t "std_ulogic_vector"
b "(c_vgaBitNb-1 DOWNTO 0)"
o 14
suid 43,0
)
declText (MLText
uid 480,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,41400,36500,42200"
st "SIGNAL vgaRgb        : std_ulogic_vector(c_vgaBitNb-1 DOWNTO 0)
"
)
)
*15 (Net
uid 481,0
lang 11
decl (Decl
n "vgaVsync"
t "std_uLogic"
o 15
suid 44,0
)
declText (MLText
uid 482,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,42200,21000,43000"
st "SIGNAL vgaVsync      : std_uLogic
"
)
)
*16 (Net
uid 483,0
lang 11
decl (Decl
n "vgaHsync"
t "std_uLogic"
o 16
suid 45,0
)
declText (MLText
uid 484,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,39000,21000,39800"
st "SIGNAL vgaHsync      : std_uLogic
"
)
)
*17 (Net
uid 485,0
lang 11
decl (Decl
n "vgaPixelClock"
t "std_uLogic"
o 17
suid 46,0
)
declText (MLText
uid 486,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,40600,21000,41400"
st "SIGNAL vgaPixelClock : std_uLogic
"
)
)
*18 (Net
uid 489,0
lang 11
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 to c_testLineNb)"
o 19
suid 48,0
)
declText (MLText
uid 490,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,37400,34500,38200"
st "SIGNAL testOut       : std_uLogic_vector(1 to c_testLineNb)
"
)
)
*19 (Net
uid 615,0
lang 11
decl (Decl
n "vgaDataEnable"
t "std_uLogic"
o 18
suid 49,0
)
declText (MLText
uid 616,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,38200,21000,39000"
st "SIGNAL vgaDataEnable : std_uLogic
"
)
)
*20 (SaComponent
uid 1966,0
optionalChildren [
*21 (CptPort
uid 1886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,12625,56000,13375"
)
tg (CPTG
uid 1888,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1889,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,12300,60800,13700"
st "start"
blo "57000,13500"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_uLogic"
o 6
suid 26,0
)
)
)
*22 (CptPort
uid 1890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,14625,56000,15375"
)
tg (CPTG
uid 1892,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1893,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,14300,60600,15700"
st "stop"
blo "57000,15500"
)
)
thePort (LogicalPort
decl (Decl
n "stop"
t "std_uLogic"
o 7
suid 27,0
)
)
)
*23 (CptPort
uid 1894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,16625,56000,17375"
)
tg (CPTG
uid 1896,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1897,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,16300,62800,17700"
st "button3"
blo "57000,17500"
)
)
thePort (LogicalPort
decl (Decl
n "button3"
t "std_uLogic"
o 1
suid 28,0
)
)
)
*24 (CptPort
uid 1898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1899,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,18625,56000,19375"
)
tg (CPTG
uid 1900,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1901,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,18300,62800,19700"
st "button4"
blo "57000,19500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "button4"
t "std_uLogic"
o 2
suid 29,0
)
)
)
*25 (CptPort
uid 1902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1903,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,28625,56000,29375"
)
tg (CPTG
uid 1904,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1905,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,28300,63700,29700"
st "testMode"
blo "57000,29500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "testMode"
t "std_uLogic"
o 8
suid 30,0
)
)
)
*26 (CptPort
uid 1906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1907,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,30625,56000,31375"
)
tg (CPTG
uid 1908,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1909,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,30300,59400,31700"
st "clk"
blo "57000,31500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 3
suid 31,0
)
)
)
*27 (CptPort
uid 1910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,32625,56000,33375"
)
tg (CPTG
uid 1912,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1913,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,32300,59500,33700"
st "rst"
blo "57000,33500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 5
suid 32,0
)
)
)
*28 (CptPort
uid 1914,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1915,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,11625,79750,12375"
)
tg (CPTG
uid 1916,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1917,0
va (VaSet
font "Verdana,12,0"
)
xt "66100,11300,78000,12700"
st "vga_dataEnable"
ju 2
blo "78000,12500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_dataEnable"
t "std_uLogic"
o 15
suid 33,0
)
)
)
*29 (CptPort
uid 1918,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1919,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,13625,79750,14375"
)
tg (CPTG
uid 1920,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1921,0
va (VaSet
font "Verdana,12,0"
)
xt "67100,13300,78000,14700"
st "vga_pixelClock"
ju 2
blo "78000,14500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_pixelClock"
t "std_uLogic"
o 18
suid 34,0
)
)
)
*30 (CptPort
uid 1922,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1923,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,15625,79750,16375"
)
tg (CPTG
uid 1924,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1925,0
va (VaSet
font "Verdana,12,0"
)
xt "70500,15300,78000,16700"
st "vga_hsync"
ju 2
blo "78000,16500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_hsync"
t "std_uLogic"
o 16
suid 35,0
)
)
)
*31 (CptPort
uid 1926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1927,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,17625,79750,18375"
)
tg (CPTG
uid 1928,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1929,0
va (VaSet
font "Verdana,12,0"
)
xt "70600,17300,78000,18700"
st "vga_vsync"
ju 2
blo "78000,18500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_vsync"
t "std_uLogic"
o 20
suid 36,0
)
)
)
*32 (CptPort
uid 1930,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,19625,79750,20375"
)
tg (CPTG
uid 1932,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1933,0
va (VaSet
font "Verdana,12,0"
)
xt "72000,19300,78000,20700"
st "vga_rgb"
ju 2
blo "78000,20500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_rgb"
t "std_ulogic_vector"
b "(g_vgaBitNb-1 DOWNTO 0)"
o 19
suid 37,0
)
)
)
*33 (CptPort
uid 1934,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1935,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,20625,56000,21375"
)
tg (CPTG
uid 1936,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1937,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,20300,62600,21700"
st "pixelClk"
blo "57000,21500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "pixelClk"
t "std_ulogic"
o 4
suid 38,0
)
)
)
*34 (CptPort
uid 1938,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1939,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,30625,79750,31375"
)
tg (CPTG
uid 1940,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1941,0
va (VaSet
font "Verdana,12,0"
)
xt "73100,30300,78000,31700"
st "lcd_a0"
ju 2
blo "78000,31500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lcd_a0"
t "std_uLogic"
o 9
suid 39,0
)
)
)
*35 (CptPort
uid 1942,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1943,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,24625,79750,25375"
)
tg (CPTG
uid 1944,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1945,0
va (VaSet
font "Verdana,12,0"
)
xt "71000,24300,78000,25700"
st "lcd_cs1_n"
ju 2
blo "78000,25500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lcd_cs1_n"
t "std_uLogic"
o 10
suid 40,0
)
)
)
*36 (CptPort
uid 1946,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1947,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,32625,79750,33375"
)
tg (CPTG
uid 1948,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1949,0
va (VaSet
font "Verdana,12,0"
)
xt "71400,32300,78000,33700"
st "lcd_rst_n"
ju 2
blo "78000,33500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lcd_rst_n"
t "std_uLogic"
o 11
suid 41,0
)
)
)
*37 (CptPort
uid 1950,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1951,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,26625,79750,27375"
)
tg (CPTG
uid 1952,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1953,0
va (VaSet
font "Verdana,12,0"
)
xt "73100,26300,78000,27700"
st "lcd_scl"
ju 2
blo "78000,27500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lcd_scl"
t "std_uLogic"
o 12
suid 42,0
)
)
)
*38 (CptPort
uid 1954,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1955,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,28625,79750,29375"
)
tg (CPTG
uid 1956,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1957,0
va (VaSet
font "Verdana,12,0"
)
xt "73700,28300,78000,29700"
st "lcd_si"
ju 2
blo "78000,29500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lcd_si"
t "std_uLogic"
o 13
suid 43,0
)
)
)
*39 (CptPort
uid 1958,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1959,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64625,8250,65375,9000"
)
tg (CPTG
uid 1960,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1961,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "64300,10000,65700,15600"
st "testOut"
ju 2
blo "65500,10000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO g_testLineNb)"
o 14
suid 44,0
)
)
)
*40 (CptPort
uid 1962,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1963,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,21625,79750,22375"
)
tg (CPTG
uid 1964,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1965,0
va (VaSet
font "Verdana,12,0"
)
xt "72500,21300,78000,22700"
st "vga_int"
ju 2
blo "78000,22500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vga_int"
t "std_ulogic"
o 17
suid 45,0
)
)
)
]
shape (Rectangle
uid 1967,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "56000,9000,79000,35000"
)
oxt "10000,-1000,33000,25000"
ttg (MlTextGroup
uid 1968,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*41 (Text
uid 1969,0
va (VaSet
font "Verdana,9,1"
)
xt "56100,35700,60300,36900"
st "Display"
blo "56100,36700"
tm "BdLibraryNameMgr"
)
*42 (Text
uid 1970,0
va (VaSet
font "Verdana,9,1"
)
xt "56100,36900,64000,38100"
st "displayCircuit"
blo "56100,37900"
tm "CptNameMgr"
)
*43 (Text
uid 1971,0
va (VaSet
font "Verdana,9,1"
)
xt "56100,38100,66500,39300"
st "displayCircuit_inst"
blo "56100,39100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1972,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1973,0
text (MLText
uid 1974,0
va (VaSet
font "Courier New,8,0"
)
xt "56000,40200,92500,51400"
st "g_clockFrequency         = c_clockFrequency            ( real     )  
g_lcdSpiFrequency        = c_lcdSpiFrequency           ( real     )  
g_testLineNb             = c_testLineNb                ( positive )  
g_vgaPixelClockFrequency = c_vgaPixelClockFrequency    ( real     )  
g_vgaBitNb               = c_vgaBitNb                  ( positive )  
g_vgaHResolution         = c_vgaHResolution            ( positive )  
g_vgaHFrontPorch         = c_vgaHFrontPorch            ( positive )  
g_vgaHBackPorch          = c_vgaHBackPorch             ( positive )  
g_vgaHSync               = c_vgaHSync                  ( positive )  
g_vgaVResolution         = c_vgaVResolution            ( positive )  
g_vgaVFrontPorch         = c_vgaVFrontPorch            ( positive )  
g_vgaVBackPorch          = c_vgaVBackPorch             ( positive )  
g_vgaVSync               = c_vgaVSync                  ( positive )  
g_lcdAsciiBitNb          = c_lcdAsciiBitNb             ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_clockFrequency"
type "real"
value "c_clockFrequency"
)
(GiElement
name "g_lcdSpiFrequency"
type "real"
value "c_lcdSpiFrequency"
)
(GiElement
name "g_testLineNb"
type "positive"
value "c_testLineNb"
)
(GiElement
name "g_vgaPixelClockFrequency"
type "real"
value "c_vgaPixelClockFrequency"
)
(GiElement
name "g_vgaBitNb"
type "positive"
value "c_vgaBitNb"
)
(GiElement
name "g_vgaHResolution"
type "positive"
value "c_vgaHResolution"
)
(GiElement
name "g_vgaHFrontPorch"
type "positive"
value "c_vgaHFrontPorch"
)
(GiElement
name "g_vgaHBackPorch"
type "positive"
value "c_vgaHBackPorch"
)
(GiElement
name "g_vgaHSync"
type "positive"
value "c_vgaHSync"
)
(GiElement
name "g_vgaVResolution"
type "positive"
value "c_vgaVResolution"
)
(GiElement
name "g_vgaVFrontPorch"
type "positive"
value "c_vgaVFrontPorch"
)
(GiElement
name "g_vgaVBackPorch"
type "positive"
value "c_vgaVBackPorch"
)
(GiElement
name "g_vgaVSync"
type "positive"
value "c_vgaVSync"
)
(GiElement
name "g_lcdAsciiBitNb"
type "positive"
value "c_lcdAsciiBitNb"
)
]
)
viewicon (ZoomableIcon
uid 1975,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "56250,33250,57750,34750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*44 (SaComponent
uid 2052,0
optionalChildren [
*45 (CptPort
uid 1976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1977,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38625,54250,39375,55000"
)
tg (CPTG
uid 1978,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1979,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "38300,56000,39700,61800"
st "button3"
ju 2
blo "39500,56000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "button3"
t "std_uLogic"
o 3
suid 73,0
)
)
)
*46 (CptPort
uid 1980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1981,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40625,54250,41375,55000"
)
tg (CPTG
uid 1982,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1983,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "40300,56000,41700,61800"
st "button4"
ju 2
blo "41500,56000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "button4"
t "std_uLogic"
o 4
suid 74,0
)
)
)
*47 (CptPort
uid 1984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1985,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47625,54250,48375,55000"
)
tg (CPTG
uid 1986,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1987,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "47300,56000,48700,58400"
st "clk"
ju 2
blo "48500,56000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk"
t "std_ulogic"
o 7
suid 75,0
)
)
)
*48 (CptPort
uid 1988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1989,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89625,54250,90375,55000"
)
tg (CPTG
uid 1990,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1991,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "89300,56000,90700,60900"
st "lcd_A0"
ju 2
blo "90500,56000"
)
)
thePort (LogicalPort
decl (Decl
n "lcd_A0"
t "std_uLogic"
o 10
suid 76,0
)
)
)
*49 (CptPort
uid 1992,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1993,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95625,54250,96375,55000"
)
tg (CPTG
uid 1994,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1995,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "95300,56000,96700,63400"
st "lcd_CS1_n"
ju 2
blo "96500,56000"
)
)
thePort (LogicalPort
decl (Decl
n "lcd_CS1_n"
t "std_uLogic"
o 13
suid 77,0
)
)
)
*50 (CptPort
uid 1996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1997,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87625,54250,88375,55000"
)
tg (CPTG
uid 1998,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1999,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "87300,56000,88700,63200"
st "lcd_RST_n"
ju 2
blo "88500,56000"
)
)
thePort (LogicalPort
decl (Decl
n "lcd_RST_n"
t "std_uLogic"
o 9
suid 78,0
)
)
)
*51 (CptPort
uid 2000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2001,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93625,54250,94375,55000"
)
tg (CPTG
uid 2002,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2003,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "93300,56000,94700,61700"
st "lcd_SCL"
ju 2
blo "94500,56000"
)
)
thePort (LogicalPort
decl (Decl
n "lcd_SCL"
t "std_uLogic"
o 12
suid 79,0
)
)
)
*52 (CptPort
uid 2004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2005,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91625,54250,92375,55000"
)
tg (CPTG
uid 2006,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2007,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "91300,56000,92700,60600"
st "lcd_SI"
ju 2
blo "92500,56000"
)
)
thePort (LogicalPort
decl (Decl
n "lcd_SI"
t "std_uLogic"
o 11
suid 80,0
)
)
)
*53 (CptPort
uid 2008,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2009,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49625,54250,50375,55000"
)
tg (CPTG
uid 2010,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2011,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "49300,56000,50700,58500"
st "rst"
ju 2
blo "50500,56000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "rst"
t "std_ulogic"
o 8
suid 81,0
)
)
)
*54 (CptPort
uid 2012,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2013,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34625,54250,35375,55000"
)
tg (CPTG
uid 2014,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2015,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "34300,56000,35700,59800"
st "start"
ju 2
blo "35500,56000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "start"
t "std_uLogic"
o 1
suid 82,0
)
)
)
*55 (CptPort
uid 2016,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2017,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36625,54250,37375,55000"
)
tg (CPTG
uid 2018,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2019,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "36300,56000,37700,59600"
st "stop"
ju 2
blo "37500,56000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stop"
t "std_uLogic"
o 2
suid 83,0
)
)
)
*56 (CptPort
uid 2020,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2021,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45625,54250,46375,55000"
)
tg (CPTG
uid 2022,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2023,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "45300,56000,46700,62700"
st "testMode"
ju 2
blo "46500,56000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "testMode"
t "std_uLogic"
o 6
suid 84,0
)
)
)
*57 (CptPort
uid 2024,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2025,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108625,54250,109375,55000"
)
tg (CPTG
uid 2026,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2027,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "108300,56000,109700,67200"
st "vgaDataEnable"
ju 2
blo "109500,56000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "vgaDataEnable"
t "std_uLogic"
o 18
suid 85,0
)
)
)
*58 (CptPort
uid 2028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2029,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104625,54250,105375,55000"
)
tg (CPTG
uid 2030,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2031,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "104300,56000,105700,62800"
st "vgaHsync"
ju 2
blo "105500,56000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "vgaHsync"
t "std_uLogic"
o 16
suid 86,0
)
)
)
*59 (CptPort
uid 2032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2033,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42625,54250,43375,55000"
)
tg (CPTG
uid 2034,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2035,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "42300,56000,43700,64700"
st "vgaPixelClk"
ju 2
blo "43500,56000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "vgaPixelClk"
t "std_ulogic"
o 5
suid 87,0
)
)
)
*60 (CptPort
uid 2036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2037,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106625,54250,107375,55000"
)
tg (CPTG
uid 2038,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2039,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "106300,56000,107700,66100"
st "vgaPixelClock"
ju 2
blo "107500,56000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "vgaPixelClock"
t "std_uLogic"
o 17
suid 88,0
)
)
)
*61 (CptPort
uid 2040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2041,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100625,54250,101375,55000"
)
tg (CPTG
uid 2042,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2043,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "100300,56000,101700,61500"
st "vgaRgb"
ju 2
blo "101500,56000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "vgaRgb"
t "std_ulogic_vector"
b "(g_vgaBitNb-1 DOWNTO 0)"
o 14
suid 89,0
)
)
)
*62 (CptPort
uid 2044,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2045,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102625,54250,103375,55000"
)
tg (CPTG
uid 2046,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2047,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "102300,56000,103700,62700"
st "vgaVsync"
ju 2
blo "103500,56000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "vgaVsync"
t "std_uLogic"
o 15
suid 90,0
)
)
)
*63 (CptPort
uid 2048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2049,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98625,54250,99375,55000"
)
tg (CPTG
uid 2050,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2051,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "98300,56000,99700,60900"
st "vgaInt"
ju 2
blo "99500,56000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "vgaInt"
t "std_uLogic"
o 19
suid 91,0
)
)
)
]
shape (Rectangle
uid 2053,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "33000,55000,112000,65000"
)
oxt "15000,6000,94000,16000"
ttg (MlTextGroup
uid 2054,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
uid 2055,0
va (VaSet
font "Verdana,9,1"
)
xt "33300,65800,40800,67000"
st "Display_test"
blo "33300,66800"
tm "BdLibraryNameMgr"
)
*65 (Text
uid 2056,0
va (VaSet
font "Verdana,9,1"
)
xt "33300,67000,41700,68200"
st "display_tester"
blo "33300,68000"
tm "CptNameMgr"
)
*66 (Text
uid 2057,0
va (VaSet
font "Verdana,9,1"
)
xt "33300,68200,44200,69400"
st "display_tester_inst"
blo "33300,69200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2058,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2059,0
text (MLText
uid 2060,0
va (VaSet
font "Courier New,8,0"
)
xt "33000,70000,69500,72400"
st "g_clockFrequency         = c_clockFrequency            ( real     )  
g_vgaPixelClockFrequency = c_vgaPixelClockFrequency    ( real     )  
g_vgaBitNb               = c_vgaBitNb                  ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_clockFrequency"
type "real"
value "c_clockFrequency"
)
(GiElement
name "g_vgaPixelClockFrequency"
type "real"
value "c_vgaPixelClockFrequency"
)
(GiElement
name "g_vgaBitNb"
type "positive"
value "c_vgaBitNb"
)
]
)
viewicon (ZoomableIcon
uid 2061,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "33250,63250,34750,64750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*67 (Net
uid 2062,0
lang 11
decl (Decl
n "vga_int"
t "std_ulogic"
o 20
suid 50,0
)
declText (MLText
uid 2063,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,43000,21000,43800"
st "SIGNAL vga_int       : std_ulogic
"
)
)
*68 (Wire
uid 178,0
shape (OrthoPolyLine
uid 179,0
va (VaSet
vasetType 3
)
xt "35000,13000,55250,54250"
pts [
"35000,54250"
"35000,13000"
"55250,13000"
]
)
start &54
end &21
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 182,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 183,0
ro 270
va (VaSet
)
xt "33800,49900,35000,53000"
st "start"
blo "34800,53000"
tm "WireNameMgr"
)
)
on &1
)
*69 (Wire
uid 186,0
shape (OrthoPolyLine
uid 187,0
va (VaSet
vasetType 3
)
xt "37000,15000,55250,54250"
pts [
"37000,54250"
"37000,15000"
"55250,15000"
]
)
start &55
end &22
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 190,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 191,0
ro 270
va (VaSet
)
xt "35800,49900,37000,52800"
st "stop"
blo "36800,52800"
tm "WireNameMgr"
)
)
on &2
)
*70 (Wire
uid 194,0
shape (OrthoPolyLine
uid 195,0
va (VaSet
vasetType 3
)
xt "39000,17000,55250,54250"
pts [
"39000,54250"
"39000,17000"
"55250,17000"
]
)
start &45
end &23
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 199,0
ro 270
va (VaSet
)
xt "37800,47900,39000,52500"
st "button3"
blo "38800,52500"
tm "WireNameMgr"
)
)
on &3
)
*71 (Wire
uid 202,0
shape (OrthoPolyLine
uid 203,0
va (VaSet
vasetType 3
)
xt "41000,19000,55250,54250"
pts [
"41000,54250"
"41000,19000"
"55250,19000"
]
)
start &46
end &24
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 207,0
ro 270
va (VaSet
)
xt "39800,47900,41000,52500"
st "button4"
blo "40800,52500"
tm "WireNameMgr"
)
)
on &4
)
*72 (Wire
uid 210,0
shape (OrthoPolyLine
uid 211,0
va (VaSet
vasetType 3
)
xt "43000,21000,55250,54250"
pts [
"43000,54250"
"43000,21000"
"55250,21000"
]
)
start &59
end &33
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 214,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 215,0
ro 270
va (VaSet
)
xt "41800,45900,43000,53300"
st "vgaPixelClk"
blo "42800,53300"
tm "WireNameMgr"
)
)
on &5
)
*73 (Wire
uid 218,0
shape (OrthoPolyLine
uid 219,0
va (VaSet
vasetType 3
)
xt "46000,29000,55250,54250"
pts [
"46000,54250"
"46000,29000"
"55250,29000"
]
)
start &56
end &25
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 222,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 223,0
ro 270
va (VaSet
)
xt "44800,47600,46000,53000"
st "testMode"
blo "45800,53000"
tm "WireNameMgr"
)
)
on &6
)
*74 (Wire
uid 226,0
shape (OrthoPolyLine
uid 227,0
va (VaSet
vasetType 3
)
xt "48000,31000,55250,54250"
pts [
"48000,54250"
"48000,31000"
"55250,31000"
]
)
start &47
end &26
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 231,0
ro 270
va (VaSet
)
xt "46800,51100,48000,53300"
st "clk"
blo "47800,53300"
tm "WireNameMgr"
)
)
on &7
)
*75 (Wire
uid 234,0
shape (OrthoPolyLine
uid 235,0
va (VaSet
vasetType 3
)
xt "50000,33000,55250,54250"
pts [
"50000,54250"
"50000,33000"
"55250,33000"
]
)
start &53
end &27
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 239,0
ro 270
va (VaSet
)
xt "48800,50900,50000,53000"
st "rst"
blo "49800,53000"
tm "WireNameMgr"
)
)
on &8
)
*76 (Wire
uid 242,0
shape (OrthoPolyLine
uid 243,0
va (VaSet
vasetType 3
)
xt "79750,33000,88000,54250"
pts [
"79750,33000"
"88000,33000"
"88000,54250"
]
)
start &36
end &50
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 247,0
va (VaSet
)
xt "81750,31800,87850,33000"
st "lcd_RST_n"
blo "81750,32800"
tm "WireNameMgr"
)
)
on &9
)
*77 (Wire
uid 250,0
shape (OrthoPolyLine
uid 251,0
va (VaSet
vasetType 3
)
xt "79750,31000,90000,54250"
pts [
"79750,31000"
"90000,31000"
"90000,54250"
]
)
start &34
end &48
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 255,0
va (VaSet
)
xt "81750,29800,86050,31000"
st "lcd_A0"
blo "81750,30800"
tm "WireNameMgr"
)
)
on &10
)
*78 (Wire
uid 258,0
shape (OrthoPolyLine
uid 259,0
va (VaSet
vasetType 3
)
xt "79750,29000,92000,54250"
pts [
"79750,29000"
"92000,29000"
"92000,54250"
]
)
start &38
end &52
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 262,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 263,0
va (VaSet
)
xt "81750,27800,85750,29000"
st "lcd_SI"
blo "81750,28800"
tm "WireNameMgr"
)
)
on &11
)
*79 (Wire
uid 266,0
shape (OrthoPolyLine
uid 267,0
va (VaSet
vasetType 3
)
xt "79750,27000,94000,54250"
pts [
"79750,27000"
"94000,27000"
"94000,54250"
]
)
start &37
end &51
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 271,0
va (VaSet
)
xt "81750,25800,86650,27000"
st "lcd_SCL"
blo "81750,26800"
tm "WireNameMgr"
)
)
on &12
)
*80 (Wire
uid 274,0
shape (OrthoPolyLine
uid 275,0
va (VaSet
vasetType 3
)
xt "79750,25000,96000,54250"
pts [
"79750,25000"
"96000,25000"
"96000,54250"
]
)
start &35
end &49
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 278,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 279,0
va (VaSet
)
xt "81750,23800,87950,25000"
st "lcd_CS1_n"
blo "81750,24800"
tm "WireNameMgr"
)
)
on &13
)
*81 (Wire
uid 282,0
shape (OrthoPolyLine
uid 283,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79750,20000,101000,54250"
pts [
"79750,20000"
"101000,20000"
"101000,54250"
]
)
start &32
end &61
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 286,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 287,0
va (VaSet
)
xt "81750,18800,86150,20000"
st "vgaRgb"
blo "81750,19800"
tm "WireNameMgr"
)
)
on &14
)
*82 (Wire
uid 290,0
shape (OrthoPolyLine
uid 291,0
va (VaSet
vasetType 3
)
xt "79750,18000,103000,54250"
pts [
"79750,18000"
"103000,18000"
"103000,54250"
]
)
start &31
end &62
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 294,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 295,0
va (VaSet
)
xt "81750,16800,87450,18000"
st "vgaVsync"
blo "81750,17800"
tm "WireNameMgr"
)
)
on &15
)
*83 (Wire
uid 298,0
shape (OrthoPolyLine
uid 299,0
va (VaSet
vasetType 3
)
xt "79750,16000,105000,54250"
pts [
"79750,16000"
"105000,16000"
"105000,54250"
]
)
start &30
end &58
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 302,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 303,0
va (VaSet
)
xt "81750,14800,87450,16000"
st "vgaHsync"
blo "81750,15800"
tm "WireNameMgr"
)
)
on &16
)
*84 (Wire
uid 306,0
shape (OrthoPolyLine
uid 307,0
va (VaSet
vasetType 3
)
xt "79750,14000,107000,54250"
pts [
"79750,14000"
"107000,14000"
"107000,54250"
]
)
start &29
end &60
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 310,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 311,0
va (VaSet
)
xt "81750,12800,90350,14000"
st "vgaPixelClock"
blo "81750,13800"
tm "WireNameMgr"
)
)
on &17
)
*85 (Wire
uid 314,0
shape (OrthoPolyLine
uid 315,0
va (VaSet
vasetType 3
)
xt "79750,12000,109000,54250"
pts [
"79750,12000"
"109000,12000"
"109000,54250"
]
)
start &28
end &57
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 318,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 319,0
va (VaSet
)
xt "81750,10800,90750,12000"
st "vgaDataEnable"
blo "81750,11800"
tm "WireNameMgr"
)
)
on &19
)
*86 (Wire
uid 384,0
shape (OrthoPolyLine
uid 385,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65000,4000,74000,8250"
pts [
"65000,8250"
"65000,4000"
"74000,4000"
]
)
start &39
sat 32
eat 16
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 389,0
ro 270
va (VaSet
)
xt "63800,2450,65000,7050"
st "testOut"
blo "64800,7050"
tm "WireNameMgr"
)
)
on &18
)
*87 (Wire
uid 2064,0
shape (OrthoPolyLine
uid 2065,0
va (VaSet
vasetType 3
)
xt "79750,22000,99000,54250"
pts [
"79750,22000"
"99000,22000"
"99000,54250"
]
)
start &40
end &63
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 2066,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2067,0
va (VaSet
)
xt "81750,20800,86150,22000"
st "vga_int"
blo "81750,21800"
tm "WireNameMgr"
)
)
on &67
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *88 (PackageList
uid 12,0
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
uid 13,0
va (VaSet
font "Verdana,9,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*90 (MLText
uid 14,0
va (VaSet
)
xt "0,1200,17500,7200"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 15,0
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
uid 16,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*92 (Text
uid 17,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*93 (MLText
uid 18,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*94 (Text
uid 19,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*95 (MLText
uid 20,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*96 (Text
uid 21,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*97 (MLText
uid 22,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1921,1056"
viewArea "-1600,-1600,138919,75424"
cachedDiagramExtent "0,0,112000,72400"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4 (210 x 297 mm)"
windowsPaperName "A4 (210 x 297 mm)"
windowsPaperType 9
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 2194,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*99 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*100 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*102 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*103 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*105 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*106 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*108 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*109 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*111 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*112 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*114 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*116 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*118 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "1000,10200,8400,11400"
st "Declarations"
blo "1000,11200"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "1000,11400,4700,12600"
st "Ports:"
blo "1000,12400"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,9,1"
)
xt "1000,12600,6200,13800"
st "Pre User:"
blo "1000,13600"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,13800,31000,26600"
st "constant c_clockFrequency: real := 100.0E6;
constant c_lcdSpiFrequency: real := 10.0E6;
constant c_testLineNb: positive := 10;
constant c_buttonNb: positive := 4;
constant c_ledNb: positive := 8;
constant c_vgaPixelClockFrequency: real := 25.143E6;
constant c_vgaBitNb: positive := 3;
constant c_vgaHResolution : positive := 640;
constant c_vgaHFrontPorch : positive := 16;
constant c_vgaHBackPorch : positive := 48;
constant c_vgaHSync : positive := 96;
constant c_vgaVResolution : positive := 480;
constant c_vgaVFrontPorch : positive := 11;
constant c_vgaVBackPorch : positive := 32;
constant c_vgaVSync : positive := 2;
constant c_lcdAsciiBitNb : positive := 7;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "1000,26600,10500,27800"
st "Diagram Signals:"
blo "1000,27600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "1000,10200,7400,11400"
st "Post User:"
blo "1000,11200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "1000,10200,1000,10200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 50,0
usingSuid 1
emptyRow *119 (LEmptyRow
)
uid 25,0
optionalChildren [
*120 (RefLabelRowHdr
)
*121 (TitleRowHdr
)
*122 (FilterRowHdr
)
*123 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*124 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*125 (GroupColHdr
tm "GroupColHdrMgr"
)
*126 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*127 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*128 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*129 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*130 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*131 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*132 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "start"
t "std_uLogic"
o 1
suid 30,0
)
)
uid 491,0
)
*133 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stop"
t "std_uLogic"
o 2
suid 31,0
)
)
uid 493,0
)
*134 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "button3"
t "std_uLogic"
o 3
suid 32,0
)
)
uid 495,0
)
*135 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "button4"
t "std_uLogic"
o 4
suid 33,0
)
)
uid 497,0
)
*136 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "vgaPixelClk"
t "std_ulogic"
o 5
suid 34,0
)
)
uid 499,0
)
*137 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "testMode"
t "std_uLogic"
o 6
suid 35,0
)
)
uid 501,0
)
*138 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clk"
t "std_ulogic"
o 7
suid 36,0
)
)
uid 503,0
)
*139 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rst"
t "std_ulogic"
o 8
suid 37,0
)
)
uid 505,0
)
*140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lcd_RST_n"
t "std_uLogic"
o 9
suid 38,0
)
)
uid 507,0
)
*141 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lcd_A0"
t "std_uLogic"
o 10
suid 39,0
)
)
uid 509,0
)
*142 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lcd_SI"
t "std_uLogic"
o 11
suid 40,0
)
)
uid 511,0
)
*143 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lcd_SCL"
t "std_uLogic"
o 12
suid 41,0
)
)
uid 513,0
)
*144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lcd_CS1_n"
t "std_uLogic"
o 13
suid 42,0
)
)
uid 515,0
)
*145 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "vgaRgb"
t "std_ulogic_vector"
b "(c_vgaBitNb-1 DOWNTO 0)"
o 14
suid 43,0
)
)
uid 517,0
)
*146 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "vgaVsync"
t "std_uLogic"
o 15
suid 44,0
)
)
uid 519,0
)
*147 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "vgaHsync"
t "std_uLogic"
o 16
suid 45,0
)
)
uid 521,0
)
*148 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "vgaPixelClock"
t "std_uLogic"
o 17
suid 46,0
)
)
uid 523,0
)
*149 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 to c_testLineNb)"
o 19
suid 48,0
)
)
uid 527,0
)
*150 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "vgaDataEnable"
t "std_uLogic"
o 18
suid 49,0
)
)
uid 789,0
)
*151 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "vga_int"
t "std_ulogic"
o 20
suid 50,0
)
)
uid 2068,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 38,0
optionalChildren [
*152 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *153 (MRCItem
litem &119
pos 20
dimension 20
)
uid 40,0
optionalChildren [
*154 (MRCItem
litem &120
pos 0
dimension 20
uid 41,0
)
*155 (MRCItem
litem &121
pos 1
dimension 23
uid 42,0
)
*156 (MRCItem
litem &122
pos 2
hidden 1
dimension 20
uid 43,0
)
*157 (MRCItem
litem &132
pos 0
dimension 20
uid 492,0
)
*158 (MRCItem
litem &133
pos 1
dimension 20
uid 494,0
)
*159 (MRCItem
litem &134
pos 2
dimension 20
uid 496,0
)
*160 (MRCItem
litem &135
pos 3
dimension 20
uid 498,0
)
*161 (MRCItem
litem &136
pos 4
dimension 20
uid 500,0
)
*162 (MRCItem
litem &137
pos 5
dimension 20
uid 502,0
)
*163 (MRCItem
litem &138
pos 6
dimension 20
uid 504,0
)
*164 (MRCItem
litem &139
pos 7
dimension 20
uid 506,0
)
*165 (MRCItem
litem &140
pos 8
dimension 20
uid 508,0
)
*166 (MRCItem
litem &141
pos 9
dimension 20
uid 510,0
)
*167 (MRCItem
litem &142
pos 10
dimension 20
uid 512,0
)
*168 (MRCItem
litem &143
pos 11
dimension 20
uid 514,0
)
*169 (MRCItem
litem &144
pos 12
dimension 20
uid 516,0
)
*170 (MRCItem
litem &145
pos 13
dimension 20
uid 518,0
)
*171 (MRCItem
litem &146
pos 14
dimension 20
uid 520,0
)
*172 (MRCItem
litem &147
pos 15
dimension 20
uid 522,0
)
*173 (MRCItem
litem &148
pos 16
dimension 20
uid 524,0
)
*174 (MRCItem
litem &149
pos 17
dimension 20
uid 528,0
)
*175 (MRCItem
litem &150
pos 18
dimension 20
uid 790,0
)
*176 (MRCItem
litem &151
pos 19
dimension 20
uid 2069,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 44,0
optionalChildren [
*177 (MRCItem
litem &123
pos 0
dimension 20
uid 45,0
)
*178 (MRCItem
litem &125
pos 1
dimension 50
uid 46,0
)
*179 (MRCItem
litem &126
pos 2
dimension 100
uid 47,0
)
*180 (MRCItem
litem &127
pos 3
dimension 50
uid 48,0
)
*181 (MRCItem
litem &128
pos 4
dimension 100
uid 49,0
)
*182 (MRCItem
litem &129
pos 5
dimension 100
uid 50,0
)
*183 (MRCItem
litem &130
pos 6
dimension 50
uid 51,0
)
*184 (MRCItem
litem &131
pos 7
dimension 80
uid 52,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 39,0
vaOverrides [
]
)
]
)
uid 24,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *185 (LEmptyRow
)
uid 54,0
optionalChildren [
*186 (RefLabelRowHdr
)
*187 (TitleRowHdr
)
*188 (FilterRowHdr
)
*189 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*190 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*191 (GroupColHdr
tm "GroupColHdrMgr"
)
*192 (NameColHdr
tm "GenericNameColHdrMgr"
)
*193 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*194 (InitColHdr
tm "GenericValueColHdrMgr"
)
*195 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*196 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 66,0
optionalChildren [
*197 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *198 (MRCItem
litem &185
pos 0
dimension 20
)
uid 68,0
optionalChildren [
*199 (MRCItem
litem &186
pos 0
dimension 20
uid 69,0
)
*200 (MRCItem
litem &187
pos 1
dimension 23
uid 70,0
)
*201 (MRCItem
litem &188
pos 2
hidden 1
dimension 20
uid 71,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 72,0
optionalChildren [
*202 (MRCItem
litem &189
pos 0
dimension 20
uid 73,0
)
*203 (MRCItem
litem &191
pos 1
dimension 50
uid 74,0
)
*204 (MRCItem
litem &192
pos 2
dimension 100
uid 75,0
)
*205 (MRCItem
litem &193
pos 3
dimension 100
uid 76,0
)
*206 (MRCItem
litem &194
pos 4
dimension 50
uid 77,0
)
*207 (MRCItem
litem &195
pos 5
dimension 50
uid 78,0
)
*208 (MRCItem
litem &196
pos 6
dimension 80
uid 79,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 67,0
vaOverrides [
]
)
]
)
uid 53,0
type 1
)
activeModelName "BlockDiag"
)
