

================================================================
== Vivado HLS Report for 'NoiseRand'
================================================================
* Date:           Mon Sep 28 00:46:48 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        KalmanHls
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.490 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5| 50.000 ns | 50.000 ns |    5|    5|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                  |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |             Instance             |        Module        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+
        |tmp_i_pow_generic_double_s_fu_60  |pow_generic_double_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      2|        0|      932|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      8|      640|     1349|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       38|    -|
|Register             |        -|      -|      230|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     10|      870|     2319|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+----------------------+---------+-------+-----+-----+-----+
    |             Instance             |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------+----------------------+---------+-------+-----+-----+-----+
    |CarrierTracking_dbkb_U2           |CarrierTracking_dbkb  |        0|      8|  256|  106|    0|
    |CarrierTracking_scud_U3           |CarrierTracking_scud  |        0|      0|  192|  329|    0|
    |CarrierTracking_sdEe_U4           |CarrierTracking_sdEe  |        0|      0|  192|  329|    0|
    |tmp_i_pow_generic_double_s_fu_60  |pow_generic_double_s  |        0|      0|    0|  585|    0|
    +----------------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                             |                      |        0|      8|  640| 1349|    0|
    +----------------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |mul_ln18_fu_81_p2      |     *    |      2|  0|   20|          24|          32|
    |add_ln502_fu_137_p2    |     +    |      0|  0|   12|          11|          12|
    |grp_fu_69_p0           |     +    |      0|  0|   32|          14|          32|
    |result_V_1_fu_223_p2   |     -    |      0|  0|   32|           1|          32|
    |sub_ln1311_fu_151_p2   |     -    |      0|  0|   11|          10|          11|
    |sub_ln19_1_fu_271_p2   |     -    |      0|  0|   17|           1|          17|
    |sub_ln19_2_fu_315_p2   |     -    |      0|  0|   15|           1|          15|
    |sub_ln19_3_fu_329_p2   |     -    |      0|  0|   16|           1|          16|
    |sub_ln19_fu_251_p2     |     -    |      0|  0|   32|           1|          32|
    |r_V_fu_181_p2          |   lshr   |      0|  0|  162|          54|          54|
    |ap_return              |  select  |      0|  0|   16|           1|          16|
    |p_Val2_7_fu_215_p3     |  select  |      0|  0|   32|           1|          32|
    |p_Val2_8_fu_229_p3     |  select  |      0|  0|   32|           1|          32|
    |select_ln19_fu_291_p3  |  select  |      0|  0|   17|           1|          17|
    |ush_fu_161_p3          |  select  |      0|  0|   12|           1|          12|
    |r_V_1_fu_187_p2        |    shl   |      0|  0|  474|         137|         137|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      2|  0|  932|         260|         499|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  38|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+
    |Total      |  38|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   6|   0|    6|          0|
    |next_r            |  32|   0|   32|          0|
    |tmp_i_reg_366     |  64|   0|   64|          0|
    |tmp_reg_361       |  64|   0|   64|          0|
    |x_assign_reg_371  |  64|   0|   64|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 230|   0|  230|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   NoiseRand  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   NoiseRand  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   NoiseRand  | return value |
|ap_done    | out |    1| ap_ctrl_hs |   NoiseRand  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   NoiseRand  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   NoiseRand  | return value |
|ap_return  | out |   16| ap_ctrl_hs |   NoiseRand  | return value |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.49>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%next_load = load i32* @next_r, align 4" [../Kalman.cpp:18]   --->   Operation 7 'load' 'next_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.17ns)   --->   "%mul_ln18 = mul nsw i32 13515245, %next_load" [../Kalman.cpp:18]   --->   Operation 8 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.66ns)   --->   "%add_ln18 = add nsw i32 12345, %mul_ln18" [../Kalman.cpp:18]   --->   Operation 9 'add' 'add_ln18' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [2/2] (4.65ns)   --->   "%tmp = sitofp i32 %add_ln18 to double" [../Kalman.cpp:18]   --->   Operation 10 'sitodp' 'tmp' <Predicate = true> <Delay = 4.65> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 11 [2/2] (4.65ns)   --->   "%y_assign = sitofp i32 %next_load to double" [../Kalman.cpp:18]   --->   Operation 11 'sitodp' 'y_assign' <Predicate = true> <Delay = 4.65> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.33>
ST_2 : Operation 12 [1/2] (4.65ns)   --->   "%tmp = sitofp i32 %add_ln18 to double" [../Kalman.cpp:18]   --->   Operation 12 'sitodp' 'tmp' <Predicate = true> <Delay = 4.65> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 13 [1/2] (4.65ns)   --->   "%y_assign = sitofp i32 %next_load to double" [../Kalman.cpp:18]   --->   Operation 13 'sitodp' 'y_assign' <Predicate = true> <Delay = 4.65> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (2.68ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->../Kalman.cpp:18]   --->   Operation 14 'call' 'tmp_i' <Predicate = true> <Delay = 2.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.99>
ST_3 : Operation 15 [3/3] (7.99ns)   --->   "%x_assign = fmul double %tmp, %tmp_i" [../Kalman.cpp:18]   --->   Operation 15 'dmul' 'x_assign' <Predicate = true> <Delay = 7.99> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 2> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.99>
ST_4 : Operation 16 [2/3] (7.99ns)   --->   "%x_assign = fmul double %tmp, %tmp_i" [../Kalman.cpp:18]   --->   Operation 16 'dmul' 'x_assign' <Predicate = true> <Delay = 7.99> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 2> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.99>
ST_5 : Operation 17 [1/3] (7.99ns)   --->   "%x_assign = fmul double %tmp, %tmp_i" [../Kalman.cpp:18]   --->   Operation 17 'dmul' 'x_assign' <Predicate = true> <Delay = 7.99> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 2> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.83>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 18 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 19 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 20 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_V_2 = trunc i64 %p_Val2_s to i52" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 21 'trunc' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_2, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 22 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%zext_ln682 = zext i54 %mantissa_V to i137" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 23 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 24 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.53ns)   --->   "%add_ln502 = add i12 -1023, %zext_ln502" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 25 'add' 'add_ln502' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502, i32 11)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 26 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.53ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 27 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 28 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln502" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 29 'select' 'ush' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i12 %ush to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 30 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i137" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 31 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_1 to i54" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 32 'zext' 'zext_ln1285' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%r_V = lshr i54 %mantissa_V, %zext_ln1285" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 33 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%r_V_1 = shl i137 %zext_ln682, %zext_ln1287" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 34 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 35 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%zext_ln662 = zext i1 %tmp_7 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 36 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_2 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_1, i32 53, i32 84)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 37 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (1.12ns) (out node of the LUT)   --->   "%p_Val2_7 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 38 'select' 'p_Val2_7' <Predicate = true> <Delay = 1.12> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.66ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 39 'sub' 'result_V_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.22ns)   --->   "%p_Val2_8 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 40 'select' 'p_Val2_8' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "store i32 %p_Val2_8, i32* @next_r, align 4" [../Kalman.cpp:18]   --->   Operation 41 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_8, i32 31)" [../Kalman.cpp:19]   --->   Operation 42 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.66ns)   --->   "%sub_ln19 = sub i32 0, %p_Val2_8" [../Kalman.cpp:19]   --->   Operation 43 'sub' 'sub_ln19' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %sub_ln19, i32 16, i32 31)" [../Kalman.cpp:19]   --->   Operation 44 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i16 %tmp_3 to i17" [../Kalman.cpp:19]   --->   Operation 45 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.60ns)   --->   "%sub_ln19_1 = sub i17 0, %zext_ln19" [../Kalman.cpp:19]   --->   Operation 46 'sub' 'sub_ln19_1' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_8, i32 16, i32 31)" [../Kalman.cpp:19]   --->   Operation 47 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i16 %tmp_4 to i17" [../Kalman.cpp:19]   --->   Operation 48 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.26ns)   --->   "%select_ln19 = select i1 %tmp_9, i17 %sub_ln19_1, i17 %zext_ln19_1" [../Kalman.cpp:19]   --->   Operation 49 'select' 'select_ln19' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %select_ln19, i32 16)" [../Kalman.cpp:19]   --->   Operation 50 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i17 %select_ln19 to i15" [../Kalman.cpp:19]   --->   Operation 51 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i17 %select_ln19 to i15" [../Kalman.cpp:19]   --->   Operation 52 'trunc' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.58ns)   --->   "%sub_ln19_2 = sub i15 0, %trunc_ln19_1" [../Kalman.cpp:19]   --->   Operation 53 'sub' 'sub_ln19_2' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_11 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %sub_ln19_2)" [../Kalman.cpp:19]   --->   Operation 54 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.60ns)   --->   "%sub_ln19_3 = sub i16 0, %tmp_11" [../Kalman.cpp:19]   --->   Operation 55 'sub' 'sub_ln19_3' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_8 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %trunc_ln19)" [../Kalman.cpp:19]   --->   Operation 56 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.24ns)   --->   "%select_ln19_1 = select i1 %tmp_10, i16 %sub_ln19_3, i16 %tmp_8" [../Kalman.cpp:19]   --->   Operation 57 'select' 'select_ln19_1' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "ret i16 %select_ln19_1" [../Kalman.cpp:19]   --->   Operation 58 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ next_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
next_load     (load          ) [ 0010000]
mul_ln18      (mul           ) [ 0000000]
add_ln18      (add           ) [ 0010000]
tmp           (sitodp        ) [ 0001110]
y_assign      (sitodp        ) [ 0000000]
tmp_i         (call          ) [ 0001110]
x_assign      (dmul          ) [ 0000001]
p_Val2_s      (bitcast       ) [ 0000000]
p_Result_s    (bitselect     ) [ 0000000]
tmp_V         (partselect    ) [ 0000000]
tmp_V_2       (trunc         ) [ 0000000]
mantissa_V    (bitconcatenate) [ 0000000]
zext_ln682    (zext          ) [ 0000000]
zext_ln502    (zext          ) [ 0000000]
add_ln502     (add           ) [ 0000000]
isNeg         (bitselect     ) [ 0000000]
sub_ln1311    (sub           ) [ 0000000]
sext_ln1311   (sext          ) [ 0000000]
ush           (select        ) [ 0000000]
sext_ln1311_1 (sext          ) [ 0000000]
zext_ln1287   (zext          ) [ 0000000]
zext_ln1285   (zext          ) [ 0000000]
r_V           (lshr          ) [ 0000000]
r_V_1         (shl           ) [ 0000000]
tmp_7         (bitselect     ) [ 0000000]
zext_ln662    (zext          ) [ 0000000]
tmp_2         (partselect    ) [ 0000000]
p_Val2_7      (select        ) [ 0000000]
result_V_1    (sub           ) [ 0000000]
p_Val2_8      (select        ) [ 0000000]
store_ln18    (store         ) [ 0000000]
tmp_9         (bitselect     ) [ 0000000]
sub_ln19      (sub           ) [ 0000000]
tmp_3         (partselect    ) [ 0000000]
zext_ln19     (zext          ) [ 0000000]
sub_ln19_1    (sub           ) [ 0000000]
tmp_4         (partselect    ) [ 0000000]
zext_ln19_1   (zext          ) [ 0000000]
select_ln19   (select        ) [ 0000000]
tmp_10        (bitselect     ) [ 0000000]
trunc_ln19    (trunc         ) [ 0000000]
trunc_ln19_1  (trunc         ) [ 0000000]
sub_ln19_2    (sub           ) [ 0000000]
tmp_11        (bitconcatenate) [ 0000000]
sub_ln19_3    (sub           ) [ 0000000]
tmp_8         (bitconcatenate) [ 0000000]
select_ln19_1 (select        ) [ 0000000]
ret_ln19      (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="next_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="next_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i15"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_i_pow_generic_double_s_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="64" slack="1"/>
<pin id="67" dir="0" index="1" bw="64" slack="1"/>
<pin id="68" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="x_assign/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="y_assign/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="next_load_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="next_load/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="mul_ln18_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="25" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="add_ln18_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="15" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_Val2_s_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="1"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="p_Result_s_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="64" slack="0"/>
<pin id="100" dir="0" index="2" bw="7" slack="0"/>
<pin id="101" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_V_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="11" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="0"/>
<pin id="108" dir="0" index="2" bw="7" slack="0"/>
<pin id="109" dir="0" index="3" bw="7" slack="0"/>
<pin id="110" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/6 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_V_2_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_2/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="mantissa_V_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="54" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="52" slack="0"/>
<pin id="123" dir="0" index="3" bw="1" slack="0"/>
<pin id="124" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln682_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="54" slack="0"/>
<pin id="131" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/6 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln502_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/6 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln502_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="0" index="1" bw="11" slack="0"/>
<pin id="140" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln502/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="isNeg_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="12" slack="0"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sub_ln1311_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="11" slack="0"/>
<pin id="153" dir="0" index="1" bw="11" slack="0"/>
<pin id="154" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sext_ln1311_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="0"/>
<pin id="159" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="ush_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="12" slack="0"/>
<pin id="164" dir="0" index="2" bw="12" slack="0"/>
<pin id="165" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sext_ln1311_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="12" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/6 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln1287_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="12" slack="0"/>
<pin id="175" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln1285_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="12" slack="0"/>
<pin id="179" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1285/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="r_V_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="54" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="r_V_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="54" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/6 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_7_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="54" slack="0"/>
<pin id="196" dir="0" index="2" bw="7" slack="0"/>
<pin id="197" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln662_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/6 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="137" slack="0"/>
<pin id="208" dir="0" index="2" bw="7" slack="0"/>
<pin id="209" dir="0" index="3" bw="8" slack="0"/>
<pin id="210" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_Val2_7_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="result_V_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_1/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_Val2_8_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="32" slack="0"/>
<pin id="233" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_8/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln18_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_9_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="6" slack="0"/>
<pin id="247" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sub_ln19_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_3_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="0" index="2" bw="6" slack="0"/>
<pin id="261" dir="0" index="3" bw="6" slack="0"/>
<pin id="262" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln19_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sub_ln19_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="16" slack="0"/>
<pin id="274" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19_1/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_4_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="6" slack="0"/>
<pin id="281" dir="0" index="3" bw="6" slack="0"/>
<pin id="282" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln19_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="select_ln19_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="17" slack="0"/>
<pin id="294" dir="0" index="2" bw="17" slack="0"/>
<pin id="295" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_10_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="17" slack="0"/>
<pin id="302" dir="0" index="2" bw="6" slack="0"/>
<pin id="303" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="trunc_ln19_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="17" slack="0"/>
<pin id="309" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln19_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="17" slack="0"/>
<pin id="313" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_1/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sub_ln19_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="15" slack="0"/>
<pin id="318" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19_2/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_11_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="15" slack="0"/>
<pin id="325" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sub_ln19_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="0"/>
<pin id="332" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19_3/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_8_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="15" slack="0"/>
<pin id="339" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln19_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="16" slack="0"/>
<pin id="346" dir="0" index="2" bw="16" slack="0"/>
<pin id="347" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/6 "/>
</bind>
</comp>

<comp id="351" class="1005" name="next_load_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="next_load "/>
</bind>
</comp>

<comp id="356" class="1005" name="add_ln18_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="361" class="1005" name="tmp_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="1"/>
<pin id="363" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="366" class="1005" name="tmp_i_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="1"/>
<pin id="368" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="371" class="1005" name="x_assign_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="1"/>
<pin id="373" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="75"><net_src comp="72" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="81" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="93"><net_src comp="87" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="94" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="94" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="118"><net_src comp="94" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="132"><net_src comp="119" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="105" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="133" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="137" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="105" pin="4"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="151" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="143" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="137" pin="2"/><net_sink comp="161" pin=2"/></net>

<net id="172"><net_src comp="161" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="169" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="119" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="177" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="129" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="173" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="181" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="187" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="220"><net_src comp="143" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="201" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="205" pin="4"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="40" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="215" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="97" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="223" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="215" pin="3"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="229" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="0" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="229" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="229" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="251" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="44" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="270"><net_src comp="257" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="50" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="267" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="229" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="290"><net_src comp="277" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="243" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="271" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="287" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="291" pin="3"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="291" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="291" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="54" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="56" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="22" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="315" pin="2"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="58" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="321" pin="3"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="56" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="22" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="307" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="299" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="329" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="335" pin="3"/><net_sink comp="343" pin=2"/></net>

<net id="354"><net_src comp="76" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="359"><net_src comp="87" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="364"><net_src comp="69" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="369"><net_src comp="60" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="374"><net_src comp="65" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="94" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: next_r | {6 }
 - Input state : 
	Port: NoiseRand : next_r | {1 }
  - Chain level:
	State 1
		mul_ln18 : 1
		add_ln18 : 2
		tmp : 3
		y_assign : 1
	State 2
		tmp_i : 1
	State 3
	State 4
	State 5
	State 6
		p_Result_s : 1
		tmp_V : 1
		tmp_V_2 : 1
		mantissa_V : 2
		zext_ln682 : 3
		zext_ln502 : 2
		add_ln502 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sext_ln1311_1 : 6
		zext_ln1287 : 7
		zext_ln1285 : 7
		r_V : 8
		r_V_1 : 8
		tmp_7 : 9
		zext_ln662 : 10
		tmp_2 : 9
		p_Val2_7 : 11
		result_V_1 : 12
		p_Val2_8 : 13
		store_ln18 : 14
		tmp_9 : 14
		sub_ln19 : 14
		tmp_3 : 15
		zext_ln19 : 16
		sub_ln19_1 : 17
		tmp_4 : 14
		zext_ln19_1 : 15
		select_ln19 : 18
		tmp_10 : 19
		trunc_ln19 : 19
		trunc_ln19_1 : 19
		sub_ln19_2 : 20
		tmp_11 : 21
		sub_ln19_3 : 22
		tmp_8 : 20
		select_ln19_1 : 23
		ret_ln19 : 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|  sitodp  |             grp_fu_69            |    0    |   192   |   329   |
|          |             grp_fu_72            |    0    |   192   |   329   |
|----------|----------------------------------|---------|---------|---------|
|   call   | tmp_i_pow_generic_double_s_fu_60 |    0    |    0    |   439   |
|----------|----------------------------------|---------|---------|---------|
|   dmul   |             grp_fu_65            |    8    |   256   |   106   |
|----------|----------------------------------|---------|---------|---------|
|   lshr   |            r_V_fu_181            |    0    |    0    |   162   |
|----------|----------------------------------|---------|---------|---------|
|    shl   |           r_V_1_fu_187           |    0    |    0    |   162   |
|----------|----------------------------------|---------|---------|---------|
|          |         sub_ln1311_fu_151        |    0    |    0    |    11   |
|          |         result_V_1_fu_223        |    0    |    0    |    32   |
|    sub   |          sub_ln19_fu_251         |    0    |    0    |    32   |
|          |         sub_ln19_1_fu_271        |    0    |    0    |    16   |
|          |         sub_ln19_2_fu_315        |    0    |    0    |    15   |
|          |         sub_ln19_3_fu_329        |    0    |    0    |    16   |
|----------|----------------------------------|---------|---------|---------|
|          |            ush_fu_161            |    0    |    0    |    12   |
|          |          p_Val2_7_fu_215         |    0    |    0    |    32   |
|  select  |          p_Val2_8_fu_229         |    0    |    0    |    32   |
|          |        select_ln19_fu_291        |    0    |    0    |    17   |
|          |       select_ln19_1_fu_343       |    0    |    0    |    16   |
|----------|----------------------------------|---------|---------|---------|
|    add   |          add_ln18_fu_87          |    0    |    0    |    32   |
|          |         add_ln502_fu_137         |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |          mul_ln18_fu_81          |    2    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|          |         p_Result_s_fu_97         |    0    |    0    |    0    |
|          |           isNeg_fu_143           |    0    |    0    |    0    |
| bitselect|           tmp_7_fu_193           |    0    |    0    |    0    |
|          |           tmp_9_fu_243           |    0    |    0    |    0    |
|          |           tmp_10_fu_299          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_V_fu_105           |    0    |    0    |    0    |
|partselect|           tmp_2_fu_205           |    0    |    0    |    0    |
|          |           tmp_3_fu_257           |    0    |    0    |    0    |
|          |           tmp_4_fu_277           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_V_2_fu_115          |    0    |    0    |    0    |
|   trunc  |         trunc_ln19_fu_307        |    0    |    0    |    0    |
|          |        trunc_ln19_1_fu_311       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         mantissa_V_fu_119        |    0    |    0    |    0    |
|bitconcatenate|           tmp_11_fu_321          |    0    |    0    |    0    |
|          |           tmp_8_fu_335           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln682_fu_129        |    0    |    0    |    0    |
|          |         zext_ln502_fu_133        |    0    |    0    |    0    |
|          |        zext_ln1287_fu_173        |    0    |    0    |    0    |
|   zext   |        zext_ln1285_fu_177        |    0    |    0    |    0    |
|          |         zext_ln662_fu_201        |    0    |    0    |    0    |
|          |         zext_ln19_fu_267         |    0    |    0    |    0    |
|          |        zext_ln19_1_fu_287        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |        sext_ln1311_fu_157        |    0    |    0    |    0    |
|          |       sext_ln1311_1_fu_169       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    10   |   640   |   1821  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln18_reg_356|   32   |
|next_load_reg_351|   32   |
|  tmp_i_reg_366  |   64   |
|   tmp_reg_361   |   64   |
| x_assign_reg_371|   64   |
+-----------------+--------+
|      Total      |   256  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_69 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_72 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   128  ||  1.206  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   640  |  1821  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    1   |   896  |  1839  |
+-----------+--------+--------+--------+--------+
