

================================================================
== Vitis HLS Report for 'array_copy_Pipeline_VITIS_LOOP_54_3'
================================================================
* Date:           Sun Feb 18 18:05:50 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_array_copy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.440 us|  0.440 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_3  |       20|       20|         6|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      27|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|     145|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     145|     104|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+----+---+----+-----+
    |            Instance           |           Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------------+---------------------------+---------+----+---+----+-----+
    |uitofp_32ns_32_2_no_dsp_1_U15  |uitofp_32ns_32_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +-------------------------------+---------------------------+---------+----+---+----+-----+
    |Total                          |                           |        0|   0|  0|   0|    0|
    +-------------------------------+---------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |indvars_iv_next_fu_111_p2  |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond1_fu_105_p2        |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  27|          12|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvars_iv_load  |   9|          2|    5|         10|
    |gmem_blk_n_W                      |   9|          2|    1|          2|
    |indvars_iv_fu_54                  |   9|          2|    5|         10|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  45|         10|   13|         26|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |exitcond1_reg_153                 |   1|   0|    1|          0|
    |indvars_iv_fu_54                  |   5|   0|    5|          0|
    |tmp_1_reg_167                     |  32|   0|   32|          0|
    |tmp_2_reg_177                     |  32|   0|   32|          0|
    |exitcond1_reg_153                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 145|  32|   82|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_54_3|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_54_3|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_54_3|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_54_3|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_54_3|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_54_3|  return value|
|grp_fu_146_p_din0      |  out|   32|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_54_3|  return value|
|grp_fu_146_p_din1      |  out|   32|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_54_3|  return value|
|grp_fu_146_p_dout0     |   in|   32|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_54_3|  return value|
|grp_fu_146_p_ce        |  out|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_54_3|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RFIFONUM    |   in|    9|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|                                 gmem|       pointer|
|p_cast_cast            |   in|   62|     ap_none|                          p_cast_cast|        scalar|
|ys_u5_27fixp_address0  |  out|    4|   ap_memory|                         ys_u5_27fixp|         array|
|ys_u5_27fixp_ce0       |  out|    1|   ap_memory|                         ys_u5_27fixp|         array|
|ys_u5_27fixp_q0        |   in|   28|   ap_memory|                         ys_u5_27fixp|         array|
+-----------------------+-----+-----+------------+-------------------------------------+--------------+

