// Seed: 136875096
module module_0 (
    output wand id_0,
    output tri0 id_1,
    output wor id_2,
    input supply0 id_3,
    output wor id_4,
    input tri1 id_5,
    input uwire id_6,
    input wor id_7,
    output tri0 id_8,
    output uwire id_9
    , id_16,
    output tri id_10,
    input tri0 id_11,
    input wand id_12,
    output wire id_13,
    output uwire id_14
);
  assign id_14 = 1;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    input supply1 id_2,
    output supply1 id_3,
    output wand id_4
    , id_10,
    input uwire id_5,
    input tri0 id_6,
    input wire id_7,
    output logic id_8
);
  assign id_8 = 1;
  tri1 id_11 = 1'h0;
  assign id_10 = id_2;
  wire id_12;
  always @(1 + 1'b0 or posedge 1'd0 or posedge id_2) begin
    if (1) begin
      id_8 <= 1;
    end
  end
  wire id_13;
  assign id_11 = id_5;
  wire id_14;
  module_0(
      id_0, id_10, id_4, id_6, id_4, id_7, id_5, id_7, id_3, id_10, id_10, id_2, id_11, id_1, id_11
  );
  wire   id_15;
  string id_16 = "";
endmodule
