// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/04/2019 14:59:41"

// 
// Device: Altera 5CSEBA6U23I7DK Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module hdmi_controller (
	clock50,
	select,
	reset_toggle,
	hdmi_tx_int,
	hsync,
	vsync,
	v_clk,
	data_enable,
	rgb_data,
	led_reset,
	led_ack,
	i2c_scl,
	i2c_sda);
input 	clock50;
input 	select;
input 	reset_toggle;
input 	hdmi_tx_int;
output 	hsync;
output 	vsync;
output 	v_clk;
output 	data_enable;
output 	[23:0] rgb_data;
output 	led_reset;
output 	led_ack;
output 	i2c_scl;
output 	i2c_sda;

// Design Ports Information
// hdmi_tx_int	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_clk	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_enable	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[0]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[1]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[2]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[3]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[5]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[7]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[8]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[9]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[10]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[11]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[12]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[13]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[14]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[15]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[16]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[17]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[18]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[19]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[20]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[21]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[22]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[23]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_reset	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_ack	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_scl	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_sda	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock50	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// select	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_toggle	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \hdmi_tx_int~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock50~input_o ;
wire \clock50~inputCLKENA0_outclk ;
wire \hdmit_init_mod|clk_divider|Add0~45_sumout ;
wire \select~input_o ;
wire \reset_toggle~input_o ;
wire \sr_latch_n|always0~0_combout ;
wire \sr_latch_n|comb~0_combout ;
wire \sr_latch_n|output_Q~combout ;
wire \hdmit_init_mod|clk_divider|Add0~10 ;
wire \hdmit_init_mod|clk_divider|Add0~13_sumout ;
wire \hdmit_init_mod|clk_divider|Add0~14 ;
wire \hdmit_init_mod|clk_divider|Add0~25_sumout ;
wire \hdmit_init_mod|clk_divider|Add0~26 ;
wire \hdmit_init_mod|clk_divider|Add0~21_sumout ;
wire \hdmit_init_mod|clk_divider|Add0~22 ;
wire \hdmit_init_mod|clk_divider|Add0~17_sumout ;
wire \hdmit_init_mod|clk_divider|Equal0~0_combout ;
wire \hdmit_init_mod|clk_divider|Add0~18 ;
wire \hdmit_init_mod|clk_divider|Add0~5_sumout ;
wire \hdmit_init_mod|clk_divider|Equal0~1_combout ;
wire \hdmit_init_mod|clk_divider|count[8]~0_combout ;
wire \hdmit_init_mod|clk_divider|Add0~46 ;
wire \hdmit_init_mod|clk_divider|Add0~49_sumout ;
wire \hdmit_init_mod|clk_divider|Add0~50 ;
wire \hdmit_init_mod|clk_divider|Add0~41_sumout ;
wire \hdmit_init_mod|clk_divider|Add0~42 ;
wire \hdmit_init_mod|clk_divider|Add0~37_sumout ;
wire \hdmit_init_mod|clk_divider|Add0~38 ;
wire \hdmit_init_mod|clk_divider|Add0~33_sumout ;
wire \hdmit_init_mod|clk_divider|Add0~34 ;
wire \hdmit_init_mod|clk_divider|Add0~1_sumout ;
wire \hdmit_init_mod|clk_divider|Add0~2 ;
wire \hdmit_init_mod|clk_divider|Add0~29_sumout ;
wire \hdmit_init_mod|clk_divider|Add0~30 ;
wire \hdmit_init_mod|clk_divider|Add0~9_sumout ;
wire \hdmit_init_mod|clk_divider|i2c_clk~0_combout ;
wire \hdmit_init_mod|clk_divider|i2c_clk~q ;
wire \i2c_sda~input_o ;
wire \hdmit_init_mod|i2c|master|Add0~29_sumout ;
wire \hdmit_init_mod|i2c|master|state[1]~1_combout ;
wire \hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ;
wire \hdmit_init_mod|i2c|master|state[3]~2_combout ;
wire \hdmit_init_mod|i2c|master|command_index[1]~0_combout ;
wire \hdmit_init_mod|i2c|master|current_data[0]~0_combout ;
wire \hdmit_init_mod|i2c|master|command_index[1]~2_combout ;
wire \hdmit_init_mod|i2c|master|command_index[1]~1_combout ;
wire \hdmit_init_mod|i2c|master|command_index[0]~3_combout ;
wire \hdmit_init_mod|i2c|master|count[2]~1_combout ;
wire \hdmit_init_mod|i2c|master|count[2]~2_combout ;
wire \hdmit_init_mod|i2c|master|Equal0~1_combout ;
wire \hdmit_init_mod|i2c|master|Selector7~0_combout ;
wire \hdmit_init_mod|i2c|master|Selector7~1_combout ;
wire \hdmit_init_mod|i2c|master|Selector7~2_combout ;
wire \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ;
wire \hdmit_init_mod|i2c|master|count[2]~0_combout ;
wire \hdmit_init_mod|i2c|master|Add0~30 ;
wire \hdmit_init_mod|i2c|master|Add0~25_sumout ;
wire \hdmit_init_mod|i2c|master|count[1]~DUPLICATE_q ;
wire \hdmit_init_mod|i2c|master|Add0~26 ;
wire \hdmit_init_mod|i2c|master|Add0~1_sumout ;
wire \hdmit_init_mod|i2c|master|Add0~2 ;
wire \hdmit_init_mod|i2c|master|Add0~5_sumout ;
wire \hdmit_init_mod|i2c|master|Add0~6 ;
wire \hdmit_init_mod|i2c|master|Add0~9_sumout ;
wire \hdmit_init_mod|i2c|master|Add0~10 ;
wire \hdmit_init_mod|i2c|master|Add0~13_sumout ;
wire \hdmit_init_mod|i2c|master|Add0~14 ;
wire \hdmit_init_mod|i2c|master|Add0~17_sumout ;
wire \hdmit_init_mod|i2c|master|Add0~18 ;
wire \hdmit_init_mod|i2c|master|Add0~21_sumout ;
wire \hdmit_init_mod|i2c|master|Equal0~0_combout ;
wire \hdmit_init_mod|i2c|master|ack~1_combout ;
wire \hdmit_init_mod|i2c|master|ack~0_combout ;
wire \hdmit_init_mod|i2c|master|ack~q ;
wire \hdmit_init_mod|i2c|master|finish~0_combout ;
wire \hdmit_init_mod|i2c|master|finish~q ;
wire \hdmit_init_mod|Selector13~0_combout ;
wire \hdmit_init_mod|Selector15~0_combout ;
wire \hdmit_init_mod|state.STATE_STOP~q ;
wire \hdmit_init_mod|Selector1~0_combout ;
wire \hdmit_init_mod|Add1~5_sumout ;
wire \hdmit_init_mod|Selector6~0_combout ;
wire \hdmit_init_mod|Add1~6 ;
wire \hdmit_init_mod|Add1~21_sumout ;
wire \hdmit_init_mod|Selector5~0_combout ;
wire \hdmit_init_mod|Add1~22 ;
wire \hdmit_init_mod|Add1~13_sumout ;
wire \hdmit_init_mod|Selector4~0_combout ;
wire \hdmit_init_mod|Add1~14 ;
wire \hdmit_init_mod|Add1~2 ;
wire \hdmit_init_mod|Add1~17_sumout ;
wire \hdmit_init_mod|Selector2~1_combout ;
wire \hdmit_init_mod|Add1~18 ;
wire \hdmit_init_mod|Add1~9_sumout ;
wire \hdmit_init_mod|Selector1~1_combout ;
wire \hdmit_init_mod|always0~1_combout ;
wire \hdmit_init_mod|Selector12~0_combout ;
wire \hdmit_init_mod|state.STATE_IDLE~q ;
wire \hdmit_init_mod|Selector10~0_combout ;
wire \hdmit_init_mod|delay[1]~0_combout ;
wire \hdmit_init_mod|Selector9~0_combout ;
wire \hdmit_init_mod|Selector8~0_combout ;
wire \hdmit_init_mod|Selector7~0_combout ;
wire \hdmit_init_mod|initialized~q ;
wire \hdmit_init_mod|Selector11~0_combout ;
wire \hdmit_init_mod|state.STATE_BEGIN~q ;
wire \hdmit_init_mod|Selector2~0_combout ;
wire \hdmit_init_mod|Add1~1_sumout ;
wire \hdmit_init_mod|Selector3~0_combout ;
wire \hdmit_init_mod|always0~0_combout ;
wire \hdmit_init_mod|Selector13~1_combout ;
wire \hdmit_init_mod|state.STATE_WRITE~q ;
wire \hdmit_init_mod|state.STATE_CHECK~q ;
wire \hdmit_init_mod|Selector0~0_combout ;
wire \hdmit_init_mod|Selector0~1_combout ;
wire \hdmit_init_mod|start~q ;
wire \hdmit_init_mod|i2c|master|state[0]~0_combout ;
wire \hdmit_init_mod|Mux0~0_combout ;
wire \hdmit_init_mod|Mux7~0_combout ;
wire \hdmit_init_mod|Mux15~0_combout ;
wire \hdmit_init_mod|Mux6~0_combout ;
wire \hdmit_init_mod|Mux14~0_combout ;
wire \hdmit_init_mod|Mux5~0_combout ;
wire \hdmit_init_mod|Mux13~0_combout ;
wire \hdmit_init_mod|Mux12~0_combout ;
wire \hdmit_init_mod|Mux3~0_combout ;
wire \hdmit_init_mod|i2c|master|current_data[7]~2_combout ;
wire \hdmit_init_mod|i2c|master|current_data[0]~5_combout ;
wire \hdmit_init_mod|i2c|master|current_data[0]~3_combout ;
wire \hdmit_init_mod|i2c|master|current_data[0]~6_combout ;
wire \hdmit_init_mod|Mux9~0_combout ;
wire \hdmit_init_mod|i2c|master|current_data[7]~1_combout ;
wire \hdmit_init_mod|Mux2~0_combout ;
wire \hdmit_init_mod|i2c|master|Selector35~0_combout ;
wire \hdmit_init_mod|i2c|master|current_data[8]~4_combout ;
wire \hdmit_init_mod|Mux1~0_combout ;
wire \hdmit_init_mod|Mux10~0_combout ;
wire \hdmit_init_mod|i2c|master|Selector34~0_combout ;
wire \hdmit_init_mod|Mux11~0_combout ;
wire \hdmit_init_mod|i2c|master|Selector33~0_combout ;
wire \hdmit_init_mod|Mux4~0_combout ;
wire \hdmit_init_mod|i2c|master|Selector32~0_combout ;
wire \hdmit_init_mod|i2c|master|Selector31~0_combout ;
wire \hdmit_init_mod|i2c|master|Selector30~0_combout ;
wire \hdmit_init_mod|i2c|master|Selector29~0_combout ;
wire \hdmit_init_mod|Mux8~0_combout ;
wire \hdmit_init_mod|Mux16~0_combout ;
wire \hdmit_init_mod|i2c|master|Selector28~0_combout ;
wire \hdmit_init_mod|i2c|master|Selector10~0_combout ;
wire \hdmit_init_mod|i2c|master|i2c_sda~q ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \display|sync_vg|Add1~41_sumout ;
wire \display|sync_vg|Add1~2 ;
wire \display|sync_vg|Add1~25_sumout ;
wire \display|sync_vg|LessThan0~1_combout ;
wire \display|sync_vg|Add1~26 ;
wire \display|sync_vg|Add1~29_sumout ;
wire \display|sync_vg|Add1~30 ;
wire \display|sync_vg|Add1~33_sumout ;
wire \display|sync_vg|LessThan5~0_combout ;
wire \display|sync_vg|Equal0~0_combout ;
wire \display|sync_vg|LessThan0~0_combout ;
wire \display|sync_vg|Add1~34 ;
wire \display|sync_vg|Add1~9_sumout ;
wire \display|sync_vg|h_count[8]~0_combout ;
wire \display|sync_vg|Add1~42 ;
wire \display|sync_vg|Add1~45_sumout ;
wire \display|sync_vg|h_count[1]~DUPLICATE_q ;
wire \display|sync_vg|Add1~46 ;
wire \display|sync_vg|Add1~37_sumout ;
wire \display|sync_vg|Add1~38 ;
wire \display|sync_vg|Add1~17_sumout ;
wire \display|sync_vg|Add1~18 ;
wire \display|sync_vg|Add1~21_sumout ;
wire \display|sync_vg|Add1~22 ;
wire \display|sync_vg|Add1~13_sumout ;
wire \display|sync_vg|Add1~14 ;
wire \display|sync_vg|Add1~5_sumout ;
wire \display|sync_vg|Add1~6 ;
wire \display|sync_vg|Add1~1_sumout ;
wire \display|sync_vg|LessThan1~0_combout ;
wire \display|sync_vg|LessThan4~0_combout ;
wire \display|sync_vg|LessThan1~1_combout ;
wire \display|sync_vg|hs_out~q ;
wire \display|pattern_vg|hn_out~feeder_combout ;
wire \display|pattern_vg|hn_out~q ;
wire \display|hsync~feeder_combout ;
wire \display|hsync~q ;
wire \display|sync_vg|Add3~1_sumout ;
wire \display|sync_vg|Add3~18 ;
wire \display|sync_vg|Add3~21_sumout ;
wire \display|sync_vg|Equal0~1_combout ;
wire \display|sync_vg|v_count[0]~1_combout ;
wire \display|sync_vg|Add3~22 ;
wire \display|sync_vg|Add3~25_sumout ;
wire \display|sync_vg|Equal1~0_combout ;
wire \display|sync_vg|Equal1~1_combout ;
wire \display|sync_vg|Add3~26 ;
wire \display|sync_vg|Add3~37_sumout ;
wire \display|sync_vg|Add3~38 ;
wire \display|sync_vg|Add3~41_sumout ;
wire \display|sync_vg|always3~0_combout ;
wire \display|sync_vg|v_count[0]~0_combout ;
wire \display|sync_vg|v_count[0]~DUPLICATE_q ;
wire \display|sync_vg|Add3~2 ;
wire \display|sync_vg|Add3~29_sumout ;
wire \display|sync_vg|Add3~30 ;
wire \display|sync_vg|Add3~5_sumout ;
wire \display|sync_vg|Add3~6 ;
wire \display|sync_vg|Add3~45_sumout ;
wire \display|sync_vg|Add3~46 ;
wire \display|sync_vg|Add3~33_sumout ;
wire \display|sync_vg|Add3~34 ;
wire \display|sync_vg|Add3~9_sumout ;
wire \display|sync_vg|Add3~10 ;
wire \display|sync_vg|Add3~13_sumout ;
wire \display|sync_vg|Add3~14 ;
wire \display|sync_vg|Add3~17_sumout ;
wire \display|sync_vg|LessThan2~0_combout ;
wire \display|sync_vg|Equal6~0_combout ;
wire \display|sync_vg|always3~1_combout ;
wire \display|sync_vg|always3~2_combout ;
wire \display|sync_vg|vs_out~0_combout ;
wire \display|sync_vg|vs_out~q ;
wire \display|pattern_vg|vn_out~feeder_combout ;
wire \display|pattern_vg|vn_out~q ;
wire \display|vsync~feeder_combout ;
wire \display|vsync~q ;
wire \display|sync_vg|LessThan2~1_combout ;
wire \display|sync_vg|LessThan3~0_combout ;
wire \display|sync_vg|de_out~0_combout ;
wire \display|sync_vg|de_out~1_combout ;
wire \display|sync_vg|de_out~2_combout ;
wire \display|sync_vg|de_out~q ;
wire \display|pattern_vg|den_out~q ;
wire \display|data_enable~feeder_combout ;
wire \display|data_enable~q ;
wire \display|sync_vg|Add12~38_cout ;
wire \display|sync_vg|Add12~30 ;
wire \display|sync_vg|Add12~34 ;
wire \display|sync_vg|Add12~2 ;
wire \display|sync_vg|Add12~6 ;
wire \display|sync_vg|Add12~10 ;
wire \display|sync_vg|Add12~18 ;
wire \display|sync_vg|Add12~22 ;
wire \display|sync_vg|Add12~13_sumout ;
wire \display|sync_vg|Add12~9_sumout ;
wire \display|sync_vg|Add12~5_sumout ;
wire \display|pattern_vg|always0~0_combout ;
wire \display|sync_vg|Add12~1_sumout ;
wire \display|sync_vg|Add12~17_sumout ;
wire \display|sync_vg|Add12~21_sumout ;
wire \display|sync_vg|Add12~14 ;
wire \display|sync_vg|Add12~25_sumout ;
wire \display|pattern_vg|always0~1_combout ;
wire \display|sync_vg|Add12~29_sumout ;
wire \display|sync_vg|Add12~33_sumout ;
wire \display|sync_vg|x_out[2]~0_combout ;
wire \display|pattern_vg|always0~2_combout ;
wire \display|pattern_vg|Add2~77_sumout ;
wire \display|pattern_vg|ramp_values~21_combout ;
wire \display|pattern_vg|always0~4_combout ;
wire \display|pattern_vg|always0~5_combout ;
wire \display|pattern_vg|always0~3_combout ;
wire \display|pattern_vg|ramp_values[16]~1_combout ;
wire \display|pattern_vg|ramp_values[16]~2_combout ;
wire \display|pattern_vg|Add2~78 ;
wire \display|pattern_vg|Add2~73_sumout ;
wire \display|pattern_vg|ramp_values~20_combout ;
wire \display|pattern_vg|Add2~74 ;
wire \display|pattern_vg|Add2~69_sumout ;
wire \display|pattern_vg|ramp_values~19_combout ;
wire \display|pattern_vg|Add2~70 ;
wire \display|pattern_vg|Add2~65_sumout ;
wire \display|pattern_vg|ramp_values~18_combout ;
wire \display|pattern_vg|Add2~66 ;
wire \display|pattern_vg|Add2~61_sumout ;
wire \display|pattern_vg|ramp_values~17_combout ;
wire \display|pattern_vg|Add2~62 ;
wire \display|pattern_vg|Add2~57_sumout ;
wire \display|pattern_vg|ramp_values~16_combout ;
wire \display|pattern_vg|Add2~58 ;
wire \display|pattern_vg|Add2~53_sumout ;
wire \display|pattern_vg|ramp_values~15_combout ;
wire \display|pattern_vg|Add2~54 ;
wire \display|pattern_vg|Add2~49_sumout ;
wire \display|pattern_vg|ramp_values~14_combout ;
wire \display|pattern_vg|Add2~50 ;
wire \display|pattern_vg|Add2~45_sumout ;
wire \display|pattern_vg|ramp_values~13_combout ;
wire \display|pattern_vg|Add2~46 ;
wire \display|pattern_vg|Add2~41_sumout ;
wire \display|pattern_vg|ramp_values~12_combout ;
wire \display|pattern_vg|Add2~42 ;
wire \display|pattern_vg|Add2~37_sumout ;
wire \display|pattern_vg|ramp_values~11_combout ;
wire \display|pattern_vg|Add2~38 ;
wire \display|pattern_vg|Add2~33_sumout ;
wire \display|pattern_vg|ramp_values~10_combout ;
wire \display|pattern_vg|Add2~34 ;
wire \display|pattern_vg|Add2~1_sumout ;
wire \display|pattern_vg|ramp_values~0_combout ;
wire \display|pattern_vg|Add2~2 ;
wire \display|pattern_vg|Add2~5_sumout ;
wire \display|pattern_vg|ramp_values~3_combout ;
wire \display|pattern_vg|Add2~6 ;
wire \display|pattern_vg|Add2~9_sumout ;
wire \display|pattern_vg|ramp_values~4_combout ;
wire \display|pattern_vg|b_out[2]~feeder_combout ;
wire \display|pattern_vg|Add2~10 ;
wire \display|pattern_vg|Add2~13_sumout ;
wire \display|pattern_vg|ramp_values~5_combout ;
wire \display|pattern_vg|b_out[3]~feeder_combout ;
wire \display|rgb_data[3]~feeder_combout ;
wire \display|pattern_vg|Add2~14 ;
wire \display|pattern_vg|Add2~17_sumout ;
wire \display|pattern_vg|ramp_values~6_combout ;
wire \display|rgb_data[4]~feeder_combout ;
wire \display|pattern_vg|Add2~18 ;
wire \display|pattern_vg|Add2~21_sumout ;
wire \display|pattern_vg|ramp_values~7_combout ;
wire \display|pattern_vg|b_out[5]~feeder_combout ;
wire \display|rgb_data[5]~feeder_combout ;
wire \display|pattern_vg|Add2~22 ;
wire \display|pattern_vg|Add2~25_sumout ;
wire \display|pattern_vg|ramp_values~8_combout ;
wire \display|pattern_vg|b_out[6]~feeder_combout ;
wire \display|pattern_vg|Add2~26 ;
wire \display|pattern_vg|Add2~29_sumout ;
wire \display|pattern_vg|ramp_values~9_combout ;
wire \display|rgb_data[11]~feeder_combout ;
wire \display|rgb_data[12]~feeder_combout ;
wire \display|rgb_data[13]~feeder_combout ;
wire \display|rgb_data[14]~feeder_combout ;
wire \display|rgb_data[15]~feeder_combout ;
wire \display|rgb_data[19]~feeder_combout ;
wire \display|rgb_data[21]~feeder_combout ;
wire \display|rgb_data[22]~feeder_combout ;
wire \display|rgb_data[23]~feeder_combout ;
wire \hdmit_init_mod|i2c|master|i2c_scl~0_combout ;
wire \hdmit_init_mod|i2c|master|i2c_scl~q ;
wire [0:0] \pll74|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \pll74|pll_inst|altera_pll_i|outclk_wire ;
wire [15:0] \hdmit_init_mod|data ;
wire [8:0] \hdmit_init_mod|i2c|master|current_data ;
wire [19:0] \display|pattern_vg|ramp_values ;
wire [5:0] \hdmit_init_mod|count ;
wire [12:0] \hdmit_init_mod|clk_divider|count ;
wire [11:0] \display|sync_vg|x_out ;
wire [7:0] \hdmit_init_mod|i2c|master|count ;
wire [11:0] \display|sync_vg|h_count ;
wire [23:0] \display|rgb_data ;
wire [7:0] \hdmit_init_mod|i2c|master|command_index ;
wire [11:0] \display|sync_vg|v_count ;
wire [2:0] \hdmit_init_mod|delay ;
wire [7:0] \display|pattern_vg|b_out ;
wire [7:0] \hdmit_init_mod|i2c|master|state ;

wire [7:0] \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \hsync~output (
	.i(\display|hsync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
defparam \hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \vsync~output (
	.i(\display|vsync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
defparam \vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \v_clk~output (
	.i(!\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_clk),
	.obar());
// synopsys translate_off
defparam \v_clk~output .bus_hold = "false";
defparam \v_clk~output .open_drain_output = "false";
defparam \v_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \data_enable~output (
	.i(\display|data_enable~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_enable),
	.obar());
// synopsys translate_off
defparam \data_enable~output .bus_hold = "false";
defparam \data_enable~output .open_drain_output = "false";
defparam \data_enable~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \rgb_data[0]~output (
	.i(\display|rgb_data [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[0]),
	.obar());
// synopsys translate_off
defparam \rgb_data[0]~output .bus_hold = "false";
defparam \rgb_data[0]~output .open_drain_output = "false";
defparam \rgb_data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \rgb_data[1]~output (
	.i(\display|rgb_data [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[1]),
	.obar());
// synopsys translate_off
defparam \rgb_data[1]~output .bus_hold = "false";
defparam \rgb_data[1]~output .open_drain_output = "false";
defparam \rgb_data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \rgb_data[2]~output (
	.i(\display|rgb_data [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[2]),
	.obar());
// synopsys translate_off
defparam \rgb_data[2]~output .bus_hold = "false";
defparam \rgb_data[2]~output .open_drain_output = "false";
defparam \rgb_data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \rgb_data[3]~output (
	.i(\display|rgb_data [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[3]),
	.obar());
// synopsys translate_off
defparam \rgb_data[3]~output .bus_hold = "false";
defparam \rgb_data[3]~output .open_drain_output = "false";
defparam \rgb_data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \rgb_data[4]~output (
	.i(\display|rgb_data [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[4]),
	.obar());
// synopsys translate_off
defparam \rgb_data[4]~output .bus_hold = "false";
defparam \rgb_data[4]~output .open_drain_output = "false";
defparam \rgb_data[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \rgb_data[5]~output (
	.i(\display|rgb_data [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[5]),
	.obar());
// synopsys translate_off
defparam \rgb_data[5]~output .bus_hold = "false";
defparam \rgb_data[5]~output .open_drain_output = "false";
defparam \rgb_data[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \rgb_data[6]~output (
	.i(\display|rgb_data [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[6]),
	.obar());
// synopsys translate_off
defparam \rgb_data[6]~output .bus_hold = "false";
defparam \rgb_data[6]~output .open_drain_output = "false";
defparam \rgb_data[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \rgb_data[7]~output (
	.i(\display|rgb_data [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[7]),
	.obar());
// synopsys translate_off
defparam \rgb_data[7]~output .bus_hold = "false";
defparam \rgb_data[7]~output .open_drain_output = "false";
defparam \rgb_data[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \rgb_data[8]~output (
	.i(\display|rgb_data [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[8]),
	.obar());
// synopsys translate_off
defparam \rgb_data[8]~output .bus_hold = "false";
defparam \rgb_data[8]~output .open_drain_output = "false";
defparam \rgb_data[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \rgb_data[9]~output (
	.i(\display|rgb_data [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[9]),
	.obar());
// synopsys translate_off
defparam \rgb_data[9]~output .bus_hold = "false";
defparam \rgb_data[9]~output .open_drain_output = "false";
defparam \rgb_data[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \rgb_data[10]~output (
	.i(\display|rgb_data [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[10]),
	.obar());
// synopsys translate_off
defparam \rgb_data[10]~output .bus_hold = "false";
defparam \rgb_data[10]~output .open_drain_output = "false";
defparam \rgb_data[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \rgb_data[11]~output (
	.i(\display|rgb_data [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[11]),
	.obar());
// synopsys translate_off
defparam \rgb_data[11]~output .bus_hold = "false";
defparam \rgb_data[11]~output .open_drain_output = "false";
defparam \rgb_data[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \rgb_data[12]~output (
	.i(\display|rgb_data [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[12]),
	.obar());
// synopsys translate_off
defparam \rgb_data[12]~output .bus_hold = "false";
defparam \rgb_data[12]~output .open_drain_output = "false";
defparam \rgb_data[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \rgb_data[13]~output (
	.i(\display|rgb_data [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[13]),
	.obar());
// synopsys translate_off
defparam \rgb_data[13]~output .bus_hold = "false";
defparam \rgb_data[13]~output .open_drain_output = "false";
defparam \rgb_data[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \rgb_data[14]~output (
	.i(\display|rgb_data [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[14]),
	.obar());
// synopsys translate_off
defparam \rgb_data[14]~output .bus_hold = "false";
defparam \rgb_data[14]~output .open_drain_output = "false";
defparam \rgb_data[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \rgb_data[15]~output (
	.i(\display|rgb_data [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[15]),
	.obar());
// synopsys translate_off
defparam \rgb_data[15]~output .bus_hold = "false";
defparam \rgb_data[15]~output .open_drain_output = "false";
defparam \rgb_data[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \rgb_data[16]~output (
	.i(\display|rgb_data [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[16]),
	.obar());
// synopsys translate_off
defparam \rgb_data[16]~output .bus_hold = "false";
defparam \rgb_data[16]~output .open_drain_output = "false";
defparam \rgb_data[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \rgb_data[17]~output (
	.i(\display|rgb_data [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[17]),
	.obar());
// synopsys translate_off
defparam \rgb_data[17]~output .bus_hold = "false";
defparam \rgb_data[17]~output .open_drain_output = "false";
defparam \rgb_data[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \rgb_data[18]~output (
	.i(\display|rgb_data [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[18]),
	.obar());
// synopsys translate_off
defparam \rgb_data[18]~output .bus_hold = "false";
defparam \rgb_data[18]~output .open_drain_output = "false";
defparam \rgb_data[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \rgb_data[19]~output (
	.i(\display|rgb_data [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[19]),
	.obar());
// synopsys translate_off
defparam \rgb_data[19]~output .bus_hold = "false";
defparam \rgb_data[19]~output .open_drain_output = "false";
defparam \rgb_data[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \rgb_data[20]~output (
	.i(\display|rgb_data [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[20]),
	.obar());
// synopsys translate_off
defparam \rgb_data[20]~output .bus_hold = "false";
defparam \rgb_data[20]~output .open_drain_output = "false";
defparam \rgb_data[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \rgb_data[21]~output (
	.i(\display|rgb_data [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[21]),
	.obar());
// synopsys translate_off
defparam \rgb_data[21]~output .bus_hold = "false";
defparam \rgb_data[21]~output .open_drain_output = "false";
defparam \rgb_data[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \rgb_data[22]~output (
	.i(\display|rgb_data [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[22]),
	.obar());
// synopsys translate_off
defparam \rgb_data[22]~output .bus_hold = "false";
defparam \rgb_data[22]~output .open_drain_output = "false";
defparam \rgb_data[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \rgb_data[23]~output (
	.i(\display|rgb_data [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[23]),
	.obar());
// synopsys translate_off
defparam \rgb_data[23]~output .bus_hold = "false";
defparam \rgb_data[23]~output .open_drain_output = "false";
defparam \rgb_data[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \led_reset~output (
	.i(\sr_latch_n|output_Q~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_reset),
	.obar());
// synopsys translate_off
defparam \led_reset~output .bus_hold = "false";
defparam \led_reset~output .open_drain_output = "false";
defparam \led_reset~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \led_ack~output (
	.i(\hdmit_init_mod|initialized~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_ack),
	.obar());
// synopsys translate_off
defparam \led_ack~output .bus_hold = "false";
defparam \led_ack~output .open_drain_output = "false";
defparam \led_ack~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \i2c_scl~output (
	.i(\hdmit_init_mod|i2c|master|i2c_scl~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_scl),
	.obar());
// synopsys translate_off
defparam \i2c_scl~output .bus_hold = "false";
defparam \i2c_scl~output .open_drain_output = "false";
defparam \i2c_scl~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \i2c_sda~output (
	.i(\hdmit_init_mod|i2c|master|i2c_sda~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_sda),
	.obar());
// synopsys translate_off
defparam \i2c_sda~output .bus_hold = "false";
defparam \i2c_sda~output .open_drain_output = "true";
defparam \i2c_sda~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clock50~input (
	.i(clock50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock50~input_o ));
// synopsys translate_off
defparam \clock50~input .bus_hold = "false";
defparam \clock50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \clock50~inputCLKENA0 (
	.inclk(\clock50~input_o ),
	.ena(vcc),
	.outclk(\clock50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock50~inputCLKENA0 .clock_type = "global clock";
defparam \clock50~inputCLKENA0 .disable_mode = "low";
defparam \clock50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock50~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N0
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~45 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~45_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [0] ) + ( VCC ) + ( !VCC ))
// \hdmit_init_mod|clk_divider|Add0~46  = CARRY(( \hdmit_init_mod|clk_divider|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|clk_divider|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~45_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~45 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \hdmit_init_mod|clk_divider|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \select~input (
	.i(select),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\select~input_o ));
// synopsys translate_off
defparam \select~input .bus_hold = "false";
defparam \select~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \reset_toggle~input (
	.i(reset_toggle),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_toggle~input_o ));
// synopsys translate_off
defparam \reset_toggle~input .bus_hold = "false";
defparam \reset_toggle~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N24
cyclonev_lcell_comb \sr_latch_n|always0~0 (
// Equation(s):
// \sr_latch_n|always0~0_combout  = ( !\reset_toggle~input_o  & ( \select~input_o  ) )

	.dataa(gnd),
	.datab(!\select~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_toggle~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|always0~0 .extended_lut = "off";
defparam \sr_latch_n|always0~0 .lut_mask = 64'h3333333300000000;
defparam \sr_latch_n|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N57
cyclonev_lcell_comb \sr_latch_n|comb~0 (
// Equation(s):
// \sr_latch_n|comb~0_combout  = ( \reset_toggle~input_o  & ( \select~input_o  ) ) # ( !\reset_toggle~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\select~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_toggle~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|comb~0 .extended_lut = "off";
defparam \sr_latch_n|comb~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \sr_latch_n|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N15
cyclonev_lcell_comb \sr_latch_n|output_Q (
// Equation(s):
// \sr_latch_n|output_Q~combout  = ( \sr_latch_n|comb~0_combout  & ( \sr_latch_n|output_Q~combout  & ( !\sr_latch_n|always0~0_combout  ) ) ) # ( !\sr_latch_n|comb~0_combout  & ( \sr_latch_n|output_Q~combout  & ( !\sr_latch_n|always0~0_combout  ) ) ) # ( 
// !\sr_latch_n|comb~0_combout  & ( !\sr_latch_n|output_Q~combout  & ( !\sr_latch_n|always0~0_combout  ) ) )

	.dataa(!\sr_latch_n|always0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sr_latch_n|comb~0_combout ),
	.dataf(!\sr_latch_n|output_Q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|output_Q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|output_Q .extended_lut = "off";
defparam \sr_latch_n|output_Q .lut_mask = 64'hAAAA0000AAAAAAAA;
defparam \sr_latch_n|output_Q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N21
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~9 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~9_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [7] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~30  ))
// \hdmit_init_mod|clk_divider|Add0~10  = CARRY(( \hdmit_init_mod|clk_divider|count [7] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~30  ))

	.dataa(!\hdmit_init_mod|clk_divider|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~9_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~9 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \hdmit_init_mod|clk_divider|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N24
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~13 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~13_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [8] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~10  ))
// \hdmit_init_mod|clk_divider|Add0~14  = CARRY(( \hdmit_init_mod|clk_divider|count [8] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~10  ))

	.dataa(gnd),
	.datab(!\hdmit_init_mod|clk_divider|count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~13_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~13 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \hdmit_init_mod|clk_divider|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N25
dffeas \hdmit_init_mod|clk_divider|count[8] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[8] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N27
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~25 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~25_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [9] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~14  ))
// \hdmit_init_mod|clk_divider|Add0~26  = CARRY(( \hdmit_init_mod|clk_divider|count [9] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~14  ))

	.dataa(!\hdmit_init_mod|clk_divider|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~25_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~25 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \hdmit_init_mod|clk_divider|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N29
dffeas \hdmit_init_mod|clk_divider|count[9] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[9] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N30
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~21 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~21_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [10] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~26  ))
// \hdmit_init_mod|clk_divider|Add0~22  = CARRY(( \hdmit_init_mod|clk_divider|count [10] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~26  ))

	.dataa(gnd),
	.datab(!\hdmit_init_mod|clk_divider|count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~21_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~21 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \hdmit_init_mod|clk_divider|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N32
dffeas \hdmit_init_mod|clk_divider|count[10] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[10] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N33
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~17 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~17_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [11] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~22  ))
// \hdmit_init_mod|clk_divider|Add0~18  = CARRY(( \hdmit_init_mod|clk_divider|count [11] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~22  ))

	.dataa(!\hdmit_init_mod|clk_divider|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~17_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~17 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \hdmit_init_mod|clk_divider|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N35
dffeas \hdmit_init_mod|clk_divider|count[11] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[11] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N57
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Equal0~0 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Equal0~0_combout  = ( !\hdmit_init_mod|clk_divider|count [9] & ( \hdmit_init_mod|clk_divider|count [11] & ( (\hdmit_init_mod|clk_divider|count [6] & (\hdmit_init_mod|clk_divider|count [8] & !\hdmit_init_mod|clk_divider|count 
// [10])) ) ) )

	.dataa(!\hdmit_init_mod|clk_divider|count [6]),
	.datab(!\hdmit_init_mod|clk_divider|count [8]),
	.datac(!\hdmit_init_mod|clk_divider|count [10]),
	.datad(gnd),
	.datae(!\hdmit_init_mod|clk_divider|count [9]),
	.dataf(!\hdmit_init_mod|clk_divider|count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|clk_divider|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Equal0~0 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Equal0~0 .lut_mask = 64'h0000000010100000;
defparam \hdmit_init_mod|clk_divider|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N36
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~5 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~5_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [12] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~18  ))

	.dataa(!\hdmit_init_mod|clk_divider|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~5 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \hdmit_init_mod|clk_divider|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N38
dffeas \hdmit_init_mod|clk_divider|count[12] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[12] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N48
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Equal0~1 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Equal0~1_combout  = ( \hdmit_init_mod|clk_divider|count [0] & ( !\hdmit_init_mod|clk_divider|count [2] & ( (!\hdmit_init_mod|clk_divider|count [4] & (\hdmit_init_mod|clk_divider|count [1] & !\hdmit_init_mod|clk_divider|count 
// [3])) ) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|clk_divider|count [4]),
	.datac(!\hdmit_init_mod|clk_divider|count [1]),
	.datad(!\hdmit_init_mod|clk_divider|count [3]),
	.datae(!\hdmit_init_mod|clk_divider|count [0]),
	.dataf(!\hdmit_init_mod|clk_divider|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|clk_divider|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Equal0~1 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Equal0~1 .lut_mask = 64'h00000C0000000000;
defparam \hdmit_init_mod|clk_divider|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N42
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|count[8]~0 (
// Equation(s):
// \hdmit_init_mod|clk_divider|count[8]~0_combout  = ( \hdmit_init_mod|clk_divider|count [12] & ( \hdmit_init_mod|clk_divider|Equal0~1_combout  & ( \sr_latch_n|output_Q~combout  ) ) ) # ( !\hdmit_init_mod|clk_divider|count [12] & ( 
// \hdmit_init_mod|clk_divider|Equal0~1_combout  & ( ((\hdmit_init_mod|clk_divider|count [7] & (!\hdmit_init_mod|clk_divider|count [5] & \hdmit_init_mod|clk_divider|Equal0~0_combout ))) # (\sr_latch_n|output_Q~combout ) ) ) ) # ( 
// \hdmit_init_mod|clk_divider|count [12] & ( !\hdmit_init_mod|clk_divider|Equal0~1_combout  & ( \sr_latch_n|output_Q~combout  ) ) ) # ( !\hdmit_init_mod|clk_divider|count [12] & ( !\hdmit_init_mod|clk_divider|Equal0~1_combout  & ( 
// \sr_latch_n|output_Q~combout  ) ) )

	.dataa(!\hdmit_init_mod|clk_divider|count [7]),
	.datab(!\hdmit_init_mod|clk_divider|count [5]),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(!\hdmit_init_mod|clk_divider|Equal0~0_combout ),
	.datae(!\hdmit_init_mod|clk_divider|count [12]),
	.dataf(!\hdmit_init_mod|clk_divider|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|clk_divider|count[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[8]~0 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|count[8]~0 .lut_mask = 64'h0F0F0F0F0F4F0F0F;
defparam \hdmit_init_mod|clk_divider|count[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N2
dffeas \hdmit_init_mod|clk_divider|count[0] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[0] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N3
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~49 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~49_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [1] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~46  ))
// \hdmit_init_mod|clk_divider|Add0~50  = CARRY(( \hdmit_init_mod|clk_divider|count [1] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~46  ))

	.dataa(!\hdmit_init_mod|clk_divider|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~49_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~49 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \hdmit_init_mod|clk_divider|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N5
dffeas \hdmit_init_mod|clk_divider|count[1] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[1] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N6
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~41 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~41_sumout  = SUM(( GND ) + ( \hdmit_init_mod|clk_divider|count [2] ) + ( \hdmit_init_mod|clk_divider|Add0~50  ))
// \hdmit_init_mod|clk_divider|Add0~42  = CARRY(( GND ) + ( \hdmit_init_mod|clk_divider|count [2] ) + ( \hdmit_init_mod|clk_divider|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|clk_divider|count [2]),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~41_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~41 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~41 .lut_mask = 64'h0000FF0000000000;
defparam \hdmit_init_mod|clk_divider|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N8
dffeas \hdmit_init_mod|clk_divider|count[2] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[2] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N9
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~37 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~37_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [3] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~42  ))
// \hdmit_init_mod|clk_divider|Add0~38  = CARRY(( \hdmit_init_mod|clk_divider|count [3] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~42  ))

	.dataa(gnd),
	.datab(!\hdmit_init_mod|clk_divider|count [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~37_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~37 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \hdmit_init_mod|clk_divider|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N11
dffeas \hdmit_init_mod|clk_divider|count[3] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[3] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N12
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~33 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~33_sumout  = SUM(( GND ) + ( \hdmit_init_mod|clk_divider|count [4] ) + ( \hdmit_init_mod|clk_divider|Add0~38  ))
// \hdmit_init_mod|clk_divider|Add0~34  = CARRY(( GND ) + ( \hdmit_init_mod|clk_divider|count [4] ) + ( \hdmit_init_mod|clk_divider|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|clk_divider|count [4]),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~33_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~33 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~33 .lut_mask = 64'h0000FF0000000000;
defparam \hdmit_init_mod|clk_divider|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N14
dffeas \hdmit_init_mod|clk_divider|count[4] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[4] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N15
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~1 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~1_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [5] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~34  ))
// \hdmit_init_mod|clk_divider|Add0~2  = CARRY(( \hdmit_init_mod|clk_divider|count [5] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~34  ))

	.dataa(gnd),
	.datab(!\hdmit_init_mod|clk_divider|count [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~1_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~1 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \hdmit_init_mod|clk_divider|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N17
dffeas \hdmit_init_mod|clk_divider|count[5] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[5] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N18
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~29 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~29_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [6] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~2  ))
// \hdmit_init_mod|clk_divider|Add0~30  = CARRY(( \hdmit_init_mod|clk_divider|count [6] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|clk_divider|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~29_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~29 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmit_init_mod|clk_divider|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N20
dffeas \hdmit_init_mod|clk_divider|count[6] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[6] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N23
dffeas \hdmit_init_mod|clk_divider|count[7] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[7] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N36
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|i2c_clk~0 (
// Equation(s):
// \hdmit_init_mod|clk_divider|i2c_clk~0_combout  = ( \hdmit_init_mod|clk_divider|Equal0~1_combout  & ( \hdmit_init_mod|clk_divider|i2c_clk~q  & ( (!\hdmit_init_mod|clk_divider|count [7]) # (((!\hdmit_init_mod|clk_divider|Equal0~0_combout ) # 
// (\hdmit_init_mod|clk_divider|count [5])) # (\hdmit_init_mod|clk_divider|count [12])) ) ) ) # ( !\hdmit_init_mod|clk_divider|Equal0~1_combout  & ( \hdmit_init_mod|clk_divider|i2c_clk~q  ) ) # ( \hdmit_init_mod|clk_divider|Equal0~1_combout  & ( 
// !\hdmit_init_mod|clk_divider|i2c_clk~q  & ( (\hdmit_init_mod|clk_divider|count [7] & (!\hdmit_init_mod|clk_divider|count [12] & (!\hdmit_init_mod|clk_divider|count [5] & \hdmit_init_mod|clk_divider|Equal0~0_combout ))) ) ) )

	.dataa(!\hdmit_init_mod|clk_divider|count [7]),
	.datab(!\hdmit_init_mod|clk_divider|count [12]),
	.datac(!\hdmit_init_mod|clk_divider|count [5]),
	.datad(!\hdmit_init_mod|clk_divider|Equal0~0_combout ),
	.datae(!\hdmit_init_mod|clk_divider|Equal0~1_combout ),
	.dataf(!\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|clk_divider|i2c_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|i2c_clk~0 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|i2c_clk~0 .lut_mask = 64'h00000040FFFFFFBF;
defparam \hdmit_init_mod|clk_divider|i2c_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N20
dffeas \hdmit_init_mod|clk_divider|i2c_clk (
	.clk(\clock50~input_o ),
	.d(gnd),
	.asdata(\hdmit_init_mod|clk_divider|i2c_clk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sr_latch_n|output_Q~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|i2c_clk .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|i2c_clk .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \i2c_sda~input (
	.i(i2c_sda),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i2c_sda~input_o ));
// synopsys translate_off
defparam \i2c_sda~input .bus_hold = "false";
defparam \i2c_sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N0
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Add0~29 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Add0~29_sumout  = SUM(( \hdmit_init_mod|i2c|master|count [0] ) + ( VCC ) + ( !VCC ))
// \hdmit_init_mod|i2c|master|Add0~30  = CARRY(( \hdmit_init_mod|i2c|master|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmit_init_mod|i2c|master|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|i2c|master|Add0~29_sumout ),
	.cout(\hdmit_init_mod|i2c|master|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Add0~29 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \hdmit_init_mod|i2c|master|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N24
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|state[1]~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|state[1]~1_combout  = ( \hdmit_init_mod|i2c|master|state [3] & ( \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( \hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  ) ) ) # ( !\hdmit_init_mod|i2c|master|state [3] & ( 
// \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( !\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  $ (!\hdmit_init_mod|i2c|master|state [0]) ) ) ) # ( \hdmit_init_mod|i2c|master|state [3] & ( !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( 
// (\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  & !\hdmit_init_mod|i2c|master|state [0]) ) ) ) # ( !\hdmit_init_mod|i2c|master|state [3] & ( !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( (!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  & 
// ((\hdmit_init_mod|i2c|master|state [0]) # (\hdmit_init_mod|start~q ))) # (\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  & ((!\hdmit_init_mod|i2c|master|state [0]))) ) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ),
	.datac(!\hdmit_init_mod|start~q ),
	.datad(!\hdmit_init_mod|i2c|master|state [0]),
	.datae(!\hdmit_init_mod|i2c|master|state [3]),
	.dataf(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|state[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|state[1]~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|state[1]~1 .lut_mask = 64'h3FCC330033CC3333;
defparam \hdmit_init_mod|i2c|master|state[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N44
dffeas \hdmit_init_mod|i2c|master|state[1]~DUPLICATE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|state[1]~1_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|state[1]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|state[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N57
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|state[3]~2 (
// Equation(s):
// \hdmit_init_mod|i2c|master|state[3]~2_combout  = ( \hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  & ( \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( (\hdmit_init_mod|i2c|master|state [0]) # (\hdmit_init_mod|i2c|master|state [3]) ) ) ) # ( 
// !\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  & ( \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( \hdmit_init_mod|i2c|master|state [3] ) ) ) # ( \hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  & ( !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q 
//  & ( (\hdmit_init_mod|i2c|master|state [3] & !\hdmit_init_mod|i2c|master|state [0]) ) ) ) # ( !\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  & ( !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( (!\hdmit_init_mod|i2c|master|state [0] & 
// ((\hdmit_init_mod|start~q ) # (\hdmit_init_mod|i2c|master|state [3]))) ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|state [3]),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|state [0]),
	.datad(!\hdmit_init_mod|start~q ),
	.datae(!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ),
	.dataf(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|state[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|state[3]~2 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|state[3]~2 .lut_mask = 64'h50F0505055555F5F;
defparam \hdmit_init_mod|i2c|master|state[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N23
dffeas \hdmit_init_mod|i2c|master|state[3] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|state[3]~2_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|state[3] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N24
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|command_index[1]~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|command_index[1]~0_combout  = ( !\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  & ( (!\sr_latch_n|output_Q~combout  & ((!\hdmit_init_mod|i2c|master|state [3]) # ((!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & 
// \hdmit_init_mod|i2c|master|state [0])))) ) )

	.dataa(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\hdmit_init_mod|i2c|master|state [0]),
	.datad(!\hdmit_init_mod|i2c|master|state [3]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|command_index[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|command_index[1]~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|command_index[1]~0 .lut_mask = 64'hCC08CC0800000000;
defparam \hdmit_init_mod|i2c|master|command_index[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N39
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|current_data[0]~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|current_data[0]~0_combout  = (\hdmit_init_mod|i2c|master|state [0] & !\hdmit_init_mod|i2c|master|state [3])

	.dataa(!\hdmit_init_mod|i2c|master|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmit_init_mod|i2c|master|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|current_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[0]~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|current_data[0]~0 .lut_mask = 64'h5500550055005500;
defparam \hdmit_init_mod|i2c|master|current_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N19
dffeas \hdmit_init_mod|i2c|master|state[2] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|state[2] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N54
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|command_index[1]~2 (
// Equation(s):
// \hdmit_init_mod|i2c|master|command_index[1]~2_combout  = ( \hdmit_init_mod|i2c|master|Equal0~1_combout  & ( \hdmit_init_mod|i2c|master|Equal0~0_combout  & ( (!\hdmit_init_mod|i2c|master|command_index[1]~1_combout  & 
// (((\hdmit_init_mod|i2c|master|command_index [1])))) # (\hdmit_init_mod|i2c|master|command_index[1]~1_combout  & (\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ((\hdmit_init_mod|i2c|master|command_index [1]) # (\hdmit_init_mod|i2c|master|command_index 
// [0])))) ) ) ) # ( !\hdmit_init_mod|i2c|master|Equal0~1_combout  & ( \hdmit_init_mod|i2c|master|Equal0~0_combout  & ( (\hdmit_init_mod|i2c|master|command_index [1] & ((!\hdmit_init_mod|i2c|master|command_index[1]~1_combout ) # 
// (\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ))) ) ) ) # ( \hdmit_init_mod|i2c|master|Equal0~1_combout  & ( !\hdmit_init_mod|i2c|master|Equal0~0_combout  & ( (\hdmit_init_mod|i2c|master|command_index [1] & 
// ((!\hdmit_init_mod|i2c|master|command_index[1]~1_combout ) # (\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ))) ) ) ) # ( !\hdmit_init_mod|i2c|master|Equal0~1_combout  & ( !\hdmit_init_mod|i2c|master|Equal0~0_combout  & ( 
// (\hdmit_init_mod|i2c|master|command_index [1] & ((!\hdmit_init_mod|i2c|master|command_index[1]~1_combout ) # (\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datab(!\hdmit_init_mod|i2c|master|command_index[1]~1_combout ),
	.datac(!\hdmit_init_mod|i2c|master|command_index [0]),
	.datad(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datae(!\hdmit_init_mod|i2c|master|Equal0~1_combout ),
	.dataf(!\hdmit_init_mod|i2c|master|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|command_index[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|command_index[1]~2 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|command_index[1]~2 .lut_mask = 64'h00DD00DD00DD01DD;
defparam \hdmit_init_mod|i2c|master|command_index[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N32
dffeas \hdmit_init_mod|i2c|master|command_index[1] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|command_index[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|command_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|command_index[1] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|command_index[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N6
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|command_index[1]~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|command_index[1]~1_combout  = ( \hdmit_init_mod|i2c|master|state [0] & ( \hdmit_init_mod|i2c|master|command_index [1] & ( (\hdmit_init_mod|i2c|master|state [3] & (!\sr_latch_n|output_Q~combout  & 
// (!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  & !\hdmit_init_mod|i2c|master|state [2]))) ) ) ) # ( !\hdmit_init_mod|i2c|master|state [0] & ( \hdmit_init_mod|i2c|master|command_index [1] & ( (!\hdmit_init_mod|i2c|master|state [3] & 
// (!\sr_latch_n|output_Q~combout  & (!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  & !\hdmit_init_mod|i2c|master|state [2]))) ) ) ) # ( \hdmit_init_mod|i2c|master|state [0] & ( !\hdmit_init_mod|i2c|master|command_index [1] & ( 
// (!\sr_latch_n|output_Q~combout  & (!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  & (!\hdmit_init_mod|i2c|master|state [3] $ (!\hdmit_init_mod|i2c|master|state [2])))) ) ) ) # ( !\hdmit_init_mod|i2c|master|state [0] & ( 
// !\hdmit_init_mod|i2c|master|command_index [1] & ( (!\hdmit_init_mod|i2c|master|state [3] & (!\sr_latch_n|output_Q~combout  & (!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  & !\hdmit_init_mod|i2c|master|state [2]))) ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|state [3]),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ),
	.datad(!\hdmit_init_mod|i2c|master|state [2]),
	.datae(!\hdmit_init_mod|i2c|master|state [0]),
	.dataf(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|command_index[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|command_index[1]~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|command_index[1]~1 .lut_mask = 64'h8000408080004000;
defparam \hdmit_init_mod|i2c|master|command_index[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N3
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|command_index[0]~3 (
// Equation(s):
// \hdmit_init_mod|i2c|master|command_index[0]~3_combout  = ( \hdmit_init_mod|i2c|master|command_index[1]~1_combout  & ( \hdmit_init_mod|i2c|master|command_index [1] & ( (\hdmit_init_mod|i2c|master|command_index [0] & 
// (\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ((!\hdmit_init_mod|i2c|master|Equal0~1_combout ) # (!\hdmit_init_mod|i2c|master|Equal0~0_combout )))) ) ) ) # ( !\hdmit_init_mod|i2c|master|command_index[1]~1_combout  & ( 
// \hdmit_init_mod|i2c|master|command_index [1] & ( \hdmit_init_mod|i2c|master|command_index [0] ) ) ) # ( \hdmit_init_mod|i2c|master|command_index[1]~1_combout  & ( !\hdmit_init_mod|i2c|master|command_index [1] & ( 
// (\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & (!\hdmit_init_mod|i2c|master|command_index [0] $ (((!\hdmit_init_mod|i2c|master|Equal0~1_combout ) # (!\hdmit_init_mod|i2c|master|Equal0~0_combout ))))) ) ) ) # ( 
// !\hdmit_init_mod|i2c|master|command_index[1]~1_combout  & ( !\hdmit_init_mod|i2c|master|command_index [1] & ( \hdmit_init_mod|i2c|master|command_index [0] ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|Equal0~1_combout ),
	.datab(!\hdmit_init_mod|i2c|master|command_index [0]),
	.datac(!\hdmit_init_mod|i2c|master|Equal0~0_combout ),
	.datad(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datae(!\hdmit_init_mod|i2c|master|command_index[1]~1_combout ),
	.dataf(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|command_index[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|command_index[0]~3 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|command_index[0]~3 .lut_mask = 64'h3333003633330032;
defparam \hdmit_init_mod|i2c|master|command_index[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N53
dffeas \hdmit_init_mod|i2c|master|command_index[0] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|command_index[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|command_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|command_index[0] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|command_index[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N33
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|count[2]~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|count[2]~1_combout  = ( \hdmit_init_mod|i2c|master|command_index [1] & ( (\hdmit_init_mod|i2c|master|command_index [0] & \hdmit_init_mod|i2c|master|state [2]) ) ) # ( !\hdmit_init_mod|i2c|master|command_index [1] & ( 
// \hdmit_init_mod|i2c|master|state [2] ) )

	.dataa(!\hdmit_init_mod|i2c|master|command_index [0]),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|count[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[2]~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|count[2]~1 .lut_mask = 64'h0F0F0F0F05050505;
defparam \hdmit_init_mod|i2c|master|count[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N51
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|count[2]~2 (
// Equation(s):
// \hdmit_init_mod|i2c|master|count[2]~2_combout  = ( \hdmit_init_mod|i2c|master|count[2]~1_combout  & ( (\hdmit_init_mod|i2c|master|command_index[1]~0_combout  & ((!\hdmit_init_mod|i2c|master|current_data[0]~0_combout ) # 
// ((\hdmit_init_mod|i2c|master|Equal0~0_combout  & \hdmit_init_mod|i2c|master|Equal0~1_combout )))) ) ) # ( !\hdmit_init_mod|i2c|master|count[2]~1_combout  & ( (\hdmit_init_mod|i2c|master|command_index[1]~0_combout  & 
// !\hdmit_init_mod|i2c|master|current_data[0]~0_combout ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|command_index[1]~0_combout ),
	.datab(!\hdmit_init_mod|i2c|master|Equal0~0_combout ),
	.datac(!\hdmit_init_mod|i2c|master|current_data[0]~0_combout ),
	.datad(!\hdmit_init_mod|i2c|master|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|count[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|count[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[2]~2 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|count[2]~2 .lut_mask = 64'h5050505050515051;
defparam \hdmit_init_mod|i2c|master|count[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N10
dffeas \hdmit_init_mod|i2c|master|count[1] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[2]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[1] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N48
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Equal0~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Equal0~1_combout  = (\hdmit_init_mod|i2c|master|count [0] & !\hdmit_init_mod|i2c|master|count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|count [0]),
	.datad(!\hdmit_init_mod|i2c|master|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Equal0~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Equal0~1 .lut_mask = 64'h0F000F000F000F00;
defparam \hdmit_init_mod|i2c|master|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N30
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector7~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector7~0_combout  = ( !\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  & ( (!\hdmit_init_mod|i2c|master|command_index [0] & (\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & \hdmit_init_mod|i2c|master|command_index [1])) ) 
// )

	.dataa(!\hdmit_init_mod|i2c|master|command_index [0]),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datad(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector7~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector7~0 .lut_mask = 64'h000A000A00000000;
defparam \hdmit_init_mod|i2c|master|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N21
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector7~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector7~1_combout  = ( \hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  & ( !\hdmit_init_mod|i2c|master|state [2] $ (((!\hdmit_init_mod|i2c|master|state [0]) # (\hdmit_init_mod|i2c|master|state [3]))) ) ) # ( 
// !\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  & ( (\hdmit_init_mod|i2c|master|state [2] & ((!\hdmit_init_mod|i2c|master|state [0]) # (\hdmit_init_mod|i2c|master|state [3]))) ) )

	.dataa(!\hdmit_init_mod|i2c|master|state [0]),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|state [2]),
	.datad(!\hdmit_init_mod|i2c|master|state [3]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector7~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector7~1 .lut_mask = 64'h0A0F0A0F5A0F5A0F;
defparam \hdmit_init_mod|i2c|master|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N18
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector7~2 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector7~2_combout  = ( \hdmit_init_mod|i2c|master|Selector7~1_combout  ) # ( !\hdmit_init_mod|i2c|master|Selector7~1_combout  & ( (\hdmit_init_mod|i2c|master|Equal0~1_combout  & (\hdmit_init_mod|i2c|master|Equal0~0_combout  & 
// \hdmit_init_mod|i2c|master|Selector7~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|i2c|master|Equal0~1_combout ),
	.datac(!\hdmit_init_mod|i2c|master|Equal0~0_combout ),
	.datad(!\hdmit_init_mod|i2c|master|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector7~2 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector7~2 .lut_mask = 64'h00030003FFFFFFFF;
defparam \hdmit_init_mod|i2c|master|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N20
dffeas \hdmit_init_mod|i2c|master|state[2]~DUPLICATE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|state[2]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|state[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N36
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|count[2]~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|count[2]~0_combout  = ( \hdmit_init_mod|i2c|master|state [0] ) # ( !\hdmit_init_mod|i2c|master|state [0] & ( (!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ) # (\hdmit_init_mod|i2c|master|state [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datad(!\hdmit_init_mod|i2c|master|state [3]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|count[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[2]~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|count[2]~0 .lut_mask = 64'hF0FFF0FFFFFFFFFF;
defparam \hdmit_init_mod|i2c|master|count[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N2
dffeas \hdmit_init_mod|i2c|master|count[0] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[2]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[0] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N3
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Add0~25 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Add0~25_sumout  = SUM(( \hdmit_init_mod|i2c|master|count[1]~DUPLICATE_q  ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~30  ))
// \hdmit_init_mod|i2c|master|Add0~26  = CARRY(( \hdmit_init_mod|i2c|master|count[1]~DUPLICATE_q  ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmit_init_mod|i2c|master|count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|i2c|master|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|i2c|master|Add0~25_sumout ),
	.cout(\hdmit_init_mod|i2c|master|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Add0~25 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmit_init_mod|i2c|master|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N11
dffeas \hdmit_init_mod|i2c|master|count[1]~DUPLICATE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[2]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N6
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Add0~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Add0~1_sumout  = SUM(( \hdmit_init_mod|i2c|master|count [2] ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~26  ))
// \hdmit_init_mod|i2c|master|Add0~2  = CARRY(( \hdmit_init_mod|i2c|master|count [2] ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmit_init_mod|i2c|master|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|i2c|master|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|i2c|master|Add0~1_sumout ),
	.cout(\hdmit_init_mod|i2c|master|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Add0~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmit_init_mod|i2c|master|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N8
dffeas \hdmit_init_mod|i2c|master|count[2] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[2]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[2] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N9
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Add0~5 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Add0~5_sumout  = SUM(( \hdmit_init_mod|i2c|master|count [3] ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~2  ))
// \hdmit_init_mod|i2c|master|Add0~6  = CARRY(( \hdmit_init_mod|i2c|master|count [3] ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmit_init_mod|i2c|master|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|i2c|master|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|i2c|master|Add0~5_sumout ),
	.cout(\hdmit_init_mod|i2c|master|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Add0~5 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmit_init_mod|i2c|master|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N5
dffeas \hdmit_init_mod|i2c|master|count[3] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[2]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[3] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N12
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Add0~9 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Add0~9_sumout  = SUM(( \hdmit_init_mod|i2c|master|count [4] ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~6  ))
// \hdmit_init_mod|i2c|master|Add0~10  = CARRY(( \hdmit_init_mod|i2c|master|count [4] ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmit_init_mod|i2c|master|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|i2c|master|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|i2c|master|Add0~9_sumout ),
	.cout(\hdmit_init_mod|i2c|master|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Add0~9 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmit_init_mod|i2c|master|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N56
dffeas \hdmit_init_mod|i2c|master|count[4] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[2]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[4] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N15
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Add0~13 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Add0~13_sumout  = SUM(( \hdmit_init_mod|i2c|master|count [5] ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~10  ))
// \hdmit_init_mod|i2c|master|Add0~14  = CARRY(( \hdmit_init_mod|i2c|master|count [5] ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmit_init_mod|i2c|master|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|i2c|master|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|i2c|master|Add0~13_sumout ),
	.cout(\hdmit_init_mod|i2c|master|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Add0~13 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmit_init_mod|i2c|master|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N38
dffeas \hdmit_init_mod|i2c|master|count[5] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[2]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[5] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N18
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Add0~17 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Add0~17_sumout  = SUM(( \hdmit_init_mod|i2c|master|count [6] ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~14  ))
// \hdmit_init_mod|i2c|master|Add0~18  = CARRY(( \hdmit_init_mod|i2c|master|count [6] ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmit_init_mod|i2c|master|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|i2c|master|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|i2c|master|Add0~17_sumout ),
	.cout(\hdmit_init_mod|i2c|master|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Add0~17 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmit_init_mod|i2c|master|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N59
dffeas \hdmit_init_mod|i2c|master|count[6] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[2]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[6] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N21
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Add0~21 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Add0~21_sumout  = SUM(( \hdmit_init_mod|i2c|master|count [7] ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|i2c|master|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|i2c|master|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Add0~21 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmit_init_mod|i2c|master|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N14
dffeas \hdmit_init_mod|i2c|master|count[7] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[2]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[7] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N15
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Equal0~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Equal0~0_combout  = ( !\hdmit_init_mod|i2c|master|count [4] & ( !\hdmit_init_mod|i2c|master|count [2] & ( (\hdmit_init_mod|i2c|master|count [3] & (!\hdmit_init_mod|i2c|master|count [7] & (!\hdmit_init_mod|i2c|master|count [6] & 
// !\hdmit_init_mod|i2c|master|count [5]))) ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|count [3]),
	.datab(!\hdmit_init_mod|i2c|master|count [7]),
	.datac(!\hdmit_init_mod|i2c|master|count [6]),
	.datad(!\hdmit_init_mod|i2c|master|count [5]),
	.datae(!\hdmit_init_mod|i2c|master|count [4]),
	.dataf(!\hdmit_init_mod|i2c|master|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Equal0~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Equal0~0 .lut_mask = 64'h4000000000000000;
defparam \hdmit_init_mod|i2c|master|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N43
dffeas \hdmit_init_mod|i2c|master|state[1] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|state[1]~1_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|state[1] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|state[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N27
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|ack~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|ack~1_combout  = ( \hdmit_init_mod|i2c|master|state [1] & ( \hdmit_init_mod|i2c|master|state [3] & ( (\hdmit_init_mod|i2c|master|ack~q  & ((!\hdmit_init_mod|i2c|master|state [0]) # (\hdmit_init_mod|i2c|master|state [2]))) ) ) ) 
// # ( !\hdmit_init_mod|i2c|master|state [1] & ( \hdmit_init_mod|i2c|master|state [3] & ( \hdmit_init_mod|i2c|master|ack~q  ) ) ) # ( \hdmit_init_mod|i2c|master|state [1] & ( !\hdmit_init_mod|i2c|master|state [3] & ( \hdmit_init_mod|i2c|master|ack~q  ) ) ) # 
// ( !\hdmit_init_mod|i2c|master|state [1] & ( !\hdmit_init_mod|i2c|master|state [3] & ( (!\hdmit_init_mod|i2c|master|ack~q  & (\hdmit_init_mod|i2c|master|state [2] & \hdmit_init_mod|i2c|master|state [0])) # (\hdmit_init_mod|i2c|master|ack~q  & 
// ((\hdmit_init_mod|i2c|master|state [0]) # (\hdmit_init_mod|i2c|master|state [2]))) ) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|i2c|master|ack~q ),
	.datac(!\hdmit_init_mod|i2c|master|state [2]),
	.datad(!\hdmit_init_mod|i2c|master|state [0]),
	.datae(!\hdmit_init_mod|i2c|master|state [1]),
	.dataf(!\hdmit_init_mod|i2c|master|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|ack~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|ack~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|ack~1 .lut_mask = 64'h033F333333333303;
defparam \hdmit_init_mod|i2c|master|ack~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N48
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|ack~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|ack~0_combout  = ( \hdmit_init_mod|i2c|master|Equal0~1_combout  & ( \hdmit_init_mod|i2c|master|ack~1_combout  & ( ((!\sr_latch_n|output_Q~combout  & (!\i2c_sda~input_o  & \hdmit_init_mod|i2c|master|Equal0~0_combout ))) # 
// (\hdmit_init_mod|i2c|master|ack~q ) ) ) ) # ( !\hdmit_init_mod|i2c|master|Equal0~1_combout  & ( \hdmit_init_mod|i2c|master|ack~1_combout  & ( \hdmit_init_mod|i2c|master|ack~q  ) ) ) # ( \hdmit_init_mod|i2c|master|Equal0~1_combout  & ( 
// !\hdmit_init_mod|i2c|master|ack~1_combout  & ( (\sr_latch_n|output_Q~combout  & \hdmit_init_mod|i2c|master|ack~q ) ) ) ) # ( !\hdmit_init_mod|i2c|master|Equal0~1_combout  & ( !\hdmit_init_mod|i2c|master|ack~1_combout  & ( (\sr_latch_n|output_Q~combout  & 
// \hdmit_init_mod|i2c|master|ack~q ) ) ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\hdmit_init_mod|i2c|master|ack~q ),
	.datac(!\i2c_sda~input_o ),
	.datad(!\hdmit_init_mod|i2c|master|Equal0~0_combout ),
	.datae(!\hdmit_init_mod|i2c|master|Equal0~1_combout ),
	.dataf(!\hdmit_init_mod|i2c|master|ack~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|ack~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|ack~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|ack~0 .lut_mask = 64'h11111111333333B3;
defparam \hdmit_init_mod|i2c|master|ack~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N20
dffeas \hdmit_init_mod|i2c|master|ack (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|ack~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|ack .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|ack .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N54
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|finish~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|finish~0_combout  = ( \hdmit_init_mod|i2c|master|state [1] & ( \hdmit_init_mod|i2c|master|state [3] & ( (\hdmit_init_mod|i2c|master|finish~q  & (((!\hdmit_init_mod|i2c|master|state [0]) # (\hdmit_init_mod|i2c|master|state [2])) 
// # (\sr_latch_n|output_Q~combout ))) ) ) ) # ( !\hdmit_init_mod|i2c|master|state [1] & ( \hdmit_init_mod|i2c|master|state [3] & ( ((!\sr_latch_n|output_Q~combout  & (\hdmit_init_mod|i2c|master|state [0] & !\hdmit_init_mod|i2c|master|state [2]))) # 
// (\hdmit_init_mod|i2c|master|finish~q ) ) ) ) # ( \hdmit_init_mod|i2c|master|state [1] & ( !\hdmit_init_mod|i2c|master|state [3] & ( \hdmit_init_mod|i2c|master|finish~q  ) ) ) # ( !\hdmit_init_mod|i2c|master|state [1] & ( !\hdmit_init_mod|i2c|master|state 
// [3] & ( ((!\sr_latch_n|output_Q~combout  & (!\hdmit_init_mod|i2c|master|state [0] & !\hdmit_init_mod|i2c|master|state [2]))) # (\hdmit_init_mod|i2c|master|finish~q ) ) ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\hdmit_init_mod|i2c|master|finish~q ),
	.datac(!\hdmit_init_mod|i2c|master|state [0]),
	.datad(!\hdmit_init_mod|i2c|master|state [2]),
	.datae(!\hdmit_init_mod|i2c|master|state [1]),
	.dataf(!\hdmit_init_mod|i2c|master|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|finish~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|finish~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|finish~0 .lut_mask = 64'hB33333333B333133;
defparam \hdmit_init_mod|i2c|master|finish~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N8
dffeas \hdmit_init_mod|i2c|master|finish (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|finish~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|finish~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|finish .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|finish .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N18
cyclonev_lcell_comb \hdmit_init_mod|Selector13~0 (
// Equation(s):
// \hdmit_init_mod|Selector13~0_combout  = ( \hdmit_init_mod|delay [2] & ( (\hdmit_init_mod|i2c|master|finish~q  & !\hdmit_init_mod|initialized~q ) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|i2c|master|finish~q ),
	.datac(!\hdmit_init_mod|initialized~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|delay [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector13~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector13~0 .lut_mask = 64'h0000000030303030;
defparam \hdmit_init_mod|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N15
cyclonev_lcell_comb \hdmit_init_mod|Selector15~0 (
// Equation(s):
// \hdmit_init_mod|Selector15~0_combout  = ( \hdmit_init_mod|initialized~q  & ( ((\hdmit_init_mod|i2c|master|ack~q  & \hdmit_init_mod|state.STATE_STOP~q )) # (\hdmit_init_mod|state.STATE_CHECK~q ) ) ) # ( !\hdmit_init_mod|initialized~q  & ( 
// (\hdmit_init_mod|state.STATE_CHECK~q ) # (\hdmit_init_mod|state.STATE_STOP~q ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|ack~q ),
	.datab(gnd),
	.datac(!\hdmit_init_mod|state.STATE_STOP~q ),
	.datad(!\hdmit_init_mod|state.STATE_CHECK~q ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|initialized~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector15~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector15~0 .lut_mask = 64'h0FFF0FFF05FF05FF;
defparam \hdmit_init_mod|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N26
dffeas \hdmit_init_mod|state.STATE_STOP (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector15~0_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|state.STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|state.STATE_STOP .is_wysiwyg = "true";
defparam \hdmit_init_mod|state.STATE_STOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N51
cyclonev_lcell_comb \hdmit_init_mod|Selector1~0 (
// Equation(s):
// \hdmit_init_mod|Selector1~0_combout  = ( \hdmit_init_mod|i2c|master|ack~q  & ( (\hdmit_init_mod|state.STATE_STOP~q  & \hdmit_init_mod|initialized~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|state.STATE_STOP~q ),
	.datad(!\hdmit_init_mod|initialized~q ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|ack~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector1~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector1~0 .lut_mask = 64'h00000000000F000F;
defparam \hdmit_init_mod|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N0
cyclonev_lcell_comb \hdmit_init_mod|Add1~5 (
// Equation(s):
// \hdmit_init_mod|Add1~5_sumout  = SUM(( \hdmit_init_mod|count [0] ) + ( !\hdmit_init_mod|initialized~q  ) + ( !VCC ))
// \hdmit_init_mod|Add1~6  = CARRY(( \hdmit_init_mod|count [0] ) + ( !\hdmit_init_mod|initialized~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|initialized~q ),
	.datad(!\hdmit_init_mod|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|Add1~5_sumout ),
	.cout(\hdmit_init_mod|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Add1~5 .extended_lut = "off";
defparam \hdmit_init_mod|Add1~5 .lut_mask = 64'h00000F0F000000FF;
defparam \hdmit_init_mod|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N9
cyclonev_lcell_comb \hdmit_init_mod|Selector6~0 (
// Equation(s):
// \hdmit_init_mod|Selector6~0_combout  = ( \hdmit_init_mod|Selector1~0_combout  & ( ((\hdmit_init_mod|count [0] & !\hdmit_init_mod|Selector2~0_combout )) # (\hdmit_init_mod|Add1~5_sumout ) ) ) # ( !\hdmit_init_mod|Selector1~0_combout  & ( 
// (\hdmit_init_mod|count [0] & !\hdmit_init_mod|Selector2~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|count [0]),
	.datac(!\hdmit_init_mod|Selector2~0_combout ),
	.datad(!\hdmit_init_mod|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector6~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector6~0 .lut_mask = 64'h3030303030FF30FF;
defparam \hdmit_init_mod|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N38
dffeas \hdmit_init_mod|count[0] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|count[0] .is_wysiwyg = "true";
defparam \hdmit_init_mod|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N3
cyclonev_lcell_comb \hdmit_init_mod|Add1~21 (
// Equation(s):
// \hdmit_init_mod|Add1~21_sumout  = SUM(( \hdmit_init_mod|count [1] ) + ( GND ) + ( \hdmit_init_mod|Add1~6  ))
// \hdmit_init_mod|Add1~22  = CARRY(( \hdmit_init_mod|count [1] ) + ( GND ) + ( \hdmit_init_mod|Add1~6  ))

	.dataa(!\hdmit_init_mod|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|Add1~21_sumout ),
	.cout(\hdmit_init_mod|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Add1~21 .extended_lut = "off";
defparam \hdmit_init_mod|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \hdmit_init_mod|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N21
cyclonev_lcell_comb \hdmit_init_mod|Selector5~0 (
// Equation(s):
// \hdmit_init_mod|Selector5~0_combout  = (!\hdmit_init_mod|Add1~21_sumout  & (!\hdmit_init_mod|Selector2~0_combout  & ((\hdmit_init_mod|count [1])))) # (\hdmit_init_mod|Add1~21_sumout  & (((!\hdmit_init_mod|Selector2~0_combout  & \hdmit_init_mod|count [1])) 
// # (\hdmit_init_mod|Selector1~0_combout )))

	.dataa(!\hdmit_init_mod|Add1~21_sumout ),
	.datab(!\hdmit_init_mod|Selector2~0_combout ),
	.datac(!\hdmit_init_mod|Selector1~0_combout ),
	.datad(!\hdmit_init_mod|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector5~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector5~0 .lut_mask = 64'h05CD05CD05CD05CD;
defparam \hdmit_init_mod|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N8
dffeas \hdmit_init_mod|count[1] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|count[1] .is_wysiwyg = "true";
defparam \hdmit_init_mod|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N6
cyclonev_lcell_comb \hdmit_init_mod|Add1~13 (
// Equation(s):
// \hdmit_init_mod|Add1~13_sumout  = SUM(( \hdmit_init_mod|count [2] ) + ( GND ) + ( \hdmit_init_mod|Add1~22  ))
// \hdmit_init_mod|Add1~14  = CARRY(( \hdmit_init_mod|count [2] ) + ( GND ) + ( \hdmit_init_mod|Add1~22  ))

	.dataa(gnd),
	.datab(!\hdmit_init_mod|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|Add1~13_sumout ),
	.cout(\hdmit_init_mod|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Add1~13 .extended_lut = "off";
defparam \hdmit_init_mod|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \hdmit_init_mod|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N42
cyclonev_lcell_comb \hdmit_init_mod|Selector4~0 (
// Equation(s):
// \hdmit_init_mod|Selector4~0_combout  = ( \hdmit_init_mod|Selector2~0_combout  & ( (\hdmit_init_mod|Selector1~0_combout  & \hdmit_init_mod|Add1~13_sumout ) ) ) # ( !\hdmit_init_mod|Selector2~0_combout  & ( ((\hdmit_init_mod|Selector1~0_combout  & 
// \hdmit_init_mod|Add1~13_sumout )) # (\hdmit_init_mod|count [2]) ) )

	.dataa(!\hdmit_init_mod|count [2]),
	.datab(gnd),
	.datac(!\hdmit_init_mod|Selector1~0_combout ),
	.datad(!\hdmit_init_mod|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector4~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector4~0 .lut_mask = 64'h555F555F000F000F;
defparam \hdmit_init_mod|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N44
dffeas \hdmit_init_mod|count[2] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|count[2] .is_wysiwyg = "true";
defparam \hdmit_init_mod|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N9
cyclonev_lcell_comb \hdmit_init_mod|Add1~1 (
// Equation(s):
// \hdmit_init_mod|Add1~1_sumout  = SUM(( \hdmit_init_mod|count [3] ) + ( GND ) + ( \hdmit_init_mod|Add1~14  ))
// \hdmit_init_mod|Add1~2  = CARRY(( \hdmit_init_mod|count [3] ) + ( GND ) + ( \hdmit_init_mod|Add1~14  ))

	.dataa(!\hdmit_init_mod|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|Add1~1_sumout ),
	.cout(\hdmit_init_mod|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Add1~1 .extended_lut = "off";
defparam \hdmit_init_mod|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \hdmit_init_mod|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N12
cyclonev_lcell_comb \hdmit_init_mod|Add1~17 (
// Equation(s):
// \hdmit_init_mod|Add1~17_sumout  = SUM(( \hdmit_init_mod|count [4] ) + ( GND ) + ( \hdmit_init_mod|Add1~2  ))
// \hdmit_init_mod|Add1~18  = CARRY(( \hdmit_init_mod|count [4] ) + ( GND ) + ( \hdmit_init_mod|Add1~2  ))

	.dataa(gnd),
	.datab(!\hdmit_init_mod|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|Add1~17_sumout ),
	.cout(\hdmit_init_mod|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Add1~17 .extended_lut = "off";
defparam \hdmit_init_mod|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \hdmit_init_mod|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N39
cyclonev_lcell_comb \hdmit_init_mod|Selector2~1 (
// Equation(s):
// \hdmit_init_mod|Selector2~1_combout  = ( \hdmit_init_mod|Add1~17_sumout  & ( ((\hdmit_init_mod|count [4] & !\hdmit_init_mod|Selector2~0_combout )) # (\hdmit_init_mod|Selector1~0_combout ) ) ) # ( !\hdmit_init_mod|Add1~17_sumout  & ( (\hdmit_init_mod|count 
// [4] & !\hdmit_init_mod|Selector2~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|count [4]),
	.datac(!\hdmit_init_mod|Selector2~0_combout ),
	.datad(!\hdmit_init_mod|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector2~1 .extended_lut = "off";
defparam \hdmit_init_mod|Selector2~1 .lut_mask = 64'h3030303030FF30FF;
defparam \hdmit_init_mod|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N41
dffeas \hdmit_init_mod|count[4] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|count[4] .is_wysiwyg = "true";
defparam \hdmit_init_mod|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N15
cyclonev_lcell_comb \hdmit_init_mod|Add1~9 (
// Equation(s):
// \hdmit_init_mod|Add1~9_sumout  = SUM(( \hdmit_init_mod|count [5] ) + ( GND ) + ( \hdmit_init_mod|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Add1~9 .extended_lut = "off";
defparam \hdmit_init_mod|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmit_init_mod|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N24
cyclonev_lcell_comb \hdmit_init_mod|Selector1~1 (
// Equation(s):
// \hdmit_init_mod|Selector1~1_combout  = ( \hdmit_init_mod|Add1~9_sumout  & ( ((\hdmit_init_mod|count [5] & !\hdmit_init_mod|Selector2~0_combout )) # (\hdmit_init_mod|Selector1~0_combout ) ) ) # ( !\hdmit_init_mod|Add1~9_sumout  & ( (\hdmit_init_mod|count 
// [5] & !\hdmit_init_mod|Selector2~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|Selector1~0_combout ),
	.datac(!\hdmit_init_mod|count [5]),
	.datad(!\hdmit_init_mod|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector1~1 .extended_lut = "off";
defparam \hdmit_init_mod|Selector1~1 .lut_mask = 64'h0F000F003F333F33;
defparam \hdmit_init_mod|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N47
dffeas \hdmit_init_mod|count[5] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|count[5] .is_wysiwyg = "true";
defparam \hdmit_init_mod|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N9
cyclonev_lcell_comb \hdmit_init_mod|always0~1 (
// Equation(s):
// \hdmit_init_mod|always0~1_combout  = ( !\hdmit_init_mod|initialized~q  & ( (!\hdmit_init_mod|count [2] & (!\hdmit_init_mod|count [1] & (\hdmit_init_mod|count [4] & !\hdmit_init_mod|count [5]))) ) )

	.dataa(!\hdmit_init_mod|count [2]),
	.datab(!\hdmit_init_mod|count [1]),
	.datac(!\hdmit_init_mod|count [4]),
	.datad(!\hdmit_init_mod|count [5]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|initialized~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|always0~1 .extended_lut = "off";
defparam \hdmit_init_mod|always0~1 .lut_mask = 64'h0800080000000000;
defparam \hdmit_init_mod|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N27
cyclonev_lcell_comb \hdmit_init_mod|Selector12~0 (
// Equation(s):
// \hdmit_init_mod|Selector12~0_combout  = ( \hdmit_init_mod|always0~0_combout  & ( (!\hdmit_init_mod|state.STATE_BEGIN~q ) # ((\hdmit_init_mod|state.STATE_IDLE~q  & ((!\hdmit_init_mod|Selector13~0_combout ) # (\hdmit_init_mod|always0~1_combout )))) ) ) # ( 
// !\hdmit_init_mod|always0~0_combout  & ( (!\hdmit_init_mod|state.STATE_BEGIN~q ) # ((\hdmit_init_mod|state.STATE_IDLE~q  & !\hdmit_init_mod|Selector13~0_combout )) ) )

	.dataa(!\hdmit_init_mod|state.STATE_BEGIN~q ),
	.datab(!\hdmit_init_mod|state.STATE_IDLE~q ),
	.datac(!\hdmit_init_mod|Selector13~0_combout ),
	.datad(!\hdmit_init_mod|always0~1_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector12~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector12~0 .lut_mask = 64'hBABABABABABBBABB;
defparam \hdmit_init_mod|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N29
dffeas \hdmit_init_mod|state.STATE_IDLE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|state.STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|state.STATE_IDLE .is_wysiwyg = "true";
defparam \hdmit_init_mod|state.STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N12
cyclonev_lcell_comb \hdmit_init_mod|Selector10~0 (
// Equation(s):
// \hdmit_init_mod|Selector10~0_combout  = ( \hdmit_init_mod|state.STATE_IDLE~q  & ( !\hdmit_init_mod|delay [0] ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|delay [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|state.STATE_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector10~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector10~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \hdmit_init_mod|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N24
cyclonev_lcell_comb \hdmit_init_mod|delay[1]~0 (
// Equation(s):
// \hdmit_init_mod|delay[1]~0_combout  = ( \hdmit_init_mod|delay [2] & ( (!\hdmit_init_mod|state.STATE_BEGIN~q  & !\sr_latch_n|output_Q~combout ) ) ) # ( !\hdmit_init_mod|delay [2] & ( (!\sr_latch_n|output_Q~combout  & ((!\hdmit_init_mod|state.STATE_BEGIN~q 
// ) # (\hdmit_init_mod|state.STATE_IDLE~q ))) ) )

	.dataa(!\hdmit_init_mod|state.STATE_BEGIN~q ),
	.datab(!\hdmit_init_mod|state.STATE_IDLE~q ),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|delay [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|delay[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|delay[1]~0 .extended_lut = "off";
defparam \hdmit_init_mod|delay[1]~0 .lut_mask = 64'hB0B0B0B0A0A0A0A0;
defparam \hdmit_init_mod|delay[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N59
dffeas \hdmit_init_mod|delay[0] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hdmit_init_mod|delay[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|delay[0] .is_wysiwyg = "true";
defparam \hdmit_init_mod|delay[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N57
cyclonev_lcell_comb \hdmit_init_mod|Selector9~0 (
// Equation(s):
// \hdmit_init_mod|Selector9~0_combout  = ( \hdmit_init_mod|state.STATE_IDLE~q  & ( !\hdmit_init_mod|delay [1] $ (!\hdmit_init_mod|delay [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|delay [1]),
	.datad(!\hdmit_init_mod|delay [0]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|state.STATE_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector9~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector9~0 .lut_mask = 64'h000000000FF00FF0;
defparam \hdmit_init_mod|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N44
dffeas \hdmit_init_mod|delay[1] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hdmit_init_mod|delay[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|delay[1] .is_wysiwyg = "true";
defparam \hdmit_init_mod|delay[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N12
cyclonev_lcell_comb \hdmit_init_mod|Selector8~0 (
// Equation(s):
// \hdmit_init_mod|Selector8~0_combout  = ( !\hdmit_init_mod|delay [2] & ( (\hdmit_init_mod|state.STATE_IDLE~q  & (\hdmit_init_mod|delay [0] & (\hdmit_init_mod|delay [1]))) ) ) # ( \hdmit_init_mod|delay [2] & ( ((((\hdmit_init_mod|state.STATE_WRITE~q ) # 
// (\hdmit_init_mod|state.STATE_CHECK~q )) # (\hdmit_init_mod|state.STATE_STOP~q ))) # (\hdmit_init_mod|state.STATE_IDLE~q ) ) )

	.dataa(!\hdmit_init_mod|state.STATE_IDLE~q ),
	.datab(!\hdmit_init_mod|delay [0]),
	.datac(!\hdmit_init_mod|state.STATE_STOP~q ),
	.datad(!\hdmit_init_mod|state.STATE_CHECK~q ),
	.datae(!\hdmit_init_mod|delay [2]),
	.dataf(!\hdmit_init_mod|state.STATE_WRITE~q ),
	.datag(!\hdmit_init_mod|delay [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector8~0 .extended_lut = "on";
defparam \hdmit_init_mod|Selector8~0 .lut_mask = 64'h01015FFF0101FFFF;
defparam \hdmit_init_mod|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N56
dffeas \hdmit_init_mod|delay[2] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|delay[2] .is_wysiwyg = "true";
defparam \hdmit_init_mod|delay[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N39
cyclonev_lcell_comb \hdmit_init_mod|Selector7~0 (
// Equation(s):
// \hdmit_init_mod|Selector7~0_combout  = ( \hdmit_init_mod|always0~1_combout  & ( \hdmit_init_mod|state.STATE_IDLE~q  & ( ((\hdmit_init_mod|delay [2] & \hdmit_init_mod|always0~0_combout )) # (\hdmit_init_mod|initialized~q ) ) ) ) # ( 
// !\hdmit_init_mod|always0~1_combout  & ( \hdmit_init_mod|state.STATE_IDLE~q  & ( \hdmit_init_mod|initialized~q  ) ) ) # ( \hdmit_init_mod|always0~1_combout  & ( !\hdmit_init_mod|state.STATE_IDLE~q  & ( (\hdmit_init_mod|state.STATE_BEGIN~q  & 
// \hdmit_init_mod|initialized~q ) ) ) ) # ( !\hdmit_init_mod|always0~1_combout  & ( !\hdmit_init_mod|state.STATE_IDLE~q  & ( (\hdmit_init_mod|state.STATE_BEGIN~q  & \hdmit_init_mod|initialized~q ) ) ) )

	.dataa(!\hdmit_init_mod|delay [2]),
	.datab(!\hdmit_init_mod|always0~0_combout ),
	.datac(!\hdmit_init_mod|state.STATE_BEGIN~q ),
	.datad(!\hdmit_init_mod|initialized~q ),
	.datae(!\hdmit_init_mod|always0~1_combout ),
	.dataf(!\hdmit_init_mod|state.STATE_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector7~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector7~0 .lut_mask = 64'h000F000F00FF11FF;
defparam \hdmit_init_mod|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N29
dffeas \hdmit_init_mod|initialized (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|initialized~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|initialized .is_wysiwyg = "true";
defparam \hdmit_init_mod|initialized .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N21
cyclonev_lcell_comb \hdmit_init_mod|Selector11~0 (
// Equation(s):
// \hdmit_init_mod|Selector11~0_combout  = ( \hdmit_init_mod|state.STATE_STOP~q  & ( (!\hdmit_init_mod|initialized~q ) # (\hdmit_init_mod|i2c|master|ack~q ) ) ) # ( !\hdmit_init_mod|state.STATE_STOP~q  )

	.dataa(!\hdmit_init_mod|i2c|master|ack~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmit_init_mod|initialized~q ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|state.STATE_STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector11~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector11~0 .lut_mask = 64'hFFFFFFFFFF55FF55;
defparam \hdmit_init_mod|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N14
dffeas \hdmit_init_mod|state.STATE_BEGIN (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector11~0_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|state.STATE_BEGIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|state.STATE_BEGIN .is_wysiwyg = "true";
defparam \hdmit_init_mod|state.STATE_BEGIN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N42
cyclonev_lcell_comb \hdmit_init_mod|Selector2~0 (
// Equation(s):
// \hdmit_init_mod|Selector2~0_combout  = ( \hdmit_init_mod|i2c|master|ack~q  & ( (!\hdmit_init_mod|state.STATE_STOP~q  & (!\hdmit_init_mod|state.STATE_BEGIN~q )) # (\hdmit_init_mod|state.STATE_STOP~q  & ((\hdmit_init_mod|initialized~q ))) ) ) # ( 
// !\hdmit_init_mod|i2c|master|ack~q  & ( (!\hdmit_init_mod|state.STATE_BEGIN~q  & !\hdmit_init_mod|state.STATE_STOP~q ) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|state.STATE_BEGIN~q ),
	.datac(!\hdmit_init_mod|state.STATE_STOP~q ),
	.datad(!\hdmit_init_mod|initialized~q ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|ack~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector2~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector2~0 .lut_mask = 64'hC0C0C0C0C0CFC0CF;
defparam \hdmit_init_mod|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N18
cyclonev_lcell_comb \hdmit_init_mod|Selector3~0 (
// Equation(s):
// \hdmit_init_mod|Selector3~0_combout  = ( \hdmit_init_mod|Add1~1_sumout  & ( ((!\hdmit_init_mod|Selector2~0_combout  & \hdmit_init_mod|count [3])) # (\hdmit_init_mod|Selector1~0_combout ) ) ) # ( !\hdmit_init_mod|Add1~1_sumout  & ( 
// (!\hdmit_init_mod|Selector2~0_combout  & \hdmit_init_mod|count [3]) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|Selector2~0_combout ),
	.datac(!\hdmit_init_mod|count [3]),
	.datad(!\hdmit_init_mod|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector3~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector3~0 .lut_mask = 64'h0C0C0C0C0CFF0CFF;
defparam \hdmit_init_mod|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N35
dffeas \hdmit_init_mod|count[3] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|count[3] .is_wysiwyg = "true";
defparam \hdmit_init_mod|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N30
cyclonev_lcell_comb \hdmit_init_mod|always0~0 (
// Equation(s):
// \hdmit_init_mod|always0~0_combout  = ( \hdmit_init_mod|count [0] & ( \hdmit_init_mod|count [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|always0~0 .extended_lut = "off";
defparam \hdmit_init_mod|always0~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \hdmit_init_mod|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N6
cyclonev_lcell_comb \hdmit_init_mod|Selector13~1 (
// Equation(s):
// \hdmit_init_mod|Selector13~1_combout  = ( \hdmit_init_mod|Selector13~0_combout  & ( (\hdmit_init_mod|state.STATE_IDLE~q  & ((!\hdmit_init_mod|always0~0_combout ) # (!\hdmit_init_mod|always0~1_combout ))) ) )

	.dataa(!\hdmit_init_mod|always0~0_combout ),
	.datab(gnd),
	.datac(!\hdmit_init_mod|state.STATE_IDLE~q ),
	.datad(!\hdmit_init_mod|always0~1_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector13~1 .extended_lut = "off";
defparam \hdmit_init_mod|Selector13~1 .lut_mask = 64'h000000000F0A0F0A;
defparam \hdmit_init_mod|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N8
dffeas \hdmit_init_mod|state.STATE_WRITE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|state.STATE_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|state.STATE_WRITE .is_wysiwyg = "true";
defparam \hdmit_init_mod|state.STATE_WRITE .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N38
dffeas \hdmit_init_mod|state.STATE_CHECK (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|state.STATE_WRITE~q ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|state.STATE_CHECK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|state.STATE_CHECK .is_wysiwyg = "true";
defparam \hdmit_init_mod|state.STATE_CHECK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N12
cyclonev_lcell_comb \hdmit_init_mod|Selector0~0 (
// Equation(s):
// \hdmit_init_mod|Selector0~0_combout  = ( \hdmit_init_mod|always0~0_combout  & ( (\hdmit_init_mod|state.STATE_IDLE~q  & ((!\hdmit_init_mod|always0~1_combout ) # (!\hdmit_init_mod|delay [2]))) ) ) # ( !\hdmit_init_mod|always0~0_combout  & ( 
// \hdmit_init_mod|state.STATE_IDLE~q  ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|always0~1_combout ),
	.datac(!\hdmit_init_mod|delay [2]),
	.datad(!\hdmit_init_mod|state.STATE_IDLE~q ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector0~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector0~0 .lut_mask = 64'h00FF00FF00FC00FC;
defparam \hdmit_init_mod|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N36
cyclonev_lcell_comb \hdmit_init_mod|Selector0~1 (
// Equation(s):
// \hdmit_init_mod|Selector0~1_combout  = ( \hdmit_init_mod|Selector0~0_combout  & ( (\hdmit_init_mod|state.STATE_WRITE~q ) # (\hdmit_init_mod|start~q ) ) ) # ( !\hdmit_init_mod|Selector0~0_combout  & ( ((\hdmit_init_mod|start~q  & 
// \hdmit_init_mod|state.STATE_CHECK~q )) # (\hdmit_init_mod|state.STATE_WRITE~q ) ) )

	.dataa(!\hdmit_init_mod|start~q ),
	.datab(gnd),
	.datac(!\hdmit_init_mod|state.STATE_CHECK~q ),
	.datad(!\hdmit_init_mod|state.STATE_WRITE~q ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector0~1 .extended_lut = "off";
defparam \hdmit_init_mod|Selector0~1 .lut_mask = 64'h05FF05FF55FF55FF;
defparam \hdmit_init_mod|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N38
dffeas \hdmit_init_mod|start (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|start .is_wysiwyg = "true";
defparam \hdmit_init_mod|start .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N39
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|state[0]~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|state[0]~0_combout  = ( \hdmit_init_mod|i2c|master|state [0] & ( (\hdmit_init_mod|i2c|master|state [3] & ((\hdmit_init_mod|i2c|master|state [2]) # (\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ))) ) ) # ( 
// !\hdmit_init_mod|i2c|master|state [0] & ( (!\hdmit_init_mod|i2c|master|state [3] & (((\hdmit_init_mod|i2c|master|state [2]) # (\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q )))) # (\hdmit_init_mod|i2c|master|state [3] & 
// (!\hdmit_init_mod|i2c|master|state [2] & ((!\hdmit_init_mod|start~q ) # (!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q )))) ) )

	.dataa(!\hdmit_init_mod|start~q ),
	.datab(!\hdmit_init_mod|i2c|master|state [3]),
	.datac(!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ),
	.datad(!\hdmit_init_mod|i2c|master|state [2]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|state[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|state[0]~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|state[0]~0 .lut_mask = 64'h3ECC3ECC03330333;
defparam \hdmit_init_mod|i2c|master|state[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N35
dffeas \hdmit_init_mod|i2c|master|state[0] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|state[0]~0_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|state[0] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N45
cyclonev_lcell_comb \hdmit_init_mod|Mux0~0 (
// Equation(s):
// \hdmit_init_mod|Mux0~0_combout  = ( \hdmit_init_mod|count [3] & ( ((\hdmit_init_mod|count [4] & ((\hdmit_init_mod|count [1]) # (\hdmit_init_mod|count [2])))) # (\hdmit_init_mod|count [5]) ) ) # ( !\hdmit_init_mod|count [3] & ( \hdmit_init_mod|count [5] ) 
// )

	.dataa(!\hdmit_init_mod|count [2]),
	.datab(!\hdmit_init_mod|count [4]),
	.datac(!\hdmit_init_mod|count [1]),
	.datad(!\hdmit_init_mod|count [5]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Mux0~0 .extended_lut = "off";
defparam \hdmit_init_mod|Mux0~0 .lut_mask = 64'h00FF00FF13FF13FF;
defparam \hdmit_init_mod|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N48
cyclonev_lcell_comb \hdmit_init_mod|Mux7~0 (
// Equation(s):
// \hdmit_init_mod|Mux7~0_combout  = ( \hdmit_init_mod|count [4] & ( (!\hdmit_init_mod|count [1] & (((!\hdmit_init_mod|count [2] & \hdmit_init_mod|count [3])))) # (\hdmit_init_mod|count [1] & (!\hdmit_init_mod|count [0] & ((!\hdmit_init_mod|count [3])))) ) ) 
// # ( !\hdmit_init_mod|count [4] & ( (!\hdmit_init_mod|count [0] & (\hdmit_init_mod|count [1] & (\hdmit_init_mod|count [2] & !\hdmit_init_mod|count [3]))) # (\hdmit_init_mod|count [0] & (!\hdmit_init_mod|count [1] & (!\hdmit_init_mod|count [2] $ 
// (!\hdmit_init_mod|count [3])))) ) )

	.dataa(!\hdmit_init_mod|count [0]),
	.datab(!\hdmit_init_mod|count [1]),
	.datac(!\hdmit_init_mod|count [2]),
	.datad(!\hdmit_init_mod|count [3]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Mux7~0 .extended_lut = "off";
defparam \hdmit_init_mod|Mux7~0 .lut_mask = 64'h0640064022C022C0;
defparam \hdmit_init_mod|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N9
cyclonev_lcell_comb \hdmit_init_mod|data[6] (
// Equation(s):
// \hdmit_init_mod|data [6] = ( \hdmit_init_mod|Mux7~0_combout  & ( (!\hdmit_init_mod|Mux0~0_combout ) # (\hdmit_init_mod|data [6]) ) ) # ( !\hdmit_init_mod|Mux7~0_combout  & ( (\hdmit_init_mod|data [6] & \hdmit_init_mod|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|data [6]),
	.datad(!\hdmit_init_mod|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|data [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|data[6] .extended_lut = "off";
defparam \hdmit_init_mod|data[6] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \hdmit_init_mod|data[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N21
cyclonev_lcell_comb \hdmit_init_mod|Mux15~0 (
// Equation(s):
// \hdmit_init_mod|Mux15~0_combout  = ( \hdmit_init_mod|count [2] & ( \hdmit_init_mod|count [0] & ( (!\hdmit_init_mod|count [1] & (!\hdmit_init_mod|count [4] & \hdmit_init_mod|count [3])) # (\hdmit_init_mod|count [1] & ((!\hdmit_init_mod|count [3]))) ) ) ) # 
// ( !\hdmit_init_mod|count [2] & ( \hdmit_init_mod|count [0] & ( (\hdmit_init_mod|count [3] & ((!\hdmit_init_mod|count [1]) # (!\hdmit_init_mod|count [4]))) ) ) ) # ( \hdmit_init_mod|count [2] & ( !\hdmit_init_mod|count [0] & ( (!\hdmit_init_mod|count [1] & 
// (!\hdmit_init_mod|count [4] $ (!\hdmit_init_mod|count [3]))) ) ) ) # ( !\hdmit_init_mod|count [2] & ( !\hdmit_init_mod|count [0] & ( (\hdmit_init_mod|count [3] & ((!\hdmit_init_mod|count [1]) # (!\hdmit_init_mod|count [4]))) ) ) )

	.dataa(!\hdmit_init_mod|count [1]),
	.datab(gnd),
	.datac(!\hdmit_init_mod|count [4]),
	.datad(!\hdmit_init_mod|count [3]),
	.datae(!\hdmit_init_mod|count [2]),
	.dataf(!\hdmit_init_mod|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Mux15~0 .extended_lut = "off";
defparam \hdmit_init_mod|Mux15~0 .lut_mask = 64'h00FA0AA000FA55A0;
defparam \hdmit_init_mod|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N51
cyclonev_lcell_comb \hdmit_init_mod|data[14] (
// Equation(s):
// \hdmit_init_mod|data [14] = ( \hdmit_init_mod|Mux15~0_combout  & ( (!\hdmit_init_mod|Mux0~0_combout ) # (\hdmit_init_mod|data [14]) ) ) # ( !\hdmit_init_mod|Mux15~0_combout  & ( (\hdmit_init_mod|data [14] & \hdmit_init_mod|Mux0~0_combout ) ) )

	.dataa(!\hdmit_init_mod|data [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmit_init_mod|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|data [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|data[14] .extended_lut = "off";
defparam \hdmit_init_mod|data[14] .lut_mask = 64'h00550055FF55FF55;
defparam \hdmit_init_mod|data[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N3
cyclonev_lcell_comb \hdmit_init_mod|Mux6~0 (
// Equation(s):
// \hdmit_init_mod|Mux6~0_combout  = ( \hdmit_init_mod|count [1] & ( (!\hdmit_init_mod|count [3] & (\hdmit_init_mod|count [4] & ((!\hdmit_init_mod|count [0]) # (!\hdmit_init_mod|count [2])))) # (\hdmit_init_mod|count [3] & (!\hdmit_init_mod|count [0] & 
// ((!\hdmit_init_mod|count [4])))) ) ) # ( !\hdmit_init_mod|count [1] & ( (!\hdmit_init_mod|count [2] & (\hdmit_init_mod|count [4] & ((\hdmit_init_mod|count [0]) # (\hdmit_init_mod|count [3])))) # (\hdmit_init_mod|count [2] & (!\hdmit_init_mod|count [3] & 
// (!\hdmit_init_mod|count [0] $ (!\hdmit_init_mod|count [4])))) ) )

	.dataa(!\hdmit_init_mod|count [3]),
	.datab(!\hdmit_init_mod|count [0]),
	.datac(!\hdmit_init_mod|count [2]),
	.datad(!\hdmit_init_mod|count [4]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Mux6~0 .extended_lut = "off";
defparam \hdmit_init_mod|Mux6~0 .lut_mask = 64'h0278027844A844A8;
defparam \hdmit_init_mod|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N0
cyclonev_lcell_comb \hdmit_init_mod|data[5] (
// Equation(s):
// \hdmit_init_mod|data [5] = ( \hdmit_init_mod|Mux6~0_combout  & ( (!\hdmit_init_mod|Mux0~0_combout ) # (\hdmit_init_mod|data [5]) ) ) # ( !\hdmit_init_mod|Mux6~0_combout  & ( (\hdmit_init_mod|data [5] & \hdmit_init_mod|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|data [5]),
	.datad(!\hdmit_init_mod|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|data [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|data[5] .extended_lut = "off";
defparam \hdmit_init_mod|data[5] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \hdmit_init_mod|data[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N54
cyclonev_lcell_comb \hdmit_init_mod|Mux14~0 (
// Equation(s):
// \hdmit_init_mod|Mux14~0_combout  = ( \hdmit_init_mod|count [0] & ( (\hdmit_init_mod|count [4] & ((!\hdmit_init_mod|count [2] & (!\hdmit_init_mod|count [3] $ (!\hdmit_init_mod|count [1]))) # (\hdmit_init_mod|count [2] & (!\hdmit_init_mod|count [3] & 
// !\hdmit_init_mod|count [1])))) ) ) # ( !\hdmit_init_mod|count [0] & ( (\hdmit_init_mod|count [4] & ((!\hdmit_init_mod|count [2] & (\hdmit_init_mod|count [3] & !\hdmit_init_mod|count [1])) # (\hdmit_init_mod|count [2] & (!\hdmit_init_mod|count [3] & 
// \hdmit_init_mod|count [1])))) ) )

	.dataa(!\hdmit_init_mod|count [4]),
	.datab(!\hdmit_init_mod|count [2]),
	.datac(!\hdmit_init_mod|count [3]),
	.datad(!\hdmit_init_mod|count [1]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Mux14~0 .extended_lut = "off";
defparam \hdmit_init_mod|Mux14~0 .lut_mask = 64'h0410041014401440;
defparam \hdmit_init_mod|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N33
cyclonev_lcell_comb \hdmit_init_mod|data[13] (
// Equation(s):
// \hdmit_init_mod|data [13] = ( \hdmit_init_mod|Mux14~0_combout  & ( (!\hdmit_init_mod|Mux0~0_combout ) # (\hdmit_init_mod|data [13]) ) ) # ( !\hdmit_init_mod|Mux14~0_combout  & ( (\hdmit_init_mod|data [13] & \hdmit_init_mod|Mux0~0_combout ) ) )

	.dataa(!\hdmit_init_mod|data [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmit_init_mod|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|data [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|data[13] .extended_lut = "off";
defparam \hdmit_init_mod|data[13] .lut_mask = 64'h00550055FF55FF55;
defparam \hdmit_init_mod|data[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N45
cyclonev_lcell_comb \hdmit_init_mod|Mux5~0 (
// Equation(s):
// \hdmit_init_mod|Mux5~0_combout  = ( \hdmit_init_mod|count [2] & ( \hdmit_init_mod|count [0] & ( (\hdmit_init_mod|count [4] & !\hdmit_init_mod|count [3]) ) ) ) # ( !\hdmit_init_mod|count [2] & ( \hdmit_init_mod|count [0] & ( (!\hdmit_init_mod|count [1] & 
// \hdmit_init_mod|count [4]) ) ) ) # ( !\hdmit_init_mod|count [2] & ( !\hdmit_init_mod|count [0] & ( (!\hdmit_init_mod|count [4] & (!\hdmit_init_mod|count [1] $ (!\hdmit_init_mod|count [3]))) ) ) )

	.dataa(!\hdmit_init_mod|count [1]),
	.datab(gnd),
	.datac(!\hdmit_init_mod|count [4]),
	.datad(!\hdmit_init_mod|count [3]),
	.datae(!\hdmit_init_mod|count [2]),
	.dataf(!\hdmit_init_mod|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Mux5~0 .extended_lut = "off";
defparam \hdmit_init_mod|Mux5~0 .lut_mask = 64'h50A000000A0A0F00;
defparam \hdmit_init_mod|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N6
cyclonev_lcell_comb \hdmit_init_mod|data[4] (
// Equation(s):
// \hdmit_init_mod|data [4] = ( \hdmit_init_mod|Mux5~0_combout  & ( (!\hdmit_init_mod|Mux0~0_combout ) # (\hdmit_init_mod|data [4]) ) ) # ( !\hdmit_init_mod|Mux5~0_combout  & ( (\hdmit_init_mod|data [4] & \hdmit_init_mod|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|data [4]),
	.datad(!\hdmit_init_mod|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|data [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|data[4] .extended_lut = "off";
defparam \hdmit_init_mod|data[4] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \hdmit_init_mod|data[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N51
cyclonev_lcell_comb \hdmit_init_mod|Mux13~0 (
// Equation(s):
// \hdmit_init_mod|Mux13~0_combout  = ( \hdmit_init_mod|count [0] & ( (!\hdmit_init_mod|count [2] & (((\hdmit_init_mod|count [4] & !\hdmit_init_mod|count [1])))) # (\hdmit_init_mod|count [2] & (!\hdmit_init_mod|count [4] $ (((!\hdmit_init_mod|count [3] & 
// \hdmit_init_mod|count [1]))))) ) ) # ( !\hdmit_init_mod|count [0] & ( (!\hdmit_init_mod|count [4] & (((\hdmit_init_mod|count [2])))) # (\hdmit_init_mod|count [4] & (!\hdmit_init_mod|count [3] & ((!\hdmit_init_mod|count [2]) # (\hdmit_init_mod|count 
// [1])))) ) )

	.dataa(!\hdmit_init_mod|count [3]),
	.datab(!\hdmit_init_mod|count [2]),
	.datac(!\hdmit_init_mod|count [4]),
	.datad(!\hdmit_init_mod|count [1]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Mux13~0 .extended_lut = "off";
defparam \hdmit_init_mod|Mux13~0 .lut_mask = 64'h383A383A3C123C12;
defparam \hdmit_init_mod|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N30
cyclonev_lcell_comb \hdmit_init_mod|data[12] (
// Equation(s):
// \hdmit_init_mod|data [12] = ( \hdmit_init_mod|Mux13~0_combout  & ( (!\hdmit_init_mod|Mux0~0_combout ) # (\hdmit_init_mod|data [12]) ) ) # ( !\hdmit_init_mod|Mux13~0_combout  & ( (\hdmit_init_mod|data [12] & \hdmit_init_mod|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|data [12]),
	.datad(!\hdmit_init_mod|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|data [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|data[12] .extended_lut = "off";
defparam \hdmit_init_mod|data[12] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \hdmit_init_mod|data[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N36
cyclonev_lcell_comb \hdmit_init_mod|Mux12~0 (
// Equation(s):
// \hdmit_init_mod|Mux12~0_combout  = ( \hdmit_init_mod|count [2] & ( (!\hdmit_init_mod|count [3] & ((!\hdmit_init_mod|count [0] & ((\hdmit_init_mod|count [1]))) # (\hdmit_init_mod|count [0] & (\hdmit_init_mod|count [4])))) # (\hdmit_init_mod|count [3] & 
// (!\hdmit_init_mod|count [4] & (\hdmit_init_mod|count [1] & \hdmit_init_mod|count [0]))) ) ) # ( !\hdmit_init_mod|count [2] & ( (!\hdmit_init_mod|count [3] & (\hdmit_init_mod|count [4] & ((!\hdmit_init_mod|count [1]) # (!\hdmit_init_mod|count [0])))) # 
// (\hdmit_init_mod|count [3] & ((!\hdmit_init_mod|count [1] & ((\hdmit_init_mod|count [0]))) # (\hdmit_init_mod|count [1] & (!\hdmit_init_mod|count [4])))) ) )

	.dataa(!\hdmit_init_mod|count [3]),
	.datab(!\hdmit_init_mod|count [4]),
	.datac(!\hdmit_init_mod|count [1]),
	.datad(!\hdmit_init_mod|count [0]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Mux12~0 .extended_lut = "off";
defparam \hdmit_init_mod|Mux12~0 .lut_mask = 64'h267426740A260A26;
defparam \hdmit_init_mod|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N48
cyclonev_lcell_comb \hdmit_init_mod|data[11] (
// Equation(s):
// \hdmit_init_mod|data [11] = ( \hdmit_init_mod|Mux12~0_combout  & ( (!\hdmit_init_mod|Mux0~0_combout ) # (\hdmit_init_mod|data [11]) ) ) # ( !\hdmit_init_mod|Mux12~0_combout  & ( (\hdmit_init_mod|data [11] & \hdmit_init_mod|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|data [11]),
	.datad(!\hdmit_init_mod|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|data [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|data[11] .extended_lut = "off";
defparam \hdmit_init_mod|data[11] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \hdmit_init_mod|data[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N51
cyclonev_lcell_comb \hdmit_init_mod|Mux3~0 (
// Equation(s):
// \hdmit_init_mod|Mux3~0_combout  = ( \hdmit_init_mod|count [4] & ( (!\hdmit_init_mod|count [0] & (!\hdmit_init_mod|count [1] & (!\hdmit_init_mod|count [3] & \hdmit_init_mod|count [2]))) # (\hdmit_init_mod|count [0] & (!\hdmit_init_mod|count [3] $ 
// (((!\hdmit_init_mod|count [1] & !\hdmit_init_mod|count [2]))))) ) ) # ( !\hdmit_init_mod|count [4] & ( (\hdmit_init_mod|count [1] & ((!\hdmit_init_mod|count [0] & (!\hdmit_init_mod|count [3] & \hdmit_init_mod|count [2])) # (\hdmit_init_mod|count [0] & 
// (\hdmit_init_mod|count [3] & !\hdmit_init_mod|count [2])))) ) )

	.dataa(!\hdmit_init_mod|count [0]),
	.datab(!\hdmit_init_mod|count [1]),
	.datac(!\hdmit_init_mod|count [3]),
	.datad(!\hdmit_init_mod|count [2]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Mux3~0 .extended_lut = "off";
defparam \hdmit_init_mod|Mux3~0 .lut_mask = 64'h0120012014D014D0;
defparam \hdmit_init_mod|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N3
cyclonev_lcell_comb \hdmit_init_mod|data[2] (
// Equation(s):
// \hdmit_init_mod|data [2] = ( \hdmit_init_mod|Mux0~0_combout  & ( \hdmit_init_mod|data [2] ) ) # ( !\hdmit_init_mod|Mux0~0_combout  & ( \hdmit_init_mod|Mux3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|Mux3~0_combout ),
	.datad(!\hdmit_init_mod|data [2]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|data [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|data[2] .extended_lut = "off";
defparam \hdmit_init_mod|data[2] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \hdmit_init_mod|data[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N15
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|current_data[7]~2 (
// Equation(s):
// \hdmit_init_mod|i2c|master|current_data[7]~2_combout  = ( \hdmit_init_mod|i2c|master|state [2] & ( (!\hdmit_init_mod|i2c|master|command_index [1] & !\hdmit_init_mod|i2c|master|command_index [0]) ) ) # ( !\hdmit_init_mod|i2c|master|state [2] & ( 
// !\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  ) )

	.dataa(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|command_index [0]),
	.datad(!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|current_data[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[7]~2 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|current_data[7]~2 .lut_mask = 64'hFF00FF00A0A0A0A0;
defparam \hdmit_init_mod|i2c|master|current_data[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N33
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|current_data[0]~5 (
// Equation(s):
// \hdmit_init_mod|i2c|master|current_data[0]~5_combout  = ( \hdmit_init_mod|i2c|master|state [0] & ( \hdmit_init_mod|i2c|master|state [2] & ( \hdmit_init_mod|i2c|master|current_data [0] ) ) ) # ( !\hdmit_init_mod|i2c|master|state [0] & ( 
// \hdmit_init_mod|i2c|master|state [2] & ( \hdmit_init_mod|i2c|master|current_data [0] ) ) ) # ( \hdmit_init_mod|i2c|master|state [0] & ( !\hdmit_init_mod|i2c|master|state [2] & ( (!\hdmit_init_mod|i2c|master|state [3] & ((!\sr_latch_n|output_Q~combout  & 
// (!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q )) # (\sr_latch_n|output_Q~combout  & ((\hdmit_init_mod|i2c|master|current_data [0]))))) # (\hdmit_init_mod|i2c|master|state [3] & (((\hdmit_init_mod|i2c|master|current_data [0])))) ) ) ) # ( 
// !\hdmit_init_mod|i2c|master|state [0] & ( !\hdmit_init_mod|i2c|master|state [2] & ( \hdmit_init_mod|i2c|master|current_data [0] ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ),
	.datab(!\hdmit_init_mod|i2c|master|current_data [0]),
	.datac(!\hdmit_init_mod|i2c|master|state [3]),
	.datad(!\sr_latch_n|output_Q~combout ),
	.datae(!\hdmit_init_mod|i2c|master|state [0]),
	.dataf(!\hdmit_init_mod|i2c|master|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|current_data[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[0]~5 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|current_data[0]~5 .lut_mask = 64'h3333A33333333333;
defparam \hdmit_init_mod|i2c|master|current_data[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N27
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|current_data[0]~3 (
// Equation(s):
// \hdmit_init_mod|i2c|master|current_data[0]~3_combout  = ( !\hdmit_init_mod|i2c|master|command_index [1] & ( !\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|current_data[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[0]~3 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|current_data[0]~3 .lut_mask = 64'hF0F0F0F000000000;
defparam \hdmit_init_mod|i2c|master|current_data[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N42
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|current_data[0]~6 (
// Equation(s):
// \hdmit_init_mod|i2c|master|current_data[0]~6_combout  = ( \sr_latch_n|output_Q~combout  & ( \hdmit_init_mod|i2c|master|Equal0~0_combout  & ( \hdmit_init_mod|i2c|master|current_data[0]~5_combout  ) ) ) # ( !\sr_latch_n|output_Q~combout  & ( 
// \hdmit_init_mod|i2c|master|Equal0~0_combout  & ( ((\hdmit_init_mod|i2c|master|current_data[0]~0_combout  & (\hdmit_init_mod|i2c|master|Equal0~1_combout  & \hdmit_init_mod|i2c|master|current_data[0]~3_combout ))) # 
// (\hdmit_init_mod|i2c|master|current_data[0]~5_combout ) ) ) ) # ( \sr_latch_n|output_Q~combout  & ( !\hdmit_init_mod|i2c|master|Equal0~0_combout  & ( \hdmit_init_mod|i2c|master|current_data[0]~5_combout  ) ) ) # ( !\sr_latch_n|output_Q~combout  & ( 
// !\hdmit_init_mod|i2c|master|Equal0~0_combout  & ( \hdmit_init_mod|i2c|master|current_data[0]~5_combout  ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|current_data[0]~0_combout ),
	.datab(!\hdmit_init_mod|i2c|master|Equal0~1_combout ),
	.datac(!\hdmit_init_mod|i2c|master|current_data[0]~5_combout ),
	.datad(!\hdmit_init_mod|i2c|master|current_data[0]~3_combout ),
	.datae(!\sr_latch_n|output_Q~combout ),
	.dataf(!\hdmit_init_mod|i2c|master|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|current_data[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[0]~6 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|current_data[0]~6 .lut_mask = 64'h0F0F0F0F0F1F0F0F;
defparam \hdmit_init_mod|i2c|master|current_data[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N44
dffeas \hdmit_init_mod|i2c|master|current_data[0] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|current_data[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|current_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[0] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|current_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N33
cyclonev_lcell_comb \hdmit_init_mod|Mux9~0 (
// Equation(s):
// \hdmit_init_mod|Mux9~0_combout  = ( \hdmit_init_mod|count [2] & ( (!\hdmit_init_mod|count [1] & ((!\hdmit_init_mod|count [4] & ((!\hdmit_init_mod|count [0]) # (\hdmit_init_mod|count [3]))) # (\hdmit_init_mod|count [4] & ((!\hdmit_init_mod|count [3]))))) ) 
// ) # ( !\hdmit_init_mod|count [2] & ( (!\hdmit_init_mod|count [1] & (!\hdmit_init_mod|count [4] & (!\hdmit_init_mod|count [0] $ (!\hdmit_init_mod|count [3])))) # (\hdmit_init_mod|count [1] & (!\hdmit_init_mod|count [3] & (!\hdmit_init_mod|count [0] $ 
// (!\hdmit_init_mod|count [4])))) ) )

	.dataa(!\hdmit_init_mod|count [0]),
	.datab(!\hdmit_init_mod|count [1]),
	.datac(!\hdmit_init_mod|count [4]),
	.datad(!\hdmit_init_mod|count [3]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Mux9~0 .extended_lut = "off";
defparam \hdmit_init_mod|Mux9~0 .lut_mask = 64'h528052808CC08CC0;
defparam \hdmit_init_mod|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N54
cyclonev_lcell_comb \hdmit_init_mod|data[8] (
// Equation(s):
// \hdmit_init_mod|data [8] = ( \hdmit_init_mod|Mux9~0_combout  & ( (!\hdmit_init_mod|Mux0~0_combout ) # (\hdmit_init_mod|data [8]) ) ) # ( !\hdmit_init_mod|Mux9~0_combout  & ( (\hdmit_init_mod|data [8] & \hdmit_init_mod|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|data [8]),
	.datad(!\hdmit_init_mod|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|data [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|data[8] .extended_lut = "off";
defparam \hdmit_init_mod|data[8] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \hdmit_init_mod|data[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N48
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|current_data[7]~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|current_data[7]~1_combout  = ( \hdmit_init_mod|i2c|master|state [2] & ( (!\hdmit_init_mod|i2c|master|command_index [0] & !\hdmit_init_mod|i2c|master|command_index [1]) ) ) # ( !\hdmit_init_mod|i2c|master|state [2] & ( 
// \hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|i2c|master|command_index [0]),
	.datac(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datad(!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|current_data[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[7]~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|current_data[7]~1 .lut_mask = 64'h00FF00FFC0C0C0C0;
defparam \hdmit_init_mod|i2c|master|current_data[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N6
cyclonev_lcell_comb \hdmit_init_mod|Mux2~0 (
// Equation(s):
// \hdmit_init_mod|Mux2~0_combout  = ( \hdmit_init_mod|count [4] & ( (!\hdmit_init_mod|count [2] & ((!\hdmit_init_mod|count [0] & (!\hdmit_init_mod|count [3] & \hdmit_init_mod|count [1])) # (\hdmit_init_mod|count [0] & (\hdmit_init_mod|count [3] & 
// !\hdmit_init_mod|count [1])))) ) ) # ( !\hdmit_init_mod|count [4] & ( (\hdmit_init_mod|count [0] & (\hdmit_init_mod|count [2] & (!\hdmit_init_mod|count [3] $ (\hdmit_init_mod|count [1])))) ) )

	.dataa(!\hdmit_init_mod|count [0]),
	.datab(!\hdmit_init_mod|count [3]),
	.datac(!\hdmit_init_mod|count [2]),
	.datad(!\hdmit_init_mod|count [1]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Mux2~0 .extended_lut = "off";
defparam \hdmit_init_mod|Mux2~0 .lut_mask = 64'h0401040110801080;
defparam \hdmit_init_mod|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N12
cyclonev_lcell_comb \hdmit_init_mod|data[0] (
// Equation(s):
// \hdmit_init_mod|data [0] = ( \hdmit_init_mod|Mux2~0_combout  & ( (!\hdmit_init_mod|Mux0~0_combout ) # (\hdmit_init_mod|data [0]) ) ) # ( !\hdmit_init_mod|Mux2~0_combout  & ( (\hdmit_init_mod|data [0] & \hdmit_init_mod|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|data [0]),
	.datad(!\hdmit_init_mod|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|data [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|data[0] .extended_lut = "off";
defparam \hdmit_init_mod|data[0] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \hdmit_init_mod|data[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N57
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector35~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector35~0_combout  = ( \hdmit_init_mod|data [0] & ( (!\hdmit_init_mod|i2c|master|current_data[7]~1_combout  & (((!\hdmit_init_mod|i2c|master|current_data[7]~2_combout )))) # 
// (\hdmit_init_mod|i2c|master|current_data[7]~1_combout  & ((!\hdmit_init_mod|i2c|master|current_data[7]~2_combout  & (\hdmit_init_mod|i2c|master|current_data [0])) # (\hdmit_init_mod|i2c|master|current_data[7]~2_combout  & ((\hdmit_init_mod|data [8]))))) ) 
// ) # ( !\hdmit_init_mod|data [0] & ( (\hdmit_init_mod|i2c|master|current_data[7]~1_combout  & ((!\hdmit_init_mod|i2c|master|current_data[7]~2_combout  & (\hdmit_init_mod|i2c|master|current_data [0])) # (\hdmit_init_mod|i2c|master|current_data[7]~2_combout  
// & ((\hdmit_init_mod|data [8]))))) ) )

	.dataa(!\hdmit_init_mod|i2c|master|current_data [0]),
	.datab(!\hdmit_init_mod|data [8]),
	.datac(!\hdmit_init_mod|i2c|master|current_data[7]~1_combout ),
	.datad(!\hdmit_init_mod|i2c|master|current_data[7]~2_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector35~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector35~0 .lut_mask = 64'h05030503F503F503;
defparam \hdmit_init_mod|i2c|master|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N45
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|current_data[8]~4 (
// Equation(s):
// \hdmit_init_mod|i2c|master|current_data[8]~4_combout  = ( \hdmit_init_mod|i2c|master|current_data[0]~3_combout  & ( \hdmit_init_mod|i2c|master|state [2] & ( (!\sr_latch_n|output_Q~combout  & (\hdmit_init_mod|i2c|master|Equal0~0_combout  & 
// (\hdmit_init_mod|i2c|master|current_data[0]~0_combout  & \hdmit_init_mod|i2c|master|Equal0~1_combout ))) ) ) ) # ( \hdmit_init_mod|i2c|master|current_data[0]~3_combout  & ( !\hdmit_init_mod|i2c|master|state [2] & ( (!\sr_latch_n|output_Q~combout  & 
// \hdmit_init_mod|i2c|master|current_data[0]~0_combout ) ) ) ) # ( !\hdmit_init_mod|i2c|master|current_data[0]~3_combout  & ( !\hdmit_init_mod|i2c|master|state [2] & ( (!\sr_latch_n|output_Q~combout  & \hdmit_init_mod|i2c|master|current_data[0]~0_combout ) 
// ) ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\hdmit_init_mod|i2c|master|Equal0~0_combout ),
	.datac(!\hdmit_init_mod|i2c|master|current_data[0]~0_combout ),
	.datad(!\hdmit_init_mod|i2c|master|Equal0~1_combout ),
	.datae(!\hdmit_init_mod|i2c|master|current_data[0]~3_combout ),
	.dataf(!\hdmit_init_mod|i2c|master|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|current_data[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[8]~4 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|current_data[8]~4 .lut_mask = 64'h0A0A0A0A00000002;
defparam \hdmit_init_mod|i2c|master|current_data[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N59
dffeas \hdmit_init_mod|i2c|master|current_data[1] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmit_init_mod|i2c|master|current_data[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|current_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[1] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|current_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N27
cyclonev_lcell_comb \hdmit_init_mod|Mux1~0 (
// Equation(s):
// \hdmit_init_mod|Mux1~0_combout  = ( \hdmit_init_mod|count [1] & ( (!\hdmit_init_mod|count [4] & ((!\hdmit_init_mod|count [0] & (!\hdmit_init_mod|count [3] & \hdmit_init_mod|count [2])) # (\hdmit_init_mod|count [0] & (\hdmit_init_mod|count [3])))) ) ) # ( 
// !\hdmit_init_mod|count [1] & ( (!\hdmit_init_mod|count [3] & (\hdmit_init_mod|count [4] & (!\hdmit_init_mod|count [0] $ (\hdmit_init_mod|count [2])))) ) )

	.dataa(!\hdmit_init_mod|count [0]),
	.datab(!\hdmit_init_mod|count [3]),
	.datac(!\hdmit_init_mod|count [4]),
	.datad(!\hdmit_init_mod|count [2]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Mux1~0 .extended_lut = "off";
defparam \hdmit_init_mod|Mux1~0 .lut_mask = 64'h0804080410901090;
defparam \hdmit_init_mod|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N33
cyclonev_lcell_comb \hdmit_init_mod|data[1] (
// Equation(s):
// \hdmit_init_mod|data [1] = ( \hdmit_init_mod|Mux0~0_combout  & ( \hdmit_init_mod|data [1] ) ) # ( !\hdmit_init_mod|Mux0~0_combout  & ( \hdmit_init_mod|Mux1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|Mux1~0_combout ),
	.datad(!\hdmit_init_mod|data [1]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|data [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|data[1] .extended_lut = "off";
defparam \hdmit_init_mod|data[1] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \hdmit_init_mod|data[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N48
cyclonev_lcell_comb \hdmit_init_mod|Mux10~0 (
// Equation(s):
// \hdmit_init_mod|Mux10~0_combout  = ( \hdmit_init_mod|count [0] & ( (!\hdmit_init_mod|count [4] & (!\hdmit_init_mod|count [3] & (!\hdmit_init_mod|count [2] $ (!\hdmit_init_mod|count [1])))) # (\hdmit_init_mod|count [4] & (!\hdmit_init_mod|count [3] $ 
// (((!\hdmit_init_mod|count [2] & !\hdmit_init_mod|count [1]))))) ) ) # ( !\hdmit_init_mod|count [0] & ( (!\hdmit_init_mod|count [4] & (\hdmit_init_mod|count [1] & (!\hdmit_init_mod|count [2] $ (\hdmit_init_mod|count [3])))) # (\hdmit_init_mod|count [4] & 
// (\hdmit_init_mod|count [2] & (!\hdmit_init_mod|count [3]))) ) )

	.dataa(!\hdmit_init_mod|count [4]),
	.datab(!\hdmit_init_mod|count [2]),
	.datac(!\hdmit_init_mod|count [3]),
	.datad(!\hdmit_init_mod|count [1]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Mux10~0 .extended_lut = "off";
defparam \hdmit_init_mod|Mux10~0 .lut_mask = 64'h1092109234D034D0;
defparam \hdmit_init_mod|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N45
cyclonev_lcell_comb \hdmit_init_mod|data[9] (
// Equation(s):
// \hdmit_init_mod|data [9] = (!\hdmit_init_mod|Mux0~0_combout  & (\hdmit_init_mod|Mux10~0_combout )) # (\hdmit_init_mod|Mux0~0_combout  & ((\hdmit_init_mod|data [9])))

	.dataa(!\hdmit_init_mod|Mux10~0_combout ),
	.datab(gnd),
	.datac(!\hdmit_init_mod|data [9]),
	.datad(!\hdmit_init_mod|Mux0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|data [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|data[9] .extended_lut = "off";
defparam \hdmit_init_mod|data[9] .lut_mask = 64'h550F550F550F550F;
defparam \hdmit_init_mod|data[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N3
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector34~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector34~0_combout  = ( !\hdmit_init_mod|i2c|master|state [2] & ( (((!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ))) # (\hdmit_init_mod|i2c|master|current_data [1]) ) ) # ( \hdmit_init_mod|i2c|master|state [2] & ( 
// ((!\hdmit_init_mod|i2c|master|command_index [1] & ((!\hdmit_init_mod|i2c|master|command_index [0] & ((\hdmit_init_mod|data [9]))) # (\hdmit_init_mod|i2c|master|command_index [0] & (\hdmit_init_mod|data [1])))) # (\hdmit_init_mod|i2c|master|command_index 
// [1] & (\hdmit_init_mod|data [1]))) ) )

	.dataa(!\hdmit_init_mod|i2c|master|current_data [1]),
	.datab(!\hdmit_init_mod|data [1]),
	.datac(!\hdmit_init_mod|data [9]),
	.datad(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datae(!\hdmit_init_mod|i2c|master|state [2]),
	.dataf(!\hdmit_init_mod|i2c|master|command_index [0]),
	.datag(!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector34~0 .extended_lut = "on";
defparam \hdmit_init_mod|i2c|master|Selector34~0 .lut_mask = 64'hF5F50F33F5F53333;
defparam \hdmit_init_mod|i2c|master|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N4
dffeas \hdmit_init_mod|i2c|master|current_data[2] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmit_init_mod|i2c|master|current_data[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|current_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[2] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|current_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N57
cyclonev_lcell_comb \hdmit_init_mod|Mux11~0 (
// Equation(s):
// \hdmit_init_mod|Mux11~0_combout  = ( \hdmit_init_mod|count [0] & ( (!\hdmit_init_mod|count [4] & ((!\hdmit_init_mod|count [2] & (\hdmit_init_mod|count [3] & \hdmit_init_mod|count [1])) # (\hdmit_init_mod|count [2] & ((!\hdmit_init_mod|count [1]))))) # 
// (\hdmit_init_mod|count [4] & (!\hdmit_init_mod|count [3] & ((!\hdmit_init_mod|count [1]) # (\hdmit_init_mod|count [2])))) ) ) # ( !\hdmit_init_mod|count [0] & ( (!\hdmit_init_mod|count [2] & (\hdmit_init_mod|count [4] & (!\hdmit_init_mod|count [3] $ 
// (!\hdmit_init_mod|count [1])))) # (\hdmit_init_mod|count [2] & (!\hdmit_init_mod|count [4] & ((!\hdmit_init_mod|count [1]) # (\hdmit_init_mod|count [3])))) ) )

	.dataa(!\hdmit_init_mod|count [3]),
	.datab(!\hdmit_init_mod|count [2]),
	.datac(!\hdmit_init_mod|count [4]),
	.datad(!\hdmit_init_mod|count [1]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Mux11~0 .extended_lut = "off";
defparam \hdmit_init_mod|Mux11~0 .lut_mask = 64'h341834183A423A42;
defparam \hdmit_init_mod|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N27
cyclonev_lcell_comb \hdmit_init_mod|data[10] (
// Equation(s):
// \hdmit_init_mod|data [10] = ( \hdmit_init_mod|Mux11~0_combout  & ( (!\hdmit_init_mod|Mux0~0_combout ) # (\hdmit_init_mod|data [10]) ) ) # ( !\hdmit_init_mod|Mux11~0_combout  & ( (\hdmit_init_mod|data [10] & \hdmit_init_mod|Mux0~0_combout ) ) )

	.dataa(!\hdmit_init_mod|data [10]),
	.datab(gnd),
	.datac(!\hdmit_init_mod|Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|data [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|data[10] .extended_lut = "off";
defparam \hdmit_init_mod|data[10] .lut_mask = 64'h05050505F5F5F5F5;
defparam \hdmit_init_mod|data[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N0
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector33~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector33~0_combout  = ( \hdmit_init_mod|data [10] & ( (!\hdmit_init_mod|i2c|master|current_data[7]~2_combout  & ((!\hdmit_init_mod|i2c|master|current_data[7]~1_combout  & (\hdmit_init_mod|data [2])) # 
// (\hdmit_init_mod|i2c|master|current_data[7]~1_combout  & ((\hdmit_init_mod|i2c|master|current_data [2]))))) # (\hdmit_init_mod|i2c|master|current_data[7]~2_combout  & (((\hdmit_init_mod|i2c|master|current_data[7]~1_combout )))) ) ) # ( 
// !\hdmit_init_mod|data [10] & ( (!\hdmit_init_mod|i2c|master|current_data[7]~2_combout  & ((!\hdmit_init_mod|i2c|master|current_data[7]~1_combout  & (\hdmit_init_mod|data [2])) # (\hdmit_init_mod|i2c|master|current_data[7]~1_combout  & 
// ((\hdmit_init_mod|i2c|master|current_data [2]))))) ) )

	.dataa(!\hdmit_init_mod|data [2]),
	.datab(!\hdmit_init_mod|i2c|master|current_data[7]~2_combout ),
	.datac(!\hdmit_init_mod|i2c|master|current_data [2]),
	.datad(!\hdmit_init_mod|i2c|master|current_data[7]~1_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector33~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector33~0 .lut_mask = 64'h440C440C443F443F;
defparam \hdmit_init_mod|i2c|master|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N2
dffeas \hdmit_init_mod|i2c|master|current_data[3] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmit_init_mod|i2c|master|current_data[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|current_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[3] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|current_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N39
cyclonev_lcell_comb \hdmit_init_mod|Mux4~0 (
// Equation(s):
// \hdmit_init_mod|Mux4~0_combout  = ( \hdmit_init_mod|count [1] & ( (!\hdmit_init_mod|count [0] & (((!\hdmit_init_mod|count [4] & !\hdmit_init_mod|count [2])))) # (\hdmit_init_mod|count [0] & (!\hdmit_init_mod|count [3] & (\hdmit_init_mod|count [4] & 
// \hdmit_init_mod|count [2]))) ) ) # ( !\hdmit_init_mod|count [1] & ( (\hdmit_init_mod|count [0] & (\hdmit_init_mod|count [3] & ((!\hdmit_init_mod|count [4]) # (!\hdmit_init_mod|count [2])))) ) )

	.dataa(!\hdmit_init_mod|count [0]),
	.datab(!\hdmit_init_mod|count [3]),
	.datac(!\hdmit_init_mod|count [4]),
	.datad(!\hdmit_init_mod|count [2]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Mux4~0 .extended_lut = "off";
defparam \hdmit_init_mod|Mux4~0 .lut_mask = 64'h11101110A004A004;
defparam \hdmit_init_mod|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N54
cyclonev_lcell_comb \hdmit_init_mod|data[3] (
// Equation(s):
// \hdmit_init_mod|data [3] = ( \hdmit_init_mod|Mux4~0_combout  & ( (!\hdmit_init_mod|Mux0~0_combout ) # (\hdmit_init_mod|data [3]) ) ) # ( !\hdmit_init_mod|Mux4~0_combout  & ( (\hdmit_init_mod|Mux0~0_combout  & \hdmit_init_mod|data [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|Mux0~0_combout ),
	.datad(!\hdmit_init_mod|data [3]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|data [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|data[3] .extended_lut = "off";
defparam \hdmit_init_mod|data[3] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \hdmit_init_mod|data[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N21
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector32~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector32~0_combout  = ( \hdmit_init_mod|data [3] & ( (!\hdmit_init_mod|i2c|master|current_data[7]~1_combout  & (((!\hdmit_init_mod|i2c|master|current_data[7]~2_combout )))) # 
// (\hdmit_init_mod|i2c|master|current_data[7]~1_combout  & ((!\hdmit_init_mod|i2c|master|current_data[7]~2_combout  & ((\hdmit_init_mod|i2c|master|current_data [3]))) # (\hdmit_init_mod|i2c|master|current_data[7]~2_combout  & (\hdmit_init_mod|data [11])))) 
// ) ) # ( !\hdmit_init_mod|data [3] & ( (\hdmit_init_mod|i2c|master|current_data[7]~1_combout  & ((!\hdmit_init_mod|i2c|master|current_data[7]~2_combout  & ((\hdmit_init_mod|i2c|master|current_data [3]))) # 
// (\hdmit_init_mod|i2c|master|current_data[7]~2_combout  & (\hdmit_init_mod|data [11])))) ) )

	.dataa(!\hdmit_init_mod|data [11]),
	.datab(!\hdmit_init_mod|i2c|master|current_data [3]),
	.datac(!\hdmit_init_mod|i2c|master|current_data[7]~1_combout ),
	.datad(!\hdmit_init_mod|i2c|master|current_data[7]~2_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector32~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector32~0 .lut_mask = 64'h03050305F305F305;
defparam \hdmit_init_mod|i2c|master|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N22
dffeas \hdmit_init_mod|i2c|master|current_data[4] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmit_init_mod|i2c|master|current_data[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|current_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[4] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|current_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N45
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector31~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector31~0_combout  = ( !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( (((!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ) # ((\hdmit_init_mod|i2c|master|current_data [4])))) ) ) # ( 
// \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( (!\hdmit_init_mod|i2c|master|command_index [1] & ((!\hdmit_init_mod|i2c|master|command_index [0] & (((\hdmit_init_mod|data [12])))) # (\hdmit_init_mod|i2c|master|command_index [0] & 
// (\hdmit_init_mod|data [4])))) # (\hdmit_init_mod|i2c|master|command_index [1] & (\hdmit_init_mod|data [4])) ) )

	.dataa(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datab(!\hdmit_init_mod|data [4]),
	.datac(!\hdmit_init_mod|data [12]),
	.datad(!\hdmit_init_mod|i2c|master|command_index [0]),
	.datae(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.dataf(!\hdmit_init_mod|i2c|master|current_data [4]),
	.datag(!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector31~0 .extended_lut = "on";
defparam \hdmit_init_mod|i2c|master|Selector31~0 .lut_mask = 64'hF0F01B33FFFF1B33;
defparam \hdmit_init_mod|i2c|master|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N46
dffeas \hdmit_init_mod|i2c|master|current_data[5] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmit_init_mod|i2c|master|current_data[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|current_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[5] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|current_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N30
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector30~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector30~0_combout  = ( !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( (((!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ) # ((\hdmit_init_mod|i2c|master|current_data [5])))) ) ) # ( 
// \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( (!\hdmit_init_mod|i2c|master|command_index [0] & ((!\hdmit_init_mod|i2c|master|command_index [1] & (((\hdmit_init_mod|data [13])))) # (\hdmit_init_mod|i2c|master|command_index [1] & 
// (\hdmit_init_mod|data [5])))) # (\hdmit_init_mod|i2c|master|command_index [0] & (\hdmit_init_mod|data [5])) ) )

	.dataa(!\hdmit_init_mod|data [5]),
	.datab(!\hdmit_init_mod|i2c|master|command_index [0]),
	.datac(!\hdmit_init_mod|data [13]),
	.datad(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datae(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.dataf(!\hdmit_init_mod|i2c|master|current_data [5]),
	.datag(!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector30~0 .extended_lut = "on";
defparam \hdmit_init_mod|i2c|master|Selector30~0 .lut_mask = 64'hF0F01D55FFFF1D55;
defparam \hdmit_init_mod|i2c|master|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N31
dffeas \hdmit_init_mod|i2c|master|current_data[6] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmit_init_mod|i2c|master|current_data[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|current_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[6] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|current_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N24
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector29~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector29~0_combout  = ( !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( (((!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ) # ((\hdmit_init_mod|i2c|master|current_data [6])))) ) ) # ( 
// \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( (!\hdmit_init_mod|i2c|master|command_index [0] & ((!\hdmit_init_mod|i2c|master|command_index [1] & (((\hdmit_init_mod|data [14])))) # (\hdmit_init_mod|i2c|master|command_index [1] & 
// (\hdmit_init_mod|data [6])))) # (\hdmit_init_mod|i2c|master|command_index [0] & (\hdmit_init_mod|data [6])) ) )

	.dataa(!\hdmit_init_mod|data [6]),
	.datab(!\hdmit_init_mod|i2c|master|command_index [0]),
	.datac(!\hdmit_init_mod|data [14]),
	.datad(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datae(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.dataf(!\hdmit_init_mod|i2c|master|current_data [6]),
	.datag(!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector29~0 .extended_lut = "on";
defparam \hdmit_init_mod|i2c|master|Selector29~0 .lut_mask = 64'hF0F01D55FFFF1D55;
defparam \hdmit_init_mod|i2c|master|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N25
dffeas \hdmit_init_mod|i2c|master|current_data[7] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmit_init_mod|i2c|master|current_data[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|current_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[7] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|current_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N15
cyclonev_lcell_comb \hdmit_init_mod|Mux8~0 (
// Equation(s):
// \hdmit_init_mod|Mux8~0_combout  = ( \hdmit_init_mod|count [4] & ( (!\hdmit_init_mod|count [3] & ((!\hdmit_init_mod|count [0] & (!\hdmit_init_mod|count [1] & \hdmit_init_mod|count [2])) # (\hdmit_init_mod|count [0] & (\hdmit_init_mod|count [1])))) ) ) # ( 
// !\hdmit_init_mod|count [4] & ( (\hdmit_init_mod|count [1] & ((!\hdmit_init_mod|count [0] & (\hdmit_init_mod|count [3] & !\hdmit_init_mod|count [2])) # (\hdmit_init_mod|count [0] & (!\hdmit_init_mod|count [3] & \hdmit_init_mod|count [2])))) ) )

	.dataa(!\hdmit_init_mod|count [0]),
	.datab(!\hdmit_init_mod|count [3]),
	.datac(!\hdmit_init_mod|count [1]),
	.datad(!\hdmit_init_mod|count [2]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Mux8~0 .extended_lut = "off";
defparam \hdmit_init_mod|Mux8~0 .lut_mask = 64'h0204020404840484;
defparam \hdmit_init_mod|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N18
cyclonev_lcell_comb \hdmit_init_mod|data[7] (
// Equation(s):
// \hdmit_init_mod|data [7] = ( \hdmit_init_mod|Mux8~0_combout  & ( (!\hdmit_init_mod|Mux0~0_combout ) # (\hdmit_init_mod|data [7]) ) ) # ( !\hdmit_init_mod|Mux8~0_combout  & ( (\hdmit_init_mod|Mux0~0_combout  & \hdmit_init_mod|data [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|Mux0~0_combout ),
	.datad(!\hdmit_init_mod|data [7]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|data [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|data[7] .extended_lut = "off";
defparam \hdmit_init_mod|data[7] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \hdmit_init_mod|data[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N36
cyclonev_lcell_comb \hdmit_init_mod|Mux16~0 (
// Equation(s):
// \hdmit_init_mod|Mux16~0_combout  = ( \hdmit_init_mod|count [1] & ( (!\hdmit_init_mod|count [3] & ((\hdmit_init_mod|count [4]))) # (\hdmit_init_mod|count [3] & (\hdmit_init_mod|count [2] & !\hdmit_init_mod|count [4])) ) ) # ( !\hdmit_init_mod|count [1] & ( 
// (\hdmit_init_mod|count [4] & ((!\hdmit_init_mod|count [2]) # ((\hdmit_init_mod|count [0] & !\hdmit_init_mod|count [3])))) ) )

	.dataa(!\hdmit_init_mod|count [0]),
	.datab(!\hdmit_init_mod|count [3]),
	.datac(!\hdmit_init_mod|count [2]),
	.datad(!\hdmit_init_mod|count [4]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Mux16~0 .extended_lut = "off";
defparam \hdmit_init_mod|Mux16~0 .lut_mask = 64'h00F400F403CC03CC;
defparam \hdmit_init_mod|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N24
cyclonev_lcell_comb \hdmit_init_mod|data[15] (
// Equation(s):
// \hdmit_init_mod|data [15] = ( \hdmit_init_mod|Mux16~0_combout  & ( (!\hdmit_init_mod|Mux0~0_combout ) # (\hdmit_init_mod|data [15]) ) ) # ( !\hdmit_init_mod|Mux16~0_combout  & ( (\hdmit_init_mod|data [15] & \hdmit_init_mod|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|data [15]),
	.datad(!\hdmit_init_mod|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|data [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|data[15] .extended_lut = "off";
defparam \hdmit_init_mod|data[15] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \hdmit_init_mod|data[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N30
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector28~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector28~0_combout  = ( \hdmit_init_mod|data [15] & ( (!\hdmit_init_mod|i2c|master|current_data[7]~1_combout  & (((\hdmit_init_mod|data [7] & !\hdmit_init_mod|i2c|master|current_data[7]~2_combout )))) # 
// (\hdmit_init_mod|i2c|master|current_data[7]~1_combout  & (((\hdmit_init_mod|i2c|master|current_data[7]~2_combout )) # (\hdmit_init_mod|i2c|master|current_data [7]))) ) ) # ( !\hdmit_init_mod|data [15] & ( 
// (!\hdmit_init_mod|i2c|master|current_data[7]~2_combout  & ((!\hdmit_init_mod|i2c|master|current_data[7]~1_combout  & ((\hdmit_init_mod|data [7]))) # (\hdmit_init_mod|i2c|master|current_data[7]~1_combout  & (\hdmit_init_mod|i2c|master|current_data [7])))) 
// ) )

	.dataa(!\hdmit_init_mod|i2c|master|current_data [7]),
	.datab(!\hdmit_init_mod|i2c|master|current_data[7]~1_combout ),
	.datac(!\hdmit_init_mod|data [7]),
	.datad(!\hdmit_init_mod|i2c|master|current_data[7]~2_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector28~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector28~0 .lut_mask = 64'h1D001D001D331D33;
defparam \hdmit_init_mod|i2c|master|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N31
dffeas \hdmit_init_mod|i2c|master|current_data[8] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmit_init_mod|i2c|master|current_data[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|current_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[8] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|current_data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N54
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector10~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector10~0_combout  = ( \hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  & ( \hdmit_init_mod|i2c|master|state [2] & ( (\hdmit_init_mod|i2c|master|i2c_sda~q  & \hdmit_init_mod|i2c|master|state [3]) ) ) ) # ( 
// !\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  & ( \hdmit_init_mod|i2c|master|state [2] & ( \hdmit_init_mod|i2c|master|i2c_sda~q  ) ) ) # ( \hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  & ( !\hdmit_init_mod|i2c|master|state [2] & ( 
// (!\hdmit_init_mod|i2c|master|state [3] & (\hdmit_init_mod|i2c|master|state [0] & ((\hdmit_init_mod|i2c|master|current_data [8])))) # (\hdmit_init_mod|i2c|master|state [3] & (((\hdmit_init_mod|i2c|master|i2c_sda~q )))) ) ) ) # ( 
// !\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q  & ( !\hdmit_init_mod|i2c|master|state [2] & ( (!\hdmit_init_mod|i2c|master|state [0]) # (\hdmit_init_mod|i2c|master|state [3]) ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|state [0]),
	.datab(!\hdmit_init_mod|i2c|master|i2c_sda~q ),
	.datac(!\hdmit_init_mod|i2c|master|current_data [8]),
	.datad(!\hdmit_init_mod|i2c|master|state [3]),
	.datae(!\hdmit_init_mod|i2c|master|state[1]~DUPLICATE_q ),
	.dataf(!\hdmit_init_mod|i2c|master|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector10~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector10~0 .lut_mask = 64'hAAFF053333330033;
defparam \hdmit_init_mod|i2c|master|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N44
dffeas \hdmit_init_mod|i2c|master|i2c_sda (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|i2c_sda~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|i2c_sda .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|i2c_sda .power_up = "low";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clock50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pll74|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(\sr_latch_n|output_Q~combout ),
	.pfden(gnd),
	.refclkin(\pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pll74|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "816.666666 mhz";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 10000;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 49;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 49;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 3;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll74|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 5;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "74.242424 mhz";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pll74|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N0
cyclonev_lcell_comb \display|sync_vg|Add1~41 (
// Equation(s):
// \display|sync_vg|Add1~41_sumout  = SUM(( \display|sync_vg|h_count [0] ) + ( VCC ) + ( !VCC ))
// \display|sync_vg|Add1~42  = CARRY(( \display|sync_vg|h_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|sync_vg|h_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add1~41_sumout ),
	.cout(\display|sync_vg|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add1~41 .extended_lut = "off";
defparam \display|sync_vg|Add1~41 .lut_mask = 64'h0000000000000F0F;
defparam \display|sync_vg|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N21
cyclonev_lcell_comb \display|sync_vg|Add1~1 (
// Equation(s):
// \display|sync_vg|Add1~1_sumout  = SUM(( \display|sync_vg|h_count [7] ) + ( GND ) + ( \display|sync_vg|Add1~6  ))
// \display|sync_vg|Add1~2  = CARRY(( \display|sync_vg|h_count [7] ) + ( GND ) + ( \display|sync_vg|Add1~6  ))

	.dataa(!\display|sync_vg|h_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add1~1_sumout ),
	.cout(\display|sync_vg|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add1~1 .extended_lut = "off";
defparam \display|sync_vg|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \display|sync_vg|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N24
cyclonev_lcell_comb \display|sync_vg|Add1~25 (
// Equation(s):
// \display|sync_vg|Add1~25_sumout  = SUM(( \display|sync_vg|h_count [8] ) + ( GND ) + ( \display|sync_vg|Add1~2  ))
// \display|sync_vg|Add1~26  = CARRY(( \display|sync_vg|h_count [8] ) + ( GND ) + ( \display|sync_vg|Add1~2  ))

	.dataa(gnd),
	.datab(!\display|sync_vg|h_count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add1~25_sumout ),
	.cout(\display|sync_vg|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add1~25 .extended_lut = "off";
defparam \display|sync_vg|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \display|sync_vg|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N25
dffeas \display|sync_vg|h_count[8] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|h_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|h_count[8] .is_wysiwyg = "true";
defparam \display|sync_vg|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N51
cyclonev_lcell_comb \display|sync_vg|LessThan0~1 (
// Equation(s):
// \display|sync_vg|LessThan0~1_combout  = ( !\display|sync_vg|h_count [8] & ( !\display|sync_vg|h_count [7] ) )

	.dataa(!\display|sync_vg|h_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|sync_vg|h_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|LessThan0~1 .extended_lut = "off";
defparam \display|sync_vg|LessThan0~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \display|sync_vg|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N27
cyclonev_lcell_comb \display|sync_vg|Add1~29 (
// Equation(s):
// \display|sync_vg|Add1~29_sumout  = SUM(( \display|sync_vg|h_count [9] ) + ( GND ) + ( \display|sync_vg|Add1~26  ))
// \display|sync_vg|Add1~30  = CARRY(( \display|sync_vg|h_count [9] ) + ( GND ) + ( \display|sync_vg|Add1~26  ))

	.dataa(!\display|sync_vg|h_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add1~29_sumout ),
	.cout(\display|sync_vg|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add1~29 .extended_lut = "off";
defparam \display|sync_vg|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \display|sync_vg|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N29
dffeas \display|sync_vg|h_count[9] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|h_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|h_count[9] .is_wysiwyg = "true";
defparam \display|sync_vg|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N30
cyclonev_lcell_comb \display|sync_vg|Add1~33 (
// Equation(s):
// \display|sync_vg|Add1~33_sumout  = SUM(( \display|sync_vg|h_count [10] ) + ( GND ) + ( \display|sync_vg|Add1~30  ))
// \display|sync_vg|Add1~34  = CARRY(( \display|sync_vg|h_count [10] ) + ( GND ) + ( \display|sync_vg|Add1~30  ))

	.dataa(gnd),
	.datab(!\display|sync_vg|h_count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add1~33_sumout ),
	.cout(\display|sync_vg|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add1~33 .extended_lut = "off";
defparam \display|sync_vg|Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \display|sync_vg|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N32
dffeas \display|sync_vg|h_count[10] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|h_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|h_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|h_count[10] .is_wysiwyg = "true";
defparam \display|sync_vg|h_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N39
cyclonev_lcell_comb \display|sync_vg|LessThan5~0 (
// Equation(s):
// \display|sync_vg|LessThan5~0_combout  = (\display|sync_vg|h_count [9] & \display|sync_vg|h_count [10])

	.dataa(!\display|sync_vg|h_count [9]),
	.datab(gnd),
	.datac(!\display|sync_vg|h_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|LessThan5~0 .extended_lut = "off";
defparam \display|sync_vg|LessThan5~0 .lut_mask = 64'h0505050505050505;
defparam \display|sync_vg|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N57
cyclonev_lcell_comb \display|sync_vg|Equal0~0 (
// Equation(s):
// \display|sync_vg|Equal0~0_combout  = ( \display|sync_vg|h_count [4] & ( \display|sync_vg|h_count [5] & ( \display|sync_vg|h_count [6] ) ) )

	.dataa(!\display|sync_vg|h_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\display|sync_vg|h_count [4]),
	.dataf(!\display|sync_vg|h_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Equal0~0 .extended_lut = "off";
defparam \display|sync_vg|Equal0~0 .lut_mask = 64'h0000000000005555;
defparam \display|sync_vg|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N36
cyclonev_lcell_comb \display|sync_vg|LessThan0~0 (
// Equation(s):
// \display|sync_vg|LessThan0~0_combout  = ( !\display|sync_vg|h_count [2] & ( (!\display|sync_vg|h_count [3] & (!\display|sync_vg|h_count [0] & !\display|sync_vg|h_count[1]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\display|sync_vg|h_count [3]),
	.datac(!\display|sync_vg|h_count [0]),
	.datad(!\display|sync_vg|h_count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\display|sync_vg|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|LessThan0~0 .extended_lut = "off";
defparam \display|sync_vg|LessThan0~0 .lut_mask = 64'hC000C00000000000;
defparam \display|sync_vg|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N33
cyclonev_lcell_comb \display|sync_vg|Add1~9 (
// Equation(s):
// \display|sync_vg|Add1~9_sumout  = SUM(( \display|sync_vg|h_count [11] ) + ( GND ) + ( \display|sync_vg|Add1~34  ))

	.dataa(!\display|sync_vg|h_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add1~9 .extended_lut = "off";
defparam \display|sync_vg|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \display|sync_vg|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N35
dffeas \display|sync_vg|h_count[11] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|h_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|h_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|h_count[11] .is_wysiwyg = "true";
defparam \display|sync_vg|h_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N42
cyclonev_lcell_comb \display|sync_vg|h_count[8]~0 (
// Equation(s):
// \display|sync_vg|h_count[8]~0_combout  = ( \display|sync_vg|LessThan0~0_combout  & ( \display|sync_vg|h_count [11] ) ) # ( !\display|sync_vg|LessThan0~0_combout  & ( \display|sync_vg|h_count [11] ) ) # ( \display|sync_vg|LessThan0~0_combout  & ( 
// !\display|sync_vg|h_count [11] & ( ((!\display|sync_vg|LessThan0~1_combout  & \display|sync_vg|LessThan5~0_combout )) # (\sr_latch_n|output_Q~combout ) ) ) ) # ( !\display|sync_vg|LessThan0~0_combout  & ( !\display|sync_vg|h_count [11] & ( 
// ((\display|sync_vg|LessThan5~0_combout  & ((!\display|sync_vg|LessThan0~1_combout ) # (\display|sync_vg|Equal0~0_combout )))) # (\sr_latch_n|output_Q~combout ) ) ) )

	.dataa(!\display|sync_vg|LessThan0~1_combout ),
	.datab(!\display|sync_vg|LessThan5~0_combout ),
	.datac(!\display|sync_vg|Equal0~0_combout ),
	.datad(!\sr_latch_n|output_Q~combout ),
	.datae(!\display|sync_vg|LessThan0~0_combout ),
	.dataf(!\display|sync_vg|h_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|h_count[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|h_count[8]~0 .extended_lut = "off";
defparam \display|sync_vg|h_count[8]~0 .lut_mask = 64'h23FF22FFFFFFFFFF;
defparam \display|sync_vg|h_count[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N1
dffeas \display|sync_vg|h_count[0] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|h_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|h_count[0] .is_wysiwyg = "true";
defparam \display|sync_vg|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N3
cyclonev_lcell_comb \display|sync_vg|Add1~45 (
// Equation(s):
// \display|sync_vg|Add1~45_sumout  = SUM(( \display|sync_vg|h_count[1]~DUPLICATE_q  ) + ( GND ) + ( \display|sync_vg|Add1~42  ))
// \display|sync_vg|Add1~46  = CARRY(( \display|sync_vg|h_count[1]~DUPLICATE_q  ) + ( GND ) + ( \display|sync_vg|Add1~42  ))

	.dataa(!\display|sync_vg|h_count[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add1~45_sumout ),
	.cout(\display|sync_vg|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add1~45 .extended_lut = "off";
defparam \display|sync_vg|Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \display|sync_vg|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N5
dffeas \display|sync_vg|h_count[1]~DUPLICATE (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|h_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|h_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|h_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \display|sync_vg|h_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N6
cyclonev_lcell_comb \display|sync_vg|Add1~37 (
// Equation(s):
// \display|sync_vg|Add1~37_sumout  = SUM(( \display|sync_vg|h_count [2] ) + ( GND ) + ( \display|sync_vg|Add1~46  ))
// \display|sync_vg|Add1~38  = CARRY(( \display|sync_vg|h_count [2] ) + ( GND ) + ( \display|sync_vg|Add1~46  ))

	.dataa(gnd),
	.datab(!\display|sync_vg|h_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add1~37_sumout ),
	.cout(\display|sync_vg|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add1~37 .extended_lut = "off";
defparam \display|sync_vg|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \display|sync_vg|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N8
dffeas \display|sync_vg|h_count[2] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|h_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|h_count[2] .is_wysiwyg = "true";
defparam \display|sync_vg|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N9
cyclonev_lcell_comb \display|sync_vg|Add1~17 (
// Equation(s):
// \display|sync_vg|Add1~17_sumout  = SUM(( \display|sync_vg|h_count [3] ) + ( GND ) + ( \display|sync_vg|Add1~38  ))
// \display|sync_vg|Add1~18  = CARRY(( \display|sync_vg|h_count [3] ) + ( GND ) + ( \display|sync_vg|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|sync_vg|h_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add1~17_sumout ),
	.cout(\display|sync_vg|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add1~17 .extended_lut = "off";
defparam \display|sync_vg|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|sync_vg|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N11
dffeas \display|sync_vg|h_count[3] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|h_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|h_count[3] .is_wysiwyg = "true";
defparam \display|sync_vg|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N12
cyclonev_lcell_comb \display|sync_vg|Add1~21 (
// Equation(s):
// \display|sync_vg|Add1~21_sumout  = SUM(( \display|sync_vg|h_count [4] ) + ( GND ) + ( \display|sync_vg|Add1~18  ))
// \display|sync_vg|Add1~22  = CARRY(( \display|sync_vg|h_count [4] ) + ( GND ) + ( \display|sync_vg|Add1~18  ))

	.dataa(gnd),
	.datab(!\display|sync_vg|h_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add1~21_sumout ),
	.cout(\display|sync_vg|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add1~21 .extended_lut = "off";
defparam \display|sync_vg|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \display|sync_vg|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N13
dffeas \display|sync_vg|h_count[4] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|h_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|h_count[4] .is_wysiwyg = "true";
defparam \display|sync_vg|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N15
cyclonev_lcell_comb \display|sync_vg|Add1~13 (
// Equation(s):
// \display|sync_vg|Add1~13_sumout  = SUM(( \display|sync_vg|h_count [5] ) + ( GND ) + ( \display|sync_vg|Add1~22  ))
// \display|sync_vg|Add1~14  = CARRY(( \display|sync_vg|h_count [5] ) + ( GND ) + ( \display|sync_vg|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|sync_vg|h_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add1~13_sumout ),
	.cout(\display|sync_vg|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add1~13 .extended_lut = "off";
defparam \display|sync_vg|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|sync_vg|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N16
dffeas \display|sync_vg|h_count[5] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|h_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|h_count[5] .is_wysiwyg = "true";
defparam \display|sync_vg|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N18
cyclonev_lcell_comb \display|sync_vg|Add1~5 (
// Equation(s):
// \display|sync_vg|Add1~5_sumout  = SUM(( \display|sync_vg|h_count [6] ) + ( GND ) + ( \display|sync_vg|Add1~14  ))
// \display|sync_vg|Add1~6  = CARRY(( \display|sync_vg|h_count [6] ) + ( GND ) + ( \display|sync_vg|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|sync_vg|h_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add1~5_sumout ),
	.cout(\display|sync_vg|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add1~5 .extended_lut = "off";
defparam \display|sync_vg|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|sync_vg|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N19
dffeas \display|sync_vg|h_count[6] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|h_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|h_count[6] .is_wysiwyg = "true";
defparam \display|sync_vg|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N23
dffeas \display|sync_vg|h_count[7] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|h_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|h_count[7] .is_wysiwyg = "true";
defparam \display|sync_vg|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N3
cyclonev_lcell_comb \display|sync_vg|LessThan1~0 (
// Equation(s):
// \display|sync_vg|LessThan1~0_combout  = ( \display|sync_vg|h_count [5] & ( (\display|sync_vg|h_count [4]) # (\display|sync_vg|h_count [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|sync_vg|h_count [3]),
	.datad(!\display|sync_vg|h_count [4]),
	.datae(gnd),
	.dataf(!\display|sync_vg|h_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|LessThan1~0 .extended_lut = "off";
defparam \display|sync_vg|LessThan1~0 .lut_mask = 64'h000000000FFF0FFF;
defparam \display|sync_vg|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N15
cyclonev_lcell_comb \display|sync_vg|LessThan4~0 (
// Equation(s):
// \display|sync_vg|LessThan4~0_combout  = ( !\display|sync_vg|h_count [8] & ( (!\display|sync_vg|h_count [10] & !\display|sync_vg|h_count [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|sync_vg|h_count [10]),
	.datad(!\display|sync_vg|h_count [9]),
	.datae(gnd),
	.dataf(!\display|sync_vg|h_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|LessThan4~0 .extended_lut = "off";
defparam \display|sync_vg|LessThan4~0 .lut_mask = 64'hF000F00000000000;
defparam \display|sync_vg|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N12
cyclonev_lcell_comb \display|sync_vg|LessThan1~1 (
// Equation(s):
// \display|sync_vg|LessThan1~1_combout  = ( \display|sync_vg|LessThan4~0_combout  & ( (!\display|sync_vg|h_count [7] & (!\display|sync_vg|h_count [11] & (!\display|sync_vg|h_count [6] & !\display|sync_vg|LessThan1~0_combout ))) ) )

	.dataa(!\display|sync_vg|h_count [7]),
	.datab(!\display|sync_vg|h_count [11]),
	.datac(!\display|sync_vg|h_count [6]),
	.datad(!\display|sync_vg|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\display|sync_vg|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|LessThan1~1 .extended_lut = "off";
defparam \display|sync_vg|LessThan1~1 .lut_mask = 64'h0000000080008000;
defparam \display|sync_vg|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N13
dffeas \display|sync_vg|hs_out (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|LessThan1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sr_latch_n|output_Q~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|hs_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|hs_out .is_wysiwyg = "true";
defparam \display|sync_vg|hs_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N39
cyclonev_lcell_comb \display|pattern_vg|hn_out~feeder (
// Equation(s):
// \display|pattern_vg|hn_out~feeder_combout  = ( \display|sync_vg|hs_out~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|sync_vg|hs_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|hn_out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|hn_out~feeder .extended_lut = "off";
defparam \display|pattern_vg|hn_out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \display|pattern_vg|hn_out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N41
dffeas \display|pattern_vg|hn_out (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|hn_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|hn_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|hn_out .is_wysiwyg = "true";
defparam \display|pattern_vg|hn_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N36
cyclonev_lcell_comb \display|hsync~feeder (
// Equation(s):
// \display|hsync~feeder_combout  = \display|pattern_vg|hn_out~q 

	.dataa(gnd),
	.datab(!\display|pattern_vg|hn_out~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|hsync~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|hsync~feeder .extended_lut = "off";
defparam \display|hsync~feeder .lut_mask = 64'h3333333333333333;
defparam \display|hsync~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N37
dffeas \display|hsync (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|hsync~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|hsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|hsync .is_wysiwyg = "true";
defparam \display|hsync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N0
cyclonev_lcell_comb \display|sync_vg|Add3~1 (
// Equation(s):
// \display|sync_vg|Add3~1_sumout  = SUM(( \display|sync_vg|v_count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \display|sync_vg|Add3~2  = CARRY(( \display|sync_vg|v_count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|sync_vg|v_count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add3~1_sumout ),
	.cout(\display|sync_vg|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add3~1 .extended_lut = "off";
defparam \display|sync_vg|Add3~1 .lut_mask = 64'h0000000000000F0F;
defparam \display|sync_vg|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N21
cyclonev_lcell_comb \display|sync_vg|Add3~17 (
// Equation(s):
// \display|sync_vg|Add3~17_sumout  = SUM(( \display|sync_vg|v_count [7] ) + ( GND ) + ( \display|sync_vg|Add3~14  ))
// \display|sync_vg|Add3~18  = CARRY(( \display|sync_vg|v_count [7] ) + ( GND ) + ( \display|sync_vg|Add3~14  ))

	.dataa(!\display|sync_vg|v_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add3~17_sumout ),
	.cout(\display|sync_vg|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add3~17 .extended_lut = "off";
defparam \display|sync_vg|Add3~17 .lut_mask = 64'h0000FFFF00005555;
defparam \display|sync_vg|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N24
cyclonev_lcell_comb \display|sync_vg|Add3~21 (
// Equation(s):
// \display|sync_vg|Add3~21_sumout  = SUM(( \display|sync_vg|v_count [8] ) + ( GND ) + ( \display|sync_vg|Add3~18  ))
// \display|sync_vg|Add3~22  = CARRY(( \display|sync_vg|v_count [8] ) + ( GND ) + ( \display|sync_vg|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|sync_vg|v_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add3~21_sumout ),
	.cout(\display|sync_vg|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add3~21 .extended_lut = "off";
defparam \display|sync_vg|Add3~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|sync_vg|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N48
cyclonev_lcell_comb \display|sync_vg|Equal0~1 (
// Equation(s):
// \display|sync_vg|Equal0~1_combout  = ( \display|sync_vg|h_count [0] & ( !\display|sync_vg|h_count [11] & ( (\display|sync_vg|h_count [9] & (\display|sync_vg|h_count [10] & (!\display|sync_vg|h_count[1]~DUPLICATE_q  & !\display|sync_vg|h_count [8]))) ) ) )

	.dataa(!\display|sync_vg|h_count [9]),
	.datab(!\display|sync_vg|h_count [10]),
	.datac(!\display|sync_vg|h_count[1]~DUPLICATE_q ),
	.datad(!\display|sync_vg|h_count [8]),
	.datae(!\display|sync_vg|h_count [0]),
	.dataf(!\display|sync_vg|h_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Equal0~1 .extended_lut = "off";
defparam \display|sync_vg|Equal0~1 .lut_mask = 64'h0000100000000000;
defparam \display|sync_vg|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N54
cyclonev_lcell_comb \display|sync_vg|v_count[0]~1 (
// Equation(s):
// \display|sync_vg|v_count[0]~1_combout  = ( \display|sync_vg|h_count [7] & ( \display|sync_vg|h_count [3] & ( \sr_latch_n|output_Q~combout  ) ) ) # ( !\display|sync_vg|h_count [7] & ( \display|sync_vg|h_count [3] & ( \sr_latch_n|output_Q~combout  ) ) ) # ( 
// \display|sync_vg|h_count [7] & ( !\display|sync_vg|h_count [3] & ( \sr_latch_n|output_Q~combout  ) ) ) # ( !\display|sync_vg|h_count [7] & ( !\display|sync_vg|h_count [3] & ( ((\display|sync_vg|Equal0~1_combout  & (!\display|sync_vg|h_count [2] & 
// \display|sync_vg|Equal0~0_combout ))) # (\sr_latch_n|output_Q~combout ) ) ) )

	.dataa(!\display|sync_vg|Equal0~1_combout ),
	.datab(!\display|sync_vg|h_count [2]),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(!\display|sync_vg|Equal0~0_combout ),
	.datae(!\display|sync_vg|h_count [7]),
	.dataf(!\display|sync_vg|h_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|v_count[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|v_count[0]~1 .extended_lut = "off";
defparam \display|sync_vg|v_count[0]~1 .lut_mask = 64'h0F4F0F0F0F0F0F0F;
defparam \display|sync_vg|v_count[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N26
dffeas \display|sync_vg|v_count[8] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|v_count[0]~0_combout ),
	.sload(gnd),
	.ena(\display|sync_vg|v_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|v_count[8] .is_wysiwyg = "true";
defparam \display|sync_vg|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N27
cyclonev_lcell_comb \display|sync_vg|Add3~25 (
// Equation(s):
// \display|sync_vg|Add3~25_sumout  = SUM(( \display|sync_vg|v_count [9] ) + ( GND ) + ( \display|sync_vg|Add3~22  ))
// \display|sync_vg|Add3~26  = CARRY(( \display|sync_vg|v_count [9] ) + ( GND ) + ( \display|sync_vg|Add3~22  ))

	.dataa(!\display|sync_vg|v_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add3~25_sumout ),
	.cout(\display|sync_vg|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add3~25 .extended_lut = "off";
defparam \display|sync_vg|Add3~25 .lut_mask = 64'h0000FFFF00005555;
defparam \display|sync_vg|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N29
dffeas \display|sync_vg|v_count[9] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|v_count[0]~0_combout ),
	.sload(gnd),
	.ena(\display|sync_vg|v_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|v_count[9] .is_wysiwyg = "true";
defparam \display|sync_vg|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N39
cyclonev_lcell_comb \display|sync_vg|Equal1~0 (
// Equation(s):
// \display|sync_vg|Equal1~0_combout  = ( \display|sync_vg|v_count [6] & ( (\display|sync_vg|v_count [7] & (\display|sync_vg|v_count [5] & \display|sync_vg|v_count [9])) ) )

	.dataa(!\display|sync_vg|v_count [7]),
	.datab(!\display|sync_vg|v_count [5]),
	.datac(gnd),
	.datad(!\display|sync_vg|v_count [9]),
	.datae(gnd),
	.dataf(!\display|sync_vg|v_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Equal1~0 .extended_lut = "off";
defparam \display|sync_vg|Equal1~0 .lut_mask = 64'h0000000000110011;
defparam \display|sync_vg|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N45
cyclonev_lcell_comb \display|sync_vg|Equal1~1 (
// Equation(s):
// \display|sync_vg|Equal1~1_combout  = ( !\display|sync_vg|v_count [8] & ( (\display|sync_vg|v_count[0]~DUPLICATE_q  & (\display|sync_vg|v_count [3] & \display|sync_vg|v_count [2])) ) )

	.dataa(!\display|sync_vg|v_count[0]~DUPLICATE_q ),
	.datab(!\display|sync_vg|v_count [3]),
	.datac(gnd),
	.datad(!\display|sync_vg|v_count [2]),
	.datae(gnd),
	.dataf(!\display|sync_vg|v_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Equal1~1 .extended_lut = "off";
defparam \display|sync_vg|Equal1~1 .lut_mask = 64'h0011001100000000;
defparam \display|sync_vg|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N30
cyclonev_lcell_comb \display|sync_vg|Add3~37 (
// Equation(s):
// \display|sync_vg|Add3~37_sumout  = SUM(( \display|sync_vg|v_count [10] ) + ( GND ) + ( \display|sync_vg|Add3~26  ))
// \display|sync_vg|Add3~38  = CARRY(( \display|sync_vg|v_count [10] ) + ( GND ) + ( \display|sync_vg|Add3~26  ))

	.dataa(gnd),
	.datab(!\display|sync_vg|v_count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add3~37_sumout ),
	.cout(\display|sync_vg|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add3~37 .extended_lut = "off";
defparam \display|sync_vg|Add3~37 .lut_mask = 64'h0000FFFF00003333;
defparam \display|sync_vg|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N32
dffeas \display|sync_vg|v_count[10] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|v_count[0]~0_combout ),
	.sload(gnd),
	.ena(\display|sync_vg|v_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|v_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|v_count[10] .is_wysiwyg = "true";
defparam \display|sync_vg|v_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N33
cyclonev_lcell_comb \display|sync_vg|Add3~41 (
// Equation(s):
// \display|sync_vg|Add3~41_sumout  = SUM(( \display|sync_vg|v_count [11] ) + ( GND ) + ( \display|sync_vg|Add3~38  ))

	.dataa(!\display|sync_vg|v_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add3~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add3~41 .extended_lut = "off";
defparam \display|sync_vg|Add3~41 .lut_mask = 64'h0000FFFF00005555;
defparam \display|sync_vg|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N35
dffeas \display|sync_vg|v_count[11] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add3~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|v_count[0]~0_combout ),
	.sload(gnd),
	.ena(\display|sync_vg|v_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|v_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|v_count[11] .is_wysiwyg = "true";
defparam \display|sync_vg|v_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N57
cyclonev_lcell_comb \display|sync_vg|always3~0 (
// Equation(s):
// \display|sync_vg|always3~0_combout  = ( !\display|sync_vg|v_count [4] & ( (!\display|sync_vg|v_count [11] & (!\display|sync_vg|v_count [10] & !\display|sync_vg|v_count [1])) ) )

	.dataa(!\display|sync_vg|v_count [11]),
	.datab(!\display|sync_vg|v_count [10]),
	.datac(gnd),
	.datad(!\display|sync_vg|v_count [1]),
	.datae(gnd),
	.dataf(!\display|sync_vg|v_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|always3~0 .extended_lut = "off";
defparam \display|sync_vg|always3~0 .lut_mask = 64'h8800880000000000;
defparam \display|sync_vg|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N24
cyclonev_lcell_comb \display|sync_vg|v_count[0]~0 (
// Equation(s):
// \display|sync_vg|v_count[0]~0_combout  = ( \display|sync_vg|always3~0_combout  & ( ((\display|sync_vg|Equal1~0_combout  & \display|sync_vg|Equal1~1_combout )) # (\sr_latch_n|output_Q~combout ) ) ) # ( !\display|sync_vg|always3~0_combout  & ( 
// \sr_latch_n|output_Q~combout  ) )

	.dataa(!\display|sync_vg|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(!\display|sync_vg|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\display|sync_vg|always3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|v_count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|v_count[0]~0 .extended_lut = "off";
defparam \display|sync_vg|v_count[0]~0 .lut_mask = 64'h0F0F0F0F0F5F0F5F;
defparam \display|sync_vg|v_count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N2
dffeas \display|sync_vg|v_count[0]~DUPLICATE (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|v_count[0]~0_combout ),
	.sload(gnd),
	.ena(\display|sync_vg|v_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|v_count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|v_count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \display|sync_vg|v_count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N3
cyclonev_lcell_comb \display|sync_vg|Add3~29 (
// Equation(s):
// \display|sync_vg|Add3~29_sumout  = SUM(( \display|sync_vg|v_count [1] ) + ( GND ) + ( \display|sync_vg|Add3~2  ))
// \display|sync_vg|Add3~30  = CARRY(( \display|sync_vg|v_count [1] ) + ( GND ) + ( \display|sync_vg|Add3~2  ))

	.dataa(!\display|sync_vg|v_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add3~29_sumout ),
	.cout(\display|sync_vg|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add3~29 .extended_lut = "off";
defparam \display|sync_vg|Add3~29 .lut_mask = 64'h0000FFFF00005555;
defparam \display|sync_vg|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N5
dffeas \display|sync_vg|v_count[1] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|v_count[0]~0_combout ),
	.sload(gnd),
	.ena(\display|sync_vg|v_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|v_count[1] .is_wysiwyg = "true";
defparam \display|sync_vg|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N6
cyclonev_lcell_comb \display|sync_vg|Add3~5 (
// Equation(s):
// \display|sync_vg|Add3~5_sumout  = SUM(( \display|sync_vg|v_count [2] ) + ( GND ) + ( \display|sync_vg|Add3~30  ))
// \display|sync_vg|Add3~6  = CARRY(( \display|sync_vg|v_count [2] ) + ( GND ) + ( \display|sync_vg|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|sync_vg|v_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add3~5_sumout ),
	.cout(\display|sync_vg|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add3~5 .extended_lut = "off";
defparam \display|sync_vg|Add3~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|sync_vg|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N7
dffeas \display|sync_vg|v_count[2] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|v_count[0]~0_combout ),
	.sload(gnd),
	.ena(\display|sync_vg|v_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|v_count[2] .is_wysiwyg = "true";
defparam \display|sync_vg|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N9
cyclonev_lcell_comb \display|sync_vg|Add3~45 (
// Equation(s):
// \display|sync_vg|Add3~45_sumout  = SUM(( \display|sync_vg|v_count [3] ) + ( GND ) + ( \display|sync_vg|Add3~6  ))
// \display|sync_vg|Add3~46  = CARRY(( \display|sync_vg|v_count [3] ) + ( GND ) + ( \display|sync_vg|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|sync_vg|v_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add3~45_sumout ),
	.cout(\display|sync_vg|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add3~45 .extended_lut = "off";
defparam \display|sync_vg|Add3~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|sync_vg|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N11
dffeas \display|sync_vg|v_count[3] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add3~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|v_count[0]~0_combout ),
	.sload(gnd),
	.ena(\display|sync_vg|v_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|v_count[3] .is_wysiwyg = "true";
defparam \display|sync_vg|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N12
cyclonev_lcell_comb \display|sync_vg|Add3~33 (
// Equation(s):
// \display|sync_vg|Add3~33_sumout  = SUM(( \display|sync_vg|v_count [4] ) + ( GND ) + ( \display|sync_vg|Add3~46  ))
// \display|sync_vg|Add3~34  = CARRY(( \display|sync_vg|v_count [4] ) + ( GND ) + ( \display|sync_vg|Add3~46  ))

	.dataa(gnd),
	.datab(!\display|sync_vg|v_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add3~33_sumout ),
	.cout(\display|sync_vg|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add3~33 .extended_lut = "off";
defparam \display|sync_vg|Add3~33 .lut_mask = 64'h0000FFFF00003333;
defparam \display|sync_vg|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N14
dffeas \display|sync_vg|v_count[4] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|v_count[0]~0_combout ),
	.sload(gnd),
	.ena(\display|sync_vg|v_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|v_count[4] .is_wysiwyg = "true";
defparam \display|sync_vg|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N15
cyclonev_lcell_comb \display|sync_vg|Add3~9 (
// Equation(s):
// \display|sync_vg|Add3~9_sumout  = SUM(( \display|sync_vg|v_count [5] ) + ( GND ) + ( \display|sync_vg|Add3~34  ))
// \display|sync_vg|Add3~10  = CARRY(( \display|sync_vg|v_count [5] ) + ( GND ) + ( \display|sync_vg|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|sync_vg|v_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add3~9_sumout ),
	.cout(\display|sync_vg|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add3~9 .extended_lut = "off";
defparam \display|sync_vg|Add3~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|sync_vg|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N17
dffeas \display|sync_vg|v_count[5] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|v_count[0]~0_combout ),
	.sload(gnd),
	.ena(\display|sync_vg|v_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|v_count[5] .is_wysiwyg = "true";
defparam \display|sync_vg|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N18
cyclonev_lcell_comb \display|sync_vg|Add3~13 (
// Equation(s):
// \display|sync_vg|Add3~13_sumout  = SUM(( \display|sync_vg|v_count [6] ) + ( GND ) + ( \display|sync_vg|Add3~10  ))
// \display|sync_vg|Add3~14  = CARRY(( \display|sync_vg|v_count [6] ) + ( GND ) + ( \display|sync_vg|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|sync_vg|v_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add3~13_sumout ),
	.cout(\display|sync_vg|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add3~13 .extended_lut = "off";
defparam \display|sync_vg|Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|sync_vg|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N20
dffeas \display|sync_vg|v_count[6] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|v_count[0]~0_combout ),
	.sload(gnd),
	.ena(\display|sync_vg|v_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|v_count[6] .is_wysiwyg = "true";
defparam \display|sync_vg|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N23
dffeas \display|sync_vg|v_count[7] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|v_count[0]~0_combout ),
	.sload(gnd),
	.ena(\display|sync_vg|v_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|v_count[7] .is_wysiwyg = "true";
defparam \display|sync_vg|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N36
cyclonev_lcell_comb \display|sync_vg|LessThan2~0 (
// Equation(s):
// \display|sync_vg|LessThan2~0_combout  = ( !\display|sync_vg|v_count [6] & ( (!\display|sync_vg|v_count [7] & (!\display|sync_vg|v_count [5] & (!\display|sync_vg|v_count [8] & !\display|sync_vg|v_count [9]))) ) )

	.dataa(!\display|sync_vg|v_count [7]),
	.datab(!\display|sync_vg|v_count [5]),
	.datac(!\display|sync_vg|v_count [8]),
	.datad(!\display|sync_vg|v_count [9]),
	.datae(gnd),
	.dataf(!\display|sync_vg|v_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|LessThan2~0 .extended_lut = "off";
defparam \display|sync_vg|LessThan2~0 .lut_mask = 64'h8000800000000000;
defparam \display|sync_vg|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N42
cyclonev_lcell_comb \display|sync_vg|Equal6~0 (
// Equation(s):
// \display|sync_vg|Equal6~0_combout  = ( !\display|sync_vg|h_count [4] & ( !\display|sync_vg|h_count [7] & ( (!\display|sync_vg|h_count [6] & (!\display|sync_vg|h_count [3] & (!\display|sync_vg|h_count [5] & !\display|sync_vg|h_count [2]))) ) ) )

	.dataa(!\display|sync_vg|h_count [6]),
	.datab(!\display|sync_vg|h_count [3]),
	.datac(!\display|sync_vg|h_count [5]),
	.datad(!\display|sync_vg|h_count [2]),
	.datae(!\display|sync_vg|h_count [4]),
	.dataf(!\display|sync_vg|h_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Equal6~0 .extended_lut = "off";
defparam \display|sync_vg|Equal6~0 .lut_mask = 64'h8000000000000000;
defparam \display|sync_vg|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N4
dffeas \display|sync_vg|h_count[1] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|h_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|h_count[1] .is_wysiwyg = "true";
defparam \display|sync_vg|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N48
cyclonev_lcell_comb \display|sync_vg|always3~1 (
// Equation(s):
// \display|sync_vg|always3~1_combout  = ( !\display|sync_vg|v_count [3] & ( (!\display|sync_vg|h_count [11] & (!\display|sync_vg|h_count [0] & !\display|sync_vg|h_count [1])) ) )

	.dataa(gnd),
	.datab(!\display|sync_vg|h_count [11]),
	.datac(!\display|sync_vg|h_count [0]),
	.datad(!\display|sync_vg|h_count [1]),
	.datae(gnd),
	.dataf(!\display|sync_vg|v_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|always3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|always3~1 .extended_lut = "off";
defparam \display|sync_vg|always3~1 .lut_mask = 64'hC000C00000000000;
defparam \display|sync_vg|always3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N0
cyclonev_lcell_comb \display|sync_vg|always3~2 (
// Equation(s):
// \display|sync_vg|always3~2_combout  = ( \display|sync_vg|always3~0_combout  & ( (\display|sync_vg|LessThan2~0_combout  & (\display|sync_vg|Equal6~0_combout  & \display|sync_vg|always3~1_combout )) ) )

	.dataa(!\display|sync_vg|LessThan2~0_combout ),
	.datab(!\display|sync_vg|Equal6~0_combout ),
	.datac(!\display|sync_vg|always3~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|sync_vg|always3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|always3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|always3~2 .extended_lut = "off";
defparam \display|sync_vg|always3~2 .lut_mask = 64'h0000000001010101;
defparam \display|sync_vg|always3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N1
dffeas \display|sync_vg|v_count[0] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|sync_vg|v_count[0]~0_combout ),
	.sload(gnd),
	.ena(\display|sync_vg|v_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|v_count[0] .is_wysiwyg = "true";
defparam \display|sync_vg|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N30
cyclonev_lcell_comb \display|sync_vg|vs_out~0 (
// Equation(s):
// \display|sync_vg|vs_out~0_combout  = ( \display|sync_vg|v_count [0] & ( (\display|sync_vg|vs_out~q  & ((!\display|sync_vg|always3~2_combout ) # ((!\display|sync_vg|LessThan4~0_combout ) # (!\display|sync_vg|v_count [2])))) ) ) # ( 
// !\display|sync_vg|v_count [0] & ( ((\display|sync_vg|always3~2_combout  & (\display|sync_vg|LessThan4~0_combout  & !\display|sync_vg|v_count [2]))) # (\display|sync_vg|vs_out~q ) ) )

	.dataa(!\display|sync_vg|always3~2_combout ),
	.datab(!\display|sync_vg|LessThan4~0_combout ),
	.datac(!\display|sync_vg|v_count [2]),
	.datad(!\display|sync_vg|vs_out~q ),
	.datae(gnd),
	.dataf(!\display|sync_vg|v_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|vs_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|vs_out~0 .extended_lut = "off";
defparam \display|sync_vg|vs_out~0 .lut_mask = 64'h10FF10FF00FE00FE;
defparam \display|sync_vg|vs_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N31
dffeas \display|sync_vg|vs_out (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|vs_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sr_latch_n|output_Q~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|vs_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|vs_out .is_wysiwyg = "true";
defparam \display|sync_vg|vs_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N12
cyclonev_lcell_comb \display|pattern_vg|vn_out~feeder (
// Equation(s):
// \display|pattern_vg|vn_out~feeder_combout  = ( \display|sync_vg|vs_out~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|sync_vg|vs_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|vn_out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|vn_out~feeder .extended_lut = "off";
defparam \display|pattern_vg|vn_out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \display|pattern_vg|vn_out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N13
dffeas \display|pattern_vg|vn_out (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|vn_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|vn_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|vn_out .is_wysiwyg = "true";
defparam \display|pattern_vg|vn_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N24
cyclonev_lcell_comb \display|vsync~feeder (
// Equation(s):
// \display|vsync~feeder_combout  = ( \display|pattern_vg|vn_out~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|pattern_vg|vn_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|vsync~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|vsync~feeder .extended_lut = "off";
defparam \display|vsync~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \display|vsync~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y1_N25
dffeas \display|vsync (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|vsync~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|vsync .is_wysiwyg = "true";
defparam \display|vsync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N42
cyclonev_lcell_comb \display|sync_vg|LessThan2~1 (
// Equation(s):
// \display|sync_vg|LessThan2~1_combout  = (\display|sync_vg|v_count [3] & (((\display|sync_vg|v_count [2]) # (\display|sync_vg|v_count [1])) # (\display|sync_vg|v_count[0]~DUPLICATE_q )))

	.dataa(!\display|sync_vg|v_count[0]~DUPLICATE_q ),
	.datab(!\display|sync_vg|v_count [3]),
	.datac(!\display|sync_vg|v_count [1]),
	.datad(!\display|sync_vg|v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|LessThan2~1 .extended_lut = "off";
defparam \display|sync_vg|LessThan2~1 .lut_mask = 64'h1333133313331333;
defparam \display|sync_vg|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N27
cyclonev_lcell_comb \display|sync_vg|LessThan3~0 (
// Equation(s):
// \display|sync_vg|LessThan3~0_combout  = ( \display|sync_vg|LessThan2~1_combout  & ( \display|sync_vg|Equal1~0_combout  ) ) # ( !\display|sync_vg|LessThan2~1_combout  & ( (\display|sync_vg|Equal1~0_combout  & \display|sync_vg|v_count [4]) ) )

	.dataa(!\display|sync_vg|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\display|sync_vg|v_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|sync_vg|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|LessThan3~0 .extended_lut = "off";
defparam \display|sync_vg|LessThan3~0 .lut_mask = 64'h0505050555555555;
defparam \display|sync_vg|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N54
cyclonev_lcell_comb \display|sync_vg|de_out~0 (
// Equation(s):
// \display|sync_vg|de_out~0_combout  = ( \display|sync_vg|v_count [8] & ( (!\display|sync_vg|v_count [11] & (!\display|sync_vg|v_count [10] & (!\display|sync_vg|v_count [9] & !\display|sync_vg|h_count [11]))) ) ) # ( !\display|sync_vg|v_count [8] & ( 
// (!\display|sync_vg|v_count [11] & (!\display|sync_vg|v_count [10] & !\display|sync_vg|h_count [11])) ) )

	.dataa(!\display|sync_vg|v_count [11]),
	.datab(!\display|sync_vg|v_count [10]),
	.datac(!\display|sync_vg|v_count [9]),
	.datad(!\display|sync_vg|h_count [11]),
	.datae(gnd),
	.dataf(!\display|sync_vg|v_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|de_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|de_out~0 .extended_lut = "off";
defparam \display|sync_vg|de_out~0 .lut_mask = 64'h8800880080008000;
defparam \display|sync_vg|de_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N51
cyclonev_lcell_comb \display|sync_vg|de_out~1 (
// Equation(s):
// \display|sync_vg|de_out~1_combout  = ( \display|sync_vg|LessThan2~1_combout  & ( (\display|sync_vg|de_out~0_combout  & ((!\display|sync_vg|LessThan2~0_combout ) # (\display|sync_vg|v_count [4]))) ) ) # ( !\display|sync_vg|LessThan2~1_combout  & ( 
// (!\display|sync_vg|LessThan2~0_combout  & \display|sync_vg|de_out~0_combout ) ) )

	.dataa(!\display|sync_vg|LessThan2~0_combout ),
	.datab(gnd),
	.datac(!\display|sync_vg|v_count [4]),
	.datad(!\display|sync_vg|de_out~0_combout ),
	.datae(gnd),
	.dataf(!\display|sync_vg|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|de_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|de_out~1 .extended_lut = "off";
defparam \display|sync_vg|de_out~1 .lut_mask = 64'h00AA00AA00AF00AF;
defparam \display|sync_vg|de_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N36
cyclonev_lcell_comb \display|sync_vg|de_out~2 (
// Equation(s):
// \display|sync_vg|de_out~2_combout  = ( \display|sync_vg|de_out~1_combout  & ( \display|sync_vg|h_count [8] & ( (!\display|sync_vg|LessThan3~0_combout  & ((!\display|sync_vg|h_count [9] & ((!\display|sync_vg|Equal6~0_combout ) # (\display|sync_vg|h_count 
// [10]))) # (\display|sync_vg|h_count [9] & (!\display|sync_vg|h_count [10])))) ) ) ) # ( \display|sync_vg|de_out~1_combout  & ( !\display|sync_vg|h_count [8] & ( (!\display|sync_vg|LessThan3~0_combout  & ((!\display|sync_vg|h_count [9] & 
// (\display|sync_vg|h_count [10])) # (\display|sync_vg|h_count [9] & ((!\display|sync_vg|h_count [10]) # (\display|sync_vg|Equal6~0_combout ))))) ) ) )

	.dataa(!\display|sync_vg|h_count [9]),
	.datab(!\display|sync_vg|h_count [10]),
	.datac(!\display|sync_vg|LessThan3~0_combout ),
	.datad(!\display|sync_vg|Equal6~0_combout ),
	.datae(!\display|sync_vg|de_out~1_combout ),
	.dataf(!\display|sync_vg|h_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|de_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|de_out~2 .extended_lut = "off";
defparam \display|sync_vg|de_out~2 .lut_mask = 64'h000060700000E060;
defparam \display|sync_vg|de_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N37
dffeas \display|sync_vg|de_out (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|de_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sr_latch_n|output_Q~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|de_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|de_out .is_wysiwyg = "true";
defparam \display|sync_vg|de_out .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N34
dffeas \display|pattern_vg|den_out (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|sync_vg|de_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|den_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|den_out .is_wysiwyg = "true";
defparam \display|pattern_vg|den_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N24
cyclonev_lcell_comb \display|data_enable~feeder (
// Equation(s):
// \display|data_enable~feeder_combout  = ( \display|pattern_vg|den_out~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|pattern_vg|den_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|data_enable~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|data_enable~feeder .extended_lut = "off";
defparam \display|data_enable~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \display|data_enable~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N25
dffeas \display|data_enable (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|data_enable~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|data_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|data_enable .is_wysiwyg = "true";
defparam \display|data_enable .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N0
cyclonev_lcell_comb \display|sync_vg|Add12~38 (
// Equation(s):
// \display|sync_vg|Add12~38_cout  = CARRY(( \display|sync_vg|h_count [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|sync_vg|h_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\display|sync_vg|Add12~38_cout ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add12~38 .extended_lut = "off";
defparam \display|sync_vg|Add12~38 .lut_mask = 64'h0000000000000F0F;
defparam \display|sync_vg|Add12~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N3
cyclonev_lcell_comb \display|sync_vg|Add12~29 (
// Equation(s):
// \display|sync_vg|Add12~29_sumout  = SUM(( \display|sync_vg|h_count [3] ) + ( VCC ) + ( \display|sync_vg|Add12~38_cout  ))
// \display|sync_vg|Add12~30  = CARRY(( \display|sync_vg|h_count [3] ) + ( VCC ) + ( \display|sync_vg|Add12~38_cout  ))

	.dataa(!\display|sync_vg|h_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add12~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add12~29_sumout ),
	.cout(\display|sync_vg|Add12~30 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add12~29 .extended_lut = "off";
defparam \display|sync_vg|Add12~29 .lut_mask = 64'h0000000000005555;
defparam \display|sync_vg|Add12~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N6
cyclonev_lcell_comb \display|sync_vg|Add12~33 (
// Equation(s):
// \display|sync_vg|Add12~33_sumout  = SUM(( \display|sync_vg|h_count [4] ) + ( VCC ) + ( \display|sync_vg|Add12~30  ))
// \display|sync_vg|Add12~34  = CARRY(( \display|sync_vg|h_count [4] ) + ( VCC ) + ( \display|sync_vg|Add12~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|sync_vg|h_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add12~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add12~33_sumout ),
	.cout(\display|sync_vg|Add12~34 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add12~33 .extended_lut = "off";
defparam \display|sync_vg|Add12~33 .lut_mask = 64'h0000000000000F0F;
defparam \display|sync_vg|Add12~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N9
cyclonev_lcell_comb \display|sync_vg|Add12~1 (
// Equation(s):
// \display|sync_vg|Add12~1_sumout  = SUM(( \display|sync_vg|h_count [5] ) + ( VCC ) + ( \display|sync_vg|Add12~34  ))
// \display|sync_vg|Add12~2  = CARRY(( \display|sync_vg|h_count [5] ) + ( VCC ) + ( \display|sync_vg|Add12~34  ))

	.dataa(!\display|sync_vg|h_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add12~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add12~1_sumout ),
	.cout(\display|sync_vg|Add12~2 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add12~1 .extended_lut = "off";
defparam \display|sync_vg|Add12~1 .lut_mask = 64'h0000000000005555;
defparam \display|sync_vg|Add12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N12
cyclonev_lcell_comb \display|sync_vg|Add12~5 (
// Equation(s):
// \display|sync_vg|Add12~5_sumout  = SUM(( \display|sync_vg|h_count [6] ) + ( VCC ) + ( \display|sync_vg|Add12~2  ))
// \display|sync_vg|Add12~6  = CARRY(( \display|sync_vg|h_count [6] ) + ( VCC ) + ( \display|sync_vg|Add12~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|sync_vg|h_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add12~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add12~5_sumout ),
	.cout(\display|sync_vg|Add12~6 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add12~5 .extended_lut = "off";
defparam \display|sync_vg|Add12~5 .lut_mask = 64'h0000000000000F0F;
defparam \display|sync_vg|Add12~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N15
cyclonev_lcell_comb \display|sync_vg|Add12~9 (
// Equation(s):
// \display|sync_vg|Add12~9_sumout  = SUM(( \display|sync_vg|h_count [7] ) + ( VCC ) + ( \display|sync_vg|Add12~6  ))
// \display|sync_vg|Add12~10  = CARRY(( \display|sync_vg|h_count [7] ) + ( VCC ) + ( \display|sync_vg|Add12~6  ))

	.dataa(!\display|sync_vg|h_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add12~9_sumout ),
	.cout(\display|sync_vg|Add12~10 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add12~9 .extended_lut = "off";
defparam \display|sync_vg|Add12~9 .lut_mask = 64'h0000000000005555;
defparam \display|sync_vg|Add12~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N18
cyclonev_lcell_comb \display|sync_vg|Add12~17 (
// Equation(s):
// \display|sync_vg|Add12~17_sumout  = SUM(( \display|sync_vg|h_count [8] ) + ( GND ) + ( \display|sync_vg|Add12~10  ))
// \display|sync_vg|Add12~18  = CARRY(( \display|sync_vg|h_count [8] ) + ( GND ) + ( \display|sync_vg|Add12~10  ))

	.dataa(gnd),
	.datab(!\display|sync_vg|h_count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add12~17_sumout ),
	.cout(\display|sync_vg|Add12~18 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add12~17 .extended_lut = "off";
defparam \display|sync_vg|Add12~17 .lut_mask = 64'h0000FFFF00003333;
defparam \display|sync_vg|Add12~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N21
cyclonev_lcell_comb \display|sync_vg|Add12~21 (
// Equation(s):
// \display|sync_vg|Add12~21_sumout  = SUM(( \display|sync_vg|h_count [9] ) + ( VCC ) + ( \display|sync_vg|Add12~18  ))
// \display|sync_vg|Add12~22  = CARRY(( \display|sync_vg|h_count [9] ) + ( VCC ) + ( \display|sync_vg|Add12~18  ))

	.dataa(!\display|sync_vg|h_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add12~21_sumout ),
	.cout(\display|sync_vg|Add12~22 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add12~21 .extended_lut = "off";
defparam \display|sync_vg|Add12~21 .lut_mask = 64'h0000000000005555;
defparam \display|sync_vg|Add12~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N24
cyclonev_lcell_comb \display|sync_vg|Add12~13 (
// Equation(s):
// \display|sync_vg|Add12~13_sumout  = SUM(( \display|sync_vg|h_count [10] ) + ( VCC ) + ( \display|sync_vg|Add12~22  ))
// \display|sync_vg|Add12~14  = CARRY(( \display|sync_vg|h_count [10] ) + ( VCC ) + ( \display|sync_vg|Add12~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|sync_vg|h_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add12~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add12~13_sumout ),
	.cout(\display|sync_vg|Add12~14 ),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add12~13 .extended_lut = "off";
defparam \display|sync_vg|Add12~13 .lut_mask = 64'h0000000000000F0F;
defparam \display|sync_vg|Add12~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N26
dffeas \display|sync_vg|x_out[10] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add12~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|x_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|x_out[10] .is_wysiwyg = "true";
defparam \display|sync_vg|x_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N17
dffeas \display|sync_vg|x_out[7] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add12~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|x_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|x_out[7] .is_wysiwyg = "true";
defparam \display|sync_vg|x_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N14
dffeas \display|sync_vg|x_out[6] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add12~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|x_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|x_out[6] .is_wysiwyg = "true";
defparam \display|sync_vg|x_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N39
cyclonev_lcell_comb \display|pattern_vg|always0~0 (
// Equation(s):
// \display|pattern_vg|always0~0_combout  = ( !\display|sync_vg|x_out [6] & ( (!\display|sync_vg|x_out [10] & !\display|sync_vg|x_out [7]) ) )

	.dataa(!\display|sync_vg|x_out [10]),
	.datab(!\display|sync_vg|x_out [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|sync_vg|x_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|always0~0 .extended_lut = "off";
defparam \display|pattern_vg|always0~0 .lut_mask = 64'h8888888800000000;
defparam \display|pattern_vg|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N11
dffeas \display|sync_vg|x_out[5] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add12~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|x_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|x_out[5] .is_wysiwyg = "true";
defparam \display|sync_vg|x_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N20
dffeas \display|sync_vg|x_out[8] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add12~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|x_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|x_out[8] .is_wysiwyg = "true";
defparam \display|sync_vg|x_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N22
dffeas \display|sync_vg|x_out[9] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add12~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|x_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|x_out[9] .is_wysiwyg = "true";
defparam \display|sync_vg|x_out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N27
cyclonev_lcell_comb \display|sync_vg|Add12~25 (
// Equation(s):
// \display|sync_vg|Add12~25_sumout  = SUM(( \display|sync_vg|h_count [11] ) + ( VCC ) + ( \display|sync_vg|Add12~14  ))

	.dataa(!\display|sync_vg|h_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|sync_vg|Add12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|sync_vg|Add12~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|Add12~25 .extended_lut = "off";
defparam \display|sync_vg|Add12~25 .lut_mask = 64'h0000000000005555;
defparam \display|sync_vg|Add12~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N29
dffeas \display|sync_vg|x_out[11] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add12~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|x_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|x_out[11] .is_wysiwyg = "true";
defparam \display|sync_vg|x_out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N45
cyclonev_lcell_comb \display|pattern_vg|always0~1 (
// Equation(s):
// \display|pattern_vg|always0~1_combout  = ( \display|sync_vg|de_out~q  & ( (!\display|sync_vg|x_out [8] & (!\display|sync_vg|x_out [9] & !\display|sync_vg|x_out [11])) ) )

	.dataa(!\display|sync_vg|x_out [8]),
	.datab(!\display|sync_vg|x_out [9]),
	.datac(gnd),
	.datad(!\display|sync_vg|x_out [11]),
	.datae(gnd),
	.dataf(!\display|sync_vg|de_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|always0~1 .extended_lut = "off";
defparam \display|pattern_vg|always0~1 .lut_mask = 64'h0000000088008800;
defparam \display|pattern_vg|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N5
dffeas \display|sync_vg|x_out[3] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add12~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|x_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|x_out[3] .is_wysiwyg = "true";
defparam \display|sync_vg|x_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N8
dffeas \display|sync_vg|x_out[4] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|Add12~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|x_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|x_out[4] .is_wysiwyg = "true";
defparam \display|sync_vg|x_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N55
dffeas \display|sync_vg|x_out[0] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|sync_vg|h_count [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|x_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|x_out[0] .is_wysiwyg = "true";
defparam \display|sync_vg|x_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N58
dffeas \display|sync_vg|x_out[1] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|sync_vg|h_count[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|x_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|x_out[1] .is_wysiwyg = "true";
defparam \display|sync_vg|x_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N48
cyclonev_lcell_comb \display|sync_vg|x_out[2]~0 (
// Equation(s):
// \display|sync_vg|x_out[2]~0_combout  = !\display|sync_vg|h_count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|sync_vg|h_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|sync_vg|x_out[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|sync_vg|x_out[2]~0 .extended_lut = "off";
defparam \display|sync_vg|x_out[2]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \display|sync_vg|x_out[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N50
dffeas \display|sync_vg|x_out[2] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|sync_vg|x_out[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|sync_vg|x_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display|sync_vg|x_out[2] .is_wysiwyg = "true";
defparam \display|sync_vg|x_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N57
cyclonev_lcell_comb \display|pattern_vg|always0~2 (
// Equation(s):
// \display|pattern_vg|always0~2_combout  = ( !\display|sync_vg|x_out [2] & ( (!\display|sync_vg|x_out [3] & (!\display|sync_vg|x_out [4] & (!\display|sync_vg|x_out [0] & !\display|sync_vg|x_out [1]))) ) )

	.dataa(!\display|sync_vg|x_out [3]),
	.datab(!\display|sync_vg|x_out [4]),
	.datac(!\display|sync_vg|x_out [0]),
	.datad(!\display|sync_vg|x_out [1]),
	.datae(gnd),
	.dataf(!\display|sync_vg|x_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|always0~2 .extended_lut = "off";
defparam \display|pattern_vg|always0~2 .lut_mask = 64'h8000800000000000;
defparam \display|pattern_vg|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N0
cyclonev_lcell_comb \display|pattern_vg|Add2~77 (
// Equation(s):
// \display|pattern_vg|Add2~77_sumout  = SUM(( \display|pattern_vg|ramp_values [0] ) + ( VCC ) + ( !VCC ))
// \display|pattern_vg|Add2~78  = CARRY(( \display|pattern_vg|ramp_values [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|pattern_vg|ramp_values [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\display|pattern_vg|Add2~77_sumout ),
	.cout(\display|pattern_vg|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|Add2~77 .extended_lut = "off";
defparam \display|pattern_vg|Add2~77 .lut_mask = 64'h0000000000000F0F;
defparam \display|pattern_vg|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N9
cyclonev_lcell_comb \display|pattern_vg|ramp_values~21 (
// Equation(s):
// \display|pattern_vg|ramp_values~21_combout  = ( \display|pattern_vg|always0~2_combout  & ( ((\display|pattern_vg|always0~0_combout  & (!\display|sync_vg|x_out [5] & \display|pattern_vg|always0~1_combout ))) # (\display|pattern_vg|Add2~77_sumout ) ) ) # ( 
// !\display|pattern_vg|always0~2_combout  & ( \display|pattern_vg|Add2~77_sumout  ) )

	.dataa(!\display|pattern_vg|always0~0_combout ),
	.datab(!\display|sync_vg|x_out [5]),
	.datac(!\display|pattern_vg|Add2~77_sumout ),
	.datad(!\display|pattern_vg|always0~1_combout ),
	.datae(gnd),
	.dataf(!\display|pattern_vg|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values~21 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values~21 .lut_mask = 64'h0F0F0F0F0F4F0F4F;
defparam \display|pattern_vg|ramp_values~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N36
cyclonev_lcell_comb \display|pattern_vg|always0~4 (
// Equation(s):
// \display|pattern_vg|always0~4_combout  = ( \display|sync_vg|x_out [6] & ( (\display|sync_vg|x_out [10] & \display|sync_vg|x_out [7]) ) )

	.dataa(!\display|sync_vg|x_out [10]),
	.datab(!\display|sync_vg|x_out [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|sync_vg|x_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|always0~4 .extended_lut = "off";
defparam \display|pattern_vg|always0~4 .lut_mask = 64'h0000000011111111;
defparam \display|pattern_vg|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N54
cyclonev_lcell_comb \display|pattern_vg|always0~5 (
// Equation(s):
// \display|pattern_vg|always0~5_combout  = ( \display|sync_vg|x_out [2] & ( (\display|sync_vg|x_out [3] & (\display|sync_vg|x_out [4] & (\display|sync_vg|x_out [1] & \display|sync_vg|x_out [0]))) ) )

	.dataa(!\display|sync_vg|x_out [3]),
	.datab(!\display|sync_vg|x_out [4]),
	.datac(!\display|sync_vg|x_out [1]),
	.datad(!\display|sync_vg|x_out [0]),
	.datae(gnd),
	.dataf(!\display|sync_vg|x_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|always0~5 .extended_lut = "off";
defparam \display|pattern_vg|always0~5 .lut_mask = 64'h0000000000010001;
defparam \display|pattern_vg|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N42
cyclonev_lcell_comb \display|pattern_vg|always0~3 (
// Equation(s):
// \display|pattern_vg|always0~3_combout  = ( !\display|sync_vg|x_out [8] & ( (!\display|sync_vg|x_out [9] & !\display|sync_vg|x_out [11]) ) )

	.dataa(gnd),
	.datab(!\display|sync_vg|x_out [9]),
	.datac(!\display|sync_vg|x_out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|sync_vg|x_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|always0~3 .extended_lut = "off";
defparam \display|pattern_vg|always0~3 .lut_mask = 64'hC0C0C0C000000000;
defparam \display|pattern_vg|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N30
cyclonev_lcell_comb \display|pattern_vg|ramp_values[16]~1 (
// Equation(s):
// \display|pattern_vg|ramp_values[16]~1_combout  = ( \sr_latch_n|output_Q~combout  & ( \display|sync_vg|de_out~q  ) ) # ( !\sr_latch_n|output_Q~combout  & ( \display|sync_vg|de_out~q  & ( (\display|pattern_vg|always0~4_combout  & (\display|sync_vg|x_out [5] 
// & (\display|pattern_vg|always0~5_combout  & \display|pattern_vg|always0~3_combout ))) ) ) ) # ( \sr_latch_n|output_Q~combout  & ( !\display|sync_vg|de_out~q  ) )

	.dataa(!\display|pattern_vg|always0~4_combout ),
	.datab(!\display|sync_vg|x_out [5]),
	.datac(!\display|pattern_vg|always0~5_combout ),
	.datad(!\display|pattern_vg|always0~3_combout ),
	.datae(!\sr_latch_n|output_Q~combout ),
	.dataf(!\display|sync_vg|de_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[16]~1 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values[16]~1 .lut_mask = 64'h0000FFFF0001FFFF;
defparam \display|pattern_vg|ramp_values[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N33
cyclonev_lcell_comb \display|pattern_vg|ramp_values[16]~2 (
// Equation(s):
// \display|pattern_vg|ramp_values[16]~2_combout  = ( \sr_latch_n|output_Q~combout  ) # ( !\sr_latch_n|output_Q~combout  & ( \display|sync_vg|de_out~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|sync_vg|de_out~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sr_latch_n|output_Q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[16]~2 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values[16]~2 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \display|pattern_vg|ramp_values[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N11
dffeas \display|pattern_vg|ramp_values[0] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|ramp_values~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sload(gnd),
	.ena(\display|pattern_vg|ramp_values[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|ramp_values [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[0] .is_wysiwyg = "true";
defparam \display|pattern_vg|ramp_values[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N3
cyclonev_lcell_comb \display|pattern_vg|Add2~73 (
// Equation(s):
// \display|pattern_vg|Add2~73_sumout  = SUM(( \display|pattern_vg|ramp_values [1] ) + ( VCC ) + ( \display|pattern_vg|Add2~78  ))
// \display|pattern_vg|Add2~74  = CARRY(( \display|pattern_vg|ramp_values [1] ) + ( VCC ) + ( \display|pattern_vg|Add2~78  ))

	.dataa(!\display|pattern_vg|ramp_values [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|pattern_vg|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|pattern_vg|Add2~73_sumout ),
	.cout(\display|pattern_vg|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|Add2~73 .extended_lut = "off";
defparam \display|pattern_vg|Add2~73 .lut_mask = 64'h0000000000005555;
defparam \display|pattern_vg|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N6
cyclonev_lcell_comb \display|pattern_vg|ramp_values~20 (
// Equation(s):
// \display|pattern_vg|ramp_values~20_combout  = ( \display|pattern_vg|always0~2_combout  & ( ((\display|pattern_vg|always0~0_combout  & (!\display|sync_vg|x_out [5] & \display|pattern_vg|always0~1_combout ))) # (\display|pattern_vg|Add2~73_sumout ) ) ) # ( 
// !\display|pattern_vg|always0~2_combout  & ( \display|pattern_vg|Add2~73_sumout  ) )

	.dataa(!\display|pattern_vg|always0~0_combout ),
	.datab(!\display|sync_vg|x_out [5]),
	.datac(!\display|pattern_vg|Add2~73_sumout ),
	.datad(!\display|pattern_vg|always0~1_combout ),
	.datae(gnd),
	.dataf(!\display|pattern_vg|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values~20 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values~20 .lut_mask = 64'h0F0F0F0F0F4F0F4F;
defparam \display|pattern_vg|ramp_values~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N8
dffeas \display|pattern_vg|ramp_values[1] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|ramp_values~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sload(gnd),
	.ena(\display|pattern_vg|ramp_values[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|ramp_values [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[1] .is_wysiwyg = "true";
defparam \display|pattern_vg|ramp_values[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N6
cyclonev_lcell_comb \display|pattern_vg|Add2~69 (
// Equation(s):
// \display|pattern_vg|Add2~69_sumout  = SUM(( \display|pattern_vg|ramp_values [2] ) + ( GND ) + ( \display|pattern_vg|Add2~74  ))
// \display|pattern_vg|Add2~70  = CARRY(( \display|pattern_vg|ramp_values [2] ) + ( GND ) + ( \display|pattern_vg|Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|pattern_vg|ramp_values [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|pattern_vg|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|pattern_vg|Add2~69_sumout ),
	.cout(\display|pattern_vg|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|Add2~69 .extended_lut = "off";
defparam \display|pattern_vg|Add2~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|pattern_vg|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N39
cyclonev_lcell_comb \display|pattern_vg|ramp_values~19 (
// Equation(s):
// \display|pattern_vg|ramp_values~19_combout  = ( \display|pattern_vg|always0~2_combout  & ( (\display|pattern_vg|Add2~69_sumout  & ((!\display|pattern_vg|always0~0_combout ) # ((!\display|pattern_vg|always0~1_combout ) # (\display|sync_vg|x_out [5])))) ) ) 
// # ( !\display|pattern_vg|always0~2_combout  & ( \display|pattern_vg|Add2~69_sumout  ) )

	.dataa(!\display|pattern_vg|always0~0_combout ),
	.datab(!\display|sync_vg|x_out [5]),
	.datac(!\display|pattern_vg|always0~1_combout ),
	.datad(!\display|pattern_vg|Add2~69_sumout ),
	.datae(gnd),
	.dataf(!\display|pattern_vg|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values~19 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values~19 .lut_mask = 64'h00FF00FF00FB00FB;
defparam \display|pattern_vg|ramp_values~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N41
dffeas \display|pattern_vg|ramp_values[2] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|ramp_values~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sload(gnd),
	.ena(\display|pattern_vg|ramp_values[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|ramp_values [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[2] .is_wysiwyg = "true";
defparam \display|pattern_vg|ramp_values[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N9
cyclonev_lcell_comb \display|pattern_vg|Add2~65 (
// Equation(s):
// \display|pattern_vg|Add2~65_sumout  = SUM(( \display|pattern_vg|ramp_values [3] ) + ( GND ) + ( \display|pattern_vg|Add2~70  ))
// \display|pattern_vg|Add2~66  = CARRY(( \display|pattern_vg|ramp_values [3] ) + ( GND ) + ( \display|pattern_vg|Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|pattern_vg|ramp_values [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|pattern_vg|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|pattern_vg|Add2~65_sumout ),
	.cout(\display|pattern_vg|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|Add2~65 .extended_lut = "off";
defparam \display|pattern_vg|Add2~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|pattern_vg|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N36
cyclonev_lcell_comb \display|pattern_vg|ramp_values~18 (
// Equation(s):
// \display|pattern_vg|ramp_values~18_combout  = ( \display|pattern_vg|Add2~65_sumout  & ( (!\display|pattern_vg|always0~0_combout ) # (((!\display|pattern_vg|always0~2_combout ) # (!\display|pattern_vg|always0~1_combout )) # (\display|sync_vg|x_out [5])) ) 
// )

	.dataa(!\display|pattern_vg|always0~0_combout ),
	.datab(!\display|sync_vg|x_out [5]),
	.datac(!\display|pattern_vg|always0~2_combout ),
	.datad(!\display|pattern_vg|always0~1_combout ),
	.datae(gnd),
	.dataf(!\display|pattern_vg|Add2~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values~18 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values~18 .lut_mask = 64'h00000000FFFBFFFB;
defparam \display|pattern_vg|ramp_values~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N38
dffeas \display|pattern_vg|ramp_values[3] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|ramp_values~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sload(gnd),
	.ena(\display|pattern_vg|ramp_values[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|ramp_values [3]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[3] .is_wysiwyg = "true";
defparam \display|pattern_vg|ramp_values[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N12
cyclonev_lcell_comb \display|pattern_vg|Add2~61 (
// Equation(s):
// \display|pattern_vg|Add2~61_sumout  = SUM(( \display|pattern_vg|ramp_values [4] ) + ( VCC ) + ( \display|pattern_vg|Add2~66  ))
// \display|pattern_vg|Add2~62  = CARRY(( \display|pattern_vg|ramp_values [4] ) + ( VCC ) + ( \display|pattern_vg|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|pattern_vg|ramp_values [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|pattern_vg|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|pattern_vg|Add2~61_sumout ),
	.cout(\display|pattern_vg|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|Add2~61 .extended_lut = "off";
defparam \display|pattern_vg|Add2~61 .lut_mask = 64'h0000000000000F0F;
defparam \display|pattern_vg|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N45
cyclonev_lcell_comb \display|pattern_vg|ramp_values~17 (
// Equation(s):
// \display|pattern_vg|ramp_values~17_combout  = ( \display|pattern_vg|always0~2_combout  & ( ((\display|pattern_vg|always0~0_combout  & (!\display|sync_vg|x_out [5] & \display|pattern_vg|always0~1_combout ))) # (\display|pattern_vg|Add2~61_sumout ) ) ) # ( 
// !\display|pattern_vg|always0~2_combout  & ( \display|pattern_vg|Add2~61_sumout  ) )

	.dataa(!\display|pattern_vg|always0~0_combout ),
	.datab(!\display|sync_vg|x_out [5]),
	.datac(!\display|pattern_vg|always0~1_combout ),
	.datad(!\display|pattern_vg|Add2~61_sumout ),
	.datae(gnd),
	.dataf(!\display|pattern_vg|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values~17 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values~17 .lut_mask = 64'h00FF00FF04FF04FF;
defparam \display|pattern_vg|ramp_values~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N47
dffeas \display|pattern_vg|ramp_values[4] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|ramp_values~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sload(gnd),
	.ena(\display|pattern_vg|ramp_values[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|ramp_values [4]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[4] .is_wysiwyg = "true";
defparam \display|pattern_vg|ramp_values[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N15
cyclonev_lcell_comb \display|pattern_vg|Add2~57 (
// Equation(s):
// \display|pattern_vg|Add2~57_sumout  = SUM(( \display|pattern_vg|ramp_values [5] ) + ( VCC ) + ( \display|pattern_vg|Add2~62  ))
// \display|pattern_vg|Add2~58  = CARRY(( \display|pattern_vg|ramp_values [5] ) + ( VCC ) + ( \display|pattern_vg|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|pattern_vg|ramp_values [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|pattern_vg|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|pattern_vg|Add2~57_sumout ),
	.cout(\display|pattern_vg|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|Add2~57 .extended_lut = "off";
defparam \display|pattern_vg|Add2~57 .lut_mask = 64'h0000000000000F0F;
defparam \display|pattern_vg|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N42
cyclonev_lcell_comb \display|pattern_vg|ramp_values~16 (
// Equation(s):
// \display|pattern_vg|ramp_values~16_combout  = ( \display|pattern_vg|always0~2_combout  & ( ((\display|pattern_vg|always0~0_combout  & (!\display|sync_vg|x_out [5] & \display|pattern_vg|always0~1_combout ))) # (\display|pattern_vg|Add2~57_sumout ) ) ) # ( 
// !\display|pattern_vg|always0~2_combout  & ( \display|pattern_vg|Add2~57_sumout  ) )

	.dataa(!\display|pattern_vg|always0~0_combout ),
	.datab(!\display|sync_vg|x_out [5]),
	.datac(!\display|pattern_vg|Add2~57_sumout ),
	.datad(!\display|pattern_vg|always0~1_combout ),
	.datae(gnd),
	.dataf(!\display|pattern_vg|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values~16 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values~16 .lut_mask = 64'h0F0F0F0F0F4F0F4F;
defparam \display|pattern_vg|ramp_values~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N43
dffeas \display|pattern_vg|ramp_values[5] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|ramp_values~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sload(gnd),
	.ena(\display|pattern_vg|ramp_values[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|ramp_values [5]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[5] .is_wysiwyg = "true";
defparam \display|pattern_vg|ramp_values[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N18
cyclonev_lcell_comb \display|pattern_vg|Add2~53 (
// Equation(s):
// \display|pattern_vg|Add2~53_sumout  = SUM(( \display|pattern_vg|ramp_values [6] ) + ( GND ) + ( \display|pattern_vg|Add2~58  ))
// \display|pattern_vg|Add2~54  = CARRY(( \display|pattern_vg|ramp_values [6] ) + ( GND ) + ( \display|pattern_vg|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|pattern_vg|ramp_values [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|pattern_vg|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|pattern_vg|Add2~53_sumout ),
	.cout(\display|pattern_vg|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|Add2~53 .extended_lut = "off";
defparam \display|pattern_vg|Add2~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|pattern_vg|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N15
cyclonev_lcell_comb \display|pattern_vg|ramp_values~15 (
// Equation(s):
// \display|pattern_vg|ramp_values~15_combout  = ( \display|pattern_vg|always0~2_combout  & ( (\display|pattern_vg|Add2~53_sumout  & ((!\display|pattern_vg|always0~0_combout ) # ((!\display|pattern_vg|always0~1_combout ) # (\display|sync_vg|x_out [5])))) ) ) 
// # ( !\display|pattern_vg|always0~2_combout  & ( \display|pattern_vg|Add2~53_sumout  ) )

	.dataa(!\display|pattern_vg|always0~0_combout ),
	.datab(!\display|sync_vg|x_out [5]),
	.datac(!\display|pattern_vg|Add2~53_sumout ),
	.datad(!\display|pattern_vg|always0~1_combout ),
	.datae(gnd),
	.dataf(!\display|pattern_vg|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values~15 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values~15 .lut_mask = 64'h0F0F0F0F0F0B0F0B;
defparam \display|pattern_vg|ramp_values~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N17
dffeas \display|pattern_vg|ramp_values[6] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|ramp_values~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sload(gnd),
	.ena(\display|pattern_vg|ramp_values[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|ramp_values [6]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[6] .is_wysiwyg = "true";
defparam \display|pattern_vg|ramp_values[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N21
cyclonev_lcell_comb \display|pattern_vg|Add2~49 (
// Equation(s):
// \display|pattern_vg|Add2~49_sumout  = SUM(( \display|pattern_vg|ramp_values [7] ) + ( GND ) + ( \display|pattern_vg|Add2~54  ))
// \display|pattern_vg|Add2~50  = CARRY(( \display|pattern_vg|ramp_values [7] ) + ( GND ) + ( \display|pattern_vg|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|pattern_vg|ramp_values [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|pattern_vg|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|pattern_vg|Add2~49_sumout ),
	.cout(\display|pattern_vg|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|Add2~49 .extended_lut = "off";
defparam \display|pattern_vg|Add2~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|pattern_vg|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N12
cyclonev_lcell_comb \display|pattern_vg|ramp_values~14 (
// Equation(s):
// \display|pattern_vg|ramp_values~14_combout  = ( \display|pattern_vg|always0~2_combout  & ( (\display|pattern_vg|Add2~49_sumout  & ((!\display|pattern_vg|always0~0_combout ) # ((!\display|pattern_vg|always0~1_combout ) # (\display|sync_vg|x_out [5])))) ) ) 
// # ( !\display|pattern_vg|always0~2_combout  & ( \display|pattern_vg|Add2~49_sumout  ) )

	.dataa(!\display|pattern_vg|always0~0_combout ),
	.datab(!\display|sync_vg|x_out [5]),
	.datac(!\display|pattern_vg|Add2~49_sumout ),
	.datad(!\display|pattern_vg|always0~1_combout ),
	.datae(gnd),
	.dataf(!\display|pattern_vg|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values~14 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values~14 .lut_mask = 64'h0F0F0F0F0F0B0F0B;
defparam \display|pattern_vg|ramp_values~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N14
dffeas \display|pattern_vg|ramp_values[7] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|ramp_values~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sload(gnd),
	.ena(\display|pattern_vg|ramp_values[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|ramp_values [7]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[7] .is_wysiwyg = "true";
defparam \display|pattern_vg|ramp_values[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N24
cyclonev_lcell_comb \display|pattern_vg|Add2~45 (
// Equation(s):
// \display|pattern_vg|Add2~45_sumout  = SUM(( \display|pattern_vg|ramp_values [8] ) + ( VCC ) + ( \display|pattern_vg|Add2~50  ))
// \display|pattern_vg|Add2~46  = CARRY(( \display|pattern_vg|ramp_values [8] ) + ( VCC ) + ( \display|pattern_vg|Add2~50  ))

	.dataa(gnd),
	.datab(!\display|pattern_vg|ramp_values [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|pattern_vg|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|pattern_vg|Add2~45_sumout ),
	.cout(\display|pattern_vg|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|Add2~45 .extended_lut = "off";
defparam \display|pattern_vg|Add2~45 .lut_mask = 64'h0000000000003333;
defparam \display|pattern_vg|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N57
cyclonev_lcell_comb \display|pattern_vg|ramp_values~13 (
// Equation(s):
// \display|pattern_vg|ramp_values~13_combout  = ( \display|pattern_vg|always0~2_combout  & ( ((\display|pattern_vg|always0~0_combout  & (!\display|sync_vg|x_out [5] & \display|pattern_vg|always0~1_combout ))) # (\display|pattern_vg|Add2~45_sumout ) ) ) # ( 
// !\display|pattern_vg|always0~2_combout  & ( \display|pattern_vg|Add2~45_sumout  ) )

	.dataa(!\display|pattern_vg|always0~0_combout ),
	.datab(!\display|sync_vg|x_out [5]),
	.datac(!\display|pattern_vg|Add2~45_sumout ),
	.datad(!\display|pattern_vg|always0~1_combout ),
	.datae(gnd),
	.dataf(!\display|pattern_vg|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values~13 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values~13 .lut_mask = 64'h0F0F0F0F0F4F0F4F;
defparam \display|pattern_vg|ramp_values~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N59
dffeas \display|pattern_vg|ramp_values[8] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|ramp_values~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sload(gnd),
	.ena(\display|pattern_vg|ramp_values[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|ramp_values [8]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[8] .is_wysiwyg = "true";
defparam \display|pattern_vg|ramp_values[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N27
cyclonev_lcell_comb \display|pattern_vg|Add2~41 (
// Equation(s):
// \display|pattern_vg|Add2~41_sumout  = SUM(( \display|pattern_vg|ramp_values [9] ) + ( VCC ) + ( \display|pattern_vg|Add2~46  ))
// \display|pattern_vg|Add2~42  = CARRY(( \display|pattern_vg|ramp_values [9] ) + ( VCC ) + ( \display|pattern_vg|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|pattern_vg|ramp_values [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|pattern_vg|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|pattern_vg|Add2~41_sumout ),
	.cout(\display|pattern_vg|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|Add2~41 .extended_lut = "off";
defparam \display|pattern_vg|Add2~41 .lut_mask = 64'h0000000000000F0F;
defparam \display|pattern_vg|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N54
cyclonev_lcell_comb \display|pattern_vg|ramp_values~12 (
// Equation(s):
// \display|pattern_vg|ramp_values~12_combout  = ( \display|pattern_vg|always0~2_combout  & ( ((\display|pattern_vg|always0~0_combout  & (!\display|sync_vg|x_out [5] & \display|pattern_vg|always0~1_combout ))) # (\display|pattern_vg|Add2~41_sumout ) ) ) # ( 
// !\display|pattern_vg|always0~2_combout  & ( \display|pattern_vg|Add2~41_sumout  ) )

	.dataa(!\display|pattern_vg|always0~0_combout ),
	.datab(!\display|sync_vg|x_out [5]),
	.datac(!\display|pattern_vg|Add2~41_sumout ),
	.datad(!\display|pattern_vg|always0~1_combout ),
	.datae(gnd),
	.dataf(!\display|pattern_vg|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values~12 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values~12 .lut_mask = 64'h0F0F0F0F0F4F0F4F;
defparam \display|pattern_vg|ramp_values~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N56
dffeas \display|pattern_vg|ramp_values[9] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|ramp_values~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sload(gnd),
	.ena(\display|pattern_vg|ramp_values[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|ramp_values [9]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[9] .is_wysiwyg = "true";
defparam \display|pattern_vg|ramp_values[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N30
cyclonev_lcell_comb \display|pattern_vg|Add2~37 (
// Equation(s):
// \display|pattern_vg|Add2~37_sumout  = SUM(( \display|pattern_vg|ramp_values [10] ) + ( GND ) + ( \display|pattern_vg|Add2~42  ))
// \display|pattern_vg|Add2~38  = CARRY(( \display|pattern_vg|ramp_values [10] ) + ( GND ) + ( \display|pattern_vg|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|pattern_vg|ramp_values [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|pattern_vg|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|pattern_vg|Add2~37_sumout ),
	.cout(\display|pattern_vg|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|Add2~37 .extended_lut = "off";
defparam \display|pattern_vg|Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|pattern_vg|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N51
cyclonev_lcell_comb \display|pattern_vg|ramp_values~11 (
// Equation(s):
// \display|pattern_vg|ramp_values~11_combout  = ( \display|pattern_vg|always0~2_combout  & ( (\display|pattern_vg|Add2~37_sumout  & ((!\display|pattern_vg|always0~0_combout ) # ((!\display|pattern_vg|always0~1_combout ) # (\display|sync_vg|x_out [5])))) ) ) 
// # ( !\display|pattern_vg|always0~2_combout  & ( \display|pattern_vg|Add2~37_sumout  ) )

	.dataa(!\display|pattern_vg|always0~0_combout ),
	.datab(!\display|pattern_vg|always0~1_combout ),
	.datac(!\display|sync_vg|x_out [5]),
	.datad(!\display|pattern_vg|Add2~37_sumout ),
	.datae(gnd),
	.dataf(!\display|pattern_vg|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values~11 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values~11 .lut_mask = 64'h00FF00FF00EF00EF;
defparam \display|pattern_vg|ramp_values~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N53
dffeas \display|pattern_vg|ramp_values[10] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|ramp_values~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sload(gnd),
	.ena(\display|pattern_vg|ramp_values[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|ramp_values [10]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[10] .is_wysiwyg = "true";
defparam \display|pattern_vg|ramp_values[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N33
cyclonev_lcell_comb \display|pattern_vg|Add2~33 (
// Equation(s):
// \display|pattern_vg|Add2~33_sumout  = SUM(( \display|pattern_vg|ramp_values [11] ) + ( GND ) + ( \display|pattern_vg|Add2~38  ))
// \display|pattern_vg|Add2~34  = CARRY(( \display|pattern_vg|ramp_values [11] ) + ( GND ) + ( \display|pattern_vg|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|pattern_vg|ramp_values [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|pattern_vg|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|pattern_vg|Add2~33_sumout ),
	.cout(\display|pattern_vg|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|Add2~33 .extended_lut = "off";
defparam \display|pattern_vg|Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|pattern_vg|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N48
cyclonev_lcell_comb \display|pattern_vg|ramp_values~10 (
// Equation(s):
// \display|pattern_vg|ramp_values~10_combout  = ( \display|sync_vg|x_out [5] & ( \display|pattern_vg|Add2~33_sumout  ) ) # ( !\display|sync_vg|x_out [5] & ( (\display|pattern_vg|Add2~33_sumout  & ((!\display|pattern_vg|always0~0_combout ) # 
// ((!\display|pattern_vg|always0~1_combout ) # (!\display|pattern_vg|always0~2_combout )))) ) )

	.dataa(!\display|pattern_vg|always0~0_combout ),
	.datab(!\display|pattern_vg|always0~1_combout ),
	.datac(!\display|pattern_vg|always0~2_combout ),
	.datad(!\display|pattern_vg|Add2~33_sumout ),
	.datae(gnd),
	.dataf(!\display|sync_vg|x_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values~10 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values~10 .lut_mask = 64'h00FE00FE00FF00FF;
defparam \display|pattern_vg|ramp_values~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N49
dffeas \display|pattern_vg|ramp_values[11] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|ramp_values~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sload(gnd),
	.ena(\display|pattern_vg|ramp_values[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|ramp_values [11]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[11] .is_wysiwyg = "true";
defparam \display|pattern_vg|ramp_values[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N36
cyclonev_lcell_comb \display|pattern_vg|Add2~1 (
// Equation(s):
// \display|pattern_vg|Add2~1_sumout  = SUM(( \display|pattern_vg|ramp_values [12] ) + ( GND ) + ( \display|pattern_vg|Add2~34  ))
// \display|pattern_vg|Add2~2  = CARRY(( \display|pattern_vg|ramp_values [12] ) + ( GND ) + ( \display|pattern_vg|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|pattern_vg|ramp_values [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|pattern_vg|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|pattern_vg|Add2~1_sumout ),
	.cout(\display|pattern_vg|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|Add2~1 .extended_lut = "off";
defparam \display|pattern_vg|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|pattern_vg|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N3
cyclonev_lcell_comb \display|pattern_vg|ramp_values~0 (
// Equation(s):
// \display|pattern_vg|ramp_values~0_combout  = ( \display|pattern_vg|always0~2_combout  & ( (\display|pattern_vg|Add2~1_sumout  & ((!\display|pattern_vg|always0~0_combout ) # ((!\display|pattern_vg|always0~1_combout ) # (\display|sync_vg|x_out [5])))) ) ) # 
// ( !\display|pattern_vg|always0~2_combout  & ( \display|pattern_vg|Add2~1_sumout  ) )

	.dataa(!\display|pattern_vg|always0~0_combout ),
	.datab(!\display|sync_vg|x_out [5]),
	.datac(!\display|pattern_vg|always0~1_combout ),
	.datad(!\display|pattern_vg|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\display|pattern_vg|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values~0 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values~0 .lut_mask = 64'h00FF00FF00FB00FB;
defparam \display|pattern_vg|ramp_values~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N5
dffeas \display|pattern_vg|ramp_values[12] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|ramp_values~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sload(gnd),
	.ena(\display|pattern_vg|ramp_values[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|ramp_values [12]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[12] .is_wysiwyg = "true";
defparam \display|pattern_vg|ramp_values[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N59
dffeas \display|pattern_vg|b_out[0] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|pattern_vg|ramp_values [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|b_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|b_out[0] .is_wysiwyg = "true";
defparam \display|pattern_vg|b_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N16
dffeas \display|rgb_data[0] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|pattern_vg|b_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[0] .is_wysiwyg = "true";
defparam \display|rgb_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N39
cyclonev_lcell_comb \display|pattern_vg|Add2~5 (
// Equation(s):
// \display|pattern_vg|Add2~5_sumout  = SUM(( \display|pattern_vg|ramp_values [13] ) + ( GND ) + ( \display|pattern_vg|Add2~2  ))
// \display|pattern_vg|Add2~6  = CARRY(( \display|pattern_vg|ramp_values [13] ) + ( GND ) + ( \display|pattern_vg|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|pattern_vg|ramp_values [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|pattern_vg|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|pattern_vg|Add2~5_sumout ),
	.cout(\display|pattern_vg|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|Add2~5 .extended_lut = "off";
defparam \display|pattern_vg|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|pattern_vg|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N18
cyclonev_lcell_comb \display|pattern_vg|ramp_values~3 (
// Equation(s):
// \display|pattern_vg|ramp_values~3_combout  = ( \display|pattern_vg|always0~2_combout  & ( (\display|pattern_vg|Add2~5_sumout  & ((!\display|pattern_vg|always0~0_combout ) # ((!\display|pattern_vg|always0~1_combout ) # (\display|sync_vg|x_out [5])))) ) ) # 
// ( !\display|pattern_vg|always0~2_combout  & ( \display|pattern_vg|Add2~5_sumout  ) )

	.dataa(!\display|pattern_vg|always0~0_combout ),
	.datab(!\display|sync_vg|x_out [5]),
	.datac(!\display|pattern_vg|Add2~5_sumout ),
	.datad(!\display|pattern_vg|always0~1_combout ),
	.datae(gnd),
	.dataf(!\display|pattern_vg|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values~3 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values~3 .lut_mask = 64'h0F0F0F0F0F0B0F0B;
defparam \display|pattern_vg|ramp_values~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N20
dffeas \display|pattern_vg|ramp_values[13] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|ramp_values~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sload(gnd),
	.ena(\display|pattern_vg|ramp_values[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|ramp_values [13]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[13] .is_wysiwyg = "true";
defparam \display|pattern_vg|ramp_values[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N5
dffeas \display|pattern_vg|b_out[1] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|pattern_vg|ramp_values [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|b_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|b_out[1] .is_wysiwyg = "true";
defparam \display|pattern_vg|b_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y1_N22
dffeas \display|rgb_data[1] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|pattern_vg|b_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[1] .is_wysiwyg = "true";
defparam \display|rgb_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N42
cyclonev_lcell_comb \display|pattern_vg|Add2~9 (
// Equation(s):
// \display|pattern_vg|Add2~9_sumout  = SUM(( \display|pattern_vg|ramp_values [14] ) + ( GND ) + ( \display|pattern_vg|Add2~6  ))
// \display|pattern_vg|Add2~10  = CARRY(( \display|pattern_vg|ramp_values [14] ) + ( GND ) + ( \display|pattern_vg|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|pattern_vg|ramp_values [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|pattern_vg|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|pattern_vg|Add2~9_sumout ),
	.cout(\display|pattern_vg|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|Add2~9 .extended_lut = "off";
defparam \display|pattern_vg|Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|pattern_vg|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N21
cyclonev_lcell_comb \display|pattern_vg|ramp_values~4 (
// Equation(s):
// \display|pattern_vg|ramp_values~4_combout  = ( \display|pattern_vg|always0~2_combout  & ( (\display|pattern_vg|Add2~9_sumout  & ((!\display|pattern_vg|always0~0_combout ) # ((!\display|pattern_vg|always0~1_combout ) # (\display|sync_vg|x_out [5])))) ) ) # 
// ( !\display|pattern_vg|always0~2_combout  & ( \display|pattern_vg|Add2~9_sumout  ) )

	.dataa(!\display|pattern_vg|always0~0_combout ),
	.datab(!\display|sync_vg|x_out [5]),
	.datac(!\display|pattern_vg|Add2~9_sumout ),
	.datad(!\display|pattern_vg|always0~1_combout ),
	.datae(gnd),
	.dataf(!\display|pattern_vg|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values~4 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values~4 .lut_mask = 64'h0F0F0F0F0F0B0F0B;
defparam \display|pattern_vg|ramp_values~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N23
dffeas \display|pattern_vg|ramp_values[14] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|ramp_values~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sload(gnd),
	.ena(\display|pattern_vg|ramp_values[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|ramp_values [14]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[14] .is_wysiwyg = "true";
defparam \display|pattern_vg|ramp_values[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N0
cyclonev_lcell_comb \display|pattern_vg|b_out[2]~feeder (
// Equation(s):
// \display|pattern_vg|b_out[2]~feeder_combout  = ( \display|pattern_vg|ramp_values [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|pattern_vg|ramp_values [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|b_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|b_out[2]~feeder .extended_lut = "off";
defparam \display|pattern_vg|b_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \display|pattern_vg|b_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N1
dffeas \display|pattern_vg|b_out[2] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|b_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|b_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|b_out[2] .is_wysiwyg = "true";
defparam \display|pattern_vg|b_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N13
dffeas \display|rgb_data[2] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|pattern_vg|b_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[2] .is_wysiwyg = "true";
defparam \display|rgb_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N45
cyclonev_lcell_comb \display|pattern_vg|Add2~13 (
// Equation(s):
// \display|pattern_vg|Add2~13_sumout  = SUM(( \display|pattern_vg|ramp_values [15] ) + ( GND ) + ( \display|pattern_vg|Add2~10  ))
// \display|pattern_vg|Add2~14  = CARRY(( \display|pattern_vg|ramp_values [15] ) + ( GND ) + ( \display|pattern_vg|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|pattern_vg|ramp_values [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|pattern_vg|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|pattern_vg|Add2~13_sumout ),
	.cout(\display|pattern_vg|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|Add2~13 .extended_lut = "off";
defparam \display|pattern_vg|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|pattern_vg|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N24
cyclonev_lcell_comb \display|pattern_vg|ramp_values~5 (
// Equation(s):
// \display|pattern_vg|ramp_values~5_combout  = ( \display|pattern_vg|always0~2_combout  & ( (\display|pattern_vg|Add2~13_sumout  & ((!\display|pattern_vg|always0~0_combout ) # ((!\display|pattern_vg|always0~1_combout ) # (\display|sync_vg|x_out [5])))) ) ) 
// # ( !\display|pattern_vg|always0~2_combout  & ( \display|pattern_vg|Add2~13_sumout  ) )

	.dataa(!\display|pattern_vg|always0~0_combout ),
	.datab(!\display|sync_vg|x_out [5]),
	.datac(!\display|pattern_vg|Add2~13_sumout ),
	.datad(!\display|pattern_vg|always0~1_combout ),
	.datae(gnd),
	.dataf(!\display|pattern_vg|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values~5 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values~5 .lut_mask = 64'h0F0F0F0F0F0B0F0B;
defparam \display|pattern_vg|ramp_values~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N26
dffeas \display|pattern_vg|ramp_values[15] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|ramp_values~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sload(gnd),
	.ena(\display|pattern_vg|ramp_values[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|ramp_values [15]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[15] .is_wysiwyg = "true";
defparam \display|pattern_vg|ramp_values[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N18
cyclonev_lcell_comb \display|pattern_vg|b_out[3]~feeder (
// Equation(s):
// \display|pattern_vg|b_out[3]~feeder_combout  = ( \display|pattern_vg|ramp_values [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|pattern_vg|ramp_values [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|b_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|b_out[3]~feeder .extended_lut = "off";
defparam \display|pattern_vg|b_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \display|pattern_vg|b_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N19
dffeas \display|pattern_vg|b_out[3] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|b_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|b_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|b_out[3] .is_wysiwyg = "true";
defparam \display|pattern_vg|b_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N3
cyclonev_lcell_comb \display|rgb_data[3]~feeder (
// Equation(s):
// \display|rgb_data[3]~feeder_combout  = ( \display|pattern_vg|b_out [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|pattern_vg|b_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|rgb_data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|rgb_data[3]~feeder .extended_lut = "off";
defparam \display|rgb_data[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \display|rgb_data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N5
dffeas \display|rgb_data[3] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|rgb_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[3] .is_wysiwyg = "true";
defparam \display|rgb_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N48
cyclonev_lcell_comb \display|pattern_vg|Add2~17 (
// Equation(s):
// \display|pattern_vg|Add2~17_sumout  = SUM(( \display|pattern_vg|ramp_values [16] ) + ( GND ) + ( \display|pattern_vg|Add2~14  ))
// \display|pattern_vg|Add2~18  = CARRY(( \display|pattern_vg|ramp_values [16] ) + ( GND ) + ( \display|pattern_vg|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|pattern_vg|ramp_values [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|pattern_vg|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|pattern_vg|Add2~17_sumout ),
	.cout(\display|pattern_vg|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|Add2~17 .extended_lut = "off";
defparam \display|pattern_vg|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|pattern_vg|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N27
cyclonev_lcell_comb \display|pattern_vg|ramp_values~6 (
// Equation(s):
// \display|pattern_vg|ramp_values~6_combout  = ( \display|pattern_vg|always0~2_combout  & ( (\display|pattern_vg|Add2~17_sumout  & ((!\display|pattern_vg|always0~0_combout ) # ((!\display|pattern_vg|always0~1_combout ) # (\display|sync_vg|x_out [5])))) ) ) 
// # ( !\display|pattern_vg|always0~2_combout  & ( \display|pattern_vg|Add2~17_sumout  ) )

	.dataa(!\display|pattern_vg|always0~0_combout ),
	.datab(!\display|sync_vg|x_out [5]),
	.datac(!\display|pattern_vg|Add2~17_sumout ),
	.datad(!\display|pattern_vg|always0~1_combout ),
	.datae(gnd),
	.dataf(!\display|pattern_vg|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values~6 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values~6 .lut_mask = 64'h0F0F0F0F0F0B0F0B;
defparam \display|pattern_vg|ramp_values~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N29
dffeas \display|pattern_vg|ramp_values[16] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|ramp_values~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sload(gnd),
	.ena(\display|pattern_vg|ramp_values[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|ramp_values [16]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[16] .is_wysiwyg = "true";
defparam \display|pattern_vg|ramp_values[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N8
dffeas \display|pattern_vg|b_out[4] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|pattern_vg|ramp_values [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|b_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|b_out[4] .is_wysiwyg = "true";
defparam \display|pattern_vg|b_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N12
cyclonev_lcell_comb \display|rgb_data[4]~feeder (
// Equation(s):
// \display|rgb_data[4]~feeder_combout  = ( \display|pattern_vg|b_out [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|pattern_vg|b_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|rgb_data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|rgb_data[4]~feeder .extended_lut = "off";
defparam \display|rgb_data[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \display|rgb_data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N14
dffeas \display|rgb_data[4] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|rgb_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[4] .is_wysiwyg = "true";
defparam \display|rgb_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N51
cyclonev_lcell_comb \display|pattern_vg|Add2~21 (
// Equation(s):
// \display|pattern_vg|Add2~21_sumout  = SUM(( \display|pattern_vg|ramp_values [17] ) + ( GND ) + ( \display|pattern_vg|Add2~18  ))
// \display|pattern_vg|Add2~22  = CARRY(( \display|pattern_vg|ramp_values [17] ) + ( GND ) + ( \display|pattern_vg|Add2~18  ))

	.dataa(!\display|pattern_vg|ramp_values [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|pattern_vg|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|pattern_vg|Add2~21_sumout ),
	.cout(\display|pattern_vg|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|Add2~21 .extended_lut = "off";
defparam \display|pattern_vg|Add2~21 .lut_mask = 64'h0000FFFF00005555;
defparam \display|pattern_vg|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N0
cyclonev_lcell_comb \display|pattern_vg|ramp_values~7 (
// Equation(s):
// \display|pattern_vg|ramp_values~7_combout  = ( \display|pattern_vg|always0~2_combout  & ( (\display|pattern_vg|Add2~21_sumout  & ((!\display|pattern_vg|always0~0_combout ) # ((!\display|pattern_vg|always0~1_combout ) # (\display|sync_vg|x_out [5])))) ) ) 
// # ( !\display|pattern_vg|always0~2_combout  & ( \display|pattern_vg|Add2~21_sumout  ) )

	.dataa(!\display|pattern_vg|always0~0_combout ),
	.datab(!\display|sync_vg|x_out [5]),
	.datac(!\display|pattern_vg|Add2~21_sumout ),
	.datad(!\display|pattern_vg|always0~1_combout ),
	.datae(gnd),
	.dataf(!\display|pattern_vg|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values~7 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values~7 .lut_mask = 64'h0F0F0F0F0F0B0F0B;
defparam \display|pattern_vg|ramp_values~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N2
dffeas \display|pattern_vg|ramp_values[17] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|ramp_values~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sload(gnd),
	.ena(\display|pattern_vg|ramp_values[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|ramp_values [17]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[17] .is_wysiwyg = "true";
defparam \display|pattern_vg|ramp_values[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N6
cyclonev_lcell_comb \display|pattern_vg|b_out[5]~feeder (
// Equation(s):
// \display|pattern_vg|b_out[5]~feeder_combout  = ( \display|pattern_vg|ramp_values [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|pattern_vg|ramp_values [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|b_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|b_out[5]~feeder .extended_lut = "off";
defparam \display|pattern_vg|b_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \display|pattern_vg|b_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N7
dffeas \display|pattern_vg|b_out[5] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|b_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|b_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|b_out[5] .is_wysiwyg = "true";
defparam \display|pattern_vg|b_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N30
cyclonev_lcell_comb \display|rgb_data[5]~feeder (
// Equation(s):
// \display|rgb_data[5]~feeder_combout  = ( \display|pattern_vg|b_out [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|pattern_vg|b_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|rgb_data[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|rgb_data[5]~feeder .extended_lut = "off";
defparam \display|rgb_data[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \display|rgb_data[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N31
dffeas \display|rgb_data[5] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|rgb_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[5] .is_wysiwyg = "true";
defparam \display|rgb_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N54
cyclonev_lcell_comb \display|pattern_vg|Add2~25 (
// Equation(s):
// \display|pattern_vg|Add2~25_sumout  = SUM(( \display|pattern_vg|ramp_values [18] ) + ( GND ) + ( \display|pattern_vg|Add2~22  ))
// \display|pattern_vg|Add2~26  = CARRY(( \display|pattern_vg|ramp_values [18] ) + ( GND ) + ( \display|pattern_vg|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|pattern_vg|ramp_values [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|pattern_vg|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|pattern_vg|Add2~25_sumout ),
	.cout(\display|pattern_vg|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|Add2~25 .extended_lut = "off";
defparam \display|pattern_vg|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|pattern_vg|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N30
cyclonev_lcell_comb \display|pattern_vg|ramp_values~8 (
// Equation(s):
// \display|pattern_vg|ramp_values~8_combout  = ( \display|pattern_vg|always0~2_combout  & ( (\display|pattern_vg|Add2~25_sumout  & ((!\display|pattern_vg|always0~0_combout ) # ((!\display|pattern_vg|always0~1_combout ) # (\display|sync_vg|x_out [5])))) ) ) 
// # ( !\display|pattern_vg|always0~2_combout  & ( \display|pattern_vg|Add2~25_sumout  ) )

	.dataa(!\display|pattern_vg|always0~0_combout ),
	.datab(!\display|sync_vg|x_out [5]),
	.datac(!\display|pattern_vg|Add2~25_sumout ),
	.datad(!\display|pattern_vg|always0~1_combout ),
	.datae(gnd),
	.dataf(!\display|pattern_vg|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values~8 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values~8 .lut_mask = 64'h0F0F0F0F0F0B0F0B;
defparam \display|pattern_vg|ramp_values~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N32
dffeas \display|pattern_vg|ramp_values[18] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|ramp_values~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sload(gnd),
	.ena(\display|pattern_vg|ramp_values[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|ramp_values [18]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[18] .is_wysiwyg = "true";
defparam \display|pattern_vg|ramp_values[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N3
cyclonev_lcell_comb \display|pattern_vg|b_out[6]~feeder (
// Equation(s):
// \display|pattern_vg|b_out[6]~feeder_combout  = ( \display|pattern_vg|ramp_values [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|pattern_vg|ramp_values [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|b_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|b_out[6]~feeder .extended_lut = "off";
defparam \display|pattern_vg|b_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \display|pattern_vg|b_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N5
dffeas \display|pattern_vg|b_out[6] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|b_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|b_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|b_out[6] .is_wysiwyg = "true";
defparam \display|pattern_vg|b_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N34
dffeas \display|rgb_data[6] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|pattern_vg|b_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[6] .is_wysiwyg = "true";
defparam \display|rgb_data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N57
cyclonev_lcell_comb \display|pattern_vg|Add2~29 (
// Equation(s):
// \display|pattern_vg|Add2~29_sumout  = SUM(( \display|pattern_vg|ramp_values [19] ) + ( GND ) + ( \display|pattern_vg|Add2~26  ))

	.dataa(!\display|pattern_vg|ramp_values [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|pattern_vg|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|pattern_vg|Add2~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|Add2~29 .extended_lut = "off";
defparam \display|pattern_vg|Add2~29 .lut_mask = 64'h0000FFFF00005555;
defparam \display|pattern_vg|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N33
cyclonev_lcell_comb \display|pattern_vg|ramp_values~9 (
// Equation(s):
// \display|pattern_vg|ramp_values~9_combout  = ( \display|pattern_vg|always0~2_combout  & ( (\display|pattern_vg|Add2~29_sumout  & ((!\display|pattern_vg|always0~0_combout ) # ((!\display|pattern_vg|always0~1_combout ) # (\display|sync_vg|x_out [5])))) ) ) 
// # ( !\display|pattern_vg|always0~2_combout  & ( \display|pattern_vg|Add2~29_sumout  ) )

	.dataa(!\display|pattern_vg|always0~0_combout ),
	.datab(!\display|sync_vg|x_out [5]),
	.datac(!\display|pattern_vg|Add2~29_sumout ),
	.datad(!\display|pattern_vg|always0~1_combout ),
	.datae(gnd),
	.dataf(!\display|pattern_vg|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|pattern_vg|ramp_values~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|pattern_vg|ramp_values~9 .extended_lut = "off";
defparam \display|pattern_vg|ramp_values~9 .lut_mask = 64'h0F0F0F0F0F0B0F0B;
defparam \display|pattern_vg|ramp_values~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N35
dffeas \display|pattern_vg|ramp_values[19] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|pattern_vg|ramp_values~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|pattern_vg|ramp_values[16]~1_combout ),
	.sload(gnd),
	.ena(\display|pattern_vg|ramp_values[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|ramp_values [19]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|ramp_values[19] .is_wysiwyg = "true";
defparam \display|pattern_vg|ramp_values[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N29
dffeas \display|pattern_vg|b_out[7] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|pattern_vg|ramp_values [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|pattern_vg|b_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \display|pattern_vg|b_out[7] .is_wysiwyg = "true";
defparam \display|pattern_vg|b_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N49
dffeas \display|rgb_data[7] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|pattern_vg|b_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[7] .is_wysiwyg = "true";
defparam \display|rgb_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N23
dffeas \display|rgb_data[8] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|pattern_vg|b_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[8] .is_wysiwyg = "true";
defparam \display|rgb_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y1_N13
dffeas \display|rgb_data[9] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|pattern_vg|b_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[9] .is_wysiwyg = "true";
defparam \display|rgb_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N43
dffeas \display|rgb_data[10] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|pattern_vg|b_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[10] .is_wysiwyg = "true";
defparam \display|rgb_data[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N42
cyclonev_lcell_comb \display|rgb_data[11]~feeder (
// Equation(s):
// \display|rgb_data[11]~feeder_combout  = ( \display|pattern_vg|b_out [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|pattern_vg|b_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|rgb_data[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|rgb_data[11]~feeder .extended_lut = "off";
defparam \display|rgb_data[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \display|rgb_data[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N43
dffeas \display|rgb_data[11] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|rgb_data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[11] .is_wysiwyg = "true";
defparam \display|rgb_data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N45
cyclonev_lcell_comb \display|rgb_data[12]~feeder (
// Equation(s):
// \display|rgb_data[12]~feeder_combout  = ( \display|pattern_vg|b_out [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|pattern_vg|b_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|rgb_data[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|rgb_data[12]~feeder .extended_lut = "off";
defparam \display|rgb_data[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \display|rgb_data[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N46
dffeas \display|rgb_data[12] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|rgb_data[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[12] .is_wysiwyg = "true";
defparam \display|rgb_data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N12
cyclonev_lcell_comb \display|rgb_data[13]~feeder (
// Equation(s):
// \display|rgb_data[13]~feeder_combout  = ( \display|pattern_vg|b_out [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|pattern_vg|b_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|rgb_data[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|rgb_data[13]~feeder .extended_lut = "off";
defparam \display|rgb_data[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \display|rgb_data[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N13
dffeas \display|rgb_data[13] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|rgb_data[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[13] .is_wysiwyg = "true";
defparam \display|rgb_data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N24
cyclonev_lcell_comb \display|rgb_data[14]~feeder (
// Equation(s):
// \display|rgb_data[14]~feeder_combout  = \display|pattern_vg|b_out [6]

	.dataa(!\display|pattern_vg|b_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|rgb_data[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|rgb_data[14]~feeder .extended_lut = "off";
defparam \display|rgb_data[14]~feeder .lut_mask = 64'h5555555555555555;
defparam \display|rgb_data[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N25
dffeas \display|rgb_data[14] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|rgb_data[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[14] .is_wysiwyg = "true";
defparam \display|rgb_data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N54
cyclonev_lcell_comb \display|rgb_data[15]~feeder (
// Equation(s):
// \display|rgb_data[15]~feeder_combout  = ( \display|pattern_vg|b_out [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|pattern_vg|b_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|rgb_data[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|rgb_data[15]~feeder .extended_lut = "off";
defparam \display|rgb_data[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \display|rgb_data[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N55
dffeas \display|rgb_data[15] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|rgb_data[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[15] .is_wysiwyg = "true";
defparam \display|rgb_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y1_N19
dffeas \display|rgb_data[16] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|pattern_vg|b_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[16] .is_wysiwyg = "true";
defparam \display|rgb_data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y1_N52
dffeas \display|rgb_data[17] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|pattern_vg|b_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[17] .is_wysiwyg = "true";
defparam \display|rgb_data[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N37
dffeas \display|rgb_data[18] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|pattern_vg|b_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[18] .is_wysiwyg = "true";
defparam \display|rgb_data[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N9
cyclonev_lcell_comb \display|rgb_data[19]~feeder (
// Equation(s):
// \display|rgb_data[19]~feeder_combout  = ( \display|pattern_vg|b_out [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|pattern_vg|b_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|rgb_data[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|rgb_data[19]~feeder .extended_lut = "off";
defparam \display|rgb_data[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \display|rgb_data[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N10
dffeas \display|rgb_data[19] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|rgb_data[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[19] .is_wysiwyg = "true";
defparam \display|rgb_data[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N14
dffeas \display|rgb_data[20] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|pattern_vg|b_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[20] .is_wysiwyg = "true";
defparam \display|rgb_data[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N48
cyclonev_lcell_comb \display|rgb_data[21]~feeder (
// Equation(s):
// \display|rgb_data[21]~feeder_combout  = ( \display|pattern_vg|b_out [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|pattern_vg|b_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|rgb_data[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|rgb_data[21]~feeder .extended_lut = "off";
defparam \display|rgb_data[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \display|rgb_data[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N49
dffeas \display|rgb_data[21] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|rgb_data[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[21] .is_wysiwyg = "true";
defparam \display|rgb_data[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N27
cyclonev_lcell_comb \display|rgb_data[22]~feeder (
// Equation(s):
// \display|rgb_data[22]~feeder_combout  = \display|pattern_vg|b_out [6]

	.dataa(!\display|pattern_vg|b_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|rgb_data[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|rgb_data[22]~feeder .extended_lut = "off";
defparam \display|rgb_data[22]~feeder .lut_mask = 64'h5555555555555555;
defparam \display|rgb_data[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N29
dffeas \display|rgb_data[22] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|rgb_data[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[22] .is_wysiwyg = "true";
defparam \display|rgb_data[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N51
cyclonev_lcell_comb \display|rgb_data[23]~feeder (
// Equation(s):
// \display|rgb_data[23]~feeder_combout  = ( \display|pattern_vg|b_out [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|pattern_vg|b_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|rgb_data[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|rgb_data[23]~feeder .extended_lut = "off";
defparam \display|rgb_data[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \display|rgb_data[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N52
dffeas \display|rgb_data[23] (
	.clk(\pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|rgb_data[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|rgb_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \display|rgb_data[23] .is_wysiwyg = "true";
defparam \display|rgb_data[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N36
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|i2c_scl~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|i2c_scl~0_combout  = ( \hdmit_init_mod|i2c|master|state [1] & ( \hdmit_init_mod|i2c|master|state [3] & ( \hdmit_init_mod|i2c|master|i2c_scl~q  ) ) ) # ( !\hdmit_init_mod|i2c|master|state [1] & ( \hdmit_init_mod|i2c|master|state 
// [3] & ( ((!\sr_latch_n|output_Q~combout  & !\hdmit_init_mod|i2c|master|state [2])) # (\hdmit_init_mod|i2c|master|i2c_scl~q ) ) ) ) # ( \hdmit_init_mod|i2c|master|state [1] & ( !\hdmit_init_mod|i2c|master|state [3] & ( (!\sr_latch_n|output_Q~combout  & 
// (\hdmit_init_mod|i2c|master|state [0] & ((\hdmit_init_mod|i2c|master|state [2]) # (\hdmit_init_mod|i2c|master|i2c_scl~q )))) # (\sr_latch_n|output_Q~combout  & (((\hdmit_init_mod|i2c|master|i2c_scl~q )))) ) ) ) # ( !\hdmit_init_mod|i2c|master|state [1] & 
// ( !\hdmit_init_mod|i2c|master|state [3] & ( (!\sr_latch_n|output_Q~combout  & ((!\hdmit_init_mod|i2c|master|state [0]) # ((!\hdmit_init_mod|i2c|master|state [2])))) # (\sr_latch_n|output_Q~combout  & (((\hdmit_init_mod|i2c|master|i2c_scl~q )))) ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|state [0]),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\hdmit_init_mod|i2c|master|i2c_scl~q ),
	.datad(!\hdmit_init_mod|i2c|master|state [2]),
	.datae(!\hdmit_init_mod|i2c|master|state [1]),
	.dataf(!\hdmit_init_mod|i2c|master|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|i2c_scl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|i2c_scl~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|i2c_scl~0 .lut_mask = 64'hCF8B0747CF0F0F0F;
defparam \hdmit_init_mod|i2c|master|i2c_scl~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N17
dffeas \hdmit_init_mod|i2c|master|i2c_scl (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|i2c_scl~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|i2c_scl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|i2c_scl .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|i2c_scl .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \hdmi_tx_int~input (
	.i(hdmi_tx_int),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hdmi_tx_int~input_o ));
// synopsys translate_off
defparam \hdmi_tx_int~input .bus_hold = "false";
defparam \hdmi_tx_int~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y25_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
