

================================================================
== Vitis HLS Report for 'loadDDR_data_22'
================================================================
* Date:           Fri Jan  9 14:28:24 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                 |                                       |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                     Instance                    |                 Module                |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_loadDDR_data_22_Pipeline_loadDDR_data_fu_84  |loadDDR_data_22_Pipeline_loadDDR_data  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       47|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|       34|      149|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      264|     -|
|Register             |        -|      -|      106|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      140|      460|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+---------------------------------------+---------+----+----+-----+-----+
    |                     Instance                    |                 Module                | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------+---------------------------------------+---------+----+----+-----+-----+
    |grp_loadDDR_data_22_Pipeline_loadDDR_data_fu_84  |loadDDR_data_22_Pipeline_loadDDR_data  |        0|   0|  34|  149|    0|
    +-------------------------------------------------+---------------------------------------+---------+----+----+-----+-----+
    |Total                                            |                                       |        0|   0|  34|  149|    0|
    +-------------------------------------------------+---------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |icmp_ln58_fu_100_p2  |      icmp|   0|  0|  16|          32|           1|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    |empty_fu_110_p3      |    select|   0|  0|  29|           1|          31|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  47|          34|          33|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  40|         15|    1|         15|
    |ap_done               |   8|          2|    1|          2|
    |colScale_fifo_write   |   8|          2|    1|          2|
    |gmem4_blk_n_AR        |   8|          2|    1|          2|
    |m_axi_gmem4_ARADDR    |  64|          3|   64|        192|
    |m_axi_gmem4_ARBURST   |   8|          2|    2|          4|
    |m_axi_gmem4_ARCACHE   |   8|          2|    4|          8|
    |m_axi_gmem4_ARID      |   8|          2|    1|          2|
    |m_axi_gmem4_ARLEN     |  32|          3|   32|         96|
    |m_axi_gmem4_ARLOCK    |   8|          2|    2|          4|
    |m_axi_gmem4_ARPROT    |   8|          2|    3|          6|
    |m_axi_gmem4_ARQOS     |   8|          2|    4|          8|
    |m_axi_gmem4_ARREGION  |   8|          2|    4|          8|
    |m_axi_gmem4_ARSIZE    |   8|          2|    3|          6|
    |m_axi_gmem4_ARUSER    |   8|          2|    1|          2|
    |m_axi_gmem4_ARVALID   |   8|          3|    1|          3|
    |m_axi_gmem4_RREADY    |   8|          2|    1|          2|
    |n_c1_blk_n            |   8|          2|    1|          2|
    |real_start            |   8|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 264|         54|  128|        366|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |  14|   0|   14|          0|
    |ap_done_reg                                                   |   1|   0|    1|          0|
    |empty_reg_148                                                 |  31|   0|   31|          0|
    |grp_loadDDR_data_22_Pipeline_loadDDR_data_fu_84_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                |   1|   0|    1|          0|
    |trunc_ln_reg_153                                              |  58|   0|   58|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 106|   0|  106|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  loadDDR_data.22|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  loadDDR_data.22|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  loadDDR_data.22|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|  loadDDR_data.22|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  loadDDR_data.22|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  loadDDR_data.22|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  loadDDR_data.22|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  loadDDR_data.22|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|  loadDDR_data.22|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|  loadDDR_data.22|  return value|
|m_axi_gmem4_AWVALID           |  out|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_AWREADY           |   in|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_AWADDR            |  out|   64|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_AWID              |  out|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_AWLEN             |  out|   32|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_AWSIZE            |  out|    3|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_AWBURST           |  out|    2|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_AWLOCK            |  out|    2|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_AWCACHE           |  out|    4|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_AWPROT            |  out|    3|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_AWQOS             |  out|    4|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_AWREGION          |  out|    4|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_AWUSER            |  out|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_WVALID            |  out|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_WREADY            |   in|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_WDATA             |  out|  512|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_WSTRB             |  out|   64|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_WLAST             |  out|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_WID               |  out|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_WUSER             |  out|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_ARVALID           |  out|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_ARREADY           |   in|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_ARADDR            |  out|   64|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_ARID              |  out|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_ARLEN             |  out|   32|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_ARSIZE            |  out|    3|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_ARBURST           |  out|    2|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_ARLOCK            |  out|    2|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_ARCACHE           |  out|    4|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_ARPROT            |  out|    3|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_ARQOS             |  out|    4|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_ARREGION          |  out|    4|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_ARUSER            |  out|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_RVALID            |   in|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_RREADY            |  out|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_RDATA             |   in|  512|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_RLAST             |   in|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_RID               |   in|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_RFIFONUM          |   in|   13|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_RUSER             |   in|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_RRESP             |   in|    2|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_BVALID            |   in|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_BREADY            |  out|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_BRESP             |   in|    2|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_BID               |   in|    1|       m_axi|            gmem4|       pointer|
|m_axi_gmem4_BUSER             |   in|    1|       m_axi|            gmem4|       pointer|
|mem                           |   in|   64|     ap_none|              mem|        scalar|
|colScale_fifo_din             |  out|  512|     ap_fifo|    colScale_fifo|       pointer|
|colScale_fifo_num_data_valid  |   in|    3|     ap_fifo|    colScale_fifo|       pointer|
|colScale_fifo_fifo_cap        |   in|    3|     ap_fifo|    colScale_fifo|       pointer|
|colScale_fifo_full_n          |   in|    1|     ap_fifo|    colScale_fifo|       pointer|
|colScale_fifo_write           |  out|    1|     ap_fifo|    colScale_fifo|       pointer|
|len                           |   in|   32|     ap_none|              len|        scalar|
|n_c1_din                      |  out|   32|     ap_fifo|             n_c1|       pointer|
|n_c1_num_data_valid           |   in|    3|     ap_fifo|             n_c1|       pointer|
|n_c1_fifo_cap                 |   in|    3|     ap_fifo|             n_c1|       pointer|
|n_c1_full_n                   |   in|    1|     ap_fifo|             n_c1|       pointer|
|n_c1_write                    |  out|    1|     ap_fifo|             n_c1|       pointer|
+------------------------------+-----+-----+------------+-----------------+--------------+

