

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Tue Sep 30 13:45:06 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     7                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     8                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     9                           	dabs	1,0x7E,2
    10     0000                     
    11                           ; Generated 26/03/2025 GMT
    12                           ; 
    13                           ; Copyright Â© 2025, Microchip Technology Inc. and its subsidiaries ("Microchip")
    14                           ; All rights reserved.
    15                           ; 
    16                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    17                           ; 
    18                           ; Redistribution and use in source and binary forms, with or without modification, are
    19                           ; permitted provided that the following conditions are met:
    20                           ; 
    21                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    22                           ;        conditions and the following disclaimer.
    23                           ; 
    24                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    25                           ;        of conditions and the following disclaimer in the documentation and/or other
    26                           ;        materials provided with the distribution. Publication is not required when
    27                           ;        this file is used in an embedded application.
    28                           ; 
    29                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    30                           ;        software without specific prior written permission.
    31                           ; 
    32                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    33                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    34                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    35                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    36                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    37                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    38                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    39                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    40                           ; 
    41                           ; 
    42                           ; Code-generator required, PIC16F887 Definitions
    43                           ; 
    44                           ; SFR Addresses
    45     0004                     fsr             equ	4
    46     0004                     fsr0            equ	4
    47     0000                     indf            equ	0
    48     0000                     indf0           equ	0
    49     0002                     pc              equ	2
    50     0002                     pcl             equ	2
    51     000A                     pclath          equ	10
    52     0003                     status          equ	3
    53     0000                     INDF            equ	0	;# 
    54     0001                     TMR0            equ	1	;# 
    55     0002                     PCL             equ	2	;# 
    56     0003                     STATUS          equ	3	;# 
    57     0004                     FSR             equ	4	;# 
    58     0005                     PORTA           equ	5	;# 
    59     0006                     PORTB           equ	6	;# 
    60     0007                     PORTC           equ	7	;# 
    61     0008                     PORTD           equ	8	;# 
    62     0009                     PORTE           equ	9	;# 
    63     000A                     PCLATH          equ	10	;# 
    64     000B                     INTCON          equ	11	;# 
    65     000C                     PIR1            equ	12	;# 
    66     000D                     PIR2            equ	13	;# 
    67     000E                     TMR1            equ	14	;# 
    68     000E                     TMR1L           equ	14	;# 
    69     000F                     TMR1H           equ	15	;# 
    70     0010                     T1CON           equ	16	;# 
    71     0011                     TMR2            equ	17	;# 
    72     0012                     T2CON           equ	18	;# 
    73     0013                     SSPBUF          equ	19	;# 
    74     0014                     SSPCON          equ	20	;# 
    75     0015                     CCPR1           equ	21	;# 
    76     0015                     CCPR1L          equ	21	;# 
    77     0016                     CCPR1H          equ	22	;# 
    78     0017                     CCP1CON         equ	23	;# 
    79     0018                     RCSTA           equ	24	;# 
    80     0019                     TXREG           equ	25	;# 
    81     001A                     RCREG           equ	26	;# 
    82     001B                     CCPR2           equ	27	;# 
    83     001B                     CCPR2L          equ	27	;# 
    84     001C                     CCPR2H          equ	28	;# 
    85     001D                     CCP2CON         equ	29	;# 
    86     001E                     ADRESH          equ	30	;# 
    87     001F                     ADCON0          equ	31	;# 
    88     0081                     OPTION_REG      equ	129	;# 
    89     0085                     TRISA           equ	133	;# 
    90     0086                     TRISB           equ	134	;# 
    91     0087                     TRISC           equ	135	;# 
    92     0088                     TRISD           equ	136	;# 
    93     0089                     TRISE           equ	137	;# 
    94     008C                     PIE1            equ	140	;# 
    95     008D                     PIE2            equ	141	;# 
    96     008E                     PCON            equ	142	;# 
    97     008F                     OSCCON          equ	143	;# 
    98     0090                     OSCTUNE         equ	144	;# 
    99     0091                     SSPCON2         equ	145	;# 
   100     0092                     PR2             equ	146	;# 
   101     0093                     SSPADD          equ	147	;# 
   102     0093                     SSPMSK          equ	147	;# 
   103     0093                     MSK             equ	147	;# 
   104     0094                     SSPSTAT         equ	148	;# 
   105     0095                     WPUB            equ	149	;# 
   106     0096                     IOCB            equ	150	;# 
   107     0097                     VRCON           equ	151	;# 
   108     0098                     TXSTA           equ	152	;# 
   109     0099                     SPBRG           equ	153	;# 
   110     009A                     SPBRGH          equ	154	;# 
   111     009B                     PWM1CON         equ	155	;# 
   112     009C                     ECCPAS          equ	156	;# 
   113     009D                     PSTRCON         equ	157	;# 
   114     009E                     ADRESL          equ	158	;# 
   115     009F                     ADCON1          equ	159	;# 
   116     0105                     WDTCON          equ	261	;# 
   117     0107                     CM1CON0         equ	263	;# 
   118     0108                     CM2CON0         equ	264	;# 
   119     0109                     CM2CON1         equ	265	;# 
   120     010C                     EEDATA          equ	268	;# 
   121     010C                     EEDAT           equ	268	;# 
   122     010D                     EEADR           equ	269	;# 
   123     010E                     EEDATH          equ	270	;# 
   124     010F                     EEADRH          equ	271	;# 
   125     0185                     SRCON           equ	389	;# 
   126     0187                     BAUDCTL         equ	391	;# 
   127     0188                     ANSEL           equ	392	;# 
   128     0189                     ANSELH          equ	393	;# 
   129     018C                     EECON1          equ	396	;# 
   130     018D                     EECON2          equ	397	;# 
   131     0000                     INDF            equ	0	;# 
   132     0001                     TMR0            equ	1	;# 
   133     0002                     PCL             equ	2	;# 
   134     0003                     STATUS          equ	3	;# 
   135     0004                     FSR             equ	4	;# 
   136     0005                     PORTA           equ	5	;# 
   137     0006                     PORTB           equ	6	;# 
   138     0007                     PORTC           equ	7	;# 
   139     0008                     PORTD           equ	8	;# 
   140     0009                     PORTE           equ	9	;# 
   141     000A                     PCLATH          equ	10	;# 
   142     000B                     INTCON          equ	11	;# 
   143     000C                     PIR1            equ	12	;# 
   144     000D                     PIR2            equ	13	;# 
   145     000E                     TMR1            equ	14	;# 
   146     000E                     TMR1L           equ	14	;# 
   147     000F                     TMR1H           equ	15	;# 
   148     0010                     T1CON           equ	16	;# 
   149     0011                     TMR2            equ	17	;# 
   150     0012                     T2CON           equ	18	;# 
   151     0013                     SSPBUF          equ	19	;# 
   152     0014                     SSPCON          equ	20	;# 
   153     0015                     CCPR1           equ	21	;# 
   154     0015                     CCPR1L          equ	21	;# 
   155     0016                     CCPR1H          equ	22	;# 
   156     0017                     CCP1CON         equ	23	;# 
   157     0018                     RCSTA           equ	24	;# 
   158     0019                     TXREG           equ	25	;# 
   159     001A                     RCREG           equ	26	;# 
   160     001B                     CCPR2           equ	27	;# 
   161     001B                     CCPR2L          equ	27	;# 
   162     001C                     CCPR2H          equ	28	;# 
   163     001D                     CCP2CON         equ	29	;# 
   164     001E                     ADRESH          equ	30	;# 
   165     001F                     ADCON0          equ	31	;# 
   166     0081                     OPTION_REG      equ	129	;# 
   167     0085                     TRISA           equ	133	;# 
   168     0086                     TRISB           equ	134	;# 
   169     0087                     TRISC           equ	135	;# 
   170     0088                     TRISD           equ	136	;# 
   171     0089                     TRISE           equ	137	;# 
   172     008C                     PIE1            equ	140	;# 
   173     008D                     PIE2            equ	141	;# 
   174     008E                     PCON            equ	142	;# 
   175     008F                     OSCCON          equ	143	;# 
   176     0090                     OSCTUNE         equ	144	;# 
   177     0091                     SSPCON2         equ	145	;# 
   178     0092                     PR2             equ	146	;# 
   179     0093                     SSPADD          equ	147	;# 
   180     0093                     SSPMSK          equ	147	;# 
   181     0093                     MSK             equ	147	;# 
   182     0094                     SSPSTAT         equ	148	;# 
   183     0095                     WPUB            equ	149	;# 
   184     0096                     IOCB            equ	150	;# 
   185     0097                     VRCON           equ	151	;# 
   186     0098                     TXSTA           equ	152	;# 
   187     0099                     SPBRG           equ	153	;# 
   188     009A                     SPBRGH          equ	154	;# 
   189     009B                     PWM1CON         equ	155	;# 
   190     009C                     ECCPAS          equ	156	;# 
   191     009D                     PSTRCON         equ	157	;# 
   192     009E                     ADRESL          equ	158	;# 
   193     009F                     ADCON1          equ	159	;# 
   194     0105                     WDTCON          equ	261	;# 
   195     0107                     CM1CON0         equ	263	;# 
   196     0108                     CM2CON0         equ	264	;# 
   197     0109                     CM2CON1         equ	265	;# 
   198     010C                     EEDATA          equ	268	;# 
   199     010C                     EEDAT           equ	268	;# 
   200     010D                     EEADR           equ	269	;# 
   201     010E                     EEDATH          equ	270	;# 
   202     010F                     EEADRH          equ	271	;# 
   203     0185                     SRCON           equ	389	;# 
   204     0187                     BAUDCTL         equ	391	;# 
   205     0188                     ANSEL           equ	392	;# 
   206     0189                     ANSELH          equ	393	;# 
   207     018C                     EECON1          equ	396	;# 
   208     018D                     EECON2          equ	397	;# 
   209     000C                     _PIR1bits       set	12
   210     000E                     _TMR1L          set	14
   211     000F                     _TMR1H          set	15
   212     0010                     _T1CONbits      set	16
   213     0008                     _PORTD          set	8
   214     0088                     _TRISD          set	136
   215                           
   216                           	psect	cinit
   217     07FA                     start_initialization:	
   218                           ; #config settings
   219                           
   220     07FA                     __initialization:
   221                           
   222                           ; Clear objects allocated to COMMON
   223     07FA  01F0               	clrf	__pbssCOMMON& (0+127)
   224     07FB  01F1               	clrf	(__pbssCOMMON+1)& (0+127)
   225     07FC                     end_of_initialization:	
   226                           ;End of C runtime variable initialization code
   227                           
   228     07FC                     __end_of__initialization:
   229     07FC  0183               	clrf	3
   230     07FD  120A  118A  2FCF   	ljmp	_main	;jump to C main() function
   231                           
   232                           	psect	bssCOMMON
   233     0070                     __pbssCOMMON:
   234     0070                     _dem:
   235     0070                     	ds	1
   236     0071                     _d:
   237     0071                     	ds	1
   238                           
   239                           	psect	cstackCOMMON
   240     0000                     __pcstackCOMMON:
   241     0000                     ?_main:
   242     0000                     ??_main:	
   243                           ; 1 bytes @ 0x0
   244                           
   245                           
   246                           	psect	maintext
   247     07CF                     __pmaintext:	
   248                           ; 1 bytes @ 0x0
   249 ;;
   250 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   251 ;;
   252 ;; *************** function _main *****************
   253 ;; Defined at:
   254 ;;		line 23 in file "601.c"
   255 ;; Parameters:    Size  Location     Type
   256 ;;		None
   257 ;; Auto vars:     Size  Location     Type
   258 ;;		None
   259 ;; Return value:  Size  Location     Type
   260 ;;                  1    wreg      void 
   261 ;; Registers used:
   262 ;;		wreg, status,2, status,0
   263 ;; Tracked objects:
   264 ;;		On entry : B00/0
   265 ;;		On exit  : 0/0
   266 ;;		Unchanged: 0/0
   267 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   268 ;;      Params:         0       0       0       0       0
   269 ;;      Locals:         0       0       0       0       0
   270 ;;      Temps:          0       0       0       0       0
   271 ;;      Totals:         0       0       0       0       0
   272 ;;Total ram usage:        0 bytes
   273 ;; This function calls:
   274 ;;		Nothing
   275 ;; This function is called by:
   276 ;;		Startup code after reset
   277 ;; This function uses a non-reentrant model
   278 ;;
   279                           
   280     07CF                     _main:	
   281                           ;psect for function _main
   282                           
   283     07CF                     l570:	
   284                           ;incstack = 0
   285                           ; Regs used in _main: [wreg+status,2+status,0]
   286                           
   287     07CF  01F1               	clrf	_d
   288     07D0  1683               	bsf	3,5	;RP0=1, select bank1
   289     07D1  1303               	bcf	3,6	;RP1=0, select bank1
   290     07D2  0188               	clrf	8	;volatile
   291     07D3                     l572:
   292     07D3  1283               	bcf	3,5	;RP0=0, select bank0
   293     07D4  1303               	bcf	3,6	;RP1=0, select bank0
   294     07D5  0188               	clrf	8	;volatile
   295     07D6                     l574:
   296     07D6  1410               	bsf	16,0	;volatile
   297     07D7                     l576:
   298     07D7  1090               	bcf	16,1	;volatile
   299     07D8                     l578:
   300     07D8  1610               	bsf	16,4	;volatile
   301     07D9                     l580:
   302     07D9  1690               	bsf	16,5	;volatile
   303     07DA                     l582:
   304     07DA  3055               	movlw	85
   305     07DB  008F               	movwf	15	;volatile
   306     07DC                     l584:
   307     07DC  301A               	movlw	26
   308     07DD  008E               	movwf	14	;volatile
   309     07DE                     l586:
   310     07DE  0871               	movf	_d,w
   311     07DF  0088               	movwf	8	;volatile
   312     07E0                     l588:
   313     07E0  1C0C               	btfss	12,0	;volatile
   314     07E1  2FE3               	goto	u11
   315     07E2  2FE4               	goto	u10
   316     07E3                     u11:
   317     07E3  2FDE               	goto	l586
   318     07E4                     u10:
   319     07E4                     l590:
   320     07E4  100C               	bcf	12,0	;volatile
   321     07E5  3055               	movlw	85
   322     07E6  008F               	movwf	15	;volatile
   323     07E7  301A               	movlw	26
   324     07E8  008E               	movwf	14	;volatile
   325     07E9                     l592:
   326     07E9  3001               	movlw	1
   327     07EA  07F0               	addwf	_dem,f
   328     07EB  3003               	movlw	3
   329     07EC  0670               	xorwf	_dem,w
   330     07ED  1D03               	btfss	3,2
   331     07EE  2FF0               	goto	u21
   332     07EF  2FF1               	goto	u20
   333     07F0                     u21:
   334     07F0  2FDE               	goto	l586
   335     07F1                     u20:
   336     07F1                     l594:
   337     07F1  0971               	comf	_d,w
   338     07F2  00F1               	movwf	_d
   339     07F3                     l596:
   340     07F3  0871               	movf	_d,w
   341     07F4  0088               	movwf	8	;volatile
   342     07F5  01F0               	clrf	_dem
   343     07F6  2FDE               	goto	l586
   344     07F7  120A  118A  2800   	ljmp	start
   345     07FA                     __end_of_main:
   346     0002                     ___latbits      equ	2
   347     007E                     btemp           set	126	;btemp
   348     007E                     wtemp0          set	126
   349                           
   350                           	psect	config
   351                           
   352                           ;Config register CONFIG1 @ 0x2007
   353                           ;	Oscillator Selection bits
   354                           ;	FOSC = HS, HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1
      +                          /CLKIN
   355                           ;	Watchdog Timer Enable bit
   356                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
   357                           ;	Power-up Timer Enable bit
   358                           ;	PWRTE = OFF, PWRT disabled
   359                           ;	RE3/MCLR pin function select bit
   360                           ;	MCLRE = ON, RE3/MCLR pin function is MCLR
   361                           ;	Code Protection bit
   362                           ;	CP = OFF, Program memory code protection is disabled
   363                           ;	Data Code Protection bit
   364                           ;	CPD = OFF, Data memory code protection is disabled
   365                           ;	Brown Out Reset Selection bits
   366                           ;	BOREN = OFF, BOR disabled
   367                           ;	Internal External Switchover bit
   368                           ;	IESO = OFF, Internal/External Switchover mode is disabled
   369                           ;	Fail-Safe Clock Monitor Enabled bit
   370                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
   371                           ;	Low Voltage Programming Enable bit
   372                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
   373                           ;	In-Circuit Debugger Mode bit
   374                           ;	DEBUG = 0x1, unprogrammed default
   375     2007                     	org	8199
   376     2007  20F2               	dw	8434
   377                           
   378                           ;Config register CONFIG2 @ 0x2008
   379                           ;	Brown-out Reset Selection bit
   380                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
   381                           ;	Flash Program Memory Self Write Enable bits
   382                           ;	WRT = OFF, Write protection off
   383     2008                     	org	8200
   384     2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         2
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      0       2
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      0       2     14.3%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       2      0.0%


Microchip Technology PIC Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Tue Sep 30 13:45:06 2025

                      _d 0071                       u10 07E4                       u11 07E3  
                     u20 07F1                       u21 07F0                      l570 07CF  
                    l580 07D9                      l572 07D3                      l590 07E4  
                    l582 07DA                      l574 07D6                      l592 07E9  
                    l584 07DC                      l576 07D7                      l594 07F1  
                    l586 07DE                      l578 07D8                      l596 07F3  
                    l588 07E0                      _dem 0070                     _main 07CF  
                   btemp 007E                     start 0000                    ?_main 0000  
                  _TMR1H 000F                    _TMR1L 000E                    _PORTD 0008  
                  _TRISD 0088                    status 0003                    wtemp0 007E  
        __initialization 07FA             __end_of_main 07FA                   ??_main 0000  
__end_of__initialization 07FC           __pcstackCOMMON 0000               __pmaintext 07CF  
              _T1CONbits 0010     end_of_initialization 07FC      start_initialization 07FA  
            __pbssCOMMON 0070                ___latbits 0002                 _PIR1bits 000C  
