# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
# Date created = 20:42:10  January 09, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		arsc_system_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CGXFC7C7F23C8
set_global_assignment -name TOP_LEVEL_ENTITY arsc_system_wrapper
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:42:10  JANUARY 09, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION 16.0.0
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VERILOG_FILE ../../../vga_controller/hdl/one_to_four_decoder.v
set_global_assignment -name VERILOG_FILE ../../../vga_controller/hdl/color_3b_12b_decoder.v
set_global_assignment -name VERILOG_FILE ../../../arsc_system/hdl/arsc_system_wrapper.v
set_global_assignment -name MIF_FILE video_ram_init.mif
set_global_assignment -name VERILOG_FILE ../../../vga_controller/hdl/video_ram.v
set_global_assignment -name VERILOG_FILE ../../../vga_controller/hdl/vga_sync.v
set_global_assignment -name VERILOG_FILE ../../../vga_controller/hdl/vga_controller.v
set_global_assignment -name VERILOG_FILE ../../../arsc_system/hdl/dec_bin_counter.v
set_global_assignment -name VERILOG_FILE ../../../arsc_system/hdl/debouncer.v
set_global_assignment -name VERILOG_FILE ../../../arsc_system/hdl/arsc_system.v
set_global_assignment -name VERILOG_FILE ../../../sdram_controller/hdl/sdram_control_wrapper.v
set_global_assignment -name VERILOG_FILE ../../../sdram_controller/hdl/sdram_control.v
set_global_assignment -name VERILOG_FILE ../../../sdram_controller/hdl/pll.v
set_global_assignment -name VERILOG_FILE ../../../sdram_controller/hdl/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE ../../../sdram_controller/hdl/altera_reset_controller.v
set_global_assignment -name VERILOG_FILE ../../../cpu/hdl/arsc_hcu.v
set_global_assignment -name VERILOG_FILE ../../../cpu/hdl/arsc_cpu.v
set_global_assignment -name VERILOG_FILE ../../../cpu/hdl/arsc_bus.v
set_global_assignment -name VERILOG_FILE ../../../cpu/hdl/arsc_alu.v