=========================================================================================================
Auto created by the td v5.0.43066
@Copy Right: Shanghai Anlogic Infotech, 2011 - 2021.
Wed May 24 09:36:01 2023
=========================================================================================================


Top Model:                CortexM0_SoC                                                    
Device:                   eagle_s20                                                       
Timing Constraint File:                                                                   
STA Level:                Detail                                                          

=========================================================================================================
Timing constraint:        clock: DeriveClock                                              
Clock = DeriveClock, period 20ns, rising at 0ns, falling at 10ns

14648 endpoints analyzed totally, and more than 1000000000 paths analyzed
9 errors detected : 9 setup errors (TNS = -144.170), 0 hold errors (TNS = 0.000)
Minimum period is 25.407ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Vgjpw6_reg (7575267 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -5.407 ns                                                        
 Start Point:             u_logic/M6kax6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               u_logic/Vgjpw6_reg.a[1] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         25.291ns  (logic 10.856ns, net 14.435ns, 42% logic)             
 Logic Levels:            19                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/M6kax6_reg.clk                                      clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/M6kax6_reg.q[0]                                     clk2q                   0.146 r     0.146
 u_logic/_al_u186|u_logic/_al_u188.b[0] (u_logic/M6kax6)     net  (fanout = 14)      1.081 r     1.227      ../rtl/topmodule/cortexm0ds_logic.v(1651)
 u_logic/_al_u186|u_logic/_al_u188.f[0]                      cell                    0.333 r     1.560
 u_logic/Ebpax6_reg|u_logic/Edpax6_reg.b[1] (u_logic/V6now6_lutinv) net  (fanout = 32)      2.397 r     3.957      ../rtl/topmodule/cortexm0ds_logic.v(1156)
 u_logic/Ebpax6_reg|u_logic/Edpax6_reg.f[1]                  cell                    0.333 r     4.290
 u_logic/Kmjpw6_reg.b[0] (u_logic/_al_u238_o)                net  (fanout = 1)       0.603 r     4.893                    
 u_logic/Kmjpw6_reg.f[0]                                     cell                    0.431 r     5.324
 u_logic/_al_u770|u_logic/_al_u242.d[0] (u_logic/S90iu6)     net  (fanout = 7)       0.992 r     6.316      ../rtl/topmodule/cortexm0ds_logic.v(307)
 u_logic/_al_u770|u_logic/_al_u242.f[0]                      cell                    0.262 r     6.578
 u_logic/mult0_1_0_.a[0] (u_logic/Mifpw6[18])                net  (fanout = 1)       1.246 r     7.824      ../rtl/topmodule/cortexm0ds_logic.v(1531)
 u_logic/mult0_1_0_.p[0]                                     cell (MULT18)           3.563 r    11.387
 u_logic/u1/u0|u1/ucin.a[1] (u_logic/mult0_1_0_0)            net  (fanout = 1)       0.618 r    12.005                    
 u_logic/u1/u0|u1/ucin.f[1]                                  cell                    0.507 r    12.512
 u_logic/u2/u0|u2/ucin.b[1] (u_logic/n135[0])                net  (fanout = 1)       0.667 r    13.179                    
 u_logic/u2/u0|u2/ucin.fco                                   cell (ADDER)            0.539 r    13.718
 u_logic/u2/u2|u2/u1.fci (u_logic/u2/c1)                     net  (fanout = 1)       0.000 f    13.718                    
 u_logic/u2/u2|u2/u1.f[0]                                    cell                    0.144 r    13.862
 u_logic/_al_u3738|u_logic/Vpgbx6_reg.d[1] (u_logic/n159[1]) net  (fanout = 1)       0.618 r    14.480                    
 u_logic/_al_u3738|u_logic/Vpgbx6_reg.f[1]                   cell                    0.262 r    14.742
 u_logic/_al_u3739|u_logic/_al_u507.b[1] (u_logic/_al_u3738_o) net  (fanout = 1)       0.715 r    15.457                    
 u_logic/_al_u3739|u_logic/_al_u507.f[1]                     cell                    0.333 r    15.790
 u_logic/_al_u3740.c[1] (u_logic/_al_u3739_o)                net  (fanout = 2)       0.664 r    16.454                    
 u_logic/_al_u3740.fx[0]                                     cell                    0.448 r    16.902
 u_logic/_al_u3741|u_logic/_al_u818.c[1] (u_logic/Y4miu6)    net  (fanout = 2)       0.568 r    17.470      ../rtl/topmodule/cortexm0ds_logic.v(599)
 u_logic/_al_u3741|u_logic/_al_u818.f[1]                     cell                    0.251 r    17.721
 u_logic/_al_u3746|u_logic/N3oax6_reg.b[1] (u_logic/_al_u3741_o) net  (fanout = 1)       0.526 r    18.247                    
 u_logic/_al_u3746|u_logic/N3oax6_reg.f[1]                   cell                    0.333 r    18.580
 u_logic/_al_u3773|u_logic/_al_u3861.a[1] (u_logic/_al_u3746_o) net  (fanout = 1)       0.618 r    19.198                    
 u_logic/_al_u3773|u_logic/_al_u3861.f[1]                    cell                    0.424 r    19.622
 u_logic/_al_u3866|u_logic/_al_u3841.a[1] (u_logic/_al_u3773_o) net  (fanout = 1)       0.456 r    20.078                    
 u_logic/_al_u3866|u_logic/_al_u3841.f[1]                    cell                    0.424 r    20.502
 u_logic/_al_u3941.b[1] (u_logic/_al_u3866_o)                net  (fanout = 2)       0.503 r    21.005                    
 u_logic/_al_u3941.fx[0]                                     cell                    0.543 r    21.548
 u_logic/_al_u1731|u_logic/_al_u3942.a[0] (u_logic/_al_u3941_o) net  (fanout = 3)       0.764 r    22.312                    
 u_logic/_al_u1731|u_logic/_al_u3942.f[0]                    cell                    0.424 r    22.736
 u_logic/_al_u2457|u_logic/_al_u4026.a[0] (u_logic/_al_u3942_o) net  (fanout = 2)       0.884 r    23.620                    
 u_logic/_al_u2457|u_logic/_al_u4026.f[0]                    cell                    0.424 r    24.044
 u_logic/Vgjpw6_reg.a[1] (u_logic/_al_u4026_o)               net  (fanout = 2)       0.515 r    24.559      ../rtl/topmodule/cortexm0ds_logic.v(1587)
 u_logic/Vgjpw6_reg                                          path2reg0               0.732      25.291
 Arrival time                                                                       25.291                  (19 lvl)      

 u_logic/Vgjpw6_reg.clk                                                              0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell setup                                                                         -0.116      19.884
 clock uncertainty                                                                  -0.000      19.884
 clock recovergence pessimism                                                        0.000      19.884
 Required time                                                                      19.884            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -5.407ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -5.407 ns                                                        
 Start Point:             u_logic/M6kax6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               u_logic/Vgjpw6_reg.a[1] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         25.291ns  (logic 10.856ns, net 14.435ns, 42% logic)             
 Logic Levels:            19                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/M6kax6_reg.clk                                      clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/M6kax6_reg.q[0]                                     clk2q                   0.146 r     0.146
 u_logic/_al_u186|u_logic/_al_u188.b[0] (u_logic/M6kax6)     net  (fanout = 14)      1.081 r     1.227      ../rtl/topmodule/cortexm0ds_logic.v(1651)
 u_logic/_al_u186|u_logic/_al_u188.f[0]                      cell                    0.333 r     1.560
 u_logic/Ebpax6_reg|u_logic/Edpax6_reg.b[1] (u_logic/V6now6_lutinv) net  (fanout = 32)      2.397 r     3.957      ../rtl/topmodule/cortexm0ds_logic.v(1156)
 u_logic/Ebpax6_reg|u_logic/Edpax6_reg.f[1]                  cell                    0.333 r     4.290
 u_logic/Kmjpw6_reg.b[0] (u_logic/_al_u238_o)                net  (fanout = 1)       0.603 r     4.893                    
 u_logic/Kmjpw6_reg.f[0]                                     cell                    0.431 r     5.324
 u_logic/_al_u770|u_logic/_al_u242.d[0] (u_logic/S90iu6)     net  (fanout = 7)       0.992 r     6.316      ../rtl/topmodule/cortexm0ds_logic.v(307)
 u_logic/_al_u770|u_logic/_al_u242.f[0]                      cell                    0.262 r     6.578
 u_logic/mult0_1_0_.a[0] (u_logic/Mifpw6[18])                net  (fanout = 1)       1.246 r     7.824      ../rtl/topmodule/cortexm0ds_logic.v(1531)
 u_logic/mult0_1_0_.p[0]                                     cell (MULT18)           3.563 r    11.387
 u_logic/u1/u0|u1/ucin.a[1] (u_logic/mult0_1_0_0)            net  (fanout = 1)       0.618 r    12.005                    
 u_logic/u1/u0|u1/ucin.f[1]                                  cell                    0.507 r    12.512
 u_logic/u2/u0|u2/ucin.b[1] (u_logic/n135[0])                net  (fanout = 1)       0.667 r    13.179                    
 u_logic/u2/u0|u2/ucin.fco                                   cell (ADDER)            0.539 r    13.718
 u_logic/u2/u2|u2/u1.fci (u_logic/u2/c1)                     net  (fanout = 1)       0.000 f    13.718                    
 u_logic/u2/u2|u2/u1.f[0]                                    cell                    0.144 r    13.862
 u_logic/_al_u3738|u_logic/Vpgbx6_reg.d[1] (u_logic/n159[1]) net  (fanout = 1)       0.618 r    14.480                    
 u_logic/_al_u3738|u_logic/Vpgbx6_reg.f[1]                   cell                    0.262 r    14.742
 u_logic/_al_u3739|u_logic/_al_u507.b[1] (u_logic/_al_u3738_o) net  (fanout = 1)       0.715 r    15.457                    
 u_logic/_al_u3739|u_logic/_al_u507.f[1]                     cell                    0.333 r    15.790
 u_logic/_al_u3740.c[1] (u_logic/_al_u3739_o)                net  (fanout = 2)       0.664 r    16.454                    
 u_logic/_al_u3740.fx[0]                                     cell                    0.448 r    16.902
 u_logic/_al_u3741|u_logic/_al_u818.c[1] (u_logic/Y4miu6)    net  (fanout = 2)       0.568 r    17.470      ../rtl/topmodule/cortexm0ds_logic.v(599)
 u_logic/_al_u3741|u_logic/_al_u818.f[1]                     cell                    0.251 r    17.721
 u_logic/_al_u3746|u_logic/N3oax6_reg.b[1] (u_logic/_al_u3741_o) net  (fanout = 1)       0.526 r    18.247                    
 u_logic/_al_u3746|u_logic/N3oax6_reg.f[1]                   cell                    0.333 r    18.580
 u_logic/_al_u3773|u_logic/_al_u3861.a[1] (u_logic/_al_u3746_o) net  (fanout = 1)       0.618 r    19.198                    
 u_logic/_al_u3773|u_logic/_al_u3861.f[1]                    cell                    0.424 r    19.622
 u_logic/_al_u3866|u_logic/_al_u3841.a[1] (u_logic/_al_u3773_o) net  (fanout = 1)       0.456 r    20.078                    
 u_logic/_al_u3866|u_logic/_al_u3841.f[1]                    cell                    0.424 r    20.502
 u_logic/_al_u3941.b[0] (u_logic/_al_u3866_o)                net  (fanout = 2)       0.503 r    21.005                    
 u_logic/_al_u3941.fx[0]                                     cell                    0.543 r    21.548
 u_logic/_al_u1731|u_logic/_al_u3942.a[0] (u_logic/_al_u3941_o) net  (fanout = 3)       0.764 r    22.312                    
 u_logic/_al_u1731|u_logic/_al_u3942.f[0]                    cell                    0.424 r    22.736
 u_logic/_al_u2457|u_logic/_al_u4026.a[0] (u_logic/_al_u3942_o) net  (fanout = 2)       0.884 r    23.620                    
 u_logic/_al_u2457|u_logic/_al_u4026.f[0]                    cell                    0.424 r    24.044
 u_logic/Vgjpw6_reg.a[1] (u_logic/_al_u4026_o)               net  (fanout = 2)       0.515 r    24.559      ../rtl/topmodule/cortexm0ds_logic.v(1587)
 u_logic/Vgjpw6_reg                                          path2reg0               0.732      25.291
 Arrival time                                                                       25.291                  (19 lvl)      

 u_logic/Vgjpw6_reg.clk                                                              0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell setup                                                                         -0.116      19.884
 clock uncertainty                                                                  -0.000      19.884
 clock recovergence pessimism                                                        0.000      19.884
 Required time                                                                      19.884            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -5.407ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -5.407 ns                                                        
 Start Point:             u_logic/M6kax6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               u_logic/Vgjpw6_reg.a[0] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         25.291ns  (logic 10.856ns, net 14.435ns, 42% logic)             
 Logic Levels:            19                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/M6kax6_reg.clk                                      clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/M6kax6_reg.q[0]                                     clk2q                   0.146 r     0.146
 u_logic/_al_u186|u_logic/_al_u188.b[0] (u_logic/M6kax6)     net  (fanout = 14)      1.081 r     1.227      ../rtl/topmodule/cortexm0ds_logic.v(1651)
 u_logic/_al_u186|u_logic/_al_u188.f[0]                      cell                    0.333 r     1.560
 u_logic/Ebpax6_reg|u_logic/Edpax6_reg.b[1] (u_logic/V6now6_lutinv) net  (fanout = 32)      2.397 r     3.957      ../rtl/topmodule/cortexm0ds_logic.v(1156)
 u_logic/Ebpax6_reg|u_logic/Edpax6_reg.f[1]                  cell                    0.333 r     4.290
 u_logic/Kmjpw6_reg.b[0] (u_logic/_al_u238_o)                net  (fanout = 1)       0.603 r     4.893                    
 u_logic/Kmjpw6_reg.f[0]                                     cell                    0.431 r     5.324
 u_logic/_al_u770|u_logic/_al_u242.d[0] (u_logic/S90iu6)     net  (fanout = 7)       0.992 r     6.316      ../rtl/topmodule/cortexm0ds_logic.v(307)
 u_logic/_al_u770|u_logic/_al_u242.f[0]                      cell                    0.262 r     6.578
 u_logic/mult0_1_0_.a[0] (u_logic/Mifpw6[18])                net  (fanout = 1)       1.246 r     7.824      ../rtl/topmodule/cortexm0ds_logic.v(1531)
 u_logic/mult0_1_0_.p[0]                                     cell (MULT18)           3.563 r    11.387
 u_logic/u1/u0|u1/ucin.a[1] (u_logic/mult0_1_0_0)            net  (fanout = 1)       0.618 r    12.005                    
 u_logic/u1/u0|u1/ucin.f[1]                                  cell                    0.507 r    12.512
 u_logic/u2/u0|u2/ucin.b[1] (u_logic/n135[0])                net  (fanout = 1)       0.667 r    13.179                    
 u_logic/u2/u0|u2/ucin.fco                                   cell (ADDER)            0.539 r    13.718
 u_logic/u2/u2|u2/u1.fci (u_logic/u2/c1)                     net  (fanout = 1)       0.000 f    13.718                    
 u_logic/u2/u2|u2/u1.f[0]                                    cell                    0.144 r    13.862
 u_logic/_al_u3738|u_logic/Vpgbx6_reg.d[1] (u_logic/n159[1]) net  (fanout = 1)       0.618 r    14.480                    
 u_logic/_al_u3738|u_logic/Vpgbx6_reg.f[1]                   cell                    0.262 r    14.742
 u_logic/_al_u3739|u_logic/_al_u507.b[1] (u_logic/_al_u3738_o) net  (fanout = 1)       0.715 r    15.457                    
 u_logic/_al_u3739|u_logic/_al_u507.f[1]                     cell                    0.333 r    15.790
 u_logic/_al_u3740.c[1] (u_logic/_al_u3739_o)                net  (fanout = 2)       0.664 r    16.454                    
 u_logic/_al_u3740.fx[0]                                     cell                    0.448 r    16.902
 u_logic/_al_u3741|u_logic/_al_u818.c[1] (u_logic/Y4miu6)    net  (fanout = 2)       0.568 r    17.470      ../rtl/topmodule/cortexm0ds_logic.v(599)
 u_logic/_al_u3741|u_logic/_al_u818.f[1]                     cell                    0.251 r    17.721
 u_logic/_al_u3746|u_logic/N3oax6_reg.b[1] (u_logic/_al_u3741_o) net  (fanout = 1)       0.526 r    18.247                    
 u_logic/_al_u3746|u_logic/N3oax6_reg.f[1]                   cell                    0.333 r    18.580
 u_logic/_al_u3773|u_logic/_al_u3861.a[1] (u_logic/_al_u3746_o) net  (fanout = 1)       0.618 r    19.198                    
 u_logic/_al_u3773|u_logic/_al_u3861.f[1]                    cell                    0.424 r    19.622
 u_logic/_al_u3866|u_logic/_al_u3841.a[1] (u_logic/_al_u3773_o) net  (fanout = 1)       0.456 r    20.078                    
 u_logic/_al_u3866|u_logic/_al_u3841.f[1]                    cell                    0.424 r    20.502
 u_logic/_al_u3941.b[1] (u_logic/_al_u3866_o)                net  (fanout = 2)       0.503 r    21.005                    
 u_logic/_al_u3941.fx[0]                                     cell                    0.543 r    21.548
 u_logic/_al_u1731|u_logic/_al_u3942.a[0] (u_logic/_al_u3941_o) net  (fanout = 3)       0.764 r    22.312                    
 u_logic/_al_u1731|u_logic/_al_u3942.f[0]                    cell                    0.424 r    22.736
 u_logic/_al_u2457|u_logic/_al_u4026.a[0] (u_logic/_al_u3942_o) net  (fanout = 2)       0.884 r    23.620                    
 u_logic/_al_u2457|u_logic/_al_u4026.f[0]                    cell                    0.424 r    24.044
 u_logic/Vgjpw6_reg.a[0] (u_logic/_al_u4026_o)               net  (fanout = 2)       0.515 r    24.559      ../rtl/topmodule/cortexm0ds_logic.v(1587)
 u_logic/Vgjpw6_reg                                          path2reg0               0.732      25.291
 Arrival time                                                                       25.291                  (19 lvl)      

 u_logic/Vgjpw6_reg.clk                                                              0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell setup                                                                         -0.116      19.884
 clock uncertainty                                                                  -0.000      19.884
 clock recovergence pessimism                                                        0.000      19.884
 Required time                                                                      19.884            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -5.407ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/_al_u1795|u_logic/Ydopw6_reg (3787611 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -5.321 ns                                                        
 Start Point:             u_logic/M6kax6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               u_logic/_al_u1795|u_logic/Ydopw6_reg.a[0] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         25.205ns  (logic 10.666ns, net 14.539ns, 42% logic)             
 Logic Levels:            19                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/M6kax6_reg.clk                                      clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/M6kax6_reg.q[0]                                     clk2q                   0.146 r     0.146
 u_logic/_al_u186|u_logic/_al_u188.b[0] (u_logic/M6kax6)     net  (fanout = 14)      1.081 r     1.227      ../rtl/topmodule/cortexm0ds_logic.v(1651)
 u_logic/_al_u186|u_logic/_al_u188.f[0]                      cell                    0.333 r     1.560
 u_logic/Ebpax6_reg|u_logic/Edpax6_reg.b[1] (u_logic/V6now6_lutinv) net  (fanout = 32)      2.397 r     3.957      ../rtl/topmodule/cortexm0ds_logic.v(1156)
 u_logic/Ebpax6_reg|u_logic/Edpax6_reg.f[1]                  cell                    0.333 r     4.290
 u_logic/Kmjpw6_reg.b[0] (u_logic/_al_u238_o)                net  (fanout = 1)       0.603 r     4.893                    
 u_logic/Kmjpw6_reg.f[0]                                     cell                    0.431 r     5.324
 u_logic/_al_u770|u_logic/_al_u242.d[0] (u_logic/S90iu6)     net  (fanout = 7)       0.992 r     6.316      ../rtl/topmodule/cortexm0ds_logic.v(307)
 u_logic/_al_u770|u_logic/_al_u242.f[0]                      cell                    0.262 r     6.578
 u_logic/mult0_1_0_.a[0] (u_logic/Mifpw6[18])                net  (fanout = 1)       1.246 r     7.824      ../rtl/topmodule/cortexm0ds_logic.v(1531)
 u_logic/mult0_1_0_.p[0]                                     cell (MULT18)           3.563 r    11.387
 u_logic/u1/u0|u1/ucin.a[1] (u_logic/mult0_1_0_0)            net  (fanout = 1)       0.618 r    12.005                    
 u_logic/u1/u0|u1/ucin.f[1]                                  cell                    0.507 r    12.512
 u_logic/u2/u0|u2/ucin.b[1] (u_logic/n135[0])                net  (fanout = 1)       0.667 r    13.179                    
 u_logic/u2/u0|u2/ucin.fco                                   cell (ADDER)            0.539 r    13.718
 u_logic/u2/u2|u2/u1.fci (u_logic/u2/c1)                     net  (fanout = 1)       0.000 f    13.718                    
 u_logic/u2/u2|u2/u1.f[0]                                    cell                    0.144 r    13.862
 u_logic/_al_u3738|u_logic/Vpgbx6_reg.d[1] (u_logic/n159[1]) net  (fanout = 1)       0.618 r    14.480                    
 u_logic/_al_u3738|u_logic/Vpgbx6_reg.f[1]                   cell                    0.262 r    14.742
 u_logic/_al_u3739|u_logic/_al_u507.b[1] (u_logic/_al_u3738_o) net  (fanout = 1)       0.715 r    15.457                    
 u_logic/_al_u3739|u_logic/_al_u507.f[1]                     cell                    0.333 r    15.790
 u_logic/_al_u3740.c[1] (u_logic/_al_u3739_o)                net  (fanout = 2)       0.664 r    16.454                    
 u_logic/_al_u3740.fx[0]                                     cell                    0.448 r    16.902
 u_logic/_al_u3741|u_logic/_al_u818.c[1] (u_logic/Y4miu6)    net  (fanout = 2)       0.568 r    17.470      ../rtl/topmodule/cortexm0ds_logic.v(599)
 u_logic/_al_u3741|u_logic/_al_u818.f[1]                     cell                    0.251 r    17.721
 u_logic/_al_u3746|u_logic/N3oax6_reg.b[1] (u_logic/_al_u3741_o) net  (fanout = 1)       0.526 r    18.247                    
 u_logic/_al_u3746|u_logic/N3oax6_reg.f[1]                   cell                    0.333 r    18.580
 u_logic/_al_u3773|u_logic/_al_u3861.a[1] (u_logic/_al_u3746_o) net  (fanout = 1)       0.618 r    19.198                    
 u_logic/_al_u3773|u_logic/_al_u3861.f[1]                    cell                    0.424 r    19.622
 u_logic/_al_u3866|u_logic/_al_u3841.a[1] (u_logic/_al_u3773_o) net  (fanout = 1)       0.456 r    20.078                    
 u_logic/_al_u3866|u_logic/_al_u3841.f[1]                    cell                    0.424 r    20.502
 u_logic/_al_u3941.b[1] (u_logic/_al_u3866_o)                net  (fanout = 2)       0.503 r    21.005                    
 u_logic/_al_u3941.fx[0]                                     cell                    0.543 r    21.548
 u_logic/_al_u1731|u_logic/_al_u3942.a[0] (u_logic/_al_u3941_o) net  (fanout = 3)       0.764 r    22.312                    
 u_logic/_al_u1731|u_logic/_al_u3942.f[0]                    cell                    0.424 r    22.736
 u_logic/_al_u2336|u_logic/_al_u3977.a[0] (u_logic/_al_u3942_o) net  (fanout = 2)       1.035 r    23.771                    
 u_logic/_al_u2336|u_logic/_al_u3977.f[0]                    cell                    0.424 r    24.195
 u_logic/_al_u1795|u_logic/Ydopw6_reg.a[0] (u_logic/_al_u3977_o) net  (fanout = 1)       0.468 r    24.663      ../rtl/topmodule/cortexm0ds_logic.v(1596)
 u_logic/_al_u1795|u_logic/Ydopw6_reg                        path2reg0               0.542      25.205
 Arrival time                                                                       25.205                  (19 lvl)      

 u_logic/_al_u1795|u_logic/Ydopw6_reg.clk                                            0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell setup                                                                         -0.116      19.884
 clock uncertainty                                                                  -0.000      19.884
 clock recovergence pessimism                                                        0.000      19.884
 Required time                                                                      19.884            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -5.321ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -5.321 ns                                                        
 Start Point:             u_logic/M6kax6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               u_logic/_al_u1795|u_logic/Ydopw6_reg.a[0] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         25.205ns  (logic 10.666ns, net 14.539ns, 42% logic)             
 Logic Levels:            19                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/M6kax6_reg.clk                                      clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/M6kax6_reg.q[0]                                     clk2q                   0.146 r     0.146
 u_logic/_al_u186|u_logic/_al_u188.b[0] (u_logic/M6kax6)     net  (fanout = 14)      1.081 r     1.227      ../rtl/topmodule/cortexm0ds_logic.v(1651)
 u_logic/_al_u186|u_logic/_al_u188.f[0]                      cell                    0.333 r     1.560
 u_logic/Ebpax6_reg|u_logic/Edpax6_reg.b[1] (u_logic/V6now6_lutinv) net  (fanout = 32)      2.397 r     3.957      ../rtl/topmodule/cortexm0ds_logic.v(1156)
 u_logic/Ebpax6_reg|u_logic/Edpax6_reg.f[1]                  cell                    0.333 r     4.290
 u_logic/Kmjpw6_reg.b[0] (u_logic/_al_u238_o)                net  (fanout = 1)       0.603 r     4.893                    
 u_logic/Kmjpw6_reg.f[0]                                     cell                    0.431 r     5.324
 u_logic/_al_u770|u_logic/_al_u242.d[0] (u_logic/S90iu6)     net  (fanout = 7)       0.992 r     6.316      ../rtl/topmodule/cortexm0ds_logic.v(307)
 u_logic/_al_u770|u_logic/_al_u242.f[0]                      cell                    0.262 r     6.578
 u_logic/mult0_1_0_.a[0] (u_logic/Mifpw6[18])                net  (fanout = 1)       1.246 r     7.824      ../rtl/topmodule/cortexm0ds_logic.v(1531)
 u_logic/mult0_1_0_.p[0]                                     cell (MULT18)           3.563 r    11.387
 u_logic/u1/u0|u1/ucin.a[1] (u_logic/mult0_1_0_0)            net  (fanout = 1)       0.618 r    12.005                    
 u_logic/u1/u0|u1/ucin.f[1]                                  cell                    0.507 r    12.512
 u_logic/u2/u0|u2/ucin.b[1] (u_logic/n135[0])                net  (fanout = 1)       0.667 r    13.179                    
 u_logic/u2/u0|u2/ucin.fco                                   cell (ADDER)            0.539 r    13.718
 u_logic/u2/u2|u2/u1.fci (u_logic/u2/c1)                     net  (fanout = 1)       0.000 f    13.718                    
 u_logic/u2/u2|u2/u1.f[0]                                    cell                    0.144 r    13.862
 u_logic/_al_u3738|u_logic/Vpgbx6_reg.d[1] (u_logic/n159[1]) net  (fanout = 1)       0.618 r    14.480                    
 u_logic/_al_u3738|u_logic/Vpgbx6_reg.f[1]                   cell                    0.262 r    14.742
 u_logic/_al_u3739|u_logic/_al_u507.b[1] (u_logic/_al_u3738_o) net  (fanout = 1)       0.715 r    15.457                    
 u_logic/_al_u3739|u_logic/_al_u507.f[1]                     cell                    0.333 r    15.790
 u_logic/_al_u3740.c[0] (u_logic/_al_u3739_o)                net  (fanout = 2)       0.664 r    16.454                    
 u_logic/_al_u3740.fx[0]                                     cell                    0.448 r    16.902
 u_logic/_al_u3741|u_logic/_al_u818.c[1] (u_logic/Y4miu6)    net  (fanout = 2)       0.568 r    17.470      ../rtl/topmodule/cortexm0ds_logic.v(599)
 u_logic/_al_u3741|u_logic/_al_u818.f[1]                     cell                    0.251 r    17.721
 u_logic/_al_u3746|u_logic/N3oax6_reg.b[1] (u_logic/_al_u3741_o) net  (fanout = 1)       0.526 r    18.247                    
 u_logic/_al_u3746|u_logic/N3oax6_reg.f[1]                   cell                    0.333 r    18.580
 u_logic/_al_u3773|u_logic/_al_u3861.a[1] (u_logic/_al_u3746_o) net  (fanout = 1)       0.618 r    19.198                    
 u_logic/_al_u3773|u_logic/_al_u3861.f[1]                    cell                    0.424 r    19.622
 u_logic/_al_u3866|u_logic/_al_u3841.a[1] (u_logic/_al_u3773_o) net  (fanout = 1)       0.456 r    20.078                    
 u_logic/_al_u3866|u_logic/_al_u3841.f[1]                    cell                    0.424 r    20.502
 u_logic/_al_u3941.b[1] (u_logic/_al_u3866_o)                net  (fanout = 2)       0.503 r    21.005                    
 u_logic/_al_u3941.fx[0]                                     cell                    0.543 r    21.548
 u_logic/_al_u1731|u_logic/_al_u3942.a[0] (u_logic/_al_u3941_o) net  (fanout = 3)       0.764 r    22.312                    
 u_logic/_al_u1731|u_logic/_al_u3942.f[0]                    cell                    0.424 r    22.736
 u_logic/_al_u2336|u_logic/_al_u3977.a[0] (u_logic/_al_u3942_o) net  (fanout = 2)       1.035 r    23.771                    
 u_logic/_al_u2336|u_logic/_al_u3977.f[0]                    cell                    0.424 r    24.195
 u_logic/_al_u1795|u_logic/Ydopw6_reg.a[0] (u_logic/_al_u3977_o) net  (fanout = 1)       0.468 r    24.663      ../rtl/topmodule/cortexm0ds_logic.v(1596)
 u_logic/_al_u1795|u_logic/Ydopw6_reg                        path2reg0               0.542      25.205
 Arrival time                                                                       25.205                  (19 lvl)      

 u_logic/_al_u1795|u_logic/Ydopw6_reg.clk                                            0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell setup                                                                         -0.116      19.884
 clock uncertainty                                                                  -0.000      19.884
 clock recovergence pessimism                                                        0.000      19.884
 Required time                                                                      19.884            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -5.321ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -5.321 ns                                                        
 Start Point:             u_logic/M6kax6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               u_logic/_al_u1795|u_logic/Ydopw6_reg.a[0] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         25.205ns  (logic 10.666ns, net 14.539ns, 42% logic)             
 Logic Levels:            19                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/M6kax6_reg.clk                                      clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/M6kax6_reg.q[0]                                     clk2q                   0.146 r     0.146
 u_logic/_al_u186|u_logic/_al_u188.b[0] (u_logic/M6kax6)     net  (fanout = 14)      1.081 r     1.227      ../rtl/topmodule/cortexm0ds_logic.v(1651)
 u_logic/_al_u186|u_logic/_al_u188.f[0]                      cell                    0.333 r     1.560
 u_logic/Ebpax6_reg|u_logic/Edpax6_reg.b[1] (u_logic/V6now6_lutinv) net  (fanout = 32)      2.397 r     3.957      ../rtl/topmodule/cortexm0ds_logic.v(1156)
 u_logic/Ebpax6_reg|u_logic/Edpax6_reg.f[1]                  cell                    0.333 r     4.290
 u_logic/Kmjpw6_reg.b[0] (u_logic/_al_u238_o)                net  (fanout = 1)       0.603 r     4.893                    
 u_logic/Kmjpw6_reg.f[0]                                     cell                    0.431 r     5.324
 u_logic/_al_u770|u_logic/_al_u242.d[0] (u_logic/S90iu6)     net  (fanout = 7)       0.992 r     6.316      ../rtl/topmodule/cortexm0ds_logic.v(307)
 u_logic/_al_u770|u_logic/_al_u242.f[0]                      cell                    0.262 r     6.578
 u_logic/mult0_1_0_.a[0] (u_logic/Mifpw6[18])                net  (fanout = 1)       1.246 r     7.824      ../rtl/topmodule/cortexm0ds_logic.v(1531)
 u_logic/mult0_1_0_.p[0]                                     cell (MULT18)           3.563 r    11.387
 u_logic/u1/u0|u1/ucin.a[1] (u_logic/mult0_1_0_0)            net  (fanout = 1)       0.618 r    12.005                    
 u_logic/u1/u0|u1/ucin.f[1]                                  cell                    0.507 r    12.512
 u_logic/u2/u0|u2/ucin.b[1] (u_logic/n135[0])                net  (fanout = 1)       0.667 r    13.179                    
 u_logic/u2/u0|u2/ucin.fco                                   cell (ADDER)            0.539 r    13.718
 u_logic/u2/u2|u2/u1.fci (u_logic/u2/c1)                     net  (fanout = 1)       0.000 f    13.718                    
 u_logic/u2/u2|u2/u1.f[0]                                    cell                    0.144 r    13.862
 u_logic/_al_u3738|u_logic/Vpgbx6_reg.d[1] (u_logic/n159[1]) net  (fanout = 1)       0.618 r    14.480                    
 u_logic/_al_u3738|u_logic/Vpgbx6_reg.f[1]                   cell                    0.262 r    14.742
 u_logic/_al_u3739|u_logic/_al_u507.b[1] (u_logic/_al_u3738_o) net  (fanout = 1)       0.715 r    15.457                    
 u_logic/_al_u3739|u_logic/_al_u507.f[1]                     cell                    0.333 r    15.790
 u_logic/_al_u3740.c[1] (u_logic/_al_u3739_o)                net  (fanout = 2)       0.664 r    16.454                    
 u_logic/_al_u3740.fx[0]                                     cell                    0.448 r    16.902
 u_logic/_al_u3741|u_logic/_al_u818.c[1] (u_logic/Y4miu6)    net  (fanout = 2)       0.568 r    17.470      ../rtl/topmodule/cortexm0ds_logic.v(599)
 u_logic/_al_u3741|u_logic/_al_u818.f[1]                     cell                    0.251 r    17.721
 u_logic/_al_u3746|u_logic/N3oax6_reg.b[1] (u_logic/_al_u3741_o) net  (fanout = 1)       0.526 r    18.247                    
 u_logic/_al_u3746|u_logic/N3oax6_reg.f[1]                   cell                    0.333 r    18.580
 u_logic/_al_u3773|u_logic/_al_u3861.a[1] (u_logic/_al_u3746_o) net  (fanout = 1)       0.618 r    19.198                    
 u_logic/_al_u3773|u_logic/_al_u3861.f[1]                    cell                    0.424 r    19.622
 u_logic/_al_u3866|u_logic/_al_u3841.a[1] (u_logic/_al_u3773_o) net  (fanout = 1)       0.456 r    20.078                    
 u_logic/_al_u3866|u_logic/_al_u3841.f[1]                    cell                    0.424 r    20.502
 u_logic/_al_u3941.b[0] (u_logic/_al_u3866_o)                net  (fanout = 2)       0.503 r    21.005                    
 u_logic/_al_u3941.fx[0]                                     cell                    0.543 r    21.548
 u_logic/_al_u1731|u_logic/_al_u3942.a[0] (u_logic/_al_u3941_o) net  (fanout = 3)       0.764 r    22.312                    
 u_logic/_al_u1731|u_logic/_al_u3942.f[0]                    cell                    0.424 r    22.736
 u_logic/_al_u2336|u_logic/_al_u3977.a[0] (u_logic/_al_u3942_o) net  (fanout = 2)       1.035 r    23.771                    
 u_logic/_al_u2336|u_logic/_al_u3977.f[0]                    cell                    0.424 r    24.195
 u_logic/_al_u1795|u_logic/Ydopw6_reg.a[0] (u_logic/_al_u3977_o) net  (fanout = 1)       0.468 r    24.663      ../rtl/topmodule/cortexm0ds_logic.v(1596)
 u_logic/_al_u1795|u_logic/Ydopw6_reg                        path2reg0               0.542      25.205
 Arrival time                                                                       25.205                  (19 lvl)      

 u_logic/_al_u1795|u_logic/Ydopw6_reg.clk                                            0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell setup                                                                         -0.116      19.884
 clock uncertainty                                                                  -0.000      19.884
 clock recovergence pessimism                                                        0.000      19.884
 Required time                                                                      19.884            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -5.321ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/_al_u2966|u_logic/Isjpw6_reg (1555207 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -3.436 ns                                                        
 Start Point:             u_logic/_al_u2285|u_logic/P5vpw6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               u_logic/_al_u2966|u_logic/Isjpw6_reg.ce (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         23.320ns  (logic 9.008ns, net 14.312ns, 38% logic)              
 Logic Levels:            20                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/_al_u2285|u_logic/P5vpw6_reg.clk                    clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/_al_u2285|u_logic/P5vpw6_reg.q[0]                   clk2q                   0.146 r     0.146
 u_logic/_al_u1099|u_logic/_al_u2552.b[0] (u_logic/P5vpw6)   net  (fanout = 66)      2.338 r     2.484      ../rtl/topmodule/cortexm0ds_logic.v(1608)
 u_logic/_al_u1099|u_logic/_al_u2552.f[0]                    cell                    0.333 r     2.817
 u_logic/_al_u2553|u_logic/_al_u4467.a[1] (u_logic/_al_u2552_o) net  (fanout = 5)       0.323 r     3.140                    
 u_logic/_al_u2553|u_logic/_al_u4467.f[1]                    cell                    0.408 r     3.548
 u_logic/_al_u2554|u_logic/_al_u1450.a[1] (u_logic/_al_u2553_o) net  (fanout = 1)       0.367 r     3.915                    
 u_logic/_al_u2554|u_logic/_al_u1450.f[1]                    cell                    0.408 r     4.323
 u_logic/_al_u2555|u_logic/_al_u195.a[1] (u_logic/_al_u2554_o) net  (fanout = 1)       0.456 r     4.779                    
 u_logic/_al_u2555|u_logic/_al_u195.f[1]                     cell                    0.408 r     5.187
 u_logic/_al_u2559|u_logic/_al_u2708.a[1] (u_logic/_al_u2555_o) net  (fanout = 1)       0.502 r     5.689                    
 u_logic/_al_u2559|u_logic/_al_u2708.f[1]                    cell                    0.424 r     6.113
 u_logic/_al_u2567|u_logic/_al_u692.a[1] (u_logic/_al_u2559_o) net  (fanout = 1)       0.468 r     6.581                    
 u_logic/_al_u2567|u_logic/_al_u692.f[1]                     cell                    0.424 r     7.005
 u_logic/_al_u2571|u_logic/L6lax6_reg.a[1] (u_logic/_al_u2567_o) net  (fanout = 6)       0.638 r     7.643                    
 u_logic/_al_u2571|u_logic/L6lax6_reg.f[1]                   cell                    0.408 r     8.051
 u_logic/_al_u2644|u_logic/_al_u2961.d[1] (u_logic/_al_u2571_o) net  (fanout = 8)       0.540 r     8.591                    
 u_logic/_al_u2644|u_logic/_al_u2961.f[1]                    cell                    0.262 r     8.853
 u_logic/_al_u2646|u_logic/Sx3qw6_reg.d[1] (u_logic/Vtzhu6)  net  (fanout = 2)       0.606 r     9.459      ../rtl/topmodule/cortexm0ds_logic.v(301)
 u_logic/_al_u2646|u_logic/Sx3qw6_reg.f[1]                   cell                    0.262 r     9.721
 u_logic/add2/ucin_al_u4831.b[0] (u_logic/R0ghu6)            net  (fanout = 1)       1.120 r    10.841      ../rtl/topmodule/cortexm0ds_logic.v(125)
 u_logic/add2/ucin_al_u4831.fco                              cell (ADDER)            0.836 r    11.677
 u_logic/add2/u3_al_u4832.fci (u_logic/add2/c3)              net  (fanout = 1)       0.000 f    11.677      ../rtl/topmodule/cortexm0ds_logic.v(3153)
 u_logic/add2/u3_al_u4832.fco                                cell (ADDER)            0.132 r    11.809
 u_logic/add2/u7_al_u4833.fci (u_logic/add2/c7)              net  (fanout = 1)       0.000 f    11.809      ../rtl/topmodule/cortexm0ds_logic.v(3153)
 u_logic/add2/u7_al_u4833.fx[0]                              cell                    0.387 r    12.196
 u_logic/_al_u2524.c[0] (u_logic/N5fpw6[9])                  net  (fanout = 1)       0.465 r    12.661      ../rtl/topmodule/cortexm0ds_logic.v(1523)
 u_logic/_al_u2524.f[0]                                      cell                    0.348 r    13.009
 u_logic/_al_u2525.c[1] (u_logic/_al_u2524_o)                net  (fanout = 2)       0.456 r    13.465                    
 u_logic/_al_u2525.fx[0]                                     cell                    0.448 r    13.913
 u_logic/_al_u3418|u_logic/_al_u3458.a[1] (u_logic/_al_u2525_o) net  (fanout = 13)      0.935 r    14.848                    
 u_logic/_al_u3418|u_logic/_al_u3458.f[1]                    cell                    0.424 r    15.272
 u_logic/_al_u3362|u_logic/Nmabx6_reg.b[0] (u_logic/I9ihu6)  net  (fanout = 1)       0.618 r    15.890      ../rtl/topmodule/cortexm0ds_logic.v(130)
 u_logic/_al_u3362|u_logic/Nmabx6_reg.f[0]                   cell                    0.431 r    16.321
 u_logic/_al_u3423.a[1] (u_logic/_al_u3419_o)                net  (fanout = 2)       0.790 r    17.111                    
 u_logic/_al_u3423.fx[0]                                     cell                    0.618 r    17.729
 u_logic/_al_u3368|u_logic/Fldbx6_reg.c[0] (u_logic/_al_u3423_o) net  (fanout = 1)       0.652 r    18.381                    
 u_logic/_al_u3368|u_logic/Fldbx6_reg.f[0]                   cell                    0.348 r    18.729
 u_logic/_al_u3465|u_logic/J59ax6_reg.a[1] (u_logic/_al_u3443_o) net  (fanout = 1)       0.936 r    19.665                    
 u_logic/_al_u3465|u_logic/J59ax6_reg.f[1]                   cell                    0.424 r    20.089
 u_logic/_al_u2966|u_logic/Isjpw6_reg.a[0] (u_logic/_al_u3465_o) net  (fanout = 3)       0.883 r    20.972                    
 u_logic/_al_u2966|u_logic/Isjpw6_reg.f[0]                   cell                    0.424 r    21.396
 u_logic/_al_u3993.a[1] (u_logic/Dt4iu6)                     net  (fanout = 2)       0.594 r    21.990      ../rtl/topmodule/cortexm0ds_logic.v(368)
 u_logic/_al_u3993.fx[0]                                     cell                    0.618 r    22.608
 u_logic/_al_u2966|u_logic/Isjpw6_reg.ce (u_logic/Kt4iu6)    net  (fanout = 1)       0.625 r    23.233      ../rtl/topmodule/cortexm0ds_logic.v(368)
 u_logic/_al_u2966|u_logic/Isjpw6_reg                                                0.087      23.320
 Arrival time                                                                       23.320                  (20 lvl)      

 u_logic/_al_u2966|u_logic/Isjpw6_reg.clk                                            0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell setup                                                                         -0.116      19.884
 clock uncertainty                                                                  -0.000      19.884
 clock recovergence pessimism                                                        0.000      19.884
 Required time                                                                      19.884            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.436ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.436 ns                                                        
 Start Point:             u_logic/_al_u2285|u_logic/P5vpw6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               u_logic/_al_u2966|u_logic/Isjpw6_reg.ce (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         23.320ns  (logic 9.008ns, net 14.312ns, 38% logic)              
 Logic Levels:            20                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/_al_u2285|u_logic/P5vpw6_reg.clk                    clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/_al_u2285|u_logic/P5vpw6_reg.q[0]                   clk2q                   0.146 r     0.146
 u_logic/_al_u1099|u_logic/_al_u2552.b[0] (u_logic/P5vpw6)   net  (fanout = 66)      2.338 r     2.484      ../rtl/topmodule/cortexm0ds_logic.v(1608)
 u_logic/_al_u1099|u_logic/_al_u2552.f[0]                    cell                    0.333 r     2.817
 u_logic/_al_u2553|u_logic/_al_u4467.a[1] (u_logic/_al_u2552_o) net  (fanout = 5)       0.323 r     3.140                    
 u_logic/_al_u2553|u_logic/_al_u4467.f[1]                    cell                    0.408 r     3.548
 u_logic/_al_u2554|u_logic/_al_u1450.a[1] (u_logic/_al_u2553_o) net  (fanout = 1)       0.367 r     3.915                    
 u_logic/_al_u2554|u_logic/_al_u1450.f[1]                    cell                    0.408 r     4.323
 u_logic/_al_u2555|u_logic/_al_u195.a[1] (u_logic/_al_u2554_o) net  (fanout = 1)       0.456 r     4.779                    
 u_logic/_al_u2555|u_logic/_al_u195.f[1]                     cell                    0.408 r     5.187
 u_logic/_al_u2559|u_logic/_al_u2708.a[1] (u_logic/_al_u2555_o) net  (fanout = 1)       0.502 r     5.689                    
 u_logic/_al_u2559|u_logic/_al_u2708.f[1]                    cell                    0.424 r     6.113
 u_logic/_al_u2567|u_logic/_al_u692.a[1] (u_logic/_al_u2559_o) net  (fanout = 1)       0.468 r     6.581                    
 u_logic/_al_u2567|u_logic/_al_u692.f[1]                     cell                    0.424 r     7.005
 u_logic/_al_u2571|u_logic/L6lax6_reg.a[1] (u_logic/_al_u2567_o) net  (fanout = 6)       0.638 r     7.643                    
 u_logic/_al_u2571|u_logic/L6lax6_reg.f[1]                   cell                    0.408 r     8.051
 u_logic/_al_u2644|u_logic/_al_u2961.d[1] (u_logic/_al_u2571_o) net  (fanout = 8)       0.540 r     8.591                    
 u_logic/_al_u2644|u_logic/_al_u2961.f[1]                    cell                    0.262 r     8.853
 u_logic/_al_u2646|u_logic/Sx3qw6_reg.d[1] (u_logic/Vtzhu6)  net  (fanout = 2)       0.606 r     9.459      ../rtl/topmodule/cortexm0ds_logic.v(301)
 u_logic/_al_u2646|u_logic/Sx3qw6_reg.f[1]                   cell                    0.262 r     9.721
 u_logic/add2/ucin_al_u4831.b[0] (u_logic/R0ghu6)            net  (fanout = 1)       1.120 r    10.841      ../rtl/topmodule/cortexm0ds_logic.v(125)
 u_logic/add2/ucin_al_u4831.fco                              cell (ADDER)            0.836 r    11.677
 u_logic/add2/u3_al_u4832.fci (u_logic/add2/c3)              net  (fanout = 1)       0.000 f    11.677      ../rtl/topmodule/cortexm0ds_logic.v(3153)
 u_logic/add2/u3_al_u4832.fco                                cell (ADDER)            0.132 r    11.809
 u_logic/add2/u7_al_u4833.fci (u_logic/add2/c7)              net  (fanout = 1)       0.000 f    11.809      ../rtl/topmodule/cortexm0ds_logic.v(3153)
 u_logic/add2/u7_al_u4833.fx[0]                              cell                    0.387 r    12.196
 u_logic/_al_u2524.c[0] (u_logic/N5fpw6[9])                  net  (fanout = 1)       0.465 r    12.661      ../rtl/topmodule/cortexm0ds_logic.v(1523)
 u_logic/_al_u2524.f[0]                                      cell                    0.348 r    13.009
 u_logic/_al_u2525.c[1] (u_logic/_al_u2524_o)                net  (fanout = 2)       0.456 r    13.465                    
 u_logic/_al_u2525.fx[0]                                     cell                    0.448 r    13.913
 u_logic/_al_u3418|u_logic/_al_u3458.a[1] (u_logic/_al_u2525_o) net  (fanout = 13)      0.935 r    14.848                    
 u_logic/_al_u3418|u_logic/_al_u3458.f[1]                    cell                    0.424 r    15.272
 u_logic/_al_u3362|u_logic/Nmabx6_reg.b[0] (u_logic/I9ihu6)  net  (fanout = 1)       0.618 r    15.890      ../rtl/topmodule/cortexm0ds_logic.v(130)
 u_logic/_al_u3362|u_logic/Nmabx6_reg.f[0]                   cell                    0.431 r    16.321
 u_logic/_al_u3423.a[0] (u_logic/_al_u3419_o)                net  (fanout = 2)       0.790 r    17.111                    
 u_logic/_al_u3423.fx[0]                                     cell                    0.618 r    17.729
 u_logic/_al_u3368|u_logic/Fldbx6_reg.c[0] (u_logic/_al_u3423_o) net  (fanout = 1)       0.652 r    18.381                    
 u_logic/_al_u3368|u_logic/Fldbx6_reg.f[0]                   cell                    0.348 r    18.729
 u_logic/_al_u3465|u_logic/J59ax6_reg.a[1] (u_logic/_al_u3443_o) net  (fanout = 1)       0.936 r    19.665                    
 u_logic/_al_u3465|u_logic/J59ax6_reg.f[1]                   cell                    0.424 r    20.089
 u_logic/_al_u2966|u_logic/Isjpw6_reg.a[0] (u_logic/_al_u3465_o) net  (fanout = 3)       0.883 r    20.972                    
 u_logic/_al_u2966|u_logic/Isjpw6_reg.f[0]                   cell                    0.424 r    21.396
 u_logic/_al_u3993.a[1] (u_logic/Dt4iu6)                     net  (fanout = 2)       0.594 r    21.990      ../rtl/topmodule/cortexm0ds_logic.v(368)
 u_logic/_al_u3993.fx[0]                                     cell                    0.618 r    22.608
 u_logic/_al_u2966|u_logic/Isjpw6_reg.ce (u_logic/Kt4iu6)    net  (fanout = 1)       0.625 r    23.233      ../rtl/topmodule/cortexm0ds_logic.v(368)
 u_logic/_al_u2966|u_logic/Isjpw6_reg                                                0.087      23.320
 Arrival time                                                                       23.320                  (20 lvl)      

 u_logic/_al_u2966|u_logic/Isjpw6_reg.clk                                            0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell setup                                                                         -0.116      19.884
 clock uncertainty                                                                  -0.000      19.884
 clock recovergence pessimism                                                        0.000      19.884
 Required time                                                                      19.884            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.436ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.436 ns                                                        
 Start Point:             u_logic/_al_u2285|u_logic/P5vpw6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               u_logic/_al_u2966|u_logic/Isjpw6_reg.ce (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         23.320ns  (logic 9.008ns, net 14.312ns, 38% logic)              
 Logic Levels:            20                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/_al_u2285|u_logic/P5vpw6_reg.clk                    clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/_al_u2285|u_logic/P5vpw6_reg.q[0]                   clk2q                   0.146 r     0.146
 u_logic/_al_u1099|u_logic/_al_u2552.b[0] (u_logic/P5vpw6)   net  (fanout = 66)      2.338 r     2.484      ../rtl/topmodule/cortexm0ds_logic.v(1608)
 u_logic/_al_u1099|u_logic/_al_u2552.f[0]                    cell                    0.333 r     2.817
 u_logic/_al_u2553|u_logic/_al_u4467.a[1] (u_logic/_al_u2552_o) net  (fanout = 5)       0.323 r     3.140                    
 u_logic/_al_u2553|u_logic/_al_u4467.f[1]                    cell                    0.408 r     3.548
 u_logic/_al_u2554|u_logic/_al_u1450.a[1] (u_logic/_al_u2553_o) net  (fanout = 1)       0.367 r     3.915                    
 u_logic/_al_u2554|u_logic/_al_u1450.f[1]                    cell                    0.408 r     4.323
 u_logic/_al_u2555|u_logic/_al_u195.a[1] (u_logic/_al_u2554_o) net  (fanout = 1)       0.456 r     4.779                    
 u_logic/_al_u2555|u_logic/_al_u195.f[1]                     cell                    0.408 r     5.187
 u_logic/_al_u2559|u_logic/_al_u2708.a[1] (u_logic/_al_u2555_o) net  (fanout = 1)       0.502 r     5.689                    
 u_logic/_al_u2559|u_logic/_al_u2708.f[1]                    cell                    0.424 r     6.113
 u_logic/_al_u2567|u_logic/_al_u692.a[1] (u_logic/_al_u2559_o) net  (fanout = 1)       0.468 r     6.581                    
 u_logic/_al_u2567|u_logic/_al_u692.f[1]                     cell                    0.424 r     7.005
 u_logic/_al_u2571|u_logic/L6lax6_reg.a[1] (u_logic/_al_u2567_o) net  (fanout = 6)       0.638 r     7.643                    
 u_logic/_al_u2571|u_logic/L6lax6_reg.f[1]                   cell                    0.408 r     8.051
 u_logic/_al_u2644|u_logic/_al_u2961.d[1] (u_logic/_al_u2571_o) net  (fanout = 8)       0.540 r     8.591                    
 u_logic/_al_u2644|u_logic/_al_u2961.f[1]                    cell                    0.262 r     8.853
 u_logic/_al_u2646|u_logic/Sx3qw6_reg.d[1] (u_logic/Vtzhu6)  net  (fanout = 2)       0.606 r     9.459      ../rtl/topmodule/cortexm0ds_logic.v(301)
 u_logic/_al_u2646|u_logic/Sx3qw6_reg.f[1]                   cell                    0.262 r     9.721
 u_logic/add2/ucin_al_u4831.b[0] (u_logic/R0ghu6)            net  (fanout = 1)       1.120 r    10.841      ../rtl/topmodule/cortexm0ds_logic.v(125)
 u_logic/add2/ucin_al_u4831.fco                              cell (ADDER)            0.836 r    11.677
 u_logic/add2/u3_al_u4832.fci (u_logic/add2/c3)              net  (fanout = 1)       0.000 f    11.677      ../rtl/topmodule/cortexm0ds_logic.v(3153)
 u_logic/add2/u3_al_u4832.fco                                cell (ADDER)            0.132 r    11.809
 u_logic/add2/u7_al_u4833.fci (u_logic/add2/c7)              net  (fanout = 1)       0.000 f    11.809      ../rtl/topmodule/cortexm0ds_logic.v(3153)
 u_logic/add2/u7_al_u4833.fx[0]                              cell                    0.387 r    12.196
 u_logic/_al_u2524.c[0] (u_logic/N5fpw6[9])                  net  (fanout = 1)       0.465 r    12.661      ../rtl/topmodule/cortexm0ds_logic.v(1523)
 u_logic/_al_u2524.f[0]                                      cell                    0.348 r    13.009
 u_logic/_al_u2525.c[1] (u_logic/_al_u2524_o)                net  (fanout = 2)       0.456 r    13.465                    
 u_logic/_al_u2525.fx[0]                                     cell                    0.448 r    13.913
 u_logic/_al_u3418|u_logic/_al_u3458.a[1] (u_logic/_al_u2525_o) net  (fanout = 13)      0.935 r    14.848                    
 u_logic/_al_u3418|u_logic/_al_u3458.f[1]                    cell                    0.424 r    15.272
 u_logic/_al_u3362|u_logic/Nmabx6_reg.b[0] (u_logic/I9ihu6)  net  (fanout = 1)       0.618 r    15.890      ../rtl/topmodule/cortexm0ds_logic.v(130)
 u_logic/_al_u3362|u_logic/Nmabx6_reg.f[0]                   cell                    0.431 r    16.321
 u_logic/_al_u3423.a[1] (u_logic/_al_u3419_o)                net  (fanout = 2)       0.790 r    17.111                    
 u_logic/_al_u3423.fx[0]                                     cell                    0.618 r    17.729
 u_logic/_al_u3368|u_logic/Fldbx6_reg.c[0] (u_logic/_al_u3423_o) net  (fanout = 1)       0.652 r    18.381                    
 u_logic/_al_u3368|u_logic/Fldbx6_reg.f[0]                   cell                    0.348 r    18.729
 u_logic/_al_u3465|u_logic/J59ax6_reg.a[1] (u_logic/_al_u3443_o) net  (fanout = 1)       0.936 r    19.665                    
 u_logic/_al_u3465|u_logic/J59ax6_reg.f[1]                   cell                    0.424 r    20.089
 u_logic/_al_u2966|u_logic/Isjpw6_reg.a[0] (u_logic/_al_u3465_o) net  (fanout = 3)       0.883 r    20.972                    
 u_logic/_al_u2966|u_logic/Isjpw6_reg.f[0]                   cell                    0.424 r    21.396
 u_logic/_al_u3993.a[0] (u_logic/Dt4iu6)                     net  (fanout = 2)       0.594 r    21.990      ../rtl/topmodule/cortexm0ds_logic.v(368)
 u_logic/_al_u3993.fx[0]                                     cell                    0.618 r    22.608
 u_logic/_al_u2966|u_logic/Isjpw6_reg.ce (u_logic/Kt4iu6)    net  (fanout = 1)       0.625 r    23.233      ../rtl/topmodule/cortexm0ds_logic.v(368)
 u_logic/_al_u2966|u_logic/Isjpw6_reg                                                0.087      23.320
 Arrival time                                                                       23.320                  (20 lvl)      

 u_logic/_al_u2966|u_logic/Isjpw6_reg.clk                                            0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell setup                                                                         -0.116      19.884
 clock uncertainty                                                                  -0.000      19.884
 clock recovergence pessimism                                                        0.000      19.884
 Required time                                                                      19.884            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.436ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point ethernet_i0/mac_test0/al_ram_Buff_A_r7_c7_l (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.191 ns                                                        
 Start Point:             ethernet_i0/mac_test0/reg2_b0|ethernet_i0/mac_test0/reg2_b1.clk (rising edge triggered by clock DeriveClock)
 End Point:               ethernet_i0/mac_test0/al_ram_Buff_A_r7_c7_l.b[0] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         0.325ns  (logic 0.137ns, net 0.188ns, 42% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 ethernet_i0/mac_test0/reg2_b0|ethernet_i0/mac_test0/reg2_b1.clk clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 ethernet_i0/mac_test0/reg2_b0|ethernet_i0/mac_test0/reg2_b1.q[0] clk2q                   0.137 r     0.137
 ethernet_i0/mac_test0/al_ram_Buff_A_r7_c7_l.b[0] (ethernet_i0/mac_test0/count_A[1]) net  (fanout = 67)      0.188 r     0.325      ../rtl/Ethernet/sources_1/mac/mac_test_iq_audio_udp_output.v(56)
 ethernet_i0/mac_test0/al_ram_Buff_A_r7_c7_l                                         0.000       0.325
 Arrival time                                                                        0.325                  (1 lvl)       

 ethernet_i0/mac_test0/al_ram_Buff_A_r7_c7_l.clk                                     0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell hold                                                                           0.134       0.134
 clock uncertainty                                                                   0.000       0.134
 clock recovergence pessimism                                                        0.000       0.134
 Required time                                                                       0.134            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.191ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.590 ns                                                        
 Start Point:             FM_HW/FM_Demodulation/reg12_b29|FM_HW/FM_Demodulation/reg12_b30.clk (rising edge triggered by clock DeriveClock)
 End Point:               ethernet_i0/mac_test0/al_ram_Buff_A_r7_c7_l.b[1] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         0.724ns  (logic 0.137ns, net 0.587ns, 18% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 FM_HW/FM_Demodulation/reg12_b29|FM_HW/FM_Demodulation/reg12_b30.clk clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 FM_HW/FM_Demodulation/reg12_b29|FM_HW/FM_Demodulation/reg12_b30.q[1] clk2q                   0.137 r     0.137
 ethernet_i0/mac_test0/al_ram_Buff_A_r7_c7_l.b[1] (fm_data_ethernet[29]) net  (fanout = 16)      0.587 r     0.724      ../rtl/topmodule/CortexM0_SoC.v(581)
 ethernet_i0/mac_test0/al_ram_Buff_A_r7_c7_l                                         0.000       0.724
 Arrival time                                                                        0.724                  (1 lvl)       

 ethernet_i0/mac_test0/al_ram_Buff_A_r7_c7_l.clk                                     0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell hold                                                                           0.134       0.134
 clock uncertainty                                                                   0.000       0.134
 clock recovergence pessimism                                                        0.000       0.134
 Required time                                                                       0.134            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.590ns          

---------------------------------------------------------------------------------------------------------

Paths for end point UART_TX/FIFO_UART/al_ram_mem_c1_l (94 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.295 ns                                                        
 Start Point:             UART_TX/FIFO_UART/reg1_b2|UART_TX/FIFO_UART/reg1_b3.clk (rising edge triggered by clock DeriveClock)
 End Point:               UART_TX/FIFO_UART/al_ram_mem_c1_l.d[0] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         0.429ns  (logic 0.137ns, net 0.292ns, 31% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 UART_TX/FIFO_UART/reg1_b2|UART_TX/FIFO_UART/reg1_b3.clk     clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 UART_TX/FIFO_UART/reg1_b2|UART_TX/FIFO_UART/reg1_b3.q[0]    clk2q                   0.137 r     0.137
 UART_TX/FIFO_UART/al_ram_mem_c1_l.d[0] (UART_TX/FIFO_UART/wp[3]) net  (fanout = 5)       0.292 r     0.429      ../rtl/peripherals/FIFO_UART.v(17)
 UART_TX/FIFO_UART/al_ram_mem_c1_l                                                   0.000       0.429
 Arrival time                                                                        0.429                  (1 lvl)       

 UART_TX/FIFO_UART/al_ram_mem_c1_l.clk                                               0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell hold                                                                           0.134       0.134
 clock uncertainty                                                                   0.000       0.134
 clock recovergence pessimism                                                        0.000       0.134
 Required time                                                                       0.134            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.295ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.520 ns                                                        
 Start Point:             _al_u537|UART_Interface/wr_en_reg_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               UART_TX/FIFO_UART/al_ram_mem_c1_l.d[1] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         1.654ns  (logic 0.295ns, net 1.359ns, 17% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 _al_u537|UART_Interface/wr_en_reg_reg.clk                   clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 _al_u537|UART_Interface/wr_en_reg_reg.q[0]                  clk2q                   0.137 r     0.137
 _al_u188|_al_u352.d[1] (UART_Interface/wr_en_reg)           net  (fanout = 9)       0.947 r     1.084      ../rtl/AHBsubordinate/AHBlite_UART.v(43)
 _al_u188|_al_u352.f[1]                                      cell                    0.158 r     1.242
 UART_TX/FIFO_UART/al_ram_mem_c1_l.d[1] (UART_TX_data[7])    net  (fanout = 1)       0.412 r     1.654      ../rtl/topmodule/CortexM0_SoC.v(510)
 UART_TX/FIFO_UART/al_ram_mem_c1_l                                                   0.000       1.654
 Arrival time                                                                        1.654                  (2 lvl)       

 UART_TX/FIFO_UART/al_ram_mem_c1_l.clk                                               0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell hold                                                                           0.134       0.134
 clock uncertainty                                                                   0.000       0.134
 clock recovergence pessimism                                                        0.000       0.134
 Required time                                                                       0.134            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.520ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      3.179 ns                                                        
 Start Point:             u_logic/_al_u4432|u_logic/Wvgax6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               UART_TX/FIFO_UART/al_ram_mem_c1_l.d[1] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         3.313ns  (logic 0.550ns, net 2.763ns, 16% logic)                
 Logic Levels:            3                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/_al_u4432|u_logic/Wvgax6_reg.clk                    clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/_al_u4432|u_logic/Wvgax6_reg.q[0]                   clk2q                   0.137 r     0.137
 u_logic/_al_u2614|u_logic/Yqzax6_reg.d[0] (u_logic/Wvgax6)  net  (fanout = 51)      0.922 r     1.059      ../rtl/topmodule/cortexm0ds_logic.v(1645)
 u_logic/_al_u2614|u_logic/Yqzax6_reg.f[0]                   cell                    0.224 r     1.283
 _al_u188|_al_u352.c[1] (HWDATA[7])                          net  (fanout = 21)      1.429 r     2.712      ../rtl/topmodule/CortexM0_SoC.v(83)
 _al_u188|_al_u352.f[1]                                      cell                    0.189 r     2.901
 UART_TX/FIFO_UART/al_ram_mem_c1_l.d[1] (UART_TX_data[7])    net  (fanout = 1)       0.412 r     3.313      ../rtl/topmodule/CortexM0_SoC.v(510)
 UART_TX/FIFO_UART/al_ram_mem_c1_l                                                   0.000       3.313
 Arrival time                                                                        3.313                  (3 lvl)       

 UART_TX/FIFO_UART/al_ram_mem_c1_l.clk                                               0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell hold                                                                           0.134       0.134
 clock uncertainty                                                                   0.000       0.134
 clock recovergence pessimism                                                        0.000       0.134
 Required time                                                                       0.134            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.179ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ethernet_i0/mac_test0/al_ram_Buff_B_r7_c6_l (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.304 ns                                                        
 Start Point:             FM_HW/FM_Demodulation/reg12_b25|FM_HW/FM_Demodulation/reg12_b26.clk (rising edge triggered by clock DeriveClock)
 End Point:               ethernet_i0/mac_test0/al_ram_Buff_B_r7_c6_l.b[1] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         0.438ns  (logic 0.137ns, net 0.301ns, 31% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 FM_HW/FM_Demodulation/reg12_b25|FM_HW/FM_Demodulation/reg12_b26.clk clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 FM_HW/FM_Demodulation/reg12_b25|FM_HW/FM_Demodulation/reg12_b26.q[1] clk2q                   0.137 r     0.137
 ethernet_i0/mac_test0/al_ram_Buff_B_r7_c6_l.b[1] (fm_data_ethernet[25]) net  (fanout = 16)      0.301 r     0.438      ../rtl/topmodule/CortexM0_SoC.v(581)
 ethernet_i0/mac_test0/al_ram_Buff_B_r7_c6_l                                         0.000       0.438
 Arrival time                                                                        0.438                  (1 lvl)       

 ethernet_i0/mac_test0/al_ram_Buff_B_r7_c6_l.clk                                     0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell hold                                                                           0.134       0.134
 clock uncertainty                                                                   0.000       0.134
 clock recovergence pessimism                                                        0.000       0.134
 Required time                                                                       0.134            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.304ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.759 ns                                                        
 Start Point:             ethernet_i0/mac_test0/reg3_b0|ethernet_i0/mac_test0/reg3_b1.clk (rising edge triggered by clock DeriveClock)
 End Point:               ethernet_i0/mac_test0/al_ram_Buff_B_r7_c6_l.b[0] (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         0.893ns  (logic 0.137ns, net 0.756ns, 15% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 ethernet_i0/mac_test0/reg3_b0|ethernet_i0/mac_test0/reg3_b1.clk clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 ethernet_i0/mac_test0/reg3_b0|ethernet_i0/mac_test0/reg3_b1.q[0] clk2q                   0.137 r     0.137
 ethernet_i0/mac_test0/al_ram_Buff_B_r7_c6_l.b[0] (ethernet_i0/mac_test0/count_B[1]) net  (fanout = 67)      0.756 r     0.893      ../rtl/Ethernet/sources_1/mac/mac_test_iq_audio_udp_output.v(56)
 ethernet_i0/mac_test0/al_ram_Buff_B_r7_c6_l                                         0.000       0.893
 Arrival time                                                                        0.893                  (1 lvl)       

 ethernet_i0/mac_test0/al_ram_Buff_B_r7_c6_l.clk                                     0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell hold                                                                           0.134       0.134
 clock uncertainty                                                                   0.000       0.134
 clock recovergence pessimism                                                        0.000       0.134
 Required time                                                                       0.134            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.759ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_logic/Nlhax6_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  17.230 ns                                                       
 Start Point:             u_logic/_al_u4017|cpuresetn_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               u_logic/Nlhax6_reg.sr (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         2.470ns  (logic 0.289ns, net 2.181ns, 11% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/_al_u4017|cpuresetn_reg.clk                         clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/_al_u4017|cpuresetn_reg.q[0]                        clk2q                   0.146 r     0.146
 u_logic/Nlhax6_reg.sr (cpuresetn)                           net  (fanout = 312)     2.181 r     2.327      ../rtl/topmodule/CortexM0_SoC.v(95)
 u_logic/Nlhax6_reg                                          path2reg                0.143       2.470
 Arrival time                                                                        2.470                  (0 lvl)       

 u_logic/Nlhax6_reg.clk                                                              0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell recovery                                                                      -0.300      19.700
 clock uncertainty                                                                  -0.000      19.700
 clock recovergence pessimism                                                        0.000      19.700
 Required time                                                                      19.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              17.230ns          

---------------------------------------------------------------------------------------------------------

Paths for end point RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  17.236 ns                                                       
 Start Point:             u_logic/_al_u4017|cpuresetn_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b5.sr (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         2.464ns  (logic 0.289ns, net 2.175ns, 11% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/_al_u4017|cpuresetn_reg.clk                         clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/_al_u4017|cpuresetn_reg.q[0]                        clk2q                   0.146 r     0.146
 RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b5.sr (cpuresetn) net  (fanout = 312)     2.175 r     2.321      ../rtl/topmodule/CortexM0_SoC.v(95)
 RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b5         path2reg                0.143       2.464
 Arrival time                                                                        2.464                  (0 lvl)       

 RAMDATA_Interface/reg0_b6|RAMDATA_Interface/reg0_b5.clk                             0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell recovery                                                                      -0.300      19.700
 clock uncertainty                                                                  -0.000      19.700
 clock recovergence pessimism                                                        0.000      19.700
 Required time                                                                      19.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              17.236ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/_al_u2754|u_logic/Vzupw6_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  17.334 ns                                                       
 Start Point:             u_logic/_al_u4017|cpuresetn_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               u_logic/_al_u2754|u_logic/Vzupw6_reg.sr (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         2.366ns  (logic 0.289ns, net 2.077ns, 12% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/_al_u4017|cpuresetn_reg.clk                         clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/_al_u4017|cpuresetn_reg.q[0]                        clk2q                   0.146 r     0.146
 u_logic/_al_u2754|u_logic/Vzupw6_reg.sr (cpuresetn)         net  (fanout = 312)     2.077 r     2.223      ../rtl/topmodule/CortexM0_SoC.v(95)
 u_logic/_al_u2754|u_logic/Vzupw6_reg                        path2reg                0.143       2.366
 Arrival time                                                                        2.366                  (0 lvl)       

 u_logic/_al_u2754|u_logic/Vzupw6_reg.clk                                            0.000       0.000
 capture clock edge                                                                 20.000      20.000
 cell recovery                                                                      -0.300      19.700
 clock uncertainty                                                                  -0.000      19.700
 clock recovergence pessimism                                                        0.000      19.700
 Required time                                                                      19.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              17.334ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_logic/_al_u661|u_logic/Kwlpw6_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.414 ns                                                        
 Start Point:             u_logic/_al_u63|u_logic/Kxhpw6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               u_logic/_al_u661|u_logic/Kwlpw6_reg.sr (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         0.714ns  (logic 0.246ns, net 0.468ns, 34% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/_al_u63|u_logic/Kxhpw6_reg.clk                      clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/_al_u63|u_logic/Kxhpw6_reg.q[0]                     clk2q                   0.137 r     0.137
 u_logic/_al_u661|u_logic/Kwlpw6_reg.sr (u_logic/Kxhpw6)     net  (fanout = 24)      0.468 r     0.605      ../rtl/topmodule/cortexm0ds_logic.v(1584)
 u_logic/_al_u661|u_logic/Kwlpw6_reg                         path2reg                0.109       0.714
 Arrival time                                                                        0.714                  (0 lvl)       

 u_logic/_al_u661|u_logic/Kwlpw6_reg.clk                                             0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell removal                                                                        0.300       0.300
 clock uncertainty                                                                   0.000       0.300
 clock recovergence pessimism                                                        0.000       0.300
 Required time                                                                       0.300            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.414ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Qwfax6_reg|u_logic/T0ipw6_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.414 ns                                                        
 Start Point:             u_logic/_al_u63|u_logic/Kxhpw6_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               u_logic/Qwfax6_reg|u_logic/T0ipw6_reg.sr (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         0.714ns  (logic 0.246ns, net 0.468ns, 34% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_logic/_al_u63|u_logic/Kxhpw6_reg.clk                      clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 u_logic/_al_u63|u_logic/Kxhpw6_reg.q[0]                     clk2q                   0.137 r     0.137
 u_logic/Qwfax6_reg|u_logic/T0ipw6_reg.sr (u_logic/Kxhpw6)   net  (fanout = 24)      0.468 r     0.605      ../rtl/topmodule/cortexm0ds_logic.v(1584)
 u_logic/Qwfax6_reg|u_logic/T0ipw6_reg                       path2reg                0.109       0.714
 Arrival time                                                                        0.714                  (0 lvl)       

 u_logic/Qwfax6_reg|u_logic/T0ipw6_reg.clk                                           0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell removal                                                                        0.300       0.300
 clock uncertainty                                                                   0.000       0.300
 clock recovergence pessimism                                                        0.000       0.300
 Required time                                                                       0.300            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.414ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ethernet_i0/mac_test0/mac_top0/mac_rx0/c0/reg0_b25 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.522 ns                                                        
 Start Point:             ethernet_i0/mac_test0/mac_top0/mac_rx0/_al_u739|ethernet_i0/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg.clk (rising edge triggered by clock DeriveClock)
 End Point:               ethernet_i0/mac_test0/mac_top0/mac_rx0/c0/reg0_b25.sr (rising edge triggered by clock DeriveClock)
 Clock group:             DeriveClock                                                     
 Data Path Delay:         0.822ns  (logic 0.202ns, net 0.620ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 ethernet_i0/mac_test0/mac_top0/mac_rx0/_al_u739|ethernet_i0/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg.clk clock                   0.000       0.000
 launch clock edge                                                                   0.000       0.000
 ethernet_i0/mac_test0/mac_top0/mac_rx0/_al_u739|ethernet_i0/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg.q[0] clk2q                   0.137 r     0.137
 ethernet_i0/mac_test0/mac_top0/mac_rx0/c0/reg0_b25.sr (ethernet_i0/mac_test0/mac_top0/mac_rx0/crcre) net  (fanout = 17)      0.620 r     0.757      ../rtl/Ethernet/sources_1/mac/rx/mac_rx_top.v(59)
 ethernet_i0/mac_test0/mac_top0/mac_rx0/c0/reg0_b25          path2reg                0.065       0.822
 Arrival time                                                                        0.822                  (0 lvl)       

 ethernet_i0/mac_test0/mac_top0/mac_rx0/c0/reg0_b25.clk                              0.000       0.000
 capture clock edge                                                                  0.000       0.000
 cell removal                                                                        0.300       0.300
 clock uncertainty                                                                   0.000       0.300
 clock recovergence pessimism                                                        0.000       0.300
 Required time                                                                       0.300            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.522ns          

---------------------------------------------------------------------------------------------------------

Period checks:
---------------------------------------------------------------------------------------------------------
 Point                                             Type          Setting(ns)    Requied(ns)     Slack(ns)  
---------------------------------------------------------------------------------------------------------
 ethernet_i0/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/fifo_inst_3_.clkw min period      20.000          3.300         16.700    
 ethernet_i0/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/fifo_inst_2_.clkw min period      20.000          3.300         16.700    
 ethernet_i0/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/fifo_inst_1_.clkw min period      20.000          3.300         16.700    
 ethernet_i0/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/fifo_inst_0_.clkw min period      20.000          3.300         16.700    

=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: more than 1,000,000,000 (STA coverage = 94.69%)
Timing violations: 9 setup errors, and 0 hold errors.
Minimal setup slack: -5.407, minimal hold slack: 0.191

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  DeriveClock (50.0MHz)                         25.407ns          39MHz        0.000ns      3152     -144.170ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 16 clock net(s): 
	CW_CLK_MSI
	FM_HW/ADC_CLK
	FM_HW/CW_CLK
	FM_HW/EOC
	FM_HW/FM_Demodulation/EOC_Count_Demodulate
	FM_HW/FM_Demodulation/I2S_BCLK_pad
	FM_HW/FM_RSSI_SCAN/EOC_Count_Demodulate
	FM_HW/clk_PWM_160
	FM_HW/clk_PWM_256
	FM_HW/clk_fm_demo_sampling
	MSI_REFCLK_pad
	clk_fm_ethernet
	clk_pad
	ethernet_i0/gmii_rx_clk
	scan_unit/scan_clk
	u_logic/SWCLKTCK_pad

---------------------------------------------------------------------------------------------------------
