// Seed: 1862746246
module module_0 (
    output supply0 id_0,
    output wire id_1
);
  wire id_3 = id_3;
endmodule
module module_1 (
    output tri1 id_0
    , id_9,
    input uwire id_1,
    input tri id_2
    , id_10,
    output wor id_3,
    input supply1 id_4,
    output uwire id_5,
    input wor id_6,
    output supply1 id_7
);
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire  id_4;
  logic id_5;
  wire  id_6;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  not primCall (id_1, id_5);
  module_2 modCall_1 (
      id_4,
      id_5,
      id_3
  );
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
endmodule
