$version Generated by VerilatedVcd $end
$date Sun Jan  8 12:17:59 2023 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 $ en $end
  $var wire  8 % out_q [7:0] $end
  $scope module SubCounter8bit $end
   $var wire  1 # clk $end
   $var wire  1 $ en $end
   $var wire  8 % out_q [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
1$
b00000000 %
#2
1#
b11111111 %
#3
0#
#4
1#
b11111110 %
#5
0#
#6
1#
b11111101 %
#7
0#
#8
1#
b11111100 %
#9
0#
#10
1#
b11111011 %
#11
0#
#12
1#
b11111010 %
#13
0#
#14
1#
b11111001 %
#15
0#
#16
1#
b11111000 %
#17
0#
#18
1#
b11110111 %
#19
0#
#20
1#
b11110110 %
#21
0#
#22
1#
b11110101 %
#23
0#
#24
1#
b11110100 %
#25
0#
#26
1#
b11110011 %
#27
0#
#28
1#
b11110010 %
#29
0#
#30
1#
b11110001 %
#31
0#
#32
1#
b11110000 %
#33
0#
#34
1#
b11101111 %
#35
0#
#36
1#
b11101110 %
#37
0#
#38
1#
b11101101 %
#39
0#
#40
1#
b11101100 %
#41
0#
#42
1#
b11101011 %
#43
0#
#44
1#
b11101010 %
#45
0#
#46
1#
b11101001 %
#47
0#
#48
1#
b11101000 %
#49
0#
#50
1#
b11100111 %
#51
0#
#52
1#
b11100110 %
#53
0#
#54
1#
b11100101 %
#55
0#
#56
1#
b11100100 %
#57
0#
#58
1#
b11100011 %
#59
0#
#60
1#
b11100010 %
#61
0#
#62
1#
b11100001 %
#63
0#
#64
1#
b11100000 %
#65
0#
0$
#66
1#
b00000000 %
#67
0#
#68
1#
#69
0#
#70
1#
#71
0#
#72
1#
#73
0#
#74
1#
#75
0#
#76
1#
#77
0#
#78
1#
#79
0#
#80
1#
#81
0#
#82
1#
#83
0#
#84
1#
#85
0#
#86
1#
#87
0#
#88
1#
#89
0#
#90
1#
#91
0#
#92
1#
#93
0#
#94
1#
#95
0#
#96
1#
#97
0#
#98
1#
#99
0#
#100
1#
#101
0#
#102
1#
#103
0#
#104
1#
#105
0#
#106
1#
#107
0#
#108
1#
#109
0#
#110
1#
#111
0#
#112
1#
#113
0#
#114
1#
#115
0#
#116
1#
#117
0#
#118
1#
#119
0#
#120
1#
#121
0#
#122
1#
#123
0#
#124
1#
#125
0#
#126
1#
#127
0#
#128
1#
#129
