<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: FrontEnd Pages: 1 -->
<svg width="406pt" height="572pt"
 viewBox="0.00 0.00 405.50 572.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 568)">
<title>FrontEnd</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-568 401.5,-568 401.5,4 -4,4"/>
<!-- Modeling_SLH -->
<g id="node1" class="node">
<title>Modeling_SLH</title>
<polygon fill="none" stroke="#000000" points="173.5,-525.5 173.5,-563.5 397.5,-563.5 397.5,-525.5 173.5,-525.5"/>
<text text-anchor="middle" x="285.5" y="-548.3" font-family="Times,serif" font-size="14.00" fill="#000000">Modeling System Level of Hardware </text>
<text text-anchor="middle" x="285.5" y="-533.3" font-family="Times,serif" font-size="14.00" fill="#000000">(Emacs)</text>
</g>
<!-- Simulating_SLH -->
<g id="node2" class="node">
<title>Simulating_SLH</title>
<polygon fill="none" stroke="#000000" points="26,-450.5 26,-488.5 257,-488.5 257,-450.5 26,-450.5"/>
<text text-anchor="middle" x="141.5" y="-473.3" font-family="Times,serif" font-size="14.00" fill="#000000">Simulating System Level of Hardware </text>
<text text-anchor="middle" x="141.5" y="-458.3" font-family="Times,serif" font-size="14.00" fill="#000000">(Verilator)</text>
</g>
<!-- Modeling_SLH&#45;&gt;Simulating_SLH -->
<g id="edge1" class="edge">
<title>Modeling_SLH&#45;&gt;Simulating_SLH</title>
<path fill="none" stroke="#000000" d="M248.7901,-525.3803C230.0024,-515.595 206.9556,-503.5914 187.0441,-493.2209"/>
<polygon fill="#000000" stroke="#000000" points="188.6288,-490.1 178.1428,-488.5848 185.3952,-496.3084 188.6288,-490.1"/>
</g>
<!-- Verifying_SLH -->
<g id="node3" class="node">
<title>Verifying_SLH</title>
<polygon fill="none" stroke="#000000" points="35.5,-375.5 35.5,-413.5 259.5,-413.5 259.5,-375.5 35.5,-375.5"/>
<text text-anchor="middle" x="147.5" y="-398.3" font-family="Times,serif" font-size="14.00" fill="#000000">Verifying System Level of Hardware </text>
<text text-anchor="middle" x="147.5" y="-383.3" font-family="Times,serif" font-size="14.00" fill="#000000">(OSVVM / UVM)</text>
</g>
<!-- Simulating_SLH&#45;&gt;Verifying_SLH -->
<g id="edge2" class="edge">
<title>Simulating_SLH&#45;&gt;Verifying_SLH</title>
<path fill="none" stroke="#000000" d="M143.0451,-450.1856C143.689,-442.1372 144.4509,-432.6142 145.1608,-423.7404"/>
<polygon fill="#000000" stroke="#000000" points="148.6514,-423.9962 145.9601,-413.7489 141.6737,-423.4379 148.6514,-423.9962"/>
</g>
<!-- Verifying_SLH&#45;&gt;Modeling_SLH -->
<g id="edge8" class="edge">
<title>Verifying_SLH&#45;&gt;Modeling_SLH</title>
<path fill="none" stroke="#000000" d="M214.813,-413.5464C233.6918,-421.913 252.5685,-433.6729 265.5,-450 280.0624,-468.3863 284.6825,-494.8893 285.8774,-515.1521"/>
<polygon fill="#000000" stroke="#000000" points="282.3876,-515.5146 286.2275,-525.3891 289.3835,-515.2752 282.3876,-515.5146"/>
</g>
<!-- Describing_RTL -->
<g id="node4" class="node">
<title>Describing_RTL</title>
<polygon fill="none" stroke="#000000" points="5.5,-300.5 5.5,-338.5 289.5,-338.5 289.5,-300.5 5.5,-300.5"/>
<text text-anchor="middle" x="147.5" y="-323.3" font-family="Times,serif" font-size="14.00" fill="#000000">Describing Register Transfer Level of Hardware </text>
<text text-anchor="middle" x="147.5" y="-308.3" font-family="Times,serif" font-size="14.00" fill="#000000">(Emacs)</text>
</g>
<!-- Verifying_SLH&#45;&gt;Describing_RTL -->
<g id="edge3" class="edge">
<title>Verifying_SLH&#45;&gt;Describing_RTL</title>
<path fill="none" stroke="#000000" d="M147.5,-375.1856C147.5,-367.2247 147.5,-357.821 147.5,-349.03"/>
<polygon fill="#000000" stroke="#000000" points="151.0001,-348.7489 147.5,-338.7489 144.0001,-348.7489 151.0001,-348.7489"/>
</g>
<!-- Simulating_RTL -->
<g id="node5" class="node">
<title>Simulating_RTL</title>
<polygon fill="none" stroke="#000000" points="5,-225.5 5,-263.5 290,-263.5 290,-225.5 5,-225.5"/>
<text text-anchor="middle" x="147.5" y="-248.3" font-family="Times,serif" font-size="14.00" fill="#000000">Simulating Register Transfer Level of Hardware </text>
<text text-anchor="middle" x="147.5" y="-233.3" font-family="Times,serif" font-size="14.00" fill="#000000">(GHDL / Icarus Verilog)</text>
</g>
<!-- Describing_RTL&#45;&gt;Simulating_RTL -->
<g id="edge4" class="edge">
<title>Describing_RTL&#45;&gt;Simulating_RTL</title>
<path fill="none" stroke="#000000" d="M147.5,-300.1856C147.5,-292.2247 147.5,-282.821 147.5,-274.03"/>
<polygon fill="#000000" stroke="#000000" points="151.0001,-273.7489 147.5,-263.7489 144.0001,-273.7489 151.0001,-273.7489"/>
</g>
<!-- Synthesizing_RTL -->
<g id="node6" class="node">
<title>Synthesizing_RTL</title>
<polygon fill="none" stroke="#000000" points="0,-150.5 0,-188.5 295,-188.5 295,-150.5 0,-150.5"/>
<text text-anchor="middle" x="147.5" y="-173.3" font-family="Times,serif" font-size="14.00" fill="#000000">Synthesizing Register Transfer Level of Hardware </text>
<text text-anchor="middle" x="147.5" y="-158.3" font-family="Times,serif" font-size="14.00" fill="#000000">(Yosys)</text>
</g>
<!-- Simulating_RTL&#45;&gt;Synthesizing_RTL -->
<g id="edge5" class="edge">
<title>Simulating_RTL&#45;&gt;Synthesizing_RTL</title>
<path fill="none" stroke="#000000" d="M147.5,-225.1856C147.5,-217.2247 147.5,-207.821 147.5,-199.03"/>
<polygon fill="#000000" stroke="#000000" points="151.0001,-198.7489 147.5,-188.7489 144.0001,-198.7489 151.0001,-198.7489"/>
</g>
<!-- Optimizing_RTL -->
<g id="node7" class="node">
<title>Optimizing_RTL</title>
<polygon fill="none" stroke="#000000" points="6,-75.5 6,-113.5 293,-113.5 293,-75.5 6,-75.5"/>
<text text-anchor="middle" x="149.5" y="-98.3" font-family="Times,serif" font-size="14.00" fill="#000000">Optimizing Register Transfer Level of Hardware </text>
<text text-anchor="middle" x="149.5" y="-83.3" font-family="Times,serif" font-size="14.00" fill="#000000">(ABC)</text>
</g>
<!-- Synthesizing_RTL&#45;&gt;Optimizing_RTL -->
<g id="edge6" class="edge">
<title>Synthesizing_RTL&#45;&gt;Optimizing_RTL</title>
<path fill="none" stroke="#000000" d="M148.015,-150.1856C148.2273,-142.2247 148.4781,-132.821 148.7125,-124.03"/>
<polygon fill="#000000" stroke="#000000" points="152.2188,-123.8387 148.9867,-113.7489 145.2213,-123.652 152.2188,-123.8387"/>
</g>
<!-- Verifying_RTL -->
<g id="node8" class="node">
<title>Verifying_RTL</title>
<polygon fill="none" stroke="#000000" points="96.5,-.5 96.5,-38.5 374.5,-38.5 374.5,-.5 96.5,-.5"/>
<text text-anchor="middle" x="235.5" y="-23.3" font-family="Times,serif" font-size="14.00" fill="#000000">Verifying Register Transfer Level of Hardware </text>
<text text-anchor="middle" x="235.5" y="-8.3" font-family="Times,serif" font-size="14.00" fill="#000000">(SymbiYosys)</text>
</g>
<!-- Optimizing_RTL&#45;&gt;Verifying_RTL -->
<g id="edge7" class="edge">
<title>Optimizing_RTL&#45;&gt;Verifying_RTL</title>
<path fill="none" stroke="#000000" d="M171.6471,-75.1856C181.9794,-66.1749 194.4312,-55.3158 205.5847,-45.5889"/>
<polygon fill="#000000" stroke="#000000" points="208.1917,-47.9594 213.4279,-38.7489 203.5908,-42.6838 208.1917,-47.9594"/>
</g>
<!-- Verifying_RTL&#45;&gt;Modeling_SLH -->
<g id="edge9" class="edge">
<title>Verifying_RTL&#45;&gt;Modeling_SLH</title>
<path fill="none" stroke="#000000" d="M266.8712,-38.7265C279.7471,-48.1405 293.6745,-60.5676 302.5,-75 324.9456,-111.7056 323.5,-126.4755 323.5,-169.5 323.5,-394.5 323.5,-394.5 323.5,-394.5 323.5,-437.9446 308.3356,-486.3595 297.166,-516.1279"/>
<polygon fill="#000000" stroke="#000000" points="293.8942,-514.8848 293.5588,-525.4743 300.4247,-517.4052 293.8942,-514.8848"/>
</g>
</g>
</svg>
