Running: D:\xsalinx\xxxx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/xsalinx/projects/vashchyshyn_lab2/TopLevel_TopLevel_sch_tb_isim_beh.exe -prj D:/xsalinx/projects/vashchyshyn_lab2/TopLevel_TopLevel_sch_tb_beh.prj work.TopLevel_TopLevel_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/xsalinx/projects/vashchyshyn_lab2/LightController.vf" into library work
Analyzing Verilog file "D:/xsalinx/projects/vashchyshyn_lab2/TopLevel.vf" into library work
Analyzing Verilog file "D:/xsalinx/xxxx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "D:/xsalinx/projects/vashchyshyn_lab2/TransitionLogic.vhd" into library work
Parsing VHDL file "D:/xsalinx/projects/vashchyshyn_lab2/OutputLogic.vhd" into library work
Parsing VHDL file "D:/xsalinx/projects/vashchyshyn_lab2/toplvltb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module glbl
Compiling module CC16CE_HXILINX_TopLevel
Compiling module FD
Compiling module FDC
Compiling module LightController_MUSER_TopLevel
Compiling module TopLevel
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package vl_types
Compiling architecture out_logic_arch of entity out_logic_intf [out_logic_intf_default]
Compiling architecture transition_logic_arch of entity transition_logic_intf [transition_logic_intf_default]
Compiling architecture behavioral of entity toplevel_toplevel_sch_tb
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Compiled 6 Verilog Units
Built simulation executable D:/xsalinx/projects/vashchyshyn_lab2/TopLevel_TopLevel_sch_tb_isim_beh.exe
Fuse Memory Usage: 50028 KB
Fuse CPU Usage: 311 ms
