Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5579dc328b094b11ba5eb0bb1ea97a39 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot to_gray_sim_behav xil_defaultlib.to_gray_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ymq74LS138
Compiling module xil_defaultlib.To_Gray
Compiling module xil_defaultlib.to_gray_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot to_gray_sim_behav
