Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Nov 26 13:13:00 2023
| Host         : Notebook-GMD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopFunc_timing_summary_routed.rpt -pb TopFunc_timing_summary_routed.pb -rpx TopFunc_timing_summary_routed.rpx -warn_on_violation
| Design       : TopFunc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       130         
HPDR-1     Warning           Port pin direction inconsistency  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (130)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (310)
5. checking no_input_delay (11)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (130)
--------------------------
 There are 78 register/latch pins with no clock driven by root clock pin: MCLK (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: SCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (310)
--------------------------------------------------
 There are 310 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  340          inf        0.000                      0                  340           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           340 Endpoints
Min Delay           340 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Display_master_1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.644ns  (logic 3.564ns (46.621%)  route 4.080ns (53.379%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  Display_master_1/refresh_counter_reg[18]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Display_master_1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.843     1.299    Display_master_1/LED_activating_counter[0]
    SLICE_X0Y74          LUT3 (Prop_lut3_I1_O)        0.152     1.451 r  Display_master_1/LED_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.422     2.873    Display_master_1/LED_out_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I4_O)        0.326     3.199 r  Display_master_1/LED_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.815     5.014    LED_out_OBUF[4]
    R16                  OBUF (Prop_obuf_I_O)         2.630     7.644 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.644    LED_out[4]
    R16                                                               r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.569ns  (logic 3.582ns (47.326%)  route 3.987ns (52.674%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  Display_master_1/refresh_counter_reg[18]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Display_master_1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.843     1.299    Display_master_1/LED_activating_counter[0]
    SLICE_X0Y74          LUT3 (Prop_lut3_I1_O)        0.152     1.451 r  Display_master_1/LED_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.471     2.922    Display_master_1/LED_out_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I4_O)        0.326     3.248 r  Display_master_1/LED_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.673     4.921    LED_out_OBUF[0]
    U17                  OBUF (Prop_obuf_I_O)         2.648     7.569 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.569    LED_out[0]
    U17                                                               r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.569ns  (logic 3.575ns (47.228%)  route 3.994ns (52.772%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  Display_master_1/refresh_counter_reg[18]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Display_master_1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.843     1.299    Display_master_1/LED_activating_counter[0]
    SLICE_X0Y74          LUT3 (Prop_lut3_I1_O)        0.152     1.451 r  Display_master_1/LED_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.463     2.914    Display_master_1/LED_out_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I4_O)        0.326     3.240 r  Display_master_1/LED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.688     4.928    LED_out_OBUF[1]
    V16                  OBUF (Prop_obuf_I_O)         2.641     7.569 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.569    LED_out[1]
    V16                                                               r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_slave_1/RTClk/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Counter_slave_1/RTClk/count_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.536ns  (logic 4.222ns (56.028%)  route 3.314ns (43.972%))
  Logic Levels:           20  (CARRY4=16 FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE                         0.000     0.000 r  Counter_slave_1/RTClk/count_reg[1]/C
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Counter_slave_1/RTClk/count_reg[1]/Q
                         net (fo=2, routed)           0.666     1.122    Counter_slave_1/RTClk/count_reg[1]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.759 r  Counter_slave_1/RTClk/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.759    Counter_slave_1/RTClk/count2_carry_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.876 r  Counter_slave_1/RTClk/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.876    Counter_slave_1/RTClk/count2_carry__0_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.993 r  Counter_slave_1/RTClk/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.993    Counter_slave_1/RTClk/count2_carry__1_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.110 r  Counter_slave_1/RTClk/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.110    Counter_slave_1/RTClk/count2_carry__2_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.227 r  Counter_slave_1/RTClk/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.227    Counter_slave_1/RTClk/count2_carry__3_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.344 r  Counter_slave_1/RTClk/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.344    Counter_slave_1/RTClk/count2_carry__4_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.461 r  Counter_slave_1/RTClk/count2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.461    Counter_slave_1/RTClk/count2_carry__5_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.784 r  Counter_slave_1/RTClk/count2_carry__6/O[1]
                         net (fo=1, routed)           0.689     3.474    Counter_slave_1/RTClk/count2[30]
    SLICE_X7Y62          LUT4 (Prop_lut4_I2_O)        0.306     3.780 r  Counter_slave_1/RTClk/seconds_counter[5]_i_9/O
                         net (fo=1, routed)           0.797     4.577    Counter_slave_1/RTClk/seconds_counter[5]_i_9_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124     4.701 r  Counter_slave_1/RTClk/seconds_counter[5]_i_5/O
                         net (fo=33, routed)          1.161     5.862    Counter_slave_1/RTClk/seconds_counter[5]_i_5_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I2_O)        0.124     5.986 r  Counter_slave_1/RTClk/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.986    Counter_slave_1/RTClk/count[0]_i_5_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.518 r  Counter_slave_1/RTClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.518    Counter_slave_1/RTClk/count_reg[0]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.632 r  Counter_slave_1/RTClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.632    Counter_slave_1/RTClk/count_reg[4]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.746 r  Counter_slave_1/RTClk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.746    Counter_slave_1/RTClk/count_reg[8]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.860 r  Counter_slave_1/RTClk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.860    Counter_slave_1/RTClk/count_reg[12]_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  Counter_slave_1/RTClk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.974    Counter_slave_1/RTClk/count_reg[16]_i_1_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  Counter_slave_1/RTClk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    Counter_slave_1/RTClk/count_reg[20]_i_1_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  Counter_slave_1/RTClk/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    Counter_slave_1/RTClk/count_reg[24]_i_1_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.536 r  Counter_slave_1/RTClk/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.536    Counter_slave_1/RTClk/count_reg[28]_i_1_n_6
    SLICE_X5Y66          FDCE                                         r  Counter_slave_1/RTClk/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.517ns  (logic 3.579ns (47.610%)  route 3.938ns (52.390%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  Display_master_1/refresh_counter_reg[18]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Display_master_1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.843     1.299    Display_master_1/LED_activating_counter[0]
    SLICE_X0Y74          LUT3 (Prop_lut3_I1_O)        0.152     1.451 f  Display_master_1/LED_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.428     2.879    Display_master_1/LED_out_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I4_O)        0.326     3.205 r  Display_master_1/LED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.872    LED_out_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         2.645     7.517 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.517    LED_out[2]
    V15                                                               r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_slave_1/RTClk/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Counter_slave_1/RTClk/count_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.515ns  (logic 4.201ns (55.905%)  route 3.314ns (44.095%))
  Logic Levels:           20  (CARRY4=16 FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE                         0.000     0.000 r  Counter_slave_1/RTClk/count_reg[1]/C
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Counter_slave_1/RTClk/count_reg[1]/Q
                         net (fo=2, routed)           0.666     1.122    Counter_slave_1/RTClk/count_reg[1]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.759 r  Counter_slave_1/RTClk/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.759    Counter_slave_1/RTClk/count2_carry_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.876 r  Counter_slave_1/RTClk/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.876    Counter_slave_1/RTClk/count2_carry__0_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.993 r  Counter_slave_1/RTClk/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.993    Counter_slave_1/RTClk/count2_carry__1_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.110 r  Counter_slave_1/RTClk/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.110    Counter_slave_1/RTClk/count2_carry__2_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.227 r  Counter_slave_1/RTClk/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.227    Counter_slave_1/RTClk/count2_carry__3_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.344 r  Counter_slave_1/RTClk/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.344    Counter_slave_1/RTClk/count2_carry__4_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.461 r  Counter_slave_1/RTClk/count2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.461    Counter_slave_1/RTClk/count2_carry__5_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.784 r  Counter_slave_1/RTClk/count2_carry__6/O[1]
                         net (fo=1, routed)           0.689     3.474    Counter_slave_1/RTClk/count2[30]
    SLICE_X7Y62          LUT4 (Prop_lut4_I2_O)        0.306     3.780 r  Counter_slave_1/RTClk/seconds_counter[5]_i_9/O
                         net (fo=1, routed)           0.797     4.577    Counter_slave_1/RTClk/seconds_counter[5]_i_9_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124     4.701 r  Counter_slave_1/RTClk/seconds_counter[5]_i_5/O
                         net (fo=33, routed)          1.161     5.862    Counter_slave_1/RTClk/seconds_counter[5]_i_5_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I2_O)        0.124     5.986 r  Counter_slave_1/RTClk/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.986    Counter_slave_1/RTClk/count[0]_i_5_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.518 r  Counter_slave_1/RTClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.518    Counter_slave_1/RTClk/count_reg[0]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.632 r  Counter_slave_1/RTClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.632    Counter_slave_1/RTClk/count_reg[4]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.746 r  Counter_slave_1/RTClk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.746    Counter_slave_1/RTClk/count_reg[8]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.860 r  Counter_slave_1/RTClk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.860    Counter_slave_1/RTClk/count_reg[12]_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  Counter_slave_1/RTClk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.974    Counter_slave_1/RTClk/count_reg[16]_i_1_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  Counter_slave_1/RTClk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    Counter_slave_1/RTClk/count_reg[20]_i_1_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  Counter_slave_1/RTClk/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    Counter_slave_1/RTClk/count_reg[24]_i_1_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.515 r  Counter_slave_1/RTClk/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.515    Counter_slave_1/RTClk/count_reg[28]_i_1_n_4
    SLICE_X5Y66          FDCE                                         r  Counter_slave_1/RTClk/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_slave_1/RTClk/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Counter_slave_1/RTClk/count_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.441ns  (logic 4.127ns (55.466%)  route 3.314ns (44.534%))
  Logic Levels:           20  (CARRY4=16 FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE                         0.000     0.000 r  Counter_slave_1/RTClk/count_reg[1]/C
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Counter_slave_1/RTClk/count_reg[1]/Q
                         net (fo=2, routed)           0.666     1.122    Counter_slave_1/RTClk/count_reg[1]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.759 r  Counter_slave_1/RTClk/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.759    Counter_slave_1/RTClk/count2_carry_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.876 r  Counter_slave_1/RTClk/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.876    Counter_slave_1/RTClk/count2_carry__0_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.993 r  Counter_slave_1/RTClk/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.993    Counter_slave_1/RTClk/count2_carry__1_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.110 r  Counter_slave_1/RTClk/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.110    Counter_slave_1/RTClk/count2_carry__2_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.227 r  Counter_slave_1/RTClk/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.227    Counter_slave_1/RTClk/count2_carry__3_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.344 r  Counter_slave_1/RTClk/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.344    Counter_slave_1/RTClk/count2_carry__4_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.461 r  Counter_slave_1/RTClk/count2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.461    Counter_slave_1/RTClk/count2_carry__5_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.784 r  Counter_slave_1/RTClk/count2_carry__6/O[1]
                         net (fo=1, routed)           0.689     3.474    Counter_slave_1/RTClk/count2[30]
    SLICE_X7Y62          LUT4 (Prop_lut4_I2_O)        0.306     3.780 r  Counter_slave_1/RTClk/seconds_counter[5]_i_9/O
                         net (fo=1, routed)           0.797     4.577    Counter_slave_1/RTClk/seconds_counter[5]_i_9_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124     4.701 r  Counter_slave_1/RTClk/seconds_counter[5]_i_5/O
                         net (fo=33, routed)          1.161     5.862    Counter_slave_1/RTClk/seconds_counter[5]_i_5_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I2_O)        0.124     5.986 r  Counter_slave_1/RTClk/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.986    Counter_slave_1/RTClk/count[0]_i_5_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.518 r  Counter_slave_1/RTClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.518    Counter_slave_1/RTClk/count_reg[0]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.632 r  Counter_slave_1/RTClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.632    Counter_slave_1/RTClk/count_reg[4]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.746 r  Counter_slave_1/RTClk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.746    Counter_slave_1/RTClk/count_reg[8]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.860 r  Counter_slave_1/RTClk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.860    Counter_slave_1/RTClk/count_reg[12]_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  Counter_slave_1/RTClk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.974    Counter_slave_1/RTClk/count_reg[16]_i_1_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  Counter_slave_1/RTClk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    Counter_slave_1/RTClk/count_reg[20]_i_1_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  Counter_slave_1/RTClk/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    Counter_slave_1/RTClk/count_reg[24]_i_1_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.441 r  Counter_slave_1/RTClk/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.441    Counter_slave_1/RTClk/count_reg[28]_i_1_n_5
    SLICE_X5Y66          FDCE                                         r  Counter_slave_1/RTClk/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_slave_1/RTClk/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Counter_slave_1/RTClk/count_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.425ns  (logic 4.111ns (55.370%)  route 3.314ns (44.630%))
  Logic Levels:           20  (CARRY4=16 FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE                         0.000     0.000 r  Counter_slave_1/RTClk/count_reg[1]/C
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Counter_slave_1/RTClk/count_reg[1]/Q
                         net (fo=2, routed)           0.666     1.122    Counter_slave_1/RTClk/count_reg[1]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.759 r  Counter_slave_1/RTClk/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.759    Counter_slave_1/RTClk/count2_carry_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.876 r  Counter_slave_1/RTClk/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.876    Counter_slave_1/RTClk/count2_carry__0_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.993 r  Counter_slave_1/RTClk/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.993    Counter_slave_1/RTClk/count2_carry__1_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.110 r  Counter_slave_1/RTClk/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.110    Counter_slave_1/RTClk/count2_carry__2_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.227 r  Counter_slave_1/RTClk/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.227    Counter_slave_1/RTClk/count2_carry__3_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.344 r  Counter_slave_1/RTClk/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.344    Counter_slave_1/RTClk/count2_carry__4_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.461 r  Counter_slave_1/RTClk/count2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.461    Counter_slave_1/RTClk/count2_carry__5_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.784 r  Counter_slave_1/RTClk/count2_carry__6/O[1]
                         net (fo=1, routed)           0.689     3.474    Counter_slave_1/RTClk/count2[30]
    SLICE_X7Y62          LUT4 (Prop_lut4_I2_O)        0.306     3.780 r  Counter_slave_1/RTClk/seconds_counter[5]_i_9/O
                         net (fo=1, routed)           0.797     4.577    Counter_slave_1/RTClk/seconds_counter[5]_i_9_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124     4.701 r  Counter_slave_1/RTClk/seconds_counter[5]_i_5/O
                         net (fo=33, routed)          1.161     5.862    Counter_slave_1/RTClk/seconds_counter[5]_i_5_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I2_O)        0.124     5.986 r  Counter_slave_1/RTClk/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.986    Counter_slave_1/RTClk/count[0]_i_5_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.518 r  Counter_slave_1/RTClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.518    Counter_slave_1/RTClk/count_reg[0]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.632 r  Counter_slave_1/RTClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.632    Counter_slave_1/RTClk/count_reg[4]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.746 r  Counter_slave_1/RTClk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.746    Counter_slave_1/RTClk/count_reg[8]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.860 r  Counter_slave_1/RTClk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.860    Counter_slave_1/RTClk/count_reg[12]_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  Counter_slave_1/RTClk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.974    Counter_slave_1/RTClk/count_reg[16]_i_1_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  Counter_slave_1/RTClk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    Counter_slave_1/RTClk/count_reg[20]_i_1_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  Counter_slave_1/RTClk/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    Counter_slave_1/RTClk/count_reg[24]_i_1_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.425 r  Counter_slave_1/RTClk/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.425    Counter_slave_1/RTClk/count_reg[28]_i_1_n_7
    SLICE_X5Y66          FDCE                                         r  Counter_slave_1/RTClk/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_slave_1/RTClk/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Counter_slave_1/RTClk/count_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.422ns  (logic 4.108ns (55.352%)  route 3.314ns (44.648%))
  Logic Levels:           19  (CARRY4=15 FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE                         0.000     0.000 r  Counter_slave_1/RTClk/count_reg[1]/C
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Counter_slave_1/RTClk/count_reg[1]/Q
                         net (fo=2, routed)           0.666     1.122    Counter_slave_1/RTClk/count_reg[1]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.759 r  Counter_slave_1/RTClk/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.759    Counter_slave_1/RTClk/count2_carry_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.876 r  Counter_slave_1/RTClk/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.876    Counter_slave_1/RTClk/count2_carry__0_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.993 r  Counter_slave_1/RTClk/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.993    Counter_slave_1/RTClk/count2_carry__1_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.110 r  Counter_slave_1/RTClk/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.110    Counter_slave_1/RTClk/count2_carry__2_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.227 r  Counter_slave_1/RTClk/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.227    Counter_slave_1/RTClk/count2_carry__3_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.344 r  Counter_slave_1/RTClk/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.344    Counter_slave_1/RTClk/count2_carry__4_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.461 r  Counter_slave_1/RTClk/count2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.461    Counter_slave_1/RTClk/count2_carry__5_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.784 r  Counter_slave_1/RTClk/count2_carry__6/O[1]
                         net (fo=1, routed)           0.689     3.474    Counter_slave_1/RTClk/count2[30]
    SLICE_X7Y62          LUT4 (Prop_lut4_I2_O)        0.306     3.780 r  Counter_slave_1/RTClk/seconds_counter[5]_i_9/O
                         net (fo=1, routed)           0.797     4.577    Counter_slave_1/RTClk/seconds_counter[5]_i_9_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124     4.701 r  Counter_slave_1/RTClk/seconds_counter[5]_i_5/O
                         net (fo=33, routed)          1.161     5.862    Counter_slave_1/RTClk/seconds_counter[5]_i_5_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I2_O)        0.124     5.986 r  Counter_slave_1/RTClk/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.986    Counter_slave_1/RTClk/count[0]_i_5_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.518 r  Counter_slave_1/RTClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.518    Counter_slave_1/RTClk/count_reg[0]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.632 r  Counter_slave_1/RTClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.632    Counter_slave_1/RTClk/count_reg[4]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.746 r  Counter_slave_1/RTClk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.746    Counter_slave_1/RTClk/count_reg[8]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.860 r  Counter_slave_1/RTClk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.860    Counter_slave_1/RTClk/count_reg[12]_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  Counter_slave_1/RTClk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.974    Counter_slave_1/RTClk/count_reg[16]_i_1_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  Counter_slave_1/RTClk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    Counter_slave_1/RTClk/count_reg[20]_i_1_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.422 r  Counter_slave_1/RTClk/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.422    Counter_slave_1/RTClk/count_reg[24]_i_1_n_6
    SLICE_X5Y65          FDCE                                         r  Counter_slave_1/RTClk/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_slave_1/RTClk/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Counter_slave_1/RTClk/count_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.401ns  (logic 4.087ns (55.225%)  route 3.314ns (44.775%))
  Logic Levels:           19  (CARRY4=15 FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE                         0.000     0.000 r  Counter_slave_1/RTClk/count_reg[1]/C
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Counter_slave_1/RTClk/count_reg[1]/Q
                         net (fo=2, routed)           0.666     1.122    Counter_slave_1/RTClk/count_reg[1]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.759 r  Counter_slave_1/RTClk/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.759    Counter_slave_1/RTClk/count2_carry_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.876 r  Counter_slave_1/RTClk/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.876    Counter_slave_1/RTClk/count2_carry__0_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.993 r  Counter_slave_1/RTClk/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.993    Counter_slave_1/RTClk/count2_carry__1_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.110 r  Counter_slave_1/RTClk/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.110    Counter_slave_1/RTClk/count2_carry__2_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.227 r  Counter_slave_1/RTClk/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.227    Counter_slave_1/RTClk/count2_carry__3_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.344 r  Counter_slave_1/RTClk/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.344    Counter_slave_1/RTClk/count2_carry__4_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.461 r  Counter_slave_1/RTClk/count2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.461    Counter_slave_1/RTClk/count2_carry__5_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.784 r  Counter_slave_1/RTClk/count2_carry__6/O[1]
                         net (fo=1, routed)           0.689     3.474    Counter_slave_1/RTClk/count2[30]
    SLICE_X7Y62          LUT4 (Prop_lut4_I2_O)        0.306     3.780 r  Counter_slave_1/RTClk/seconds_counter[5]_i_9/O
                         net (fo=1, routed)           0.797     4.577    Counter_slave_1/RTClk/seconds_counter[5]_i_9_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124     4.701 r  Counter_slave_1/RTClk/seconds_counter[5]_i_5/O
                         net (fo=33, routed)          1.161     5.862    Counter_slave_1/RTClk/seconds_counter[5]_i_5_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I2_O)        0.124     5.986 r  Counter_slave_1/RTClk/count[0]_i_5/O
                         net (fo=1, routed)           0.000     5.986    Counter_slave_1/RTClk/count[0]_i_5_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.518 r  Counter_slave_1/RTClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.518    Counter_slave_1/RTClk/count_reg[0]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.632 r  Counter_slave_1/RTClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.632    Counter_slave_1/RTClk/count_reg[4]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.746 r  Counter_slave_1/RTClk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.746    Counter_slave_1/RTClk/count_reg[8]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.860 r  Counter_slave_1/RTClk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.860    Counter_slave_1/RTClk/count_reg[12]_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  Counter_slave_1/RTClk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.974    Counter_slave_1/RTClk/count_reg[16]_i_1_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  Counter_slave_1/RTClk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    Counter_slave_1/RTClk/count_reg[20]_i_1_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.401 r  Counter_slave_1/RTClk/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.401    Counter_slave_1/RTClk/count_reg[24]_i_1_n_4
    SLICE_X5Y65          FDCE                                         r  Counter_slave_1/RTClk/count_reg[27]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Counter_slave_1/I_I2CITF/SDA_OUT_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            Counter_slave_1/I_I2CITF/sda_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDPE                         0.000     0.000 r  Counter_slave_1/I_I2CITF/SDA_OUT_reg/C
    SLICE_X2Y95          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  Counter_slave_1/I_I2CITF/SDA_OUT_reg/Q
                         net (fo=3, routed)           0.070     0.234    Counter_slave_1/I_I2CITF/SDA_S_OBUF
    SLICE_X2Y95          FDPE                                         r  Counter_slave_1/I_I2CITF/sda_q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_slave_1/I_I2CITF/sda_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            Counter_slave_1/I_I2CITF/sda_qq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDPE                         0.000     0.000 r  Counter_slave_1/I_I2CITF/sda_q_reg/C
    SLICE_X2Y95          FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  Counter_slave_1/I_I2CITF/sda_q_reg/Q
                         net (fo=1, routed)           0.119     0.267    Counter_slave_1/I_I2CITF/sda_q
    SLICE_X2Y95          FDPE                                         r  Counter_slave_1/I_I2CITF/sda_qq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/I_I2CMASTER_0/SDA_OUT_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            Display_master_1/I_I2CMASTER_0/sda_in_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.164ns (54.143%)  route 0.139ns (45.857%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDPE                         0.000     0.000 r  Display_master_1/I_I2CMASTER_0/SDA_OUT_reg/C
    SLICE_X2Y84          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  Display_master_1/I_I2CMASTER_0/SDA_OUT_reg/Q
                         net (fo=3, routed)           0.139     0.303    Display_master_1/I_I2CMASTER_0/SDA_M_OBUF
    SLICE_X2Y85          FDPE                                         r  Display_master_1/I_I2CMASTER_0/sda_in_q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/I_I2CMASTER_0/shift_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_master_1/I_I2CMASTER_0/shift_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE                         0.000     0.000 r  Display_master_1/I_I2CMASTER_0/shift_reg[1]/C
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Display_master_1/I_I2CMASTER_0/shift_reg[1]/Q
                         net (fo=2, routed)           0.095     0.259    Display_master_1/I_I2CMASTER_0/shift[1]
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.045     0.304 r  Display_master_1/I_I2CMASTER_0/shift[2]_i_1/O
                         net (fo=1, routed)           0.000     0.304    Display_master_1/I_I2CMASTER_0/p_2_in[2]
    SLICE_X3Y83          FDCE                                         r  Display_master_1/I_I2CMASTER_0/shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/I_I2CMASTER_0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_master_1/I_I2CMASTER_0/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.314%)  route 0.133ns (41.686%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE                         0.000     0.000 r  Display_master_1/I_I2CMASTER_0/counter_reg[0]/C
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  Display_master_1/I_I2CMASTER_0/counter_reg[0]/Q
                         net (fo=4, routed)           0.133     0.274    Display_master_1/I_I2CMASTER_0/counter_reg_n_0_[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.045     0.319 r  Display_master_1/I_I2CMASTER_0/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.319    Display_master_1/I_I2CMASTER_0/counter[0]_i_1_n_0
    SLICE_X5Y83          FDCE                                         r  Display_master_1/I_I2CMASTER_0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/I_I2CMASTER_0/DOUT_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_master_1/Data_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.988%)  route 0.180ns (56.012%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE                         0.000     0.000 r  Display_master_1/I_I2CMASTER_0/DOUT_reg[0]/C
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Display_master_1/I_I2CMASTER_0/DOUT_reg[0]/Q
                         net (fo=2, routed)           0.180     0.321    Display_master_1/DOUT[0]
    SLICE_X0Y76          FDCE                                         r  Display_master_1/Data_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/I_I2CMASTER_0/sda_in_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            Display_master_1/I_I2CMASTER_0/sda_in_qq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDPE                         0.000     0.000 r  Display_master_1/I_I2CMASTER_0/sda_in_q_reg/C
    SLICE_X2Y85          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  Display_master_1/I_I2CMASTER_0/sda_in_q_reg/Q
                         net (fo=1, routed)           0.170     0.334    Display_master_1/I_I2CMASTER_0/sda_in_q
    SLICE_X2Y85          FDPE                                         r  Display_master_1/I_I2CMASTER_0/sda_in_qq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/I_I2CMASTER_0/counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_master_1/I_I2CMASTER_0/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE                         0.000     0.000 r  Display_master_1/I_I2CMASTER_0/counter_reg[2]/C
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Display_master_1/I_I2CMASTER_0/counter_reg[2]/Q
                         net (fo=2, routed)           0.156     0.297    Display_master_1/I_I2CMASTER_0/counter_reg_n_0_[2]
    SLICE_X5Y83          LUT5 (Prop_lut5_I0_O)        0.042     0.339 r  Display_master_1/I_I2CMASTER_0/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.339    Display_master_1/I_I2CMASTER_0/counter[3]_i_2_n_0
    SLICE_X5Y83          FDCE                                         r  Display_master_1/I_I2CMASTER_0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_master_1/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDCE                         0.000     0.000 r  Display_master_1/counter_reg[6]/C
    SLICE_X7Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Display_master_1/counter_reg[6]/Q
                         net (fo=2, routed)           0.156     0.297    Display_master_1/counter_reg_n_0_[6]
    SLICE_X7Y81          LUT4 (Prop_lut4_I2_O)        0.042     0.339 r  Display_master_1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.339    Display_master_1/counter[7]_i_1_n_0
    SLICE_X7Y81          FDCE                                         r  Display_master_1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/I_I2CMASTER_0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_master_1/I_I2CMASTER_0/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.728%)  route 0.154ns (45.272%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE                         0.000     0.000 r  Display_master_1/I_I2CMASTER_0/counter_reg[1]/C
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Display_master_1/I_I2CMASTER_0/counter_reg[1]/Q
                         net (fo=3, routed)           0.154     0.295    Display_master_1/I_I2CMASTER_0/counter_reg_n_0_[1]
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.045     0.340 r  Display_master_1/I_I2CMASTER_0/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.340    Display_master_1/I_I2CMASTER_0/counter[1]_i_1_n_0
    SLICE_X5Y83          FDCE                                         r  Display_master_1/I_I2CMASTER_0/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------





