# Copyright 2024-2026 NXP
# SPDX-License-Identifier: Apache-2.0

config SOC_FAMILY_MCXW
	select ARM
	select CPU_CORTEX_M33
	select CPU_CORTEX_M_HAS_DWT
	select CPU_CORTEX_M_HAS_SYSTICK
	select HAS_MCUX
	select SOC_RESET_HOOK
	select SOC_EARLY_INIT_HOOK
	select CLOCK_CONTROL
	select HAS_SEGGER_RTT if ZEPHYR_SEGGER_MODULE
	select HAS_PM
	select HAS_POWEROFF

# NOTE:
# CPU feature selects (FPU/MPU/SAU/DSP/TrustZone) are SoC and core dependent.
# In particular, some secondary cores (e.g. MCXW727C CPU1) do not expose these
# extensions in their MCUX CMSIS headers. Selecting them unconditionally here
# breaks the build due to CMSIS consistency checks.
#
# These selects are therefore done in the per-SoC (and per-core) Kconfig files.
if SOC_FAMILY_MCXW

rsource "*/Kconfig"

endif # SOC_FAMILY_MCXW
