#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001b096716d50 .scope module, "D_flipflop" "D_flipflop" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
P_000001b096624b20 .param/l "n" 0 2 2, +C4<00000000000000000000000000000100>;
o000001b096626848 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001b096716ee0_0 .net "D", 3 0, o000001b096626848;  0 drivers
v000001b096716f80_0 .var "Q", 3 0;
o000001b0966268a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b096717020_0 .net "clk", 0 0, o000001b0966268a8;  0 drivers
E_000001b096624be0 .event posedge, v000001b096717020_0;
    .scope S_000001b096716d50;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b096716f80_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_000001b096716d50;
T_1 ;
    %wait E_000001b096624be0;
    %load/vec4 v000001b096716ee0_0;
    %assign/vec4 v000001b096716f80_0, 0;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "D_flipflop.v";
