u_adapter: entity <%= library_name %>.rggen_wishbone_adapter
  generic map (
    ADDRESS_WIDTH       => <%= address_width %>,
    LOCAL_ADDRESS_WIDTH => <%= local_address_width %>,
    BUS_WIDTH           => <%= bus_width %>,
    REGISTERS           => <%= total_registers %>,
    PRE_DECODE          => <%= pre_decode %>,
    BASE_ADDRESS        => <%= base_address %>,
    BYTE_SIZE           => <%= byte_size %>,
    ERROR_STATUS        => <%= error_status %>,
    INSERT_SLICER       => <%= insert_slicer %>,
    USE_STALL           => <%= use_stall %>
  )
  port map (
    i_clk                 => <%= register_block.clock %>,
    i_rst_n               => <%= register_block.reset %>,
    i_wb_cyc              => <%= wb_cyc %>,
    i_wb_stb              => <%= wb_stb %>,
    o_wb_stall            => <%= wb_stall %>,
    i_wb_adr              => <%= wb_adr %>,
    i_wb_we               => <%= wb_we %>,
    i_wb_dat              => <%= wb_dat_i %>,
    i_wb_sel              => <%= wb_sel %>,
    o_wb_ack              => <%= wb_ack %>,
    o_wb_err              => <%= wb_err %>,
    o_wb_rty              => <%= wb_rty %>,
    o_wb_dat              => <%= wb_dat_o %>,
    o_register_valid      => <%= register_block.register_valid %>,
    o_register_access     => <%= register_block.register_access %>,
    o_register_address    => <%= register_block.register_address %>,
    o_register_write_data => <%= register_block.register_write_data %>,
    o_register_strobe     => <%= register_block.register_strobe %>,
    i_register_active     => <%= register_block.register_active %>,
    i_register_ready      => <%= register_block.register_ready %>,
    i_register_status     => <%= register_block.register_status %>,
    i_register_read_data  => <%= register_block.register_read_data %>
  );
