<module name="DCT_L3Interconnect" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DCT_VERSION" acronym="DCT_VERSION" offset="0x0" width="32" description="IP Revision">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="See" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="DCT_CTRL" acronym="DCT_CTRL" offset="0x4" width="32" description="DCT control register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="BUSY" width="1" begin="15" end="15" resetval="0x0" description="IDCT/busy status 0: Idle 1: Busy" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="14" end="1" resetval="0x0000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="Write 1 whenDCT_CFG[4] TRIG_SRC = 0 to start module operation. Read returns 0." range="" rwaccess="W"/>
  </register>
  <register id="DCT_CFG" acronym="DCT_CFG" offset="0x8" width="32" description="DCT configuration register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="NMCUS" width="6" begin="13" end="8" resetval="0x00" description="Number of MCUs (for FMT = 0, 1) or blocks (for FMT = 2) 0 = 1 MCU or block 1 = 2 MCUs or blocks ... 63 = 64 MCUs or blocks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="AUTOGATING" width="1" begin="5" end="5" resetval="0x0" description="Internal clock gating on interface and functional clocks 0: Clocks are free-running 1: Clocks are gated off in subblocks that are not required for operation." range="" rwaccess="RW"/>
    <bitfield id="TRIG_SRC" width="1" begin="4" end="4" resetval="0x0" description="Trigger source 0: Memory mapper register 1: Hardware start signal" range="" rwaccess="RW"/>
    <bitfield id="INTEN" width="1" begin="3" end="3" resetval="0x0" description="0: Interrupt disabled 1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="FMT" width="2" begin="2" end="1" resetval="0x0" description="Data format 0: YUV4:2:0 format 1: YUV4:2:2 format 2: Sequential blocks format 3: Reserved" range="" rwaccess="RW"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0x0" description="0: DCT 1: IDCT" range="" rwaccess="RW"/>
  </register>
  <register id="DCT_SPTR" acronym="DCT_SPTR" offset="0xC" width="32" description="Spatial-domain data pointer, byte address">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="8" begin="12" end="5" resetval="0x00" description="Address in 256-bit words Intention is that software write a byte address into the register. Hardware ignores the lowest 5 bits and bits 12..5 specifies the 256-bit/word memory address.." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x00" description="Read returns 0." range="" rwaccess="R"/>
  </register>
  <register id="DCT_FPTR" acronym="DCT_FPTR" offset="0x10" width="32" description="Frequency-domain data pointer, byte address">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="10" begin="13" end="4" resetval="0x000" description="Address in 128-bit words. Intention is that software write a byte address into the register. Hardware ignores the lowest 4 bits and bits 13..4 specifies the 128-bit/word memory address." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
  </register>
</module>
