lib_name: adc_sar_templates
cell_name: sar_wsamp_9b
pins: [ "VDDSAMP", "CLKO", "VREF<2:0>", "OSM", "OSP", "INM", "INP", "EXTSEL_CLK", "CKDSEL0<1:0>", "CKDSEL1<1:0>", "CLK", "VOR<7:0>", "VOL<7:0>", "ADCOUT<8:0>", "ICLK", "CLKPRB_SAMP", "SAOP", "UP", "SB<8:0>", "SARCLKB", "ZM<8:0>", "SARCLK", "ZMID<8:0>", "DONE", "ZP<8:0>", "PHI0", "SAMPP", "SAMPM", "VDDSAR", "VSS", "SAOM" ]
instances:
  ISAR0:
    lib_name: adc_sar_templates
    cell_name: sar_9b
    instpins:
      SAOP:
        direction: output
        net_name: "SAOP"
        num_bits: 1
      SAOM:
        direction: output
        net_name: "SAOM"
        num_bits: 1
      CLKOUT:
        direction: output
        net_name: "CLKO"
        num_bits: 1
      PHI0:
        direction: output
        net_name: "PHI0"
        num_bits: 1
      UP:
        direction: output
        net_name: "UP"
        num_bits: 1
      SB<8:0>:
        direction: output
        net_name: "SB<8:0>"
        num_bits: 9
      SARCLK:
        direction: output
        net_name: "SARCLK"
        num_bits: 1
      DONE:
        direction: output
        net_name: "DONE"
        num_bits: 1
      ZM<8:0>:
        direction: output
        net_name: "ZM<8:0>"
        num_bits: 9
      SARCLKB:
        direction: output
        net_name: "SARCLKB"
        num_bits: 1
      ZMID<8:0>:
        direction: output
        net_name: "ZMID<8:0>"
        num_bits: 9
      ZP<8:0>:
        direction: output
        net_name: "ZP<8:0>"
        num_bits: 9
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDDSAR"
        num_bits: 1
      VOL<7:0>:
        direction: output
        net_name: "VOL<7:0>"
        num_bits: 8
      VOR<7:0>:
        direction: output
        net_name: "VOR<7:0>"
        num_bits: 8
      CKDSEL0<1:0>:
        direction: input
        net_name: "CKDSEL0<1:0>"
        num_bits: 2
      CLK:
        direction: input
        net_name: "ICLK"
        num_bits: 1
      EXTSEL_CLK:
        direction: input
        net_name: "EXTSEL_CLK"
        num_bits: 1
      ADCOUT<8:0>:
        direction: output
        net_name: "ADCOUT<8:0>"
        num_bits: 9
      CKDSEL1<1:0>:
        direction: input
        net_name: "CKDSEL1<1:0>"
        num_bits: 2
      INM:
        direction: input
        net_name: "SAMPM"
        num_bits: 1
      INP:
        direction: input
        net_name: "SAMPP"
        num_bits: 1
      OSM:
        direction: input
        net_name: "OSM"
        num_bits: 1
      OSP:
        direction: input
        net_name: "OSP"
        num_bits: 1
      VREF<2:0>:
        direction: input
        net_name: "VREF<2:0>"
        num_bits: 3
