$date
	Sat Oct 22 21:55:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#537986
b10100 &
b10100 %
1$
b10100 !
1"
#537987
0"
#537990
b1010 &
b1010 %
#537994
b101 &
b101 %
#537998
b10000 &
b10000 %
#538002
b1000 &
b1000 %
#538006
b100 &
b100 %
#538010
b10 &
b10 %
#538014
b1 &
1#
b1 %
#538018
b0 &
b0 %
0#
0$
#1521753
b10010 !
1"
#1521754
b10010 &
b10010 %
1$
#1521755
0"
#1521758
b1001 &
b1001 %
#1521762
b11100 &
b11100 %
#1521766
b1110 &
b1110 %
#1521770
b111 &
b111 %
#1521774
b10110 &
b10110 %
#1521778
b1011 &
b1011 %
#1521782
b100010 &
b100010 %
#1521786
b10001 &
b10001 %
#1521790
b110100 &
b110100 %
#1521794
b11010 &
b11010 %
#1521798
b1101 &
b1101 %
#1521802
b101000 &
b101000 %
#1521806
b10100 &
b10100 %
#1521810
b1010 &
b1010 %
#1521814
b101 &
b101 %
#1521818
b10000 &
b10000 %
#1521822
b1000 &
b1000 %
#1521826
b100 &
b100 %
#1521830
b10 &
b10 %
#1521834
b1 &
b1 %
1#
#1521838
b0 &
0#
b0 %
0$
#2572195
b1010 !
1"
#2572198
b1010 &
b1010 %
1$
#2572199
0"
#2572202
b101 &
b101 %
#2572206
b10000 &
b10000 %
#2572210
b1000 &
b1000 %
#2572214
b100 &
b100 %
#2572218
b10 &
b10 %
#2572222
b1 &
1#
b1 %
#2572226
b0 &
b0 %
0#
0$
#4500012
