#! /usr/share/iverilog-0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2772ad0 .scope module, "xor_test" "xor_test" 2 1;
 .timescale 0 0;
v0x2782fb0_0 .var "a", 0 0;
v0x2783080_0 .var "b", 0 0;
v0x2783130_0 .net "c", 0 0, L_0x27831e0; 1 drivers
S_0x2772bc0 .scope module, "xor_test" "xor_gate" 2 4, 3 1, S_0x2772ad0;
 .timescale 0 0;
L_0x27831e0 .functor XOR 1, v0x2782fb0_0, v0x2783080_0, C4<0>, C4<0>;
v0x2750640_0 .net "a", 0 0, v0x2782fb0_0; 1 drivers
v0x2782e70_0 .net "b", 0 0, v0x2783080_0; 1 drivers
v0x2782f10_0 .alias "c", 0 0, v0x2783130_0;
    .scope S_0x2772ad0;
T_0 ;
    %vpi_call 2 7 "$dumpfile", "dump.vcd";
    %vpi_call 2 8 "$dumpvars", 2'sb01;
    %delay 0, 0;
    %set/v v0x2782fb0_0, 0, 1;
    %set/v v0x2783080_0, 0, 1;
    %delay 100, 0;
    %set/v v0x2782fb0_0, 0, 1;
    %set/v v0x2783080_0, 1, 1;
    %delay 100, 0;
    %set/v v0x2782fb0_0, 1, 1;
    %set/v v0x2783080_0, 0, 1;
    %delay 100, 0;
    %set/v v0x2782fb0_0, 1, 1;
    %set/v v0x2783080_0, 1, 1;
    %end;
    .thread T_0;
    .scope S_0x2772ad0;
T_1 ;
    %vpi_call 2 16 "$monitor", $time, "a=%b,b=%b,c=%b", v0x2782fb0_0, v0x2783080_0, v0x2783130_0;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
