// Seed: 775604814
module module_0;
  tri1 id_1 = 1;
  initial if (id_1 && "");
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1
);
  wire id_3, id_4;
  id_5(
      -1
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply1 id_0,
    input tri0 id_1,
    input supply0 id_2
);
  wire id_4;
  wire id_5, id_6;
  for (genvar id_7 = id_1; ~^1'b0; id_0 = 1) wire id_8 = -1;
  assign id_4 = id_2;
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
endmodule
