#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56155f57d9d0 .scope module, "testBench" "testBench" 2 4;
 .timescale 0 0;
v0x56155f592c50_0 .var "CLK", 0 0;
v0x56155f592d10_0 .var "IN", 7 0;
v0x56155f592de0_0 .var "INADDRESS", 2 0;
v0x56155f592ee0_0 .net "OUT1", 7 0, v0x56155f592520_0;  1 drivers
v0x56155f592fb0_0 .var "OUT1ADDRESS", 2 0;
v0x56155f593050_0 .net "OUT2", 7 0, v0x56155f592730_0;  1 drivers
v0x56155f593120_0 .var "OUT2ADDRESS", 2 0;
v0x56155f5931f0_0 .var "RESET", 0 0;
v0x56155f5932c0_0 .var "WRITE", 0 0;
S_0x56155f57db50 .scope module, "myRegFile" "reg_file" 2 11, 3 1 0, S_0x56155f57d9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
v0x56155f546190_0 .net "CLK", 0 0, v0x56155f592c50_0;  1 drivers
v0x56155f592380_0 .net "IN", 7 0, v0x56155f592d10_0;  1 drivers
v0x56155f592460_0 .net "INADDRESS", 2 0, v0x56155f592de0_0;  1 drivers
v0x56155f592520_0 .var "OUT1", 7 0;
v0x56155f592600_0 .net "OUT1ADDRESS", 2 0, v0x56155f592fb0_0;  1 drivers
v0x56155f592730_0 .var "OUT2", 7 0;
v0x56155f592810_0 .net "OUT2ADDRESS", 2 0, v0x56155f593120_0;  1 drivers
v0x56155f5928f0_0 .net "RESET", 0 0, v0x56155f5931f0_0;  1 drivers
v0x56155f5929b0_0 .net "WRITE", 0 0, v0x56155f5932c0_0;  1 drivers
v0x56155f592a70 .array "registers", 0 7, 7 0;
E_0x56155f57be00 .event posedge, v0x56155f546190_0;
    .scope S_0x56155f57db50;
T_0 ;
    %wait E_0x56155f57be00;
    %load/vec4 v0x56155f5929b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x56155f592380_0;
    %load/vec4 v0x56155f592460_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x56155f592a70, 4, 0;
T_0.0 ;
    %load/vec4 v0x56155f592600_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x56155f592a70, 4;
    %store/vec4 v0x56155f592520_0, 0, 8;
    %load/vec4 v0x56155f592810_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x56155f592a70, 4;
    %store/vec4 v0x56155f592730_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56155f57d9d0;
T_1 ;
    %vpi_call 2 15 "$dumpfile", "testreg_file.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x56155f57d9d0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x56155f57d9d0;
T_2 ;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0x56155f592d10_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56155f592de0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56155f592fb0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56155f593120_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155f5932c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155f592c50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155f592c50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 38, 0, 8;
    %store/vec4 v0x56155f592d10_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56155f592de0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56155f592fb0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56155f593120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155f5932c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56155f592c50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56155f592c50_0, 0, 1;
    %delay 2, 0;
    %delay 1, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./reg_file.v";
