<profile>

<section name = "Vivado HLS Report for 'store_output'" level="0">
<item name = "Date">Thu Oct 25 15:27:55 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">lenet</item>
<item name = "Solution">lenet</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4129, 4129, 4129, 4129, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">4128, 4128, 688, -, -, 6, no</column>
<column name=" + Loop 1.1">686, 686, 49, -, -, 14, no</column>
<column name="  ++ Loop 1.1.1">42, 42, 3, -, -, 14, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 308</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 125</column>
<column name="Register">-, -, 200, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_142_p2">+, 0, 0, 12, 3, 1</column>
<column name="j_2_fu_188_p2">+, 0, 0, 13, 4, 1</column>
<column name="k_2_fu_250_p2">+, 0, 0, 13, 4, 1</column>
<column name="tmp_2_fu_198_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp_6_fu_233_p2">+, 0, 0, 71, 64, 64</column>
<column name="tmp_7_fu_260_p2">+, 0, 0, 71, 64, 64</column>
<column name="tmp_1_fu_172_p2">-, 0, 0, 15, 8, 8</column>
<column name="tmp_5_fu_227_p2">-, 0, 0, 71, 64, 64</column>
<column name="exitcond1_fu_182_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="exitcond2_fu_136_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="exitcond_fu_244_p2">icmp, 0, 0, 9, 4, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 12, 1, 12</column>
<column name="ap_sig_ioackin_m_axi_output_r_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_m_axi_output_r_WREADY">9, 2, 1, 2</column>
<column name="i_reg_99">9, 2, 3, 6</column>
<column name="j_reg_110">9, 2, 4, 8</column>
<column name="k_reg_121">9, 2, 4, 8</column>
<column name="output_r_blk_n_AW">9, 2, 1, 2</column>
<column name="output_r_blk_n_B">9, 2, 1, 2</column>
<column name="output_r_blk_n_W">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_reg_ioackin_m_axi_output_r_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_axi_output_r_WREADY">1, 0, 1, 0</column>
<column name="i_2_reg_274">3, 0, 3, 0</column>
<column name="i_reg_99">3, 0, 3, 0</column>
<column name="j_2_reg_287">4, 0, 4, 0</column>
<column name="j_reg_110">4, 0, 4, 0</column>
<column name="k_2_reg_306">4, 0, 4, 0</column>
<column name="k_reg_121">4, 0, 4, 0</column>
<column name="output_addr_reg_297">32, 0, 32, 0</column>
<column name="output_oc_load_reg_316">32, 0, 32, 0</column>
<column name="sext_reg_266">30, 0, 64, 34</column>
<column name="tmp_11_cast_reg_279">8, 0, 9, 1</column>
<column name="tmp_5_reg_292">63, 0, 64, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, store_output, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, store_output, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, store_output, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, store_output, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, store_output, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, store_output, return value</column>
<column name="m_axi_output_r_AWVALID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWREADY">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWADDR">out, 32, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWLEN">out, 32, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWSIZE">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWBURST">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWLOCK">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWCACHE">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWPROT">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWQOS">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWREGION">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWUSER">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WVALID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WREADY">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WDATA">out, 32, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WSTRB">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WLAST">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WUSER">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARVALID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARREADY">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARADDR">out, 32, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARLEN">out, 32, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARSIZE">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARBURST">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARLOCK">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARCACHE">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARPROT">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARQOS">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARREGION">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARUSER">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RVALID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RREADY">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RDATA">in, 32, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RLAST">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RUSER">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RRESP">in, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BVALID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BREADY">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BRESP">in, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BUSER">in, 1, m_axi, output_r, pointer</column>
<column name="output_offset">in, 30, ap_none, output_offset, scalar</column>
<column name="output_oc_address0">out, 11, ap_memory, output_oc, array</column>
<column name="output_oc_ce0">out, 1, ap_memory, output_oc, array</column>
<column name="output_oc_q0">in, 32, ap_memory, output_oc, array</column>
</table>
</item>
</section>
</profile>
