module controle
(
	CLOCK,
	enter,
	reset,
	end_FPGA,
	end_User,
	end_time,
	win,
	match,
	R1,R2,
	E1,E2,E3,E4,
	SEL
);
	
	input CLOCK;
	input enter;
	input reset;
	input end_FPGA;
	input end_User;
	input end_time;
	input win;
	input match;
	
	

endmodule