Analysis & Synthesis report for TP_FINAL
Wed Jan 20 21:43:17 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |TP_FINAL|i2c_master:inst|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: i2c_master:inst
 15. Parameter Settings for User Entity Instance: i2s_transceiver:inst1
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 20 21:43:17 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; TP_FINAL                                    ;
; Top-level Entity Name              ; TP_FINAL                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 449                                         ;
;     Total combinational functions  ; 374                                         ;
;     Dedicated logic registers      ; 257                                         ;
; Total registers                    ; 257                                         ;
; Total pins                         ; 13                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; TP_FINAL           ; TP_FINAL           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+---------+
; i2s_transceiver.vhd              ; yes             ; User VHDL File                     ; D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2s_transceiver.vhd ;         ;
; i2C/i2c_master.vhd               ; yes             ; User VHDL File                     ; D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2C/i2c_master.vhd  ;         ;
; TP_FINAL.bdf                     ; yes             ; User Block Diagram/Schematic File  ; D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf        ;         ;
; i2c_cntrl.vhd                    ; yes             ; User VHDL File                     ; D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_cntrl.vhd       ;         ;
; i2c_wrd_gen.vhd                  ; yes             ; User VHDL File                     ; D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_wrd_gen.vhd     ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 449          ;
;                                             ;              ;
; Total combinational functions               ; 374          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 150          ;
;     -- 3 input functions                    ; 70           ;
;     -- <=2 input functions                  ; 154          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 278          ;
;     -- arithmetic mode                      ; 96           ;
;                                             ;              ;
; Total registers                             ; 257          ;
;     -- Dedicated logic registers            ; 257          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 13           ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; CK_50M~input ;
; Maximum fan-out                             ; 254          ;
; Total fan-out                               ; 2085         ;
; Average fan-out                             ; 3.17         ;
+---------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------+-----------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name             ; Entity Name     ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------+-----------------+--------------+
; |TP_FINAL                  ; 374 (0)             ; 257 (0)                   ; 0           ; 0            ; 0       ; 0         ; 13   ; 0            ; |TP_FINAL                       ; TP_FINAL        ; work         ;
;    |i2c_cntrl:inst3|       ; 106 (106)           ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP_FINAL|i2c_cntrl:inst3       ; i2c_cntrl       ; work         ;
;    |i2c_master:inst|       ; 81 (81)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP_FINAL|i2c_master:inst       ; i2c_master      ; work         ;
;    |i2c_wrd_gen:inst2|     ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP_FINAL|i2c_wrd_gen:inst2     ; i2c_wrd_gen     ; work         ;
;    |i2s_transceiver:inst1| ; 176 (176)           ; 163 (163)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP_FINAL|i2s_transceiver:inst1 ; i2s_transceiver ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TP_FINAL|i2c_master:inst|state                                                                                                  ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; Name           ; state.stop ; state.mstr_ack ; state.slv_ack2 ; state.rd ; state.wr ; state.slv_ack1 ; state.command ; state.start ; state.ready ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; state.ready    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 0           ;
; state.start    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 1           ; 1           ;
; state.command  ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 1             ; 0           ; 1           ;
; state.slv_ack1 ; 0          ; 0              ; 0              ; 0        ; 0        ; 1              ; 0             ; 0           ; 1           ;
; state.wr       ; 0          ; 0              ; 0              ; 0        ; 1        ; 0              ; 0             ; 0           ; 1           ;
; state.rd       ; 0          ; 0              ; 0              ; 1        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.slv_ack2 ; 0          ; 0              ; 1              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.mstr_ack ; 0          ; 1              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.stop     ; 1          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; i2c_wrd_gen:inst2|rw                   ; Stuck at GND due to stuck port data_in ;
; i2c_wrd_gen:inst2|d_wr2[6]             ; Stuck at GND due to stuck port data_in ;
; i2c_wrd_gen:inst2|d_wr[7]              ; Stuck at GND due to stuck port data_in ;
; i2c_cntrl:inst3|rw_temp                ; Stuck at GND due to stuck port data_in ;
; i2c_cntrl:inst3|address[0..2]          ; Stuck at GND due to stuck port data_in ;
; i2c_cntrl:inst3|address[3,4]           ; Stuck at VCC due to stuck port data_in ;
; i2c_cntrl:inst3|address[5,6]           ; Stuck at GND due to stuck port data_in ;
; i2c_master:inst|addr_rw[2,3,6,7]       ; Merged with i2c_master:inst|addr_rw[1] ;
; i2c_master:inst|addr_rw[5]             ; Merged with i2c_master:inst|addr_rw[4] ;
; i2c_wrd_gen:inst2|d_wr3[0,2,3,6,7]     ; Merged with i2c_wrd_gen:inst2|d_wr2[7] ;
; i2c_wrd_gen:inst2|d_wr2[5]             ; Merged with i2c_wrd_gen:inst2|d_wr2[2] ;
; i2c_wrd_gen:inst2|d_wr3[1,4]           ; Merged with i2c_wrd_gen:inst2|d_wr2[2] ;
; i2c_wrd_gen:inst2|d_wr2[1,3,4]         ; Merged with i2c_wrd_gen:inst2|d_wr2[0] ;
; i2c_wrd_gen:inst2|d_wr3[5]             ; Merged with i2c_wrd_gen:inst2|d_wr2[0] ;
; i2c_wrd_gen:inst2|d_wr[3,5,6]          ; Merged with i2c_wrd_gen:inst2|d_wr[2]  ;
; i2c_cntrl:inst3|rw_out                 ; Stuck at GND due to stuck port data_in ;
; i2c_master:inst|addr_rw[0]             ; Merged with i2c_master:inst|addr_rw[1] ;
; i2c_master:inst|addr_rw[1]             ; Stuck at GND due to stuck port data_in ;
; i2c_master:inst|addr_rw[4]             ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 35 ;                                        ;
+----------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                              ;
+----------------------------+---------------------------+-------------------------------------------------+
; Register name              ; Reason for Removal        ; Registers Removed due to This Register          ;
+----------------------------+---------------------------+-------------------------------------------------+
; i2c_wrd_gen:inst2|rw       ; Stuck at GND              ; i2c_cntrl:inst3|rw_temp, i2c_cntrl:inst3|rw_out ;
;                            ; due to stuck port data_in ;                                                 ;
; i2c_cntrl:inst3|address[0] ; Stuck at GND              ; i2c_master:inst|addr_rw[1]                      ;
;                            ; due to stuck port data_in ;                                                 ;
; i2c_cntrl:inst3|address[3] ; Stuck at VCC              ; i2c_master:inst|addr_rw[4]                      ;
;                            ; due to stuck port data_in ;                                                 ;
+----------------------------+---------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 257   ;
; Number of registers using Synchronous Clear  ; 46    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 188   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 195   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; i2c_master:inst|busy                   ; 2       ;
; i2c_cntrl:inst3|i2s_en                 ; 165     ;
; i2c_master:inst|sda_int                ; 2       ;
; i2c_master:inst|bit_cnt[2]             ; 10      ;
; i2c_master:inst|bit_cnt[1]             ; 18      ;
; i2c_master:inst|bit_cnt[0]             ; 16      ;
; Total number of inverted registers = 6 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TP_FINAL|i2c_master:inst|data_tx[7]              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |TP_FINAL|i2s_transceiver:inst1|l_data_tx_int[15] ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |TP_FINAL|i2s_transceiver:inst1|r_data_tx_int[15] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TP_FINAL|i2c_cntrl:inst3|data_wr[0]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TP_FINAL|i2c_master:inst|bit_cnt[0]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:inst ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; input_clk      ; 50000000 ; Signed Integer                   ;
; bus_clk        ; 300000   ; Signed Integer                   ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2s_transceiver:inst1 ;
+-----------------+-------+------------------------------------------+
; Parameter Name  ; Value ; Type                                     ;
+-----------------+-------+------------------------------------------+
; mclk_sclk_ratio ; 50    ; Signed Integer                           ;
; sclk_ws_ratio   ; 22    ; Signed Integer                           ;
; d_width         ; 16    ; Signed Integer                           ;
+-----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 13                          ;
; cycloneiii_ff         ; 257                         ;
;     CLR               ; 12                          ;
;     CLR SCLR          ; 32                          ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 144                         ;
;     ENA SCLR          ; 14                          ;
;     ENA SLD           ; 5                           ;
;     plain             ; 18                          ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 376                         ;
;     arith             ; 96                          ;
;         2 data inputs ; 93                          ;
;         3 data inputs ; 3                           ;
;     normal            ; 280                         ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 51                          ;
;         3 data inputs ; 67                          ;
;         4 data inputs ; 150                         ;
;                       ;                             ;
; Max LUT depth         ; 9.10                        ;
; Average LUT depth     ; 4.54                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jan 20 21:42:51 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TP_FINAL -c TP_FINAL
Warning (125092): Tcl Script File PLL.qip not found
    Info (125063): set_global_assignment -name QIP_FILE PLL.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file i2s_transceiver.vhd
    Info (12022): Found design unit 1: i2s_transceiver-logic File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2s_transceiver.vhd Line: 44
    Info (12023): Found entity 1: i2s_transceiver File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2s_transceiver.vhd Line: 26
Info (12021): Found 2 design units, including 0 entities, in source file fpga-i2c-slave-master/txt_util.vhd
    Info (12022): Found design unit 1: txt_util File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/FPGA-I2C-Slave-master/txt_util.vhd Line: 6
    Info (12022): Found design unit 2: txt_util-body File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/FPGA-I2C-Slave-master/txt_util.vhd Line: 89
Info (12021): Found 2 design units, including 1 entities, in source file fpga-i2c-slave-master/debounce.vhd
    Info (12022): Found design unit 1: debounce-arch File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/FPGA-I2C-Slave-master/debounce.vhd Line: 25
    Info (12023): Found entity 1: debounce File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/FPGA-I2C-Slave-master/debounce.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file fpga-i2c-slave-master/i2c_slave.vhd
    Info (12022): Found design unit 1: I2C_slave-arch File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/FPGA-I2C-Slave-master/I2C_slave.vhd Line: 27
    Info (12023): Found entity 1: I2C_slave File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/FPGA-I2C-Slave-master/I2C_slave.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file i2c/i2c_master.vhd
    Info (12022): Found design unit 1: i2c_master-logic File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2C/i2c_master.vhd Line: 54
    Info (12023): Found entity 1: i2c_master File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2C/i2c_master.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file tp_final.bdf
    Info (12023): Found entity 1: TP_FINAL
Info (12021): Found 1 design units, including 1 entities, in source file temp.v
    Info (12023): Found entity 1: Temp File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/Temp.v Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file rst_delay.vhd
    Info (12022): Found design unit 1: rst_delay-logic File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/rst_delay.vhd Line: 42
    Info (12023): Found entity 1: rst_delay File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/rst_delay.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file i2c_cntrl.vhd
    Info (12022): Found design unit 1: i2c_cntrl-logic File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_cntrl.vhd Line: 23
    Info (12023): Found entity 1: i2c_cntrl File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_cntrl.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pll_i2c.v
    Info (12023): Found entity 1: PLL_I2C File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/PLL_I2C.v Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file i2c_wrd_gen.vhd
    Info (12022): Found design unit 1: i2c_wrd_gen-logic File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_wrd_gen.vhd Line: 16
    Info (12023): Found entity 1: i2c_wrd_gen File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_wrd_gen.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file pll2.v
    Info (12023): Found entity 1: PLL2 File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/PLL2.v Line: 39
Info (12127): Elaborating entity "TP_FINAL" for the top level hierarchy
Warning (275083): Bus "d_wr2[7..0]" found using same base name as "d_wr", which might lead to a name conflict.
Warning (275083): Bus "d_wr3[7..0]" found using same base name as "d_wr", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "d_wr" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "d_wr[7..0]" to "d_wr7..0"
Warning (275080): Converted elements in bus name "d_wr2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "d_wr2[7..0]" to "d_wr27..0"
Warning (275080): Converted elements in bus name "d_wr3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "d_wr3[7..0]" to "d_wr37..0"
Warning (275083): Bus "d_wr2[7..0]" found using same base name as "d_wr", which might lead to a name conflict.
Warning (275083): Bus "d_wr3[7..0]" found using same base name as "d_wr", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "d_wr" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "d_wr[7..0]" to "d_wr7..0"
Warning (275080): Converted elements in bus name "d_wr2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "d_wr2[7..0]" to "d_wr27..0"
Warning (275080): Converted elements in bus name "d_wr3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "d_wr3[7..0]" to "d_wr37..0"
Info (12128): Elaborating entity "i2c_master" for hierarchy "i2c_master:inst"
Info (12128): Elaborating entity "i2c_cntrl" for hierarchy "i2c_cntrl:inst3"
Warning (10540): VHDL Signal Declaration warning at i2c_cntrl.vhd(25): used explicit default value for signal "adrs" because signal was never assigned a value File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_cntrl.vhd Line: 25
Warning (10036): Verilog HDL or VHDL warning at i2c_cntrl.vhd(26): object "d_word2" assigned a value but never read File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_cntrl.vhd Line: 26
Warning (10036): Verilog HDL or VHDL warning at i2c_cntrl.vhd(27): object "d_word3" assigned a value but never read File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_cntrl.vhd Line: 27
Warning (10492): VHDL Process Statement warning at i2c_cntrl.vhd(55): signal "reset_tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_cntrl.vhd Line: 55
Info (12128): Elaborating entity "i2c_wrd_gen" for hierarchy "i2c_wrd_gen:inst2"
Info (12128): Elaborating entity "i2s_transceiver" for hierarchy "i2s_transceiver:inst1"
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "i2c_master:inst|scl" to the node "i2c_master:inst|stretch" into a wire File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2C/i2c_master.vhd Line: 51
Info (13000): Registers with preset signals will power-up high File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2C/i2c_master.vhd Line: 47
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register i2c_cntrl:inst3|i2s_en will power up to High File: D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_cntrl.vhd Line: 19
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 473 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 460 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 4786 megabytes
    Info: Processing ended: Wed Jan 20 21:43:17 2021
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:37


