# Lab 6: Encoder and Decoder Design



Objective

&nbsp;   1. To design and simulate binary encoders and decoders using behavioral and hierarchical modeling styles in Verilog HDL.

&nbsp;   2. To compare modular design techniques and understand abstraction in combinational logic design.

