
UART2_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001614  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08001720  08001720  00011720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800176c  0800176c  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  0800176c  0800176c  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800176c  0800176c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800176c  0800176c  0001176c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001770  08001770  00011770  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08001774  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  20000010  08001784  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  08001784  00020078  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000068a3  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001177  00000000  00000000  000268dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005a0  00000000  00000000  00027a58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000538  00000000  00000000  00027ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016520  00000000  00000000  00028530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006e52  00000000  00000000  0003ea50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00080e73  00000000  00000000  000458a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c6715  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000015ac  00000000  00000000  000c6768  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	08001708 	.word	0x08001708

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	08001708 	.word	0x08001708

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <SysTick_Handler>:
 */

#include "main_app.h"
#include "stm32f1xx_hal.h"

void SysTick_Handler (void){
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0

	HAL_IncTick();
 8000160:	f000 f97a 	bl	8000458 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000164:	f000 faa1 	bl	80006aa <HAL_SYSTICK_IRQHandler>
}
 8000168:	bf00      	nop
 800016a:	bd80      	pop	{r7, pc}

0800016c <main>:

UART_HandleTypeDef huart2;

char *user_data = "The application is running\r\n";

int main(void){
 800016c:	b580      	push	{r7, lr}
 800016e:	b09c      	sub	sp, #112	; 0x70
 8000170:	af00      	add	r7, sp, #0

	HAL_Init();
 8000172:	f000 f92b 	bl	80003cc <HAL_Init>
	SystemClock_Config();
 8000176:	f000 f839 	bl	80001ec <SystemClock_Config>
	UART2_Init(); // high level peripheral initialization
 800017a:	f000 f869 	bl	8000250 <UART2_Init>

	uint16_t len_of_data = strlen(user_data);
 800017e:	4b19      	ldr	r3, [pc, #100]	; (80001e4 <main+0x78>)
 8000180:	681b      	ldr	r3, [r3, #0]
 8000182:	4618      	mov	r0, r3
 8000184:	f7ff ffe2 	bl	800014c <strlen>
 8000188:	4603      	mov	r3, r0
 800018a:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a

	HAL_UART_Transmit(&huart2, (uint8_t*)user_data, len_of_data, HAL_MAX_DELAY);
 800018e:	4b15      	ldr	r3, [pc, #84]	; (80001e4 <main+0x78>)
 8000190:	6819      	ldr	r1, [r3, #0]
 8000192:	f8b7 206a 	ldrh.w	r2, [r7, #106]	; 0x6a
 8000196:	f04f 33ff 	mov.w	r3, #4294967295
 800019a:	4813      	ldr	r0, [pc, #76]	; (80001e8 <main+0x7c>)
 800019c:	f001 f876 	bl	800128c <HAL_UART_Transmit>


	uint8_t rcvd_data;
	uint8_t data_buffer[100];
	uint32_t count = 0;
 80001a0:	2300      	movs	r3, #0
 80001a2:	66fb      	str	r3, [r7, #108]	; 0x6c
	while(1){
		HAL_UART_Receive(&huart2, &rcvd_data, 1, HAL_MAX_DELAY);
 80001a4:	f107 0169 	add.w	r1, r7, #105	; 0x69
 80001a8:	f04f 33ff 	mov.w	r3, #4294967295
 80001ac:	2201      	movs	r2, #1
 80001ae:	480e      	ldr	r0, [pc, #56]	; (80001e8 <main+0x7c>)
 80001b0:	f001 f8ef 	bl	8001392 <HAL_UART_Receive>
		if(rcvd_data == '\r'){
 80001b4:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 80001b8:	2b0d      	cmp	r3, #13
 80001ba:	d009      	beq.n	80001d0 <main+0x64>
			break;
		}else{
			data_buffer[count++] = rcvd_data;
 80001bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80001be:	1c5a      	adds	r2, r3, #1
 80001c0:	66fa      	str	r2, [r7, #108]	; 0x6c
 80001c2:	f897 2069 	ldrb.w	r2, [r7, #105]	; 0x69
 80001c6:	3370      	adds	r3, #112	; 0x70
 80001c8:	443b      	add	r3, r7
 80001ca:	f803 2c6c 	strb.w	r2, [r3, #-108]
		HAL_UART_Receive(&huart2, &rcvd_data, 1, HAL_MAX_DELAY);
 80001ce:	e7e9      	b.n	80001a4 <main+0x38>
			break;
 80001d0:	bf00      	nop
		}
	}

	//data_buffer[count++] = "\r";

	HAL_UART_Transmit(&huart2, data_buffer, count, HAL_MAX_DELAY);
 80001d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80001d4:	b29a      	uxth	r2, r3
 80001d6:	1d39      	adds	r1, r7, #4
 80001d8:	f04f 33ff 	mov.w	r3, #4294967295
 80001dc:	4802      	ldr	r0, [pc, #8]	; (80001e8 <main+0x7c>)
 80001de:	f001 f855 	bl	800128c <HAL_UART_Transmit>

	while(1);
 80001e2:	e7fe      	b.n	80001e2 <main+0x76>
 80001e4:	20000000 	.word	0x20000000
 80001e8:	2000002c 	.word	0x2000002c

080001ec <SystemClock_Config>:

	return 0;
}

void SystemClock_Config(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b090      	sub	sp, #64	; 0x40
 80001f0:	af00      	add	r7, sp, #0
	  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001f2:	f107 0318 	add.w	r3, r7, #24
 80001f6:	2228      	movs	r2, #40	; 0x28
 80001f8:	2100      	movs	r1, #0
 80001fa:	4618      	mov	r0, r3
 80001fc:	f001 fa7c 	bl	80016f8 <memset>
	  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000200:	1d3b      	adds	r3, r7, #4
 8000202:	2200      	movs	r2, #0
 8000204:	601a      	str	r2, [r3, #0]
 8000206:	605a      	str	r2, [r3, #4]
 8000208:	609a      	str	r2, [r3, #8]
 800020a:	60da      	str	r2, [r3, #12]
 800020c:	611a      	str	r2, [r3, #16]

	  /** Initializes the RCC Oscillators according to the specified parameters
	  * in the RCC_OscInitTypeDef structure.
	  */
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800020e:	2302      	movs	r3, #2
 8000210:	61bb      	str	r3, [r7, #24]
	  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000212:	2301      	movs	r3, #1
 8000214:	62bb      	str	r3, [r7, #40]	; 0x28
	  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000216:	2310      	movs	r3, #16
 8000218:	62fb      	str	r3, [r7, #44]	; 0x2c
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800021a:	2300      	movs	r3, #0
 800021c:	637b      	str	r3, [r7, #52]	; 0x34
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800021e:	f107 0318 	add.w	r3, r7, #24
 8000222:	4618      	mov	r0, r3
 8000224:	f000 fbd2 	bl	80009cc <HAL_RCC_OscConfig>
	    //Error_Handler();
	  }

	  /** Initializes the CPU, AHB and APB buses clocks
	  */
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000228:	230f      	movs	r3, #15
 800022a:	607b      	str	r3, [r7, #4]
	                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800022c:	2300      	movs	r3, #0
 800022e:	60bb      	str	r3, [r7, #8]
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000230:	2300      	movs	r3, #0
 8000232:	60fb      	str	r3, [r7, #12]
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000234:	2300      	movs	r3, #0
 8000236:	613b      	str	r3, [r7, #16]
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000238:	2300      	movs	r3, #0
 800023a:	617b      	str	r3, [r7, #20]

	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800023c:	1d3b      	adds	r3, r7, #4
 800023e:	2100      	movs	r1, #0
 8000240:	4618      	mov	r0, r3
 8000242:	f000 fe45 	bl	8000ed0 <HAL_RCC_ClockConfig>
	  {
	    //Error_Handler();
	  }
}
 8000246:	bf00      	nop
 8000248:	3740      	adds	r7, #64	; 0x40
 800024a:	46bd      	mov	sp, r7
 800024c:	bd80      	pop	{r7, pc}
	...

08000250 <UART2_Init>:


void UART2_Init(void){
 8000250:	b580      	push	{r7, lr}
 8000252:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 8000254:	4b11      	ldr	r3, [pc, #68]	; (800029c <UART2_Init+0x4c>)
 8000256:	4a12      	ldr	r2, [pc, #72]	; (80002a0 <UART2_Init+0x50>)
 8000258:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 800025a:	4b10      	ldr	r3, [pc, #64]	; (800029c <UART2_Init+0x4c>)
 800025c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000260:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000262:	4b0e      	ldr	r3, [pc, #56]	; (800029c <UART2_Init+0x4c>)
 8000264:	2200      	movs	r2, #0
 8000266:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000268:	4b0c      	ldr	r3, [pc, #48]	; (800029c <UART2_Init+0x4c>)
 800026a:	2200      	movs	r2, #0
 800026c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800026e:	4b0b      	ldr	r3, [pc, #44]	; (800029c <UART2_Init+0x4c>)
 8000270:	2200      	movs	r2, #0
 8000272:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000274:	4b09      	ldr	r3, [pc, #36]	; (800029c <UART2_Init+0x4c>)
 8000276:	2200      	movs	r2, #0
 8000278:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800027a:	4b08      	ldr	r3, [pc, #32]	; (800029c <UART2_Init+0x4c>)
 800027c:	220c      	movs	r2, #12
 800027e:	615a      	str	r2, [r3, #20]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000280:	4b06      	ldr	r3, [pc, #24]	; (800029c <UART2_Init+0x4c>)
 8000282:	2200      	movs	r2, #0
 8000284:	61da      	str	r2, [r3, #28]
	if( HAL_UART_Init(&huart2) != HAL_OK ){
 8000286:	4805      	ldr	r0, [pc, #20]	; (800029c <UART2_Init+0x4c>)
 8000288:	f000 ffb0 	bl	80011ec <HAL_UART_Init>
 800028c:	4603      	mov	r3, r0
 800028e:	2b00      	cmp	r3, #0
 8000290:	d001      	beq.n	8000296 <UART2_Init+0x46>
		// There is a problem
		Error_handler();
 8000292:	f000 f807 	bl	80002a4 <Error_handler>
	}

}
 8000296:	bf00      	nop
 8000298:	bd80      	pop	{r7, pc}
 800029a:	bf00      	nop
 800029c:	2000002c 	.word	0x2000002c
 80002a0:	40004400 	.word	0x40004400

080002a4 <Error_handler>:

void Error_handler(void){
 80002a4:	b480      	push	{r7}
 80002a6:	af00      	add	r7, sp, #0

	while(1);
 80002a8:	e7fe      	b.n	80002a8 <Error_handler+0x4>
	...

080002ac <HAL_MspInit>:
 */

#include "stm32f1xx_hal.h"

void HAL_MspInit(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0
  // Here we will do low level processor specific initis

	// 1. Set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4); // this is actually no required because this config is by default
 80002b0:	2003      	movs	r0, #3
 80002b2:	f000 f9b9 	bl	8000628 <HAL_NVIC_SetPriorityGrouping>

	// 2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; // enable usage fault, memory fault and bus fault system exeptions
 80002b6:	4b0d      	ldr	r3, [pc, #52]	; (80002ec <HAL_MspInit+0x40>)
 80002b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002ba:	4a0c      	ldr	r2, [pc, #48]	; (80002ec <HAL_MspInit+0x40>)
 80002bc:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80002c0:	6253      	str	r3, [r2, #36]	; 0x24

	// 3. Configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80002c2:	2200      	movs	r2, #0
 80002c4:	2100      	movs	r1, #0
 80002c6:	f06f 000b 	mvn.w	r0, #11
 80002ca:	f000 f9b8 	bl	800063e <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80002ce:	2200      	movs	r2, #0
 80002d0:	2100      	movs	r1, #0
 80002d2:	f06f 000a 	mvn.w	r0, #10
 80002d6:	f000 f9b2 	bl	800063e <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80002da:	2200      	movs	r2, #0
 80002dc:	2100      	movs	r1, #0
 80002de:	f06f 0009 	mvn.w	r0, #9
 80002e2:	f000 f9ac 	bl	800063e <HAL_NVIC_SetPriority>

}
 80002e6:	bf00      	nop
 80002e8:	bd80      	pop	{r7, pc}
 80002ea:	bf00      	nop
 80002ec:	e000ed00 	.word	0xe000ed00

080002f0 <HAL_UART_MspInit>:


void HAL_UART_MspInit(UART_HandleTypeDef *huart){
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b088      	sub	sp, #32
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpio_uart;
	// here we are going to do the low level inits. of the USART2 peripheral

	// 1. enable the clock for the USART2 peripheral as well as for GPIOA peripheral
	//__HAL_RCC_AFIO_CLK_ENABLE();
	__HAL_RCC_USART2_CLK_ENABLE();
 80002f8:	4b1c      	ldr	r3, [pc, #112]	; (800036c <HAL_UART_MspInit+0x7c>)
 80002fa:	69db      	ldr	r3, [r3, #28]
 80002fc:	4a1b      	ldr	r2, [pc, #108]	; (800036c <HAL_UART_MspInit+0x7c>)
 80002fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000302:	61d3      	str	r3, [r2, #28]
 8000304:	4b19      	ldr	r3, [pc, #100]	; (800036c <HAL_UART_MspInit+0x7c>)
 8000306:	69db      	ldr	r3, [r3, #28]
 8000308:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800030c:	60fb      	str	r3, [r7, #12]
 800030e:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000310:	4b16      	ldr	r3, [pc, #88]	; (800036c <HAL_UART_MspInit+0x7c>)
 8000312:	699b      	ldr	r3, [r3, #24]
 8000314:	4a15      	ldr	r2, [pc, #84]	; (800036c <HAL_UART_MspInit+0x7c>)
 8000316:	f043 0304 	orr.w	r3, r3, #4
 800031a:	6193      	str	r3, [r2, #24]
 800031c:	4b13      	ldr	r3, [pc, #76]	; (800036c <HAL_UART_MspInit+0x7c>)
 800031e:	699b      	ldr	r3, [r3, #24]
 8000320:	f003 0304 	and.w	r3, r3, #4
 8000324:	60bb      	str	r3, [r7, #8]
 8000326:	68bb      	ldr	r3, [r7, #8]

	// 2. Do the pin muxing configurations
	gpio_uart.Pin = GPIO_PIN_2; // UART2_TX
 8000328:	2304      	movs	r3, #4
 800032a:	613b      	str	r3, [r7, #16]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 800032c:	2302      	movs	r3, #2
 800032e:	617b      	str	r3, [r7, #20]
	gpio_uart.Pull = GPIO_PULLUP;
 8000330:	2301      	movs	r3, #1
 8000332:	61bb      	str	r3, [r7, #24]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 8000334:	2302      	movs	r3, #2
 8000336:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 8000338:	f107 0310 	add.w	r3, r7, #16
 800033c:	4619      	mov	r1, r3
 800033e:	480c      	ldr	r0, [pc, #48]	; (8000370 <HAL_UART_MspInit+0x80>)
 8000340:	f000 f9c0 	bl	80006c4 <HAL_GPIO_Init>

	gpio_uart.Pin = GPIO_PIN_3;	// UART_RX
 8000344:	2308      	movs	r3, #8
 8000346:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 8000348:	f107 0310 	add.w	r3, r7, #16
 800034c:	4619      	mov	r1, r3
 800034e:	4808      	ldr	r0, [pc, #32]	; (8000370 <HAL_UART_MspInit+0x80>)
 8000350:	f000 f9b8 	bl	80006c4 <HAL_GPIO_Init>



	// 3. Enable the IRQ and set up the priority (NVIC settings)
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000354:	2026      	movs	r0, #38	; 0x26
 8000356:	f000 f98e 	bl	8000676 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 800035a:	2200      	movs	r2, #0
 800035c:	210f      	movs	r1, #15
 800035e:	2026      	movs	r0, #38	; 0x26
 8000360:	f000 f96d 	bl	800063e <HAL_NVIC_SetPriority>
}
 8000364:	bf00      	nop
 8000366:	3720      	adds	r7, #32
 8000368:	46bd      	mov	sp, r7
 800036a:	bd80      	pop	{r7, pc}
 800036c:	40021000 	.word	0x40021000
 8000370:	40010800 	.word	0x40010800

08000374 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000378:	bf00      	nop
 800037a:	46bd      	mov	sp, r7
 800037c:	bc80      	pop	{r7}
 800037e:	4770      	bx	lr

08000380 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000380:	f7ff fff8 	bl	8000374 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000384:	480b      	ldr	r0, [pc, #44]	; (80003b4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000386:	490c      	ldr	r1, [pc, #48]	; (80003b8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000388:	4a0c      	ldr	r2, [pc, #48]	; (80003bc <LoopFillZerobss+0x16>)
  movs r3, #0
 800038a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800038c:	e002      	b.n	8000394 <LoopCopyDataInit>

0800038e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800038e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000390:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000392:	3304      	adds	r3, #4

08000394 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000394:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000396:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000398:	d3f9      	bcc.n	800038e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800039a:	4a09      	ldr	r2, [pc, #36]	; (80003c0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800039c:	4c09      	ldr	r4, [pc, #36]	; (80003c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800039e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003a0:	e001      	b.n	80003a6 <LoopFillZerobss>

080003a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003a4:	3204      	adds	r2, #4

080003a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003a8:	d3fb      	bcc.n	80003a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80003aa:	f001 f981 	bl	80016b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003ae:	f7ff fedd 	bl	800016c <main>
  bx lr
 80003b2:	4770      	bx	lr
  ldr r0, =_sdata
 80003b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003b8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80003bc:	08001774 	.word	0x08001774
  ldr r2, =_sbss
 80003c0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80003c4:	20000078 	.word	0x20000078

080003c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003c8:	e7fe      	b.n	80003c8 <ADC1_2_IRQHandler>
	...

080003cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80003d0:	4b08      	ldr	r3, [pc, #32]	; (80003f4 <HAL_Init+0x28>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	4a07      	ldr	r2, [pc, #28]	; (80003f4 <HAL_Init+0x28>)
 80003d6:	f043 0310 	orr.w	r3, r3, #16
 80003da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80003dc:	2003      	movs	r0, #3
 80003de:	f000 f923 	bl	8000628 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80003e2:	200f      	movs	r0, #15
 80003e4:	f000 f808 	bl	80003f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80003e8:	f7ff ff60 	bl	80002ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80003ec:	2300      	movs	r3, #0
}
 80003ee:	4618      	mov	r0, r3
 80003f0:	bd80      	pop	{r7, pc}
 80003f2:	bf00      	nop
 80003f4:	40022000 	.word	0x40022000

080003f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b082      	sub	sp, #8
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000400:	4b12      	ldr	r3, [pc, #72]	; (800044c <HAL_InitTick+0x54>)
 8000402:	681a      	ldr	r2, [r3, #0]
 8000404:	4b12      	ldr	r3, [pc, #72]	; (8000450 <HAL_InitTick+0x58>)
 8000406:	781b      	ldrb	r3, [r3, #0]
 8000408:	4619      	mov	r1, r3
 800040a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800040e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000412:	fbb2 f3f3 	udiv	r3, r2, r3
 8000416:	4618      	mov	r0, r3
 8000418:	f000 f93b 	bl	8000692 <HAL_SYSTICK_Config>
 800041c:	4603      	mov	r3, r0
 800041e:	2b00      	cmp	r3, #0
 8000420:	d001      	beq.n	8000426 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000422:	2301      	movs	r3, #1
 8000424:	e00e      	b.n	8000444 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	2b0f      	cmp	r3, #15
 800042a:	d80a      	bhi.n	8000442 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800042c:	2200      	movs	r2, #0
 800042e:	6879      	ldr	r1, [r7, #4]
 8000430:	f04f 30ff 	mov.w	r0, #4294967295
 8000434:	f000 f903 	bl	800063e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000438:	4a06      	ldr	r2, [pc, #24]	; (8000454 <HAL_InitTick+0x5c>)
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800043e:	2300      	movs	r3, #0
 8000440:	e000      	b.n	8000444 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000442:	2301      	movs	r3, #1
}
 8000444:	4618      	mov	r0, r3
 8000446:	3708      	adds	r7, #8
 8000448:	46bd      	mov	sp, r7
 800044a:	bd80      	pop	{r7, pc}
 800044c:	20000004 	.word	0x20000004
 8000450:	2000000c 	.word	0x2000000c
 8000454:	20000008 	.word	0x20000008

08000458 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000458:	b480      	push	{r7}
 800045a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800045c:	4b05      	ldr	r3, [pc, #20]	; (8000474 <HAL_IncTick+0x1c>)
 800045e:	781b      	ldrb	r3, [r3, #0]
 8000460:	461a      	mov	r2, r3
 8000462:	4b05      	ldr	r3, [pc, #20]	; (8000478 <HAL_IncTick+0x20>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	4413      	add	r3, r2
 8000468:	4a03      	ldr	r2, [pc, #12]	; (8000478 <HAL_IncTick+0x20>)
 800046a:	6013      	str	r3, [r2, #0]
}
 800046c:	bf00      	nop
 800046e:	46bd      	mov	sp, r7
 8000470:	bc80      	pop	{r7}
 8000472:	4770      	bx	lr
 8000474:	2000000c 	.word	0x2000000c
 8000478:	20000074 	.word	0x20000074

0800047c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0
  return uwTick;
 8000480:	4b02      	ldr	r3, [pc, #8]	; (800048c <HAL_GetTick+0x10>)
 8000482:	681b      	ldr	r3, [r3, #0]
}
 8000484:	4618      	mov	r0, r3
 8000486:	46bd      	mov	sp, r7
 8000488:	bc80      	pop	{r7}
 800048a:	4770      	bx	lr
 800048c:	20000074 	.word	0x20000074

08000490 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000490:	b480      	push	{r7}
 8000492:	b085      	sub	sp, #20
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	f003 0307 	and.w	r3, r3, #7
 800049e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80004a0:	4b0c      	ldr	r3, [pc, #48]	; (80004d4 <__NVIC_SetPriorityGrouping+0x44>)
 80004a2:	68db      	ldr	r3, [r3, #12]
 80004a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80004a6:	68ba      	ldr	r2, [r7, #8]
 80004a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80004ac:	4013      	ands	r3, r2
 80004ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80004b0:	68fb      	ldr	r3, [r7, #12]
 80004b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80004b4:	68bb      	ldr	r3, [r7, #8]
 80004b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80004b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80004bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80004c2:	4a04      	ldr	r2, [pc, #16]	; (80004d4 <__NVIC_SetPriorityGrouping+0x44>)
 80004c4:	68bb      	ldr	r3, [r7, #8]
 80004c6:	60d3      	str	r3, [r2, #12]
}
 80004c8:	bf00      	nop
 80004ca:	3714      	adds	r7, #20
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bc80      	pop	{r7}
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop
 80004d4:	e000ed00 	.word	0xe000ed00

080004d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80004dc:	4b04      	ldr	r3, [pc, #16]	; (80004f0 <__NVIC_GetPriorityGrouping+0x18>)
 80004de:	68db      	ldr	r3, [r3, #12]
 80004e0:	0a1b      	lsrs	r3, r3, #8
 80004e2:	f003 0307 	and.w	r3, r3, #7
}
 80004e6:	4618      	mov	r0, r3
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bc80      	pop	{r7}
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop
 80004f0:	e000ed00 	.word	0xe000ed00

080004f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b083      	sub	sp, #12
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000502:	2b00      	cmp	r3, #0
 8000504:	db0b      	blt.n	800051e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000506:	79fb      	ldrb	r3, [r7, #7]
 8000508:	f003 021f 	and.w	r2, r3, #31
 800050c:	4906      	ldr	r1, [pc, #24]	; (8000528 <__NVIC_EnableIRQ+0x34>)
 800050e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000512:	095b      	lsrs	r3, r3, #5
 8000514:	2001      	movs	r0, #1
 8000516:	fa00 f202 	lsl.w	r2, r0, r2
 800051a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800051e:	bf00      	nop
 8000520:	370c      	adds	r7, #12
 8000522:	46bd      	mov	sp, r7
 8000524:	bc80      	pop	{r7}
 8000526:	4770      	bx	lr
 8000528:	e000e100 	.word	0xe000e100

0800052c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800052c:	b480      	push	{r7}
 800052e:	b083      	sub	sp, #12
 8000530:	af00      	add	r7, sp, #0
 8000532:	4603      	mov	r3, r0
 8000534:	6039      	str	r1, [r7, #0]
 8000536:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800053c:	2b00      	cmp	r3, #0
 800053e:	db0a      	blt.n	8000556 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	b2da      	uxtb	r2, r3
 8000544:	490c      	ldr	r1, [pc, #48]	; (8000578 <__NVIC_SetPriority+0x4c>)
 8000546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800054a:	0112      	lsls	r2, r2, #4
 800054c:	b2d2      	uxtb	r2, r2
 800054e:	440b      	add	r3, r1
 8000550:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000554:	e00a      	b.n	800056c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000556:	683b      	ldr	r3, [r7, #0]
 8000558:	b2da      	uxtb	r2, r3
 800055a:	4908      	ldr	r1, [pc, #32]	; (800057c <__NVIC_SetPriority+0x50>)
 800055c:	79fb      	ldrb	r3, [r7, #7]
 800055e:	f003 030f 	and.w	r3, r3, #15
 8000562:	3b04      	subs	r3, #4
 8000564:	0112      	lsls	r2, r2, #4
 8000566:	b2d2      	uxtb	r2, r2
 8000568:	440b      	add	r3, r1
 800056a:	761a      	strb	r2, [r3, #24]
}
 800056c:	bf00      	nop
 800056e:	370c      	adds	r7, #12
 8000570:	46bd      	mov	sp, r7
 8000572:	bc80      	pop	{r7}
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	e000e100 	.word	0xe000e100
 800057c:	e000ed00 	.word	0xe000ed00

08000580 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000580:	b480      	push	{r7}
 8000582:	b089      	sub	sp, #36	; 0x24
 8000584:	af00      	add	r7, sp, #0
 8000586:	60f8      	str	r0, [r7, #12]
 8000588:	60b9      	str	r1, [r7, #8]
 800058a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	f003 0307 	and.w	r3, r3, #7
 8000592:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000594:	69fb      	ldr	r3, [r7, #28]
 8000596:	f1c3 0307 	rsb	r3, r3, #7
 800059a:	2b04      	cmp	r3, #4
 800059c:	bf28      	it	cs
 800059e:	2304      	movcs	r3, #4
 80005a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005a2:	69fb      	ldr	r3, [r7, #28]
 80005a4:	3304      	adds	r3, #4
 80005a6:	2b06      	cmp	r3, #6
 80005a8:	d902      	bls.n	80005b0 <NVIC_EncodePriority+0x30>
 80005aa:	69fb      	ldr	r3, [r7, #28]
 80005ac:	3b03      	subs	r3, #3
 80005ae:	e000      	b.n	80005b2 <NVIC_EncodePriority+0x32>
 80005b0:	2300      	movs	r3, #0
 80005b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005b4:	f04f 32ff 	mov.w	r2, #4294967295
 80005b8:	69bb      	ldr	r3, [r7, #24]
 80005ba:	fa02 f303 	lsl.w	r3, r2, r3
 80005be:	43da      	mvns	r2, r3
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	401a      	ands	r2, r3
 80005c4:	697b      	ldr	r3, [r7, #20]
 80005c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005c8:	f04f 31ff 	mov.w	r1, #4294967295
 80005cc:	697b      	ldr	r3, [r7, #20]
 80005ce:	fa01 f303 	lsl.w	r3, r1, r3
 80005d2:	43d9      	mvns	r1, r3
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005d8:	4313      	orrs	r3, r2
         );
}
 80005da:	4618      	mov	r0, r3
 80005dc:	3724      	adds	r7, #36	; 0x24
 80005de:	46bd      	mov	sp, r7
 80005e0:	bc80      	pop	{r7}
 80005e2:	4770      	bx	lr

080005e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	3b01      	subs	r3, #1
 80005f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80005f4:	d301      	bcc.n	80005fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80005f6:	2301      	movs	r3, #1
 80005f8:	e00f      	b.n	800061a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005fa:	4a0a      	ldr	r2, [pc, #40]	; (8000624 <SysTick_Config+0x40>)
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	3b01      	subs	r3, #1
 8000600:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000602:	210f      	movs	r1, #15
 8000604:	f04f 30ff 	mov.w	r0, #4294967295
 8000608:	f7ff ff90 	bl	800052c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800060c:	4b05      	ldr	r3, [pc, #20]	; (8000624 <SysTick_Config+0x40>)
 800060e:	2200      	movs	r2, #0
 8000610:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000612:	4b04      	ldr	r3, [pc, #16]	; (8000624 <SysTick_Config+0x40>)
 8000614:	2207      	movs	r2, #7
 8000616:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000618:	2300      	movs	r3, #0
}
 800061a:	4618      	mov	r0, r3
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	e000e010 	.word	0xe000e010

08000628 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000630:	6878      	ldr	r0, [r7, #4]
 8000632:	f7ff ff2d 	bl	8000490 <__NVIC_SetPriorityGrouping>
}
 8000636:	bf00      	nop
 8000638:	3708      	adds	r7, #8
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}

0800063e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800063e:	b580      	push	{r7, lr}
 8000640:	b086      	sub	sp, #24
 8000642:	af00      	add	r7, sp, #0
 8000644:	4603      	mov	r3, r0
 8000646:	60b9      	str	r1, [r7, #8]
 8000648:	607a      	str	r2, [r7, #4]
 800064a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800064c:	2300      	movs	r3, #0
 800064e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000650:	f7ff ff42 	bl	80004d8 <__NVIC_GetPriorityGrouping>
 8000654:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000656:	687a      	ldr	r2, [r7, #4]
 8000658:	68b9      	ldr	r1, [r7, #8]
 800065a:	6978      	ldr	r0, [r7, #20]
 800065c:	f7ff ff90 	bl	8000580 <NVIC_EncodePriority>
 8000660:	4602      	mov	r2, r0
 8000662:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000666:	4611      	mov	r1, r2
 8000668:	4618      	mov	r0, r3
 800066a:	f7ff ff5f 	bl	800052c <__NVIC_SetPriority>
}
 800066e:	bf00      	nop
 8000670:	3718      	adds	r7, #24
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}

08000676 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000676:	b580      	push	{r7, lr}
 8000678:	b082      	sub	sp, #8
 800067a:	af00      	add	r7, sp, #0
 800067c:	4603      	mov	r3, r0
 800067e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000680:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000684:	4618      	mov	r0, r3
 8000686:	f7ff ff35 	bl	80004f4 <__NVIC_EnableIRQ>
}
 800068a:	bf00      	nop
 800068c:	3708      	adds	r7, #8
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}

08000692 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000692:	b580      	push	{r7, lr}
 8000694:	b082      	sub	sp, #8
 8000696:	af00      	add	r7, sp, #0
 8000698:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800069a:	6878      	ldr	r0, [r7, #4]
 800069c:	f7ff ffa2 	bl	80005e4 <SysTick_Config>
 80006a0:	4603      	mov	r3, r0
}
 80006a2:	4618      	mov	r0, r3
 80006a4:	3708      	adds	r7, #8
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}

080006aa <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80006aa:	b580      	push	{r7, lr}
 80006ac:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80006ae:	f000 f802 	bl	80006b6 <HAL_SYSTICK_Callback>
}
 80006b2:	bf00      	nop
 80006b4:	bd80      	pop	{r7, pc}

080006b6 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80006b6:	b480      	push	{r7}
 80006b8:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80006ba:	bf00      	nop
 80006bc:	46bd      	mov	sp, r7
 80006be:	bc80      	pop	{r7}
 80006c0:	4770      	bx	lr
	...

080006c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b08b      	sub	sp, #44	; 0x2c
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
 80006cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80006ce:	2300      	movs	r3, #0
 80006d0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80006d2:	2300      	movs	r3, #0
 80006d4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80006d6:	e169      	b.n	80009ac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80006d8:	2201      	movs	r2, #1
 80006da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006dc:	fa02 f303 	lsl.w	r3, r2, r3
 80006e0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006e2:	683b      	ldr	r3, [r7, #0]
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	69fa      	ldr	r2, [r7, #28]
 80006e8:	4013      	ands	r3, r2
 80006ea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80006ec:	69ba      	ldr	r2, [r7, #24]
 80006ee:	69fb      	ldr	r3, [r7, #28]
 80006f0:	429a      	cmp	r2, r3
 80006f2:	f040 8158 	bne.w	80009a6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80006f6:	683b      	ldr	r3, [r7, #0]
 80006f8:	685b      	ldr	r3, [r3, #4]
 80006fa:	4a9a      	ldr	r2, [pc, #616]	; (8000964 <HAL_GPIO_Init+0x2a0>)
 80006fc:	4293      	cmp	r3, r2
 80006fe:	d05e      	beq.n	80007be <HAL_GPIO_Init+0xfa>
 8000700:	4a98      	ldr	r2, [pc, #608]	; (8000964 <HAL_GPIO_Init+0x2a0>)
 8000702:	4293      	cmp	r3, r2
 8000704:	d875      	bhi.n	80007f2 <HAL_GPIO_Init+0x12e>
 8000706:	4a98      	ldr	r2, [pc, #608]	; (8000968 <HAL_GPIO_Init+0x2a4>)
 8000708:	4293      	cmp	r3, r2
 800070a:	d058      	beq.n	80007be <HAL_GPIO_Init+0xfa>
 800070c:	4a96      	ldr	r2, [pc, #600]	; (8000968 <HAL_GPIO_Init+0x2a4>)
 800070e:	4293      	cmp	r3, r2
 8000710:	d86f      	bhi.n	80007f2 <HAL_GPIO_Init+0x12e>
 8000712:	4a96      	ldr	r2, [pc, #600]	; (800096c <HAL_GPIO_Init+0x2a8>)
 8000714:	4293      	cmp	r3, r2
 8000716:	d052      	beq.n	80007be <HAL_GPIO_Init+0xfa>
 8000718:	4a94      	ldr	r2, [pc, #592]	; (800096c <HAL_GPIO_Init+0x2a8>)
 800071a:	4293      	cmp	r3, r2
 800071c:	d869      	bhi.n	80007f2 <HAL_GPIO_Init+0x12e>
 800071e:	4a94      	ldr	r2, [pc, #592]	; (8000970 <HAL_GPIO_Init+0x2ac>)
 8000720:	4293      	cmp	r3, r2
 8000722:	d04c      	beq.n	80007be <HAL_GPIO_Init+0xfa>
 8000724:	4a92      	ldr	r2, [pc, #584]	; (8000970 <HAL_GPIO_Init+0x2ac>)
 8000726:	4293      	cmp	r3, r2
 8000728:	d863      	bhi.n	80007f2 <HAL_GPIO_Init+0x12e>
 800072a:	4a92      	ldr	r2, [pc, #584]	; (8000974 <HAL_GPIO_Init+0x2b0>)
 800072c:	4293      	cmp	r3, r2
 800072e:	d046      	beq.n	80007be <HAL_GPIO_Init+0xfa>
 8000730:	4a90      	ldr	r2, [pc, #576]	; (8000974 <HAL_GPIO_Init+0x2b0>)
 8000732:	4293      	cmp	r3, r2
 8000734:	d85d      	bhi.n	80007f2 <HAL_GPIO_Init+0x12e>
 8000736:	2b12      	cmp	r3, #18
 8000738:	d82a      	bhi.n	8000790 <HAL_GPIO_Init+0xcc>
 800073a:	2b12      	cmp	r3, #18
 800073c:	d859      	bhi.n	80007f2 <HAL_GPIO_Init+0x12e>
 800073e:	a201      	add	r2, pc, #4	; (adr r2, 8000744 <HAL_GPIO_Init+0x80>)
 8000740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000744:	080007bf 	.word	0x080007bf
 8000748:	08000799 	.word	0x08000799
 800074c:	080007ab 	.word	0x080007ab
 8000750:	080007ed 	.word	0x080007ed
 8000754:	080007f3 	.word	0x080007f3
 8000758:	080007f3 	.word	0x080007f3
 800075c:	080007f3 	.word	0x080007f3
 8000760:	080007f3 	.word	0x080007f3
 8000764:	080007f3 	.word	0x080007f3
 8000768:	080007f3 	.word	0x080007f3
 800076c:	080007f3 	.word	0x080007f3
 8000770:	080007f3 	.word	0x080007f3
 8000774:	080007f3 	.word	0x080007f3
 8000778:	080007f3 	.word	0x080007f3
 800077c:	080007f3 	.word	0x080007f3
 8000780:	080007f3 	.word	0x080007f3
 8000784:	080007f3 	.word	0x080007f3
 8000788:	080007a1 	.word	0x080007a1
 800078c:	080007b5 	.word	0x080007b5
 8000790:	4a79      	ldr	r2, [pc, #484]	; (8000978 <HAL_GPIO_Init+0x2b4>)
 8000792:	4293      	cmp	r3, r2
 8000794:	d013      	beq.n	80007be <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000796:	e02c      	b.n	80007f2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	68db      	ldr	r3, [r3, #12]
 800079c:	623b      	str	r3, [r7, #32]
          break;
 800079e:	e029      	b.n	80007f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80007a0:	683b      	ldr	r3, [r7, #0]
 80007a2:	68db      	ldr	r3, [r3, #12]
 80007a4:	3304      	adds	r3, #4
 80007a6:	623b      	str	r3, [r7, #32]
          break;
 80007a8:	e024      	b.n	80007f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	68db      	ldr	r3, [r3, #12]
 80007ae:	3308      	adds	r3, #8
 80007b0:	623b      	str	r3, [r7, #32]
          break;
 80007b2:	e01f      	b.n	80007f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	68db      	ldr	r3, [r3, #12]
 80007b8:	330c      	adds	r3, #12
 80007ba:	623b      	str	r3, [r7, #32]
          break;
 80007bc:	e01a      	b.n	80007f4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	689b      	ldr	r3, [r3, #8]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d102      	bne.n	80007cc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80007c6:	2304      	movs	r3, #4
 80007c8:	623b      	str	r3, [r7, #32]
          break;
 80007ca:	e013      	b.n	80007f4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80007cc:	683b      	ldr	r3, [r7, #0]
 80007ce:	689b      	ldr	r3, [r3, #8]
 80007d0:	2b01      	cmp	r3, #1
 80007d2:	d105      	bne.n	80007e0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80007d4:	2308      	movs	r3, #8
 80007d6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	69fa      	ldr	r2, [r7, #28]
 80007dc:	611a      	str	r2, [r3, #16]
          break;
 80007de:	e009      	b.n	80007f4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80007e0:	2308      	movs	r3, #8
 80007e2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	69fa      	ldr	r2, [r7, #28]
 80007e8:	615a      	str	r2, [r3, #20]
          break;
 80007ea:	e003      	b.n	80007f4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80007ec:	2300      	movs	r3, #0
 80007ee:	623b      	str	r3, [r7, #32]
          break;
 80007f0:	e000      	b.n	80007f4 <HAL_GPIO_Init+0x130>
          break;
 80007f2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80007f4:	69bb      	ldr	r3, [r7, #24]
 80007f6:	2bff      	cmp	r3, #255	; 0xff
 80007f8:	d801      	bhi.n	80007fe <HAL_GPIO_Init+0x13a>
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	e001      	b.n	8000802 <HAL_GPIO_Init+0x13e>
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	3304      	adds	r3, #4
 8000802:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000804:	69bb      	ldr	r3, [r7, #24]
 8000806:	2bff      	cmp	r3, #255	; 0xff
 8000808:	d802      	bhi.n	8000810 <HAL_GPIO_Init+0x14c>
 800080a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800080c:	009b      	lsls	r3, r3, #2
 800080e:	e002      	b.n	8000816 <HAL_GPIO_Init+0x152>
 8000810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000812:	3b08      	subs	r3, #8
 8000814:	009b      	lsls	r3, r3, #2
 8000816:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000818:	697b      	ldr	r3, [r7, #20]
 800081a:	681a      	ldr	r2, [r3, #0]
 800081c:	210f      	movs	r1, #15
 800081e:	693b      	ldr	r3, [r7, #16]
 8000820:	fa01 f303 	lsl.w	r3, r1, r3
 8000824:	43db      	mvns	r3, r3
 8000826:	401a      	ands	r2, r3
 8000828:	6a39      	ldr	r1, [r7, #32]
 800082a:	693b      	ldr	r3, [r7, #16]
 800082c:	fa01 f303 	lsl.w	r3, r1, r3
 8000830:	431a      	orrs	r2, r3
 8000832:	697b      	ldr	r3, [r7, #20]
 8000834:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	685b      	ldr	r3, [r3, #4]
 800083a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800083e:	2b00      	cmp	r3, #0
 8000840:	f000 80b1 	beq.w	80009a6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000844:	4b4d      	ldr	r3, [pc, #308]	; (800097c <HAL_GPIO_Init+0x2b8>)
 8000846:	699b      	ldr	r3, [r3, #24]
 8000848:	4a4c      	ldr	r2, [pc, #304]	; (800097c <HAL_GPIO_Init+0x2b8>)
 800084a:	f043 0301 	orr.w	r3, r3, #1
 800084e:	6193      	str	r3, [r2, #24]
 8000850:	4b4a      	ldr	r3, [pc, #296]	; (800097c <HAL_GPIO_Init+0x2b8>)
 8000852:	699b      	ldr	r3, [r3, #24]
 8000854:	f003 0301 	and.w	r3, r3, #1
 8000858:	60bb      	str	r3, [r7, #8]
 800085a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800085c:	4a48      	ldr	r2, [pc, #288]	; (8000980 <HAL_GPIO_Init+0x2bc>)
 800085e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000860:	089b      	lsrs	r3, r3, #2
 8000862:	3302      	adds	r3, #2
 8000864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000868:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800086a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800086c:	f003 0303 	and.w	r3, r3, #3
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	220f      	movs	r2, #15
 8000874:	fa02 f303 	lsl.w	r3, r2, r3
 8000878:	43db      	mvns	r3, r3
 800087a:	68fa      	ldr	r2, [r7, #12]
 800087c:	4013      	ands	r3, r2
 800087e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	4a40      	ldr	r2, [pc, #256]	; (8000984 <HAL_GPIO_Init+0x2c0>)
 8000884:	4293      	cmp	r3, r2
 8000886:	d013      	beq.n	80008b0 <HAL_GPIO_Init+0x1ec>
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	4a3f      	ldr	r2, [pc, #252]	; (8000988 <HAL_GPIO_Init+0x2c4>)
 800088c:	4293      	cmp	r3, r2
 800088e:	d00d      	beq.n	80008ac <HAL_GPIO_Init+0x1e8>
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	4a3e      	ldr	r2, [pc, #248]	; (800098c <HAL_GPIO_Init+0x2c8>)
 8000894:	4293      	cmp	r3, r2
 8000896:	d007      	beq.n	80008a8 <HAL_GPIO_Init+0x1e4>
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	4a3d      	ldr	r2, [pc, #244]	; (8000990 <HAL_GPIO_Init+0x2cc>)
 800089c:	4293      	cmp	r3, r2
 800089e:	d101      	bne.n	80008a4 <HAL_GPIO_Init+0x1e0>
 80008a0:	2303      	movs	r3, #3
 80008a2:	e006      	b.n	80008b2 <HAL_GPIO_Init+0x1ee>
 80008a4:	2304      	movs	r3, #4
 80008a6:	e004      	b.n	80008b2 <HAL_GPIO_Init+0x1ee>
 80008a8:	2302      	movs	r3, #2
 80008aa:	e002      	b.n	80008b2 <HAL_GPIO_Init+0x1ee>
 80008ac:	2301      	movs	r3, #1
 80008ae:	e000      	b.n	80008b2 <HAL_GPIO_Init+0x1ee>
 80008b0:	2300      	movs	r3, #0
 80008b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80008b4:	f002 0203 	and.w	r2, r2, #3
 80008b8:	0092      	lsls	r2, r2, #2
 80008ba:	4093      	lsls	r3, r2
 80008bc:	68fa      	ldr	r2, [r7, #12]
 80008be:	4313      	orrs	r3, r2
 80008c0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80008c2:	492f      	ldr	r1, [pc, #188]	; (8000980 <HAL_GPIO_Init+0x2bc>)
 80008c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008c6:	089b      	lsrs	r3, r3, #2
 80008c8:	3302      	adds	r3, #2
 80008ca:	68fa      	ldr	r2, [r7, #12]
 80008cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	685b      	ldr	r3, [r3, #4]
 80008d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d006      	beq.n	80008ea <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80008dc:	4b2d      	ldr	r3, [pc, #180]	; (8000994 <HAL_GPIO_Init+0x2d0>)
 80008de:	689a      	ldr	r2, [r3, #8]
 80008e0:	492c      	ldr	r1, [pc, #176]	; (8000994 <HAL_GPIO_Init+0x2d0>)
 80008e2:	69bb      	ldr	r3, [r7, #24]
 80008e4:	4313      	orrs	r3, r2
 80008e6:	608b      	str	r3, [r1, #8]
 80008e8:	e006      	b.n	80008f8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80008ea:	4b2a      	ldr	r3, [pc, #168]	; (8000994 <HAL_GPIO_Init+0x2d0>)
 80008ec:	689a      	ldr	r2, [r3, #8]
 80008ee:	69bb      	ldr	r3, [r7, #24]
 80008f0:	43db      	mvns	r3, r3
 80008f2:	4928      	ldr	r1, [pc, #160]	; (8000994 <HAL_GPIO_Init+0x2d0>)
 80008f4:	4013      	ands	r3, r2
 80008f6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	685b      	ldr	r3, [r3, #4]
 80008fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000900:	2b00      	cmp	r3, #0
 8000902:	d006      	beq.n	8000912 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000904:	4b23      	ldr	r3, [pc, #140]	; (8000994 <HAL_GPIO_Init+0x2d0>)
 8000906:	68da      	ldr	r2, [r3, #12]
 8000908:	4922      	ldr	r1, [pc, #136]	; (8000994 <HAL_GPIO_Init+0x2d0>)
 800090a:	69bb      	ldr	r3, [r7, #24]
 800090c:	4313      	orrs	r3, r2
 800090e:	60cb      	str	r3, [r1, #12]
 8000910:	e006      	b.n	8000920 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000912:	4b20      	ldr	r3, [pc, #128]	; (8000994 <HAL_GPIO_Init+0x2d0>)
 8000914:	68da      	ldr	r2, [r3, #12]
 8000916:	69bb      	ldr	r3, [r7, #24]
 8000918:	43db      	mvns	r3, r3
 800091a:	491e      	ldr	r1, [pc, #120]	; (8000994 <HAL_GPIO_Init+0x2d0>)
 800091c:	4013      	ands	r3, r2
 800091e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	685b      	ldr	r3, [r3, #4]
 8000924:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000928:	2b00      	cmp	r3, #0
 800092a:	d006      	beq.n	800093a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800092c:	4b19      	ldr	r3, [pc, #100]	; (8000994 <HAL_GPIO_Init+0x2d0>)
 800092e:	685a      	ldr	r2, [r3, #4]
 8000930:	4918      	ldr	r1, [pc, #96]	; (8000994 <HAL_GPIO_Init+0x2d0>)
 8000932:	69bb      	ldr	r3, [r7, #24]
 8000934:	4313      	orrs	r3, r2
 8000936:	604b      	str	r3, [r1, #4]
 8000938:	e006      	b.n	8000948 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800093a:	4b16      	ldr	r3, [pc, #88]	; (8000994 <HAL_GPIO_Init+0x2d0>)
 800093c:	685a      	ldr	r2, [r3, #4]
 800093e:	69bb      	ldr	r3, [r7, #24]
 8000940:	43db      	mvns	r3, r3
 8000942:	4914      	ldr	r1, [pc, #80]	; (8000994 <HAL_GPIO_Init+0x2d0>)
 8000944:	4013      	ands	r3, r2
 8000946:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	685b      	ldr	r3, [r3, #4]
 800094c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000950:	2b00      	cmp	r3, #0
 8000952:	d021      	beq.n	8000998 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000954:	4b0f      	ldr	r3, [pc, #60]	; (8000994 <HAL_GPIO_Init+0x2d0>)
 8000956:	681a      	ldr	r2, [r3, #0]
 8000958:	490e      	ldr	r1, [pc, #56]	; (8000994 <HAL_GPIO_Init+0x2d0>)
 800095a:	69bb      	ldr	r3, [r7, #24]
 800095c:	4313      	orrs	r3, r2
 800095e:	600b      	str	r3, [r1, #0]
 8000960:	e021      	b.n	80009a6 <HAL_GPIO_Init+0x2e2>
 8000962:	bf00      	nop
 8000964:	10320000 	.word	0x10320000
 8000968:	10310000 	.word	0x10310000
 800096c:	10220000 	.word	0x10220000
 8000970:	10210000 	.word	0x10210000
 8000974:	10120000 	.word	0x10120000
 8000978:	10110000 	.word	0x10110000
 800097c:	40021000 	.word	0x40021000
 8000980:	40010000 	.word	0x40010000
 8000984:	40010800 	.word	0x40010800
 8000988:	40010c00 	.word	0x40010c00
 800098c:	40011000 	.word	0x40011000
 8000990:	40011400 	.word	0x40011400
 8000994:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000998:	4b0b      	ldr	r3, [pc, #44]	; (80009c8 <HAL_GPIO_Init+0x304>)
 800099a:	681a      	ldr	r2, [r3, #0]
 800099c:	69bb      	ldr	r3, [r7, #24]
 800099e:	43db      	mvns	r3, r3
 80009a0:	4909      	ldr	r1, [pc, #36]	; (80009c8 <HAL_GPIO_Init+0x304>)
 80009a2:	4013      	ands	r3, r2
 80009a4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80009a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a8:	3301      	adds	r3, #1
 80009aa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009b2:	fa22 f303 	lsr.w	r3, r2, r3
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	f47f ae8e 	bne.w	80006d8 <HAL_GPIO_Init+0x14>
  }
}
 80009bc:	bf00      	nop
 80009be:	bf00      	nop
 80009c0:	372c      	adds	r7, #44	; 0x2c
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bc80      	pop	{r7}
 80009c6:	4770      	bx	lr
 80009c8:	40010400 	.word	0x40010400

080009cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b086      	sub	sp, #24
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d101      	bne.n	80009de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80009da:	2301      	movs	r3, #1
 80009dc:	e272      	b.n	8000ec4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	f003 0301 	and.w	r3, r3, #1
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	f000 8087 	beq.w	8000afa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80009ec:	4b92      	ldr	r3, [pc, #584]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 80009ee:	685b      	ldr	r3, [r3, #4]
 80009f0:	f003 030c 	and.w	r3, r3, #12
 80009f4:	2b04      	cmp	r3, #4
 80009f6:	d00c      	beq.n	8000a12 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80009f8:	4b8f      	ldr	r3, [pc, #572]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 80009fa:	685b      	ldr	r3, [r3, #4]
 80009fc:	f003 030c 	and.w	r3, r3, #12
 8000a00:	2b08      	cmp	r3, #8
 8000a02:	d112      	bne.n	8000a2a <HAL_RCC_OscConfig+0x5e>
 8000a04:	4b8c      	ldr	r3, [pc, #560]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000a06:	685b      	ldr	r3, [r3, #4]
 8000a08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a10:	d10b      	bne.n	8000a2a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a12:	4b89      	ldr	r3, [pc, #548]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d06c      	beq.n	8000af8 <HAL_RCC_OscConfig+0x12c>
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d168      	bne.n	8000af8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000a26:	2301      	movs	r3, #1
 8000a28:	e24c      	b.n	8000ec4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	685b      	ldr	r3, [r3, #4]
 8000a2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a32:	d106      	bne.n	8000a42 <HAL_RCC_OscConfig+0x76>
 8000a34:	4b80      	ldr	r3, [pc, #512]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a7f      	ldr	r2, [pc, #508]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000a3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a3e:	6013      	str	r3, [r2, #0]
 8000a40:	e02e      	b.n	8000aa0 <HAL_RCC_OscConfig+0xd4>
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d10c      	bne.n	8000a64 <HAL_RCC_OscConfig+0x98>
 8000a4a:	4b7b      	ldr	r3, [pc, #492]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	4a7a      	ldr	r2, [pc, #488]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000a50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a54:	6013      	str	r3, [r2, #0]
 8000a56:	4b78      	ldr	r3, [pc, #480]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	4a77      	ldr	r2, [pc, #476]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000a5c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a60:	6013      	str	r3, [r2, #0]
 8000a62:	e01d      	b.n	8000aa0 <HAL_RCC_OscConfig+0xd4>
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	685b      	ldr	r3, [r3, #4]
 8000a68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000a6c:	d10c      	bne.n	8000a88 <HAL_RCC_OscConfig+0xbc>
 8000a6e:	4b72      	ldr	r3, [pc, #456]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	4a71      	ldr	r2, [pc, #452]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000a74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a78:	6013      	str	r3, [r2, #0]
 8000a7a:	4b6f      	ldr	r3, [pc, #444]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	4a6e      	ldr	r2, [pc, #440]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000a80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a84:	6013      	str	r3, [r2, #0]
 8000a86:	e00b      	b.n	8000aa0 <HAL_RCC_OscConfig+0xd4>
 8000a88:	4b6b      	ldr	r3, [pc, #428]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4a6a      	ldr	r2, [pc, #424]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000a8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a92:	6013      	str	r3, [r2, #0]
 8000a94:	4b68      	ldr	r3, [pc, #416]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4a67      	ldr	r2, [pc, #412]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000a9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a9e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	685b      	ldr	r3, [r3, #4]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d013      	beq.n	8000ad0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000aa8:	f7ff fce8 	bl	800047c <HAL_GetTick>
 8000aac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000aae:	e008      	b.n	8000ac2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ab0:	f7ff fce4 	bl	800047c <HAL_GetTick>
 8000ab4:	4602      	mov	r2, r0
 8000ab6:	693b      	ldr	r3, [r7, #16]
 8000ab8:	1ad3      	subs	r3, r2, r3
 8000aba:	2b64      	cmp	r3, #100	; 0x64
 8000abc:	d901      	bls.n	8000ac2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000abe:	2303      	movs	r3, #3
 8000ac0:	e200      	b.n	8000ec4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ac2:	4b5d      	ldr	r3, [pc, #372]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d0f0      	beq.n	8000ab0 <HAL_RCC_OscConfig+0xe4>
 8000ace:	e014      	b.n	8000afa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ad0:	f7ff fcd4 	bl	800047c <HAL_GetTick>
 8000ad4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ad6:	e008      	b.n	8000aea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ad8:	f7ff fcd0 	bl	800047c <HAL_GetTick>
 8000adc:	4602      	mov	r2, r0
 8000ade:	693b      	ldr	r3, [r7, #16]
 8000ae0:	1ad3      	subs	r3, r2, r3
 8000ae2:	2b64      	cmp	r3, #100	; 0x64
 8000ae4:	d901      	bls.n	8000aea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000ae6:	2303      	movs	r3, #3
 8000ae8:	e1ec      	b.n	8000ec4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000aea:	4b53      	ldr	r3, [pc, #332]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d1f0      	bne.n	8000ad8 <HAL_RCC_OscConfig+0x10c>
 8000af6:	e000      	b.n	8000afa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000af8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	f003 0302 	and.w	r3, r3, #2
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d063      	beq.n	8000bce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b06:	4b4c      	ldr	r3, [pc, #304]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	f003 030c 	and.w	r3, r3, #12
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d00b      	beq.n	8000b2a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000b12:	4b49      	ldr	r3, [pc, #292]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	f003 030c 	and.w	r3, r3, #12
 8000b1a:	2b08      	cmp	r3, #8
 8000b1c:	d11c      	bne.n	8000b58 <HAL_RCC_OscConfig+0x18c>
 8000b1e:	4b46      	ldr	r3, [pc, #280]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000b20:	685b      	ldr	r3, [r3, #4]
 8000b22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d116      	bne.n	8000b58 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b2a:	4b43      	ldr	r3, [pc, #268]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f003 0302 	and.w	r3, r3, #2
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d005      	beq.n	8000b42 <HAL_RCC_OscConfig+0x176>
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	691b      	ldr	r3, [r3, #16]
 8000b3a:	2b01      	cmp	r3, #1
 8000b3c:	d001      	beq.n	8000b42 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	e1c0      	b.n	8000ec4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b42:	4b3d      	ldr	r3, [pc, #244]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	695b      	ldr	r3, [r3, #20]
 8000b4e:	00db      	lsls	r3, r3, #3
 8000b50:	4939      	ldr	r1, [pc, #228]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000b52:	4313      	orrs	r3, r2
 8000b54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b56:	e03a      	b.n	8000bce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	691b      	ldr	r3, [r3, #16]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d020      	beq.n	8000ba2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000b60:	4b36      	ldr	r3, [pc, #216]	; (8000c3c <HAL_RCC_OscConfig+0x270>)
 8000b62:	2201      	movs	r2, #1
 8000b64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b66:	f7ff fc89 	bl	800047c <HAL_GetTick>
 8000b6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b6c:	e008      	b.n	8000b80 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000b6e:	f7ff fc85 	bl	800047c <HAL_GetTick>
 8000b72:	4602      	mov	r2, r0
 8000b74:	693b      	ldr	r3, [r7, #16]
 8000b76:	1ad3      	subs	r3, r2, r3
 8000b78:	2b02      	cmp	r3, #2
 8000b7a:	d901      	bls.n	8000b80 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000b7c:	2303      	movs	r3, #3
 8000b7e:	e1a1      	b.n	8000ec4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b80:	4b2d      	ldr	r3, [pc, #180]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f003 0302 	and.w	r3, r3, #2
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d0f0      	beq.n	8000b6e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b8c:	4b2a      	ldr	r3, [pc, #168]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	695b      	ldr	r3, [r3, #20]
 8000b98:	00db      	lsls	r3, r3, #3
 8000b9a:	4927      	ldr	r1, [pc, #156]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000b9c:	4313      	orrs	r3, r2
 8000b9e:	600b      	str	r3, [r1, #0]
 8000ba0:	e015      	b.n	8000bce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ba2:	4b26      	ldr	r3, [pc, #152]	; (8000c3c <HAL_RCC_OscConfig+0x270>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ba8:	f7ff fc68 	bl	800047c <HAL_GetTick>
 8000bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000bae:	e008      	b.n	8000bc2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bb0:	f7ff fc64 	bl	800047c <HAL_GetTick>
 8000bb4:	4602      	mov	r2, r0
 8000bb6:	693b      	ldr	r3, [r7, #16]
 8000bb8:	1ad3      	subs	r3, r2, r3
 8000bba:	2b02      	cmp	r3, #2
 8000bbc:	d901      	bls.n	8000bc2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000bbe:	2303      	movs	r3, #3
 8000bc0:	e180      	b.n	8000ec4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000bc2:	4b1d      	ldr	r3, [pc, #116]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	f003 0302 	and.w	r3, r3, #2
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d1f0      	bne.n	8000bb0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	f003 0308 	and.w	r3, r3, #8
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d03a      	beq.n	8000c50 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	699b      	ldr	r3, [r3, #24]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d019      	beq.n	8000c16 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000be2:	4b17      	ldr	r3, [pc, #92]	; (8000c40 <HAL_RCC_OscConfig+0x274>)
 8000be4:	2201      	movs	r2, #1
 8000be6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000be8:	f7ff fc48 	bl	800047c <HAL_GetTick>
 8000bec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000bee:	e008      	b.n	8000c02 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000bf0:	f7ff fc44 	bl	800047c <HAL_GetTick>
 8000bf4:	4602      	mov	r2, r0
 8000bf6:	693b      	ldr	r3, [r7, #16]
 8000bf8:	1ad3      	subs	r3, r2, r3
 8000bfa:	2b02      	cmp	r3, #2
 8000bfc:	d901      	bls.n	8000c02 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000bfe:	2303      	movs	r3, #3
 8000c00:	e160      	b.n	8000ec4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c02:	4b0d      	ldr	r3, [pc, #52]	; (8000c38 <HAL_RCC_OscConfig+0x26c>)
 8000c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c06:	f003 0302 	and.w	r3, r3, #2
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d0f0      	beq.n	8000bf0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000c0e:	2001      	movs	r0, #1
 8000c10:	f000 face 	bl	80011b0 <RCC_Delay>
 8000c14:	e01c      	b.n	8000c50 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c16:	4b0a      	ldr	r3, [pc, #40]	; (8000c40 <HAL_RCC_OscConfig+0x274>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c1c:	f7ff fc2e 	bl	800047c <HAL_GetTick>
 8000c20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c22:	e00f      	b.n	8000c44 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c24:	f7ff fc2a 	bl	800047c <HAL_GetTick>
 8000c28:	4602      	mov	r2, r0
 8000c2a:	693b      	ldr	r3, [r7, #16]
 8000c2c:	1ad3      	subs	r3, r2, r3
 8000c2e:	2b02      	cmp	r3, #2
 8000c30:	d908      	bls.n	8000c44 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000c32:	2303      	movs	r3, #3
 8000c34:	e146      	b.n	8000ec4 <HAL_RCC_OscConfig+0x4f8>
 8000c36:	bf00      	nop
 8000c38:	40021000 	.word	0x40021000
 8000c3c:	42420000 	.word	0x42420000
 8000c40:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c44:	4b92      	ldr	r3, [pc, #584]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c48:	f003 0302 	and.w	r3, r3, #2
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d1e9      	bne.n	8000c24 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f003 0304 	and.w	r3, r3, #4
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	f000 80a6 	beq.w	8000daa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c62:	4b8b      	ldr	r3, [pc, #556]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000c64:	69db      	ldr	r3, [r3, #28]
 8000c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d10d      	bne.n	8000c8a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c6e:	4b88      	ldr	r3, [pc, #544]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000c70:	69db      	ldr	r3, [r3, #28]
 8000c72:	4a87      	ldr	r2, [pc, #540]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c78:	61d3      	str	r3, [r2, #28]
 8000c7a:	4b85      	ldr	r3, [pc, #532]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000c7c:	69db      	ldr	r3, [r3, #28]
 8000c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c82:	60bb      	str	r3, [r7, #8]
 8000c84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000c86:	2301      	movs	r3, #1
 8000c88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c8a:	4b82      	ldr	r3, [pc, #520]	; (8000e94 <HAL_RCC_OscConfig+0x4c8>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d118      	bne.n	8000cc8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000c96:	4b7f      	ldr	r3, [pc, #508]	; (8000e94 <HAL_RCC_OscConfig+0x4c8>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4a7e      	ldr	r2, [pc, #504]	; (8000e94 <HAL_RCC_OscConfig+0x4c8>)
 8000c9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ca0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ca2:	f7ff fbeb 	bl	800047c <HAL_GetTick>
 8000ca6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ca8:	e008      	b.n	8000cbc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000caa:	f7ff fbe7 	bl	800047c <HAL_GetTick>
 8000cae:	4602      	mov	r2, r0
 8000cb0:	693b      	ldr	r3, [r7, #16]
 8000cb2:	1ad3      	subs	r3, r2, r3
 8000cb4:	2b64      	cmp	r3, #100	; 0x64
 8000cb6:	d901      	bls.n	8000cbc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000cb8:	2303      	movs	r3, #3
 8000cba:	e103      	b.n	8000ec4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cbc:	4b75      	ldr	r3, [pc, #468]	; (8000e94 <HAL_RCC_OscConfig+0x4c8>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d0f0      	beq.n	8000caa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	68db      	ldr	r3, [r3, #12]
 8000ccc:	2b01      	cmp	r3, #1
 8000cce:	d106      	bne.n	8000cde <HAL_RCC_OscConfig+0x312>
 8000cd0:	4b6f      	ldr	r3, [pc, #444]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000cd2:	6a1b      	ldr	r3, [r3, #32]
 8000cd4:	4a6e      	ldr	r2, [pc, #440]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000cd6:	f043 0301 	orr.w	r3, r3, #1
 8000cda:	6213      	str	r3, [r2, #32]
 8000cdc:	e02d      	b.n	8000d3a <HAL_RCC_OscConfig+0x36e>
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	68db      	ldr	r3, [r3, #12]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d10c      	bne.n	8000d00 <HAL_RCC_OscConfig+0x334>
 8000ce6:	4b6a      	ldr	r3, [pc, #424]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000ce8:	6a1b      	ldr	r3, [r3, #32]
 8000cea:	4a69      	ldr	r2, [pc, #420]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000cec:	f023 0301 	bic.w	r3, r3, #1
 8000cf0:	6213      	str	r3, [r2, #32]
 8000cf2:	4b67      	ldr	r3, [pc, #412]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000cf4:	6a1b      	ldr	r3, [r3, #32]
 8000cf6:	4a66      	ldr	r2, [pc, #408]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000cf8:	f023 0304 	bic.w	r3, r3, #4
 8000cfc:	6213      	str	r3, [r2, #32]
 8000cfe:	e01c      	b.n	8000d3a <HAL_RCC_OscConfig+0x36e>
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	68db      	ldr	r3, [r3, #12]
 8000d04:	2b05      	cmp	r3, #5
 8000d06:	d10c      	bne.n	8000d22 <HAL_RCC_OscConfig+0x356>
 8000d08:	4b61      	ldr	r3, [pc, #388]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000d0a:	6a1b      	ldr	r3, [r3, #32]
 8000d0c:	4a60      	ldr	r2, [pc, #384]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000d0e:	f043 0304 	orr.w	r3, r3, #4
 8000d12:	6213      	str	r3, [r2, #32]
 8000d14:	4b5e      	ldr	r3, [pc, #376]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000d16:	6a1b      	ldr	r3, [r3, #32]
 8000d18:	4a5d      	ldr	r2, [pc, #372]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000d1a:	f043 0301 	orr.w	r3, r3, #1
 8000d1e:	6213      	str	r3, [r2, #32]
 8000d20:	e00b      	b.n	8000d3a <HAL_RCC_OscConfig+0x36e>
 8000d22:	4b5b      	ldr	r3, [pc, #364]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000d24:	6a1b      	ldr	r3, [r3, #32]
 8000d26:	4a5a      	ldr	r2, [pc, #360]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000d28:	f023 0301 	bic.w	r3, r3, #1
 8000d2c:	6213      	str	r3, [r2, #32]
 8000d2e:	4b58      	ldr	r3, [pc, #352]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000d30:	6a1b      	ldr	r3, [r3, #32]
 8000d32:	4a57      	ldr	r2, [pc, #348]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000d34:	f023 0304 	bic.w	r3, r3, #4
 8000d38:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	68db      	ldr	r3, [r3, #12]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d015      	beq.n	8000d6e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d42:	f7ff fb9b 	bl	800047c <HAL_GetTick>
 8000d46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d48:	e00a      	b.n	8000d60 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d4a:	f7ff fb97 	bl	800047c <HAL_GetTick>
 8000d4e:	4602      	mov	r2, r0
 8000d50:	693b      	ldr	r3, [r7, #16]
 8000d52:	1ad3      	subs	r3, r2, r3
 8000d54:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d58:	4293      	cmp	r3, r2
 8000d5a:	d901      	bls.n	8000d60 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000d5c:	2303      	movs	r3, #3
 8000d5e:	e0b1      	b.n	8000ec4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d60:	4b4b      	ldr	r3, [pc, #300]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000d62:	6a1b      	ldr	r3, [r3, #32]
 8000d64:	f003 0302 	and.w	r3, r3, #2
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d0ee      	beq.n	8000d4a <HAL_RCC_OscConfig+0x37e>
 8000d6c:	e014      	b.n	8000d98 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d6e:	f7ff fb85 	bl	800047c <HAL_GetTick>
 8000d72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d74:	e00a      	b.n	8000d8c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d76:	f7ff fb81 	bl	800047c <HAL_GetTick>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	693b      	ldr	r3, [r7, #16]
 8000d7e:	1ad3      	subs	r3, r2, r3
 8000d80:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d84:	4293      	cmp	r3, r2
 8000d86:	d901      	bls.n	8000d8c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000d88:	2303      	movs	r3, #3
 8000d8a:	e09b      	b.n	8000ec4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d8c:	4b40      	ldr	r3, [pc, #256]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000d8e:	6a1b      	ldr	r3, [r3, #32]
 8000d90:	f003 0302 	and.w	r3, r3, #2
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d1ee      	bne.n	8000d76 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000d98:	7dfb      	ldrb	r3, [r7, #23]
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d105      	bne.n	8000daa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d9e:	4b3c      	ldr	r3, [pc, #240]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000da0:	69db      	ldr	r3, [r3, #28]
 8000da2:	4a3b      	ldr	r2, [pc, #236]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000da4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000da8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	69db      	ldr	r3, [r3, #28]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	f000 8087 	beq.w	8000ec2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000db4:	4b36      	ldr	r3, [pc, #216]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	f003 030c 	and.w	r3, r3, #12
 8000dbc:	2b08      	cmp	r3, #8
 8000dbe:	d061      	beq.n	8000e84 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	69db      	ldr	r3, [r3, #28]
 8000dc4:	2b02      	cmp	r3, #2
 8000dc6:	d146      	bne.n	8000e56 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000dc8:	4b33      	ldr	r3, [pc, #204]	; (8000e98 <HAL_RCC_OscConfig+0x4cc>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dce:	f7ff fb55 	bl	800047c <HAL_GetTick>
 8000dd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000dd4:	e008      	b.n	8000de8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000dd6:	f7ff fb51 	bl	800047c <HAL_GetTick>
 8000dda:	4602      	mov	r2, r0
 8000ddc:	693b      	ldr	r3, [r7, #16]
 8000dde:	1ad3      	subs	r3, r2, r3
 8000de0:	2b02      	cmp	r3, #2
 8000de2:	d901      	bls.n	8000de8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000de4:	2303      	movs	r3, #3
 8000de6:	e06d      	b.n	8000ec4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000de8:	4b29      	ldr	r3, [pc, #164]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d1f0      	bne.n	8000dd6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	6a1b      	ldr	r3, [r3, #32]
 8000df8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000dfc:	d108      	bne.n	8000e10 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000dfe:	4b24      	ldr	r3, [pc, #144]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	689b      	ldr	r3, [r3, #8]
 8000e0a:	4921      	ldr	r1, [pc, #132]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000e0c:	4313      	orrs	r3, r2
 8000e0e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e10:	4b1f      	ldr	r3, [pc, #124]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	6a19      	ldr	r1, [r3, #32]
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e20:	430b      	orrs	r3, r1
 8000e22:	491b      	ldr	r1, [pc, #108]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000e24:	4313      	orrs	r3, r2
 8000e26:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000e28:	4b1b      	ldr	r3, [pc, #108]	; (8000e98 <HAL_RCC_OscConfig+0x4cc>)
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e2e:	f7ff fb25 	bl	800047c <HAL_GetTick>
 8000e32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e34:	e008      	b.n	8000e48 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e36:	f7ff fb21 	bl	800047c <HAL_GetTick>
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	693b      	ldr	r3, [r7, #16]
 8000e3e:	1ad3      	subs	r3, r2, r3
 8000e40:	2b02      	cmp	r3, #2
 8000e42:	d901      	bls.n	8000e48 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000e44:	2303      	movs	r3, #3
 8000e46:	e03d      	b.n	8000ec4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e48:	4b11      	ldr	r3, [pc, #68]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d0f0      	beq.n	8000e36 <HAL_RCC_OscConfig+0x46a>
 8000e54:	e035      	b.n	8000ec2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e56:	4b10      	ldr	r3, [pc, #64]	; (8000e98 <HAL_RCC_OscConfig+0x4cc>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e5c:	f7ff fb0e 	bl	800047c <HAL_GetTick>
 8000e60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e62:	e008      	b.n	8000e76 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e64:	f7ff fb0a 	bl	800047c <HAL_GetTick>
 8000e68:	4602      	mov	r2, r0
 8000e6a:	693b      	ldr	r3, [r7, #16]
 8000e6c:	1ad3      	subs	r3, r2, r3
 8000e6e:	2b02      	cmp	r3, #2
 8000e70:	d901      	bls.n	8000e76 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000e72:	2303      	movs	r3, #3
 8000e74:	e026      	b.n	8000ec4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e76:	4b06      	ldr	r3, [pc, #24]	; (8000e90 <HAL_RCC_OscConfig+0x4c4>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d1f0      	bne.n	8000e64 <HAL_RCC_OscConfig+0x498>
 8000e82:	e01e      	b.n	8000ec2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	69db      	ldr	r3, [r3, #28]
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d107      	bne.n	8000e9c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	e019      	b.n	8000ec4 <HAL_RCC_OscConfig+0x4f8>
 8000e90:	40021000 	.word	0x40021000
 8000e94:	40007000 	.word	0x40007000
 8000e98:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000e9c:	4b0b      	ldr	r3, [pc, #44]	; (8000ecc <HAL_RCC_OscConfig+0x500>)
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6a1b      	ldr	r3, [r3, #32]
 8000eac:	429a      	cmp	r2, r3
 8000eae:	d106      	bne.n	8000ebe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000eba:	429a      	cmp	r2, r3
 8000ebc:	d001      	beq.n	8000ec2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	e000      	b.n	8000ec4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000ec2:	2300      	movs	r3, #0
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	3718      	adds	r7, #24
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	40021000 	.word	0x40021000

08000ed0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d101      	bne.n	8000ee4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	e0d0      	b.n	8001086 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000ee4:	4b6a      	ldr	r3, [pc, #424]	; (8001090 <HAL_RCC_ClockConfig+0x1c0>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	f003 0307 	and.w	r3, r3, #7
 8000eec:	683a      	ldr	r2, [r7, #0]
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	d910      	bls.n	8000f14 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ef2:	4b67      	ldr	r3, [pc, #412]	; (8001090 <HAL_RCC_ClockConfig+0x1c0>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f023 0207 	bic.w	r2, r3, #7
 8000efa:	4965      	ldr	r1, [pc, #404]	; (8001090 <HAL_RCC_ClockConfig+0x1c0>)
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	4313      	orrs	r3, r2
 8000f00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f02:	4b63      	ldr	r3, [pc, #396]	; (8001090 <HAL_RCC_ClockConfig+0x1c0>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f003 0307 	and.w	r3, r3, #7
 8000f0a:	683a      	ldr	r2, [r7, #0]
 8000f0c:	429a      	cmp	r2, r3
 8000f0e:	d001      	beq.n	8000f14 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000f10:	2301      	movs	r3, #1
 8000f12:	e0b8      	b.n	8001086 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f003 0302 	and.w	r3, r3, #2
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d020      	beq.n	8000f62 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f003 0304 	and.w	r3, r3, #4
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d005      	beq.n	8000f38 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f2c:	4b59      	ldr	r3, [pc, #356]	; (8001094 <HAL_RCC_ClockConfig+0x1c4>)
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	4a58      	ldr	r2, [pc, #352]	; (8001094 <HAL_RCC_ClockConfig+0x1c4>)
 8000f32:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000f36:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f003 0308 	and.w	r3, r3, #8
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d005      	beq.n	8000f50 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f44:	4b53      	ldr	r3, [pc, #332]	; (8001094 <HAL_RCC_ClockConfig+0x1c4>)
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	4a52      	ldr	r2, [pc, #328]	; (8001094 <HAL_RCC_ClockConfig+0x1c4>)
 8000f4a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000f4e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f50:	4b50      	ldr	r3, [pc, #320]	; (8001094 <HAL_RCC_ClockConfig+0x1c4>)
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	689b      	ldr	r3, [r3, #8]
 8000f5c:	494d      	ldr	r1, [pc, #308]	; (8001094 <HAL_RCC_ClockConfig+0x1c4>)
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f003 0301 	and.w	r3, r3, #1
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d040      	beq.n	8000ff0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d107      	bne.n	8000f86 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f76:	4b47      	ldr	r3, [pc, #284]	; (8001094 <HAL_RCC_ClockConfig+0x1c4>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d115      	bne.n	8000fae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000f82:	2301      	movs	r3, #1
 8000f84:	e07f      	b.n	8001086 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d107      	bne.n	8000f9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f8e:	4b41      	ldr	r3, [pc, #260]	; (8001094 <HAL_RCC_ClockConfig+0x1c4>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d109      	bne.n	8000fae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e073      	b.n	8001086 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f9e:	4b3d      	ldr	r3, [pc, #244]	; (8001094 <HAL_RCC_ClockConfig+0x1c4>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f003 0302 	and.w	r3, r3, #2
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d101      	bne.n	8000fae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000faa:	2301      	movs	r3, #1
 8000fac:	e06b      	b.n	8001086 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000fae:	4b39      	ldr	r3, [pc, #228]	; (8001094 <HAL_RCC_ClockConfig+0x1c4>)
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	f023 0203 	bic.w	r2, r3, #3
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	4936      	ldr	r1, [pc, #216]	; (8001094 <HAL_RCC_ClockConfig+0x1c4>)
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000fc0:	f7ff fa5c 	bl	800047c <HAL_GetTick>
 8000fc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000fc6:	e00a      	b.n	8000fde <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fc8:	f7ff fa58 	bl	800047c <HAL_GetTick>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	1ad3      	subs	r3, r2, r3
 8000fd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d901      	bls.n	8000fde <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000fda:	2303      	movs	r3, #3
 8000fdc:	e053      	b.n	8001086 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000fde:	4b2d      	ldr	r3, [pc, #180]	; (8001094 <HAL_RCC_ClockConfig+0x1c4>)
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	f003 020c 	and.w	r2, r3, #12
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d1eb      	bne.n	8000fc8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000ff0:	4b27      	ldr	r3, [pc, #156]	; (8001090 <HAL_RCC_ClockConfig+0x1c0>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f003 0307 	and.w	r3, r3, #7
 8000ff8:	683a      	ldr	r2, [r7, #0]
 8000ffa:	429a      	cmp	r2, r3
 8000ffc:	d210      	bcs.n	8001020 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ffe:	4b24      	ldr	r3, [pc, #144]	; (8001090 <HAL_RCC_ClockConfig+0x1c0>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f023 0207 	bic.w	r2, r3, #7
 8001006:	4922      	ldr	r1, [pc, #136]	; (8001090 <HAL_RCC_ClockConfig+0x1c0>)
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	4313      	orrs	r3, r2
 800100c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800100e:	4b20      	ldr	r3, [pc, #128]	; (8001090 <HAL_RCC_ClockConfig+0x1c0>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f003 0307 	and.w	r3, r3, #7
 8001016:	683a      	ldr	r2, [r7, #0]
 8001018:	429a      	cmp	r2, r3
 800101a:	d001      	beq.n	8001020 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800101c:	2301      	movs	r3, #1
 800101e:	e032      	b.n	8001086 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f003 0304 	and.w	r3, r3, #4
 8001028:	2b00      	cmp	r3, #0
 800102a:	d008      	beq.n	800103e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800102c:	4b19      	ldr	r3, [pc, #100]	; (8001094 <HAL_RCC_ClockConfig+0x1c4>)
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	68db      	ldr	r3, [r3, #12]
 8001038:	4916      	ldr	r1, [pc, #88]	; (8001094 <HAL_RCC_ClockConfig+0x1c4>)
 800103a:	4313      	orrs	r3, r2
 800103c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f003 0308 	and.w	r3, r3, #8
 8001046:	2b00      	cmp	r3, #0
 8001048:	d009      	beq.n	800105e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800104a:	4b12      	ldr	r3, [pc, #72]	; (8001094 <HAL_RCC_ClockConfig+0x1c4>)
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	691b      	ldr	r3, [r3, #16]
 8001056:	00db      	lsls	r3, r3, #3
 8001058:	490e      	ldr	r1, [pc, #56]	; (8001094 <HAL_RCC_ClockConfig+0x1c4>)
 800105a:	4313      	orrs	r3, r2
 800105c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800105e:	f000 f821 	bl	80010a4 <HAL_RCC_GetSysClockFreq>
 8001062:	4602      	mov	r2, r0
 8001064:	4b0b      	ldr	r3, [pc, #44]	; (8001094 <HAL_RCC_ClockConfig+0x1c4>)
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	091b      	lsrs	r3, r3, #4
 800106a:	f003 030f 	and.w	r3, r3, #15
 800106e:	490a      	ldr	r1, [pc, #40]	; (8001098 <HAL_RCC_ClockConfig+0x1c8>)
 8001070:	5ccb      	ldrb	r3, [r1, r3]
 8001072:	fa22 f303 	lsr.w	r3, r2, r3
 8001076:	4a09      	ldr	r2, [pc, #36]	; (800109c <HAL_RCC_ClockConfig+0x1cc>)
 8001078:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800107a:	4b09      	ldr	r3, [pc, #36]	; (80010a0 <HAL_RCC_ClockConfig+0x1d0>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4618      	mov	r0, r3
 8001080:	f7ff f9ba 	bl	80003f8 <HAL_InitTick>

  return HAL_OK;
 8001084:	2300      	movs	r3, #0
}
 8001086:	4618      	mov	r0, r3
 8001088:	3710      	adds	r7, #16
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40022000 	.word	0x40022000
 8001094:	40021000 	.word	0x40021000
 8001098:	08001740 	.word	0x08001740
 800109c:	20000004 	.word	0x20000004
 80010a0:	20000008 	.word	0x20000008

080010a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b087      	sub	sp, #28
 80010a8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80010aa:	2300      	movs	r3, #0
 80010ac:	60fb      	str	r3, [r7, #12]
 80010ae:	2300      	movs	r3, #0
 80010b0:	60bb      	str	r3, [r7, #8]
 80010b2:	2300      	movs	r3, #0
 80010b4:	617b      	str	r3, [r7, #20]
 80010b6:	2300      	movs	r3, #0
 80010b8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80010ba:	2300      	movs	r3, #0
 80010bc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80010be:	4b1e      	ldr	r3, [pc, #120]	; (8001138 <HAL_RCC_GetSysClockFreq+0x94>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	f003 030c 	and.w	r3, r3, #12
 80010ca:	2b04      	cmp	r3, #4
 80010cc:	d002      	beq.n	80010d4 <HAL_RCC_GetSysClockFreq+0x30>
 80010ce:	2b08      	cmp	r3, #8
 80010d0:	d003      	beq.n	80010da <HAL_RCC_GetSysClockFreq+0x36>
 80010d2:	e027      	b.n	8001124 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80010d4:	4b19      	ldr	r3, [pc, #100]	; (800113c <HAL_RCC_GetSysClockFreq+0x98>)
 80010d6:	613b      	str	r3, [r7, #16]
      break;
 80010d8:	e027      	b.n	800112a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	0c9b      	lsrs	r3, r3, #18
 80010de:	f003 030f 	and.w	r3, r3, #15
 80010e2:	4a17      	ldr	r2, [pc, #92]	; (8001140 <HAL_RCC_GetSysClockFreq+0x9c>)
 80010e4:	5cd3      	ldrb	r3, [r2, r3]
 80010e6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d010      	beq.n	8001114 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80010f2:	4b11      	ldr	r3, [pc, #68]	; (8001138 <HAL_RCC_GetSysClockFreq+0x94>)
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	0c5b      	lsrs	r3, r3, #17
 80010f8:	f003 0301 	and.w	r3, r3, #1
 80010fc:	4a11      	ldr	r2, [pc, #68]	; (8001144 <HAL_RCC_GetSysClockFreq+0xa0>)
 80010fe:	5cd3      	ldrb	r3, [r2, r3]
 8001100:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a0d      	ldr	r2, [pc, #52]	; (800113c <HAL_RCC_GetSysClockFreq+0x98>)
 8001106:	fb03 f202 	mul.w	r2, r3, r2
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001110:	617b      	str	r3, [r7, #20]
 8001112:	e004      	b.n	800111e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	4a0c      	ldr	r2, [pc, #48]	; (8001148 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001118:	fb02 f303 	mul.w	r3, r2, r3
 800111c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	613b      	str	r3, [r7, #16]
      break;
 8001122:	e002      	b.n	800112a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001124:	4b05      	ldr	r3, [pc, #20]	; (800113c <HAL_RCC_GetSysClockFreq+0x98>)
 8001126:	613b      	str	r3, [r7, #16]
      break;
 8001128:	bf00      	nop
    }
  }
  return sysclockfreq;
 800112a:	693b      	ldr	r3, [r7, #16]
}
 800112c:	4618      	mov	r0, r3
 800112e:	371c      	adds	r7, #28
 8001130:	46bd      	mov	sp, r7
 8001132:	bc80      	pop	{r7}
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	40021000 	.word	0x40021000
 800113c:	007a1200 	.word	0x007a1200
 8001140:	08001758 	.word	0x08001758
 8001144:	08001768 	.word	0x08001768
 8001148:	003d0900 	.word	0x003d0900

0800114c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001150:	4b02      	ldr	r3, [pc, #8]	; (800115c <HAL_RCC_GetHCLKFreq+0x10>)
 8001152:	681b      	ldr	r3, [r3, #0]
}
 8001154:	4618      	mov	r0, r3
 8001156:	46bd      	mov	sp, r7
 8001158:	bc80      	pop	{r7}
 800115a:	4770      	bx	lr
 800115c:	20000004 	.word	0x20000004

08001160 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001164:	f7ff fff2 	bl	800114c <HAL_RCC_GetHCLKFreq>
 8001168:	4602      	mov	r2, r0
 800116a:	4b05      	ldr	r3, [pc, #20]	; (8001180 <HAL_RCC_GetPCLK1Freq+0x20>)
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	0a1b      	lsrs	r3, r3, #8
 8001170:	f003 0307 	and.w	r3, r3, #7
 8001174:	4903      	ldr	r1, [pc, #12]	; (8001184 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001176:	5ccb      	ldrb	r3, [r1, r3]
 8001178:	fa22 f303 	lsr.w	r3, r2, r3
}
 800117c:	4618      	mov	r0, r3
 800117e:	bd80      	pop	{r7, pc}
 8001180:	40021000 	.word	0x40021000
 8001184:	08001750 	.word	0x08001750

08001188 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800118c:	f7ff ffde 	bl	800114c <HAL_RCC_GetHCLKFreq>
 8001190:	4602      	mov	r2, r0
 8001192:	4b05      	ldr	r3, [pc, #20]	; (80011a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	0adb      	lsrs	r3, r3, #11
 8001198:	f003 0307 	and.w	r3, r3, #7
 800119c:	4903      	ldr	r1, [pc, #12]	; (80011ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800119e:	5ccb      	ldrb	r3, [r1, r3]
 80011a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	40021000 	.word	0x40021000
 80011ac:	08001750 	.word	0x08001750

080011b0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b085      	sub	sp, #20
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80011b8:	4b0a      	ldr	r3, [pc, #40]	; (80011e4 <RCC_Delay+0x34>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a0a      	ldr	r2, [pc, #40]	; (80011e8 <RCC_Delay+0x38>)
 80011be:	fba2 2303 	umull	r2, r3, r2, r3
 80011c2:	0a5b      	lsrs	r3, r3, #9
 80011c4:	687a      	ldr	r2, [r7, #4]
 80011c6:	fb02 f303 	mul.w	r3, r2, r3
 80011ca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80011cc:	bf00      	nop
  }
  while (Delay --);
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	1e5a      	subs	r2, r3, #1
 80011d2:	60fa      	str	r2, [r7, #12]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d1f9      	bne.n	80011cc <RCC_Delay+0x1c>
}
 80011d8:	bf00      	nop
 80011da:	bf00      	nop
 80011dc:	3714      	adds	r7, #20
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc80      	pop	{r7}
 80011e2:	4770      	bx	lr
 80011e4:	20000004 	.word	0x20000004
 80011e8:	10624dd3 	.word	0x10624dd3

080011ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d101      	bne.n	80011fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e042      	b.n	8001284 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001204:	b2db      	uxtb	r3, r3
 8001206:	2b00      	cmp	r3, #0
 8001208:	d106      	bne.n	8001218 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2200      	movs	r2, #0
 800120e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff f86c 	bl	80002f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2224      	movs	r2, #36	; 0x24
 800121c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	68da      	ldr	r2, [r3, #12]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800122e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f000 f9af 	bl	8001594 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	691a      	ldr	r2, [r3, #16]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001244:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	695a      	ldr	r2, [r3, #20]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001254:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	68da      	ldr	r2, [r3, #12]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001264:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2200      	movs	r2, #0
 800126a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2220      	movs	r2, #32
 8001270:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2220      	movs	r2, #32
 8001278:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2200      	movs	r2, #0
 8001280:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001282:	2300      	movs	r3, #0
}
 8001284:	4618      	mov	r0, r3
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}

0800128c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b08a      	sub	sp, #40	; 0x28
 8001290:	af02      	add	r7, sp, #8
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	60b9      	str	r1, [r7, #8]
 8001296:	603b      	str	r3, [r7, #0]
 8001298:	4613      	mov	r3, r2
 800129a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800129c:	2300      	movs	r3, #0
 800129e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	2b20      	cmp	r3, #32
 80012aa:	d16d      	bne.n	8001388 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d002      	beq.n	80012b8 <HAL_UART_Transmit+0x2c>
 80012b2:	88fb      	ldrh	r3, [r7, #6]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d101      	bne.n	80012bc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80012b8:	2301      	movs	r3, #1
 80012ba:	e066      	b.n	800138a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	2200      	movs	r2, #0
 80012c0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	2221      	movs	r2, #33	; 0x21
 80012c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80012ca:	f7ff f8d7 	bl	800047c <HAL_GetTick>
 80012ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	88fa      	ldrh	r2, [r7, #6]
 80012d4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	88fa      	ldrh	r2, [r7, #6]
 80012da:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80012e4:	d108      	bne.n	80012f8 <HAL_UART_Transmit+0x6c>
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	691b      	ldr	r3, [r3, #16]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d104      	bne.n	80012f8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80012ee:	2300      	movs	r3, #0
 80012f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	61bb      	str	r3, [r7, #24]
 80012f6:	e003      	b.n	8001300 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001300:	e02a      	b.n	8001358 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	9300      	str	r3, [sp, #0]
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	2200      	movs	r2, #0
 800130a:	2180      	movs	r1, #128	; 0x80
 800130c:	68f8      	ldr	r0, [r7, #12]
 800130e:	f000 f8d2 	bl	80014b6 <UART_WaitOnFlagUntilTimeout>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8001318:	2303      	movs	r3, #3
 800131a:	e036      	b.n	800138a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800131c:	69fb      	ldr	r3, [r7, #28]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d10b      	bne.n	800133a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001322:	69bb      	ldr	r3, [r7, #24]
 8001324:	881b      	ldrh	r3, [r3, #0]
 8001326:	461a      	mov	r2, r3
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001330:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001332:	69bb      	ldr	r3, [r7, #24]
 8001334:	3302      	adds	r3, #2
 8001336:	61bb      	str	r3, [r7, #24]
 8001338:	e007      	b.n	800134a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	781a      	ldrb	r2, [r3, #0]
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	3301      	adds	r3, #1
 8001348:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800134e:	b29b      	uxth	r3, r3
 8001350:	3b01      	subs	r3, #1
 8001352:	b29a      	uxth	r2, r3
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800135c:	b29b      	uxth	r3, r3
 800135e:	2b00      	cmp	r3, #0
 8001360:	d1cf      	bne.n	8001302 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	9300      	str	r3, [sp, #0]
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	2200      	movs	r2, #0
 800136a:	2140      	movs	r1, #64	; 0x40
 800136c:	68f8      	ldr	r0, [r7, #12]
 800136e:	f000 f8a2 	bl	80014b6 <UART_WaitOnFlagUntilTimeout>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8001378:	2303      	movs	r3, #3
 800137a:	e006      	b.n	800138a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	2220      	movs	r2, #32
 8001380:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001384:	2300      	movs	r3, #0
 8001386:	e000      	b.n	800138a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8001388:	2302      	movs	r3, #2
  }
}
 800138a:	4618      	mov	r0, r3
 800138c:	3720      	adds	r7, #32
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001392:	b580      	push	{r7, lr}
 8001394:	b08a      	sub	sp, #40	; 0x28
 8001396:	af02      	add	r7, sp, #8
 8001398:	60f8      	str	r0, [r7, #12]
 800139a:	60b9      	str	r1, [r7, #8]
 800139c:	603b      	str	r3, [r7, #0]
 800139e:	4613      	mov	r3, r2
 80013a0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80013a2:	2300      	movs	r3, #0
 80013a4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	2b20      	cmp	r3, #32
 80013b0:	d17c      	bne.n	80014ac <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d002      	beq.n	80013be <HAL_UART_Receive+0x2c>
 80013b8:	88fb      	ldrh	r3, [r7, #6]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d101      	bne.n	80013c2 <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	e075      	b.n	80014ae <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	2200      	movs	r2, #0
 80013c6:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	2222      	movs	r2, #34	; 0x22
 80013cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2200      	movs	r2, #0
 80013d4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80013d6:	f7ff f851 	bl	800047c <HAL_GetTick>
 80013da:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	88fa      	ldrh	r2, [r7, #6]
 80013e0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	88fa      	ldrh	r2, [r7, #6]
 80013e6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80013f0:	d108      	bne.n	8001404 <HAL_UART_Receive+0x72>
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	691b      	ldr	r3, [r3, #16]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d104      	bne.n	8001404 <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 80013fa:	2300      	movs	r3, #0
 80013fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	61bb      	str	r3, [r7, #24]
 8001402:	e003      	b.n	800140c <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001408:	2300      	movs	r3, #0
 800140a:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800140c:	e043      	b.n	8001496 <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	9300      	str	r3, [sp, #0]
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	2200      	movs	r2, #0
 8001416:	2120      	movs	r1, #32
 8001418:	68f8      	ldr	r0, [r7, #12]
 800141a:	f000 f84c 	bl	80014b6 <UART_WaitOnFlagUntilTimeout>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 8001424:	2303      	movs	r3, #3
 8001426:	e042      	b.n	80014ae <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d10c      	bne.n	8001448 <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	b29b      	uxth	r3, r3
 8001436:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800143a:	b29a      	uxth	r2, r3
 800143c:	69bb      	ldr	r3, [r7, #24]
 800143e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	3302      	adds	r3, #2
 8001444:	61bb      	str	r3, [r7, #24]
 8001446:	e01f      	b.n	8001488 <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001450:	d007      	beq.n	8001462 <HAL_UART_Receive+0xd0>
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d10a      	bne.n	8001470 <HAL_UART_Receive+0xde>
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	691b      	ldr	r3, [r3, #16]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d106      	bne.n	8001470 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	b2da      	uxtb	r2, r3
 800146a:	69fb      	ldr	r3, [r7, #28]
 800146c:	701a      	strb	r2, [r3, #0]
 800146e:	e008      	b.n	8001482 <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	b2db      	uxtb	r3, r3
 8001478:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800147c:	b2da      	uxtb	r2, r3
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	3301      	adds	r3, #1
 8001486:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800148c:	b29b      	uxth	r3, r3
 800148e:	3b01      	subs	r3, #1
 8001490:	b29a      	uxth	r2, r3
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800149a:	b29b      	uxth	r3, r3
 800149c:	2b00      	cmp	r3, #0
 800149e:	d1b6      	bne.n	800140e <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	2220      	movs	r2, #32
 80014a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 80014a8:	2300      	movs	r3, #0
 80014aa:	e000      	b.n	80014ae <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80014ac:	2302      	movs	r3, #2
  }
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3720      	adds	r7, #32
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b090      	sub	sp, #64	; 0x40
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	60f8      	str	r0, [r7, #12]
 80014be:	60b9      	str	r1, [r7, #8]
 80014c0:	603b      	str	r3, [r7, #0]
 80014c2:	4613      	mov	r3, r2
 80014c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80014c6:	e050      	b.n	800156a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80014c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80014ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014ce:	d04c      	beq.n	800156a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80014d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d007      	beq.n	80014e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80014d6:	f7fe ffd1 	bl	800047c <HAL_GetTick>
 80014da:	4602      	mov	r2, r0
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80014e2:	429a      	cmp	r2, r3
 80014e4:	d241      	bcs.n	800156a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	330c      	adds	r3, #12
 80014ec:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80014ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014f0:	e853 3f00 	ldrex	r3, [r3]
 80014f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80014f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80014fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	330c      	adds	r3, #12
 8001504:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001506:	637a      	str	r2, [r7, #52]	; 0x34
 8001508:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800150a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800150c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800150e:	e841 2300 	strex	r3, r2, [r1]
 8001512:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001516:	2b00      	cmp	r3, #0
 8001518:	d1e5      	bne.n	80014e6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	3314      	adds	r3, #20
 8001520:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	e853 3f00 	ldrex	r3, [r3]
 8001528:	613b      	str	r3, [r7, #16]
   return(result);
 800152a:	693b      	ldr	r3, [r7, #16]
 800152c:	f023 0301 	bic.w	r3, r3, #1
 8001530:	63bb      	str	r3, [r7, #56]	; 0x38
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	3314      	adds	r3, #20
 8001538:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800153a:	623a      	str	r2, [r7, #32]
 800153c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800153e:	69f9      	ldr	r1, [r7, #28]
 8001540:	6a3a      	ldr	r2, [r7, #32]
 8001542:	e841 2300 	strex	r3, r2, [r1]
 8001546:	61bb      	str	r3, [r7, #24]
   return(result);
 8001548:	69bb      	ldr	r3, [r7, #24]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d1e5      	bne.n	800151a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	2220      	movs	r2, #32
 8001552:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	2220      	movs	r2, #32
 800155a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	2200      	movs	r2, #0
 8001562:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8001566:	2303      	movs	r3, #3
 8001568:	e00f      	b.n	800158a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	4013      	ands	r3, r2
 8001574:	68ba      	ldr	r2, [r7, #8]
 8001576:	429a      	cmp	r2, r3
 8001578:	bf0c      	ite	eq
 800157a:	2301      	moveq	r3, #1
 800157c:	2300      	movne	r3, #0
 800157e:	b2db      	uxtb	r3, r3
 8001580:	461a      	mov	r2, r3
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	429a      	cmp	r2, r3
 8001586:	d09f      	beq.n	80014c8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001588:	2300      	movs	r3, #0
}
 800158a:	4618      	mov	r0, r3
 800158c:	3740      	adds	r7, #64	; 0x40
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
	...

08001594 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	691b      	ldr	r3, [r3, #16]
 80015a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	68da      	ldr	r2, [r3, #12]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	430a      	orrs	r2, r1
 80015b0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	689a      	ldr	r2, [r3, #8]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	691b      	ldr	r3, [r3, #16]
 80015ba:	431a      	orrs	r2, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	695b      	ldr	r3, [r3, #20]
 80015c0:	4313      	orrs	r3, r2
 80015c2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	68db      	ldr	r3, [r3, #12]
 80015ca:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80015ce:	f023 030c 	bic.w	r3, r3, #12
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	6812      	ldr	r2, [r2, #0]
 80015d6:	68b9      	ldr	r1, [r7, #8]
 80015d8:	430b      	orrs	r3, r1
 80015da:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	695b      	ldr	r3, [r3, #20]
 80015e2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	699a      	ldr	r2, [r3, #24]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	430a      	orrs	r2, r1
 80015f0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a2c      	ldr	r2, [pc, #176]	; (80016a8 <UART_SetConfig+0x114>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d103      	bne.n	8001604 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80015fc:	f7ff fdc4 	bl	8001188 <HAL_RCC_GetPCLK2Freq>
 8001600:	60f8      	str	r0, [r7, #12]
 8001602:	e002      	b.n	800160a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001604:	f7ff fdac 	bl	8001160 <HAL_RCC_GetPCLK1Freq>
 8001608:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800160a:	68fa      	ldr	r2, [r7, #12]
 800160c:	4613      	mov	r3, r2
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	4413      	add	r3, r2
 8001612:	009a      	lsls	r2, r3, #2
 8001614:	441a      	add	r2, r3
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001620:	4a22      	ldr	r2, [pc, #136]	; (80016ac <UART_SetConfig+0x118>)
 8001622:	fba2 2303 	umull	r2, r3, r2, r3
 8001626:	095b      	lsrs	r3, r3, #5
 8001628:	0119      	lsls	r1, r3, #4
 800162a:	68fa      	ldr	r2, [r7, #12]
 800162c:	4613      	mov	r3, r2
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	4413      	add	r3, r2
 8001632:	009a      	lsls	r2, r3, #2
 8001634:	441a      	add	r2, r3
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001640:	4b1a      	ldr	r3, [pc, #104]	; (80016ac <UART_SetConfig+0x118>)
 8001642:	fba3 0302 	umull	r0, r3, r3, r2
 8001646:	095b      	lsrs	r3, r3, #5
 8001648:	2064      	movs	r0, #100	; 0x64
 800164a:	fb00 f303 	mul.w	r3, r0, r3
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	011b      	lsls	r3, r3, #4
 8001652:	3332      	adds	r3, #50	; 0x32
 8001654:	4a15      	ldr	r2, [pc, #84]	; (80016ac <UART_SetConfig+0x118>)
 8001656:	fba2 2303 	umull	r2, r3, r2, r3
 800165a:	095b      	lsrs	r3, r3, #5
 800165c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001660:	4419      	add	r1, r3
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	4613      	mov	r3, r2
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	4413      	add	r3, r2
 800166a:	009a      	lsls	r2, r3, #2
 800166c:	441a      	add	r2, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	fbb2 f2f3 	udiv	r2, r2, r3
 8001678:	4b0c      	ldr	r3, [pc, #48]	; (80016ac <UART_SetConfig+0x118>)
 800167a:	fba3 0302 	umull	r0, r3, r3, r2
 800167e:	095b      	lsrs	r3, r3, #5
 8001680:	2064      	movs	r0, #100	; 0x64
 8001682:	fb00 f303 	mul.w	r3, r0, r3
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	011b      	lsls	r3, r3, #4
 800168a:	3332      	adds	r3, #50	; 0x32
 800168c:	4a07      	ldr	r2, [pc, #28]	; (80016ac <UART_SetConfig+0x118>)
 800168e:	fba2 2303 	umull	r2, r3, r2, r3
 8001692:	095b      	lsrs	r3, r3, #5
 8001694:	f003 020f 	and.w	r2, r3, #15
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	440a      	add	r2, r1
 800169e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80016a0:	bf00      	nop
 80016a2:	3710      	adds	r7, #16
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	40013800 	.word	0x40013800
 80016ac:	51eb851f 	.word	0x51eb851f

080016b0 <__libc_init_array>:
 80016b0:	b570      	push	{r4, r5, r6, lr}
 80016b2:	2600      	movs	r6, #0
 80016b4:	4d0c      	ldr	r5, [pc, #48]	; (80016e8 <__libc_init_array+0x38>)
 80016b6:	4c0d      	ldr	r4, [pc, #52]	; (80016ec <__libc_init_array+0x3c>)
 80016b8:	1b64      	subs	r4, r4, r5
 80016ba:	10a4      	asrs	r4, r4, #2
 80016bc:	42a6      	cmp	r6, r4
 80016be:	d109      	bne.n	80016d4 <__libc_init_array+0x24>
 80016c0:	f000 f822 	bl	8001708 <_init>
 80016c4:	2600      	movs	r6, #0
 80016c6:	4d0a      	ldr	r5, [pc, #40]	; (80016f0 <__libc_init_array+0x40>)
 80016c8:	4c0a      	ldr	r4, [pc, #40]	; (80016f4 <__libc_init_array+0x44>)
 80016ca:	1b64      	subs	r4, r4, r5
 80016cc:	10a4      	asrs	r4, r4, #2
 80016ce:	42a6      	cmp	r6, r4
 80016d0:	d105      	bne.n	80016de <__libc_init_array+0x2e>
 80016d2:	bd70      	pop	{r4, r5, r6, pc}
 80016d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80016d8:	4798      	blx	r3
 80016da:	3601      	adds	r6, #1
 80016dc:	e7ee      	b.n	80016bc <__libc_init_array+0xc>
 80016de:	f855 3b04 	ldr.w	r3, [r5], #4
 80016e2:	4798      	blx	r3
 80016e4:	3601      	adds	r6, #1
 80016e6:	e7f2      	b.n	80016ce <__libc_init_array+0x1e>
 80016e8:	0800176c 	.word	0x0800176c
 80016ec:	0800176c 	.word	0x0800176c
 80016f0:	0800176c 	.word	0x0800176c
 80016f4:	08001770 	.word	0x08001770

080016f8 <memset>:
 80016f8:	4603      	mov	r3, r0
 80016fa:	4402      	add	r2, r0
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d100      	bne.n	8001702 <memset+0xa>
 8001700:	4770      	bx	lr
 8001702:	f803 1b01 	strb.w	r1, [r3], #1
 8001706:	e7f9      	b.n	80016fc <memset+0x4>

08001708 <_init>:
 8001708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800170a:	bf00      	nop
 800170c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800170e:	bc08      	pop	{r3}
 8001710:	469e      	mov	lr, r3
 8001712:	4770      	bx	lr

08001714 <_fini>:
 8001714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001716:	bf00      	nop
 8001718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800171a:	bc08      	pop	{r3}
 800171c:	469e      	mov	lr, r3
 800171e:	4770      	bx	lr
