<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"state-space methods" | Genetic Logic Lab</title><link>/tag/state-space-methods/</link><atom:link href="/tag/state-space-methods/index.xml" rel="self" type="application/rss+xml"/><description>"state-space methods"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Tue, 01 Jun 2010 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"state-space methods"</title><link>/tag/state-space-methods/</link></image><item><title>State space reductions for scalable verification of asynchronous designs</title><link>/publication/yao-state-2010/</link><pubDate>Tue, 01 Jun 2010 00:00:00 +0000</pubDate><guid>/publication/yao-state-2010/</guid><description/></item><item><title>A new verification method for embedded systems</title><link>/publication/thacker-new-2009/</link><pubDate>Thu, 01 Oct 2009 00:00:00 +0000</pubDate><guid>/publication/thacker-new-2009/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods</title><link>/publication/walter-verification-2008/</link><pubDate>Mon, 01 Dec 2008 00:00:00 +0000</pubDate><guid>/publication/walter-verification-2008/</guid><description/></item><item><title>Synthesis of Timed Circuits Based on Decomposition</title><link>/publication/yoneda-synthesis-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>/publication/yoneda-synthesis-2007/</guid><description/></item><item><title>Symbolic Model Checking of Analog/Mixed-Signal Circuits</title><link>/publication/walter-symbolic-2007/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/walter-symbolic-2007/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/little-verification-2006/</link><pubDate>Wed, 01 Nov 2006 00:00:00 +0000</pubDate><guid>/publication/little-verification-2006/</guid><description/></item><item><title>High level synthesis of timed asynchronous circuits</title><link>/publication/yoneda-high-2005/</link><pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate><guid>/publication/yoneda-high-2005/</guid><description/></item><item><title>Synthesis of speed independent circuits based on decomposition</title><link>/publication/yoneda-synthesis-2004/</link><pubDate>Thu, 01 Apr 2004 00:00:00 +0000</pubDate><guid>/publication/yoneda-synthesis-2004/</guid><description/></item><item><title>Modular verification of timed circuits using automatic abstraction</title><link>/publication/hao-zheng-modular-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/hao-zheng-modular-2003/</guid><description/></item><item><title>Direct synthesis of timed circuits from free-choice STGs</title><link>/publication/sung-tae-jung-direct-2002/</link><pubDate>Fri, 01 Mar 2002 00:00:00 +0000</pubDate><guid>/publication/sung-tae-jung-direct-2002/</guid><description/></item><item><title>Timed circuit verification using TEL structures</title><link>/publication/belluomini-timed-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/belluomini-timed-2001/</guid><description/></item><item><title>Timed state space exploration using POSETs</title><link>/publication/belluomini-timed-2000/</link><pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate><guid>/publication/belluomini-timed-2000/</guid><description/></item><item><title>POSET timing and its application to the synthesis and verification of gate-level timed circuits</title><link>/publication/myers-poset-1999/</link><pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate><guid>/publication/myers-poset-1999/</guid><description/></item><item><title>Verification of delayed-reset domino circuits using ATACS</title><link>/publication/belluomini-verification-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/belluomini-verification-1999/</guid><description/></item><item><title>Timed circuit synthesis using implicit methods</title><link>/publication/thacker-timed-1999/</link><pubDate>Fri, 01 Jan 1999 00:00:00 +0000</pubDate><guid>/publication/thacker-timed-1999/</guid><description/></item><item><title>Efficient timing analysis algorithms for timed state space exploration</title><link>/publication/belluomini-efficient-1997/</link><pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate><guid>/publication/belluomini-efficient-1997/</guid><description/></item><item><title>Automatic synthesis of gate-level timed circuits with choice</title><link>/publication/myers-automatic-1995/</link><pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate><guid>/publication/myers-automatic-1995/</guid><description/></item></channel></rss>