implementation of a 5 stage RV32I processor in verilog hdl

//details on test
test1: insmem verified
test2: Regfile verified
        decoder for data hazard works well need to need to introduce immediate val generation 
        
vivado update all modules are working and generation signals,
functionality unverified and branch or jump instructions unimplemented

26-6-22 : KeyStone 1
the behaviuoral simulation works fine for r2r and rr-i instructions
the mem instructions will be verified soon
branching unimplemented yet


