<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: DMA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">DMA<div class="ingroups"><a class="el" href="group__STM32F0xx.html">STM32F0xx</a> &#124; <a class="el" href="group__STM32F1xx.html">STM32F1xx</a> &#124; <a class="el" href="group__STM32F2xx.html">STM32F2xx</a> &#124; <a class="el" href="group__STM32F3xx.html">STM32F3xx</a> &#124; <a class="el" href="group__STM32F4xx.html">STM32F4xx</a> &#124; <a class="el" href="group__STM32L1xx.html">STM32L1xx</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><b>libopencm3 STM32F0xx DMA</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for DMA:</div>
<div class="dyncontent">
<div class="center"><img src="group__dma__file.png" border="0" usemap="#group____dma____file" alt=""/></div>
<map name="group____dma____file" id="group____dma____file">
<area shape="rect" href="group__STM32F2xx.html" title="Libraries for ST Microelectronics STM32F2xx series." alt="" coords="5,5,104,31"/>
<area shape="rect" title="libopencm3 STM32F0xx DMA" alt="" coords="152,129,205,155"/>
<area shape="rect" href="group__STM32F3xx.html" title="Libraries for ST Microelectronics STM32F3xx series." alt="" coords="5,55,104,80"/>
<area shape="rect" href="group__STM32F4xx.html" title="Libraries for ST Microelectronics STM32F4xx series." alt="" coords="5,104,104,129"/>
<area shape="rect" href="group__STM32F0xx.html" title="Libraries for ST Microelectronics STM32F0xx series." alt="" coords="5,153,104,179"/>
<area shape="rect" href="group__STM32L1xx.html" title="Libraries for ST Microelectronics STM32L1xx series." alt="" coords="6,203,103,228"/>
<area shape="rect" href="group__STM32F1xx.html" title="Libraries for ST Microelectronics STM32F1xx series." alt="" coords="5,252,104,277"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga8af8980d82a07d038bda1738276de334"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga8af8980d82a07d038bda1738276de334.html#ga8af8980d82a07d038bda1738276de334">dma_stream_reset</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga8af8980d82a07d038bda1738276de334"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Reset.  <a href="group__dma__file_ga8af8980d82a07d038bda1738276de334.html#ga8af8980d82a07d038bda1738276de334">More...</a><br /></td></tr>
<tr class="separator:ga8af8980d82a07d038bda1738276de334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa31cc700740df241897276081e0436"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_gaeaa31cc700740df241897276081e0436.html#gaeaa31cc700740df241897276081e0436">dma_clear_interrupt_flags</a> (uint32_t dma, uint8_t stream, uint32_t interrupts)</td></tr>
<tr class="memdesc:gaeaa31cc700740df241897276081e0436"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Clear Interrupt Flag.  <a href="group__dma__file_gaeaa31cc700740df241897276081e0436.html#gaeaa31cc700740df241897276081e0436">More...</a><br /></td></tr>
<tr class="separator:gaeaa31cc700740df241897276081e0436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920e745c606523b2d4ed1804ca1302f9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga920e745c606523b2d4ed1804ca1302f9.html#ga920e745c606523b2d4ed1804ca1302f9">dma_get_interrupt_flag</a> (uint32_t dma, uint8_t stream, uint32_t interrupt)</td></tr>
<tr class="memdesc:ga920e745c606523b2d4ed1804ca1302f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Read Interrupt Flag.  <a href="group__dma__file_ga920e745c606523b2d4ed1804ca1302f9.html#ga920e745c606523b2d4ed1804ca1302f9">More...</a><br /></td></tr>
<tr class="separator:ga920e745c606523b2d4ed1804ca1302f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga307fb6658ba93745a5f5634d154cebd3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga307fb6658ba93745a5f5634d154cebd3.html#ga307fb6658ba93745a5f5634d154cebd3">dma_set_transfer_mode</a> (uint32_t dma, uint8_t stream, uint32_t direction)</td></tr>
<tr class="memdesc:ga307fb6658ba93745a5f5634d154cebd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Transfer Direction.  <a href="group__dma__file_ga307fb6658ba93745a5f5634d154cebd3.html#ga307fb6658ba93745a5f5634d154cebd3">More...</a><br /></td></tr>
<tr class="separator:ga307fb6658ba93745a5f5634d154cebd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56496ac6963f287b8468bdaade35326d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga56496ac6963f287b8468bdaade35326d.html#ga56496ac6963f287b8468bdaade35326d">dma_set_priority</a> (uint32_t dma, uint8_t stream, uint32_t prio)</td></tr>
<tr class="memdesc:ga56496ac6963f287b8468bdaade35326d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Priority.  <a href="group__dma__file_ga56496ac6963f287b8468bdaade35326d.html#ga56496ac6963f287b8468bdaade35326d">More...</a><br /></td></tr>
<tr class="separator:ga56496ac6963f287b8468bdaade35326d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e89625484c29b630c797340e4d71d09"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga6e89625484c29b630c797340e4d71d09.html#ga6e89625484c29b630c797340e4d71d09">dma_set_memory_size</a> (uint32_t dma, uint8_t stream, uint32_t mem_size)</td></tr>
<tr class="memdesc:ga6e89625484c29b630c797340e4d71d09"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Memory Word Width.  <a href="group__dma__file_ga6e89625484c29b630c797340e4d71d09.html#ga6e89625484c29b630c797340e4d71d09">More...</a><br /></td></tr>
<tr class="separator:ga6e89625484c29b630c797340e4d71d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5613aadc5520edf0ea058a0a2c41764c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga5613aadc5520edf0ea058a0a2c41764c.html#ga5613aadc5520edf0ea058a0a2c41764c">dma_set_peripheral_size</a> (uint32_t dma, uint8_t stream, uint32_t peripheral_size)</td></tr>
<tr class="memdesc:ga5613aadc5520edf0ea058a0a2c41764c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Peripheral Word Width.  <a href="group__dma__file_ga5613aadc5520edf0ea058a0a2c41764c.html#ga5613aadc5520edf0ea058a0a2c41764c">More...</a><br /></td></tr>
<tr class="separator:ga5613aadc5520edf0ea058a0a2c41764c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad344152e8871f8787dbebb073f81c61e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_gad344152e8871f8787dbebb073f81c61e.html#gad344152e8871f8787dbebb073f81c61e">dma_enable_memory_increment_mode</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gad344152e8871f8787dbebb073f81c61e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Memory Increment after Transfer.  <a href="group__dma__file_gad344152e8871f8787dbebb073f81c61e.html#gad344152e8871f8787dbebb073f81c61e">More...</a><br /></td></tr>
<tr class="separator:gad344152e8871f8787dbebb073f81c61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc76100441f2f26c42f2aaebd62a688b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_gabc76100441f2f26c42f2aaebd62a688b.html#gabc76100441f2f26c42f2aaebd62a688b">dma_disable_memory_increment_mode</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gabc76100441f2f26c42f2aaebd62a688b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Disable Memory Increment after Transfer.  <a href="group__dma__file_gabc76100441f2f26c42f2aaebd62a688b.html#gabc76100441f2f26c42f2aaebd62a688b">More...</a><br /></td></tr>
<tr class="separator:gabc76100441f2f26c42f2aaebd62a688b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga598096631d9f7c7efc1d71059c3571e6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga598096631d9f7c7efc1d71059c3571e6.html#ga598096631d9f7c7efc1d71059c3571e6">dma_enable_peripheral_increment_mode</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga598096631d9f7c7efc1d71059c3571e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Variable Sized Peripheral Increment after Transfer.  <a href="group__dma__file_ga598096631d9f7c7efc1d71059c3571e6.html#ga598096631d9f7c7efc1d71059c3571e6">More...</a><br /></td></tr>
<tr class="separator:ga598096631d9f7c7efc1d71059c3571e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7396d77096a96a20e13e4dd5e06e1c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_gadd7396d77096a96a20e13e4dd5e06e1c.html#gadd7396d77096a96a20e13e4dd5e06e1c">dma_disable_peripheral_increment_mode</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gadd7396d77096a96a20e13e4dd5e06e1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Disable Peripheral Increment after Transfer.  <a href="group__dma__file_gadd7396d77096a96a20e13e4dd5e06e1c.html#gadd7396d77096a96a20e13e4dd5e06e1c">More...</a><br /></td></tr>
<tr class="separator:gadd7396d77096a96a20e13e4dd5e06e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205b7b142b835653f92f684c0bc1345c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga205b7b142b835653f92f684c0bc1345c.html#ga205b7b142b835653f92f684c0bc1345c">dma_enable_fixed_peripheral_increment_mode</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga205b7b142b835653f92f684c0bc1345c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Fixed Sized Peripheral Increment after Transfer.  <a href="group__dma__file_ga205b7b142b835653f92f684c0bc1345c.html#ga205b7b142b835653f92f684c0bc1345c">More...</a><br /></td></tr>
<tr class="separator:ga205b7b142b835653f92f684c0bc1345c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e94297041e7c82695d7aff83cb0594"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_gaa4e94297041e7c82695d7aff83cb0594.html#gaa4e94297041e7c82695d7aff83cb0594">dma_enable_circular_mode</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gaa4e94297041e7c82695d7aff83cb0594"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Memory Circular Mode.  <a href="group__dma__file_gaa4e94297041e7c82695d7aff83cb0594.html#gaa4e94297041e7c82695d7aff83cb0594">More...</a><br /></td></tr>
<tr class="separator:gaa4e94297041e7c82695d7aff83cb0594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31ac1af0c35910f6b4b57a12ad83b60e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga31ac1af0c35910f6b4b57a12ad83b60e.html#ga31ac1af0c35910f6b4b57a12ad83b60e">dma_channel_select</a> (uint32_t dma, uint8_t stream, uint32_t channel)</td></tr>
<tr class="memdesc:ga31ac1af0c35910f6b4b57a12ad83b60e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Channel Select.  <a href="group__dma__file_ga31ac1af0c35910f6b4b57a12ad83b60e.html#ga31ac1af0c35910f6b4b57a12ad83b60e">More...</a><br /></td></tr>
<tr class="separator:ga31ac1af0c35910f6b4b57a12ad83b60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a23dc081b24fdaa2d6d2c8dc03efdc2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga2a23dc081b24fdaa2d6d2c8dc03efdc2.html#ga2a23dc081b24fdaa2d6d2c8dc03efdc2">dma_set_memory_burst</a> (uint32_t dma, uint8_t stream, uint32_t burst)</td></tr>
<tr class="memdesc:ga2a23dc081b24fdaa2d6d2c8dc03efdc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Memory Burst Configuration.  <a href="group__dma__file_ga2a23dc081b24fdaa2d6d2c8dc03efdc2.html#ga2a23dc081b24fdaa2d6d2c8dc03efdc2">More...</a><br /></td></tr>
<tr class="separator:ga2a23dc081b24fdaa2d6d2c8dc03efdc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a1293f424cc6649fe7d98aab6d898f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga75a1293f424cc6649fe7d98aab6d898f.html#ga75a1293f424cc6649fe7d98aab6d898f">dma_set_peripheral_burst</a> (uint32_t dma, uint8_t stream, uint32_t burst)</td></tr>
<tr class="memdesc:ga75a1293f424cc6649fe7d98aab6d898f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Peripheral Burst Configuration.  <a href="group__dma__file_ga75a1293f424cc6649fe7d98aab6d898f.html#ga75a1293f424cc6649fe7d98aab6d898f">More...</a><br /></td></tr>
<tr class="separator:ga75a1293f424cc6649fe7d98aab6d898f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84250cb7dcd34c894b2056b790634748"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga84250cb7dcd34c894b2056b790634748.html#ga84250cb7dcd34c894b2056b790634748">dma_set_initial_target</a> (uint32_t dma, uint8_t stream, uint8_t memory)</td></tr>
<tr class="memdesc:ga84250cb7dcd34c894b2056b790634748"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Initial Target Memory.  <a href="group__dma__file_ga84250cb7dcd34c894b2056b790634748.html#ga84250cb7dcd34c894b2056b790634748">More...</a><br /></td></tr>
<tr class="separator:ga84250cb7dcd34c894b2056b790634748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fcdc7cd42abe3c9b6ca5ff1d10e2665"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga9fcdc7cd42abe3c9b6ca5ff1d10e2665.html#ga9fcdc7cd42abe3c9b6ca5ff1d10e2665">dma_get_target</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga9fcdc7cd42abe3c9b6ca5ff1d10e2665"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Read Current Memory Target.  <a href="group__dma__file_ga9fcdc7cd42abe3c9b6ca5ff1d10e2665.html#ga9fcdc7cd42abe3c9b6ca5ff1d10e2665">More...</a><br /></td></tr>
<tr class="separator:ga9fcdc7cd42abe3c9b6ca5ff1d10e2665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634b8794ff0fba7604ca272f5ceb5bf3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga634b8794ff0fba7604ca272f5ceb5bf3.html#ga634b8794ff0fba7604ca272f5ceb5bf3">dma_enable_double_buffer_mode</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga634b8794ff0fba7604ca272f5ceb5bf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Double Buffer Mode.  <a href="group__dma__file_ga634b8794ff0fba7604ca272f5ceb5bf3.html#ga634b8794ff0fba7604ca272f5ceb5bf3">More...</a><br /></td></tr>
<tr class="separator:ga634b8794ff0fba7604ca272f5ceb5bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad841f8243e7a529efb0ffddc959b0c80"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_gad841f8243e7a529efb0ffddc959b0c80.html#gad841f8243e7a529efb0ffddc959b0c80">dma_disable_double_buffer_mode</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gad841f8243e7a529efb0ffddc959b0c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable Double Buffer Mode.  <a href="group__dma__file_gad841f8243e7a529efb0ffddc959b0c80.html#gad841f8243e7a529efb0ffddc959b0c80">More...</a><br /></td></tr>
<tr class="separator:gad841f8243e7a529efb0ffddc959b0c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf667ccb9a78c8fe76f2cf256fa153b6b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_gaf667ccb9a78c8fe76f2cf256fa153b6b.html#gaf667ccb9a78c8fe76f2cf256fa153b6b">dma_set_peripheral_flow_control</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gaf667ccb9a78c8fe76f2cf256fa153b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Peripheral Flow Control.  <a href="group__dma__file_gaf667ccb9a78c8fe76f2cf256fa153b6b.html#gaf667ccb9a78c8fe76f2cf256fa153b6b">More...</a><br /></td></tr>
<tr class="separator:gaf667ccb9a78c8fe76f2cf256fa153b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad30f62b0042facedf99fe357665ffe7c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_gad30f62b0042facedf99fe357665ffe7c.html#gad30f62b0042facedf99fe357665ffe7c">dma_set_dma_flow_control</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gad30f62b0042facedf99fe357665ffe7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set DMA Flow Control.  <a href="group__dma__file_gad30f62b0042facedf99fe357665ffe7c.html#gad30f62b0042facedf99fe357665ffe7c">More...</a><br /></td></tr>
<tr class="separator:gad30f62b0042facedf99fe357665ffe7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be1b284bd502af608b3993abe1a9931"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga6be1b284bd502af608b3993abe1a9931.html#ga6be1b284bd502af608b3993abe1a9931">dma_enable_transfer_error_interrupt</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga6be1b284bd502af608b3993abe1a9931"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Interrupt on Transfer Error.  <a href="group__dma__file_ga6be1b284bd502af608b3993abe1a9931.html#ga6be1b284bd502af608b3993abe1a9931">More...</a><br /></td></tr>
<tr class="separator:ga6be1b284bd502af608b3993abe1a9931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2afc6e30285651e492381cdab7ca1a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga2f2afc6e30285651e492381cdab7ca1a.html#ga2f2afc6e30285651e492381cdab7ca1a">dma_disable_transfer_error_interrupt</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga2f2afc6e30285651e492381cdab7ca1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable Interrupt on Transfer Error.  <a href="group__dma__file_ga2f2afc6e30285651e492381cdab7ca1a.html#ga2f2afc6e30285651e492381cdab7ca1a">More...</a><br /></td></tr>
<tr class="separator:ga2f2afc6e30285651e492381cdab7ca1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05bfe7ca609aaf686e9258b4a0245d72"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga05bfe7ca609aaf686e9258b4a0245d72.html#ga05bfe7ca609aaf686e9258b4a0245d72">dma_enable_half_transfer_interrupt</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga05bfe7ca609aaf686e9258b4a0245d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Interrupt on Transfer Half Complete.  <a href="group__dma__file_ga05bfe7ca609aaf686e9258b4a0245d72.html#ga05bfe7ca609aaf686e9258b4a0245d72">More...</a><br /></td></tr>
<tr class="separator:ga05bfe7ca609aaf686e9258b4a0245d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7a18436370c610a8834e354582eab9b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_gab7a18436370c610a8834e354582eab9b.html#gab7a18436370c610a8834e354582eab9b">dma_disable_half_transfer_interrupt</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gab7a18436370c610a8834e354582eab9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable Interrupt on Transfer Half Complete.  <a href="group__dma__file_gab7a18436370c610a8834e354582eab9b.html#gab7a18436370c610a8834e354582eab9b">More...</a><br /></td></tr>
<tr class="separator:gab7a18436370c610a8834e354582eab9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee7b429eeb959f41c1dbd9d87312dc9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga1ee7b429eeb959f41c1dbd9d87312dc9.html#ga1ee7b429eeb959f41c1dbd9d87312dc9">dma_enable_transfer_complete_interrupt</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga1ee7b429eeb959f41c1dbd9d87312dc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Interrupt on Transfer Complete.  <a href="group__dma__file_ga1ee7b429eeb959f41c1dbd9d87312dc9.html#ga1ee7b429eeb959f41c1dbd9d87312dc9">More...</a><br /></td></tr>
<tr class="separator:ga1ee7b429eeb959f41c1dbd9d87312dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb9d94c0d4ec92ec62a7aebbcc7b360"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_gabbb9d94c0d4ec92ec62a7aebbcc7b360.html#gabbb9d94c0d4ec92ec62a7aebbcc7b360">dma_disable_transfer_complete_interrupt</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gabbb9d94c0d4ec92ec62a7aebbcc7b360"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable Interrupt on Transfer Complete.  <a href="group__dma__file_gabbb9d94c0d4ec92ec62a7aebbcc7b360.html#gabbb9d94c0d4ec92ec62a7aebbcc7b360">More...</a><br /></td></tr>
<tr class="separator:gabbb9d94c0d4ec92ec62a7aebbcc7b360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5a21bbe3efe0032c02f054d5ceec32"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga3f5a21bbe3efe0032c02f054d5ceec32.html#ga3f5a21bbe3efe0032c02f054d5ceec32">dma_enable_direct_mode_error_interrupt</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga3f5a21bbe3efe0032c02f054d5ceec32"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Interrupt on Direct Mode Error.  <a href="group__dma__file_ga3f5a21bbe3efe0032c02f054d5ceec32.html#ga3f5a21bbe3efe0032c02f054d5ceec32">More...</a><br /></td></tr>
<tr class="separator:ga3f5a21bbe3efe0032c02f054d5ceec32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea0653919d7d6d9f0aa9238eebf9012"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga4ea0653919d7d6d9f0aa9238eebf9012.html#ga4ea0653919d7d6d9f0aa9238eebf9012">dma_disable_direct_mode_error_interrupt</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga4ea0653919d7d6d9f0aa9238eebf9012"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable Interrupt on Direct Mode Error.  <a href="group__dma__file_ga4ea0653919d7d6d9f0aa9238eebf9012.html#ga4ea0653919d7d6d9f0aa9238eebf9012">More...</a><br /></td></tr>
<tr class="separator:ga4ea0653919d7d6d9f0aa9238eebf9012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga856057f523c5a127beffc1f91b132d15"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga856057f523c5a127beffc1f91b132d15.html#ga856057f523c5a127beffc1f91b132d15">dma_enable_fifo_error_interrupt</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga856057f523c5a127beffc1f91b132d15"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Enable Interrupt on <a class="el" href="classFIFO.html">FIFO</a> Error.  <a href="group__dma__file_ga856057f523c5a127beffc1f91b132d15.html#ga856057f523c5a127beffc1f91b132d15">More...</a><br /></td></tr>
<tr class="separator:ga856057f523c5a127beffc1f91b132d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab21293b505e511ffdae4464185a5891f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_gab21293b505e511ffdae4464185a5891f.html#gab21293b505e511ffdae4464185a5891f">dma_disable_fifo_error_interrupt</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gab21293b505e511ffdae4464185a5891f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Disable Interrupt on <a class="el" href="classFIFO.html">FIFO</a> Error.  <a href="group__dma__file_gab21293b505e511ffdae4464185a5891f.html#gab21293b505e511ffdae4464185a5891f">More...</a><br /></td></tr>
<tr class="separator:gab21293b505e511ffdae4464185a5891f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca11c1cb785964707b8a9a3b1d29ef29"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_gaca11c1cb785964707b8a9a3b1d29ef29.html#gaca11c1cb785964707b8a9a3b1d29ef29">dma_fifo_status</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gaca11c1cb785964707b8a9a3b1d29ef29"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Get <a class="el" href="classFIFO.html">FIFO</a> Status.  <a href="group__dma__file_gaca11c1cb785964707b8a9a3b1d29ef29.html#gaca11c1cb785964707b8a9a3b1d29ef29">More...</a><br /></td></tr>
<tr class="separator:gaca11c1cb785964707b8a9a3b1d29ef29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b3056952dddaf5c2a315b5f8af7d5f1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga6b3056952dddaf5c2a315b5f8af7d5f1.html#ga6b3056952dddaf5c2a315b5f8af7d5f1">dma_enable_direct_mode</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga6b3056952dddaf5c2a315b5f8af7d5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Enable Direct Mode.  <a href="group__dma__file_ga6b3056952dddaf5c2a315b5f8af7d5f1.html#ga6b3056952dddaf5c2a315b5f8af7d5f1">More...</a><br /></td></tr>
<tr class="separator:ga6b3056952dddaf5c2a315b5f8af7d5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e166bb1ea36c1c7966515ddd0c95195"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga5e166bb1ea36c1c7966515ddd0c95195.html#ga5e166bb1ea36c1c7966515ddd0c95195">dma_enable_fifo_mode</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga5e166bb1ea36c1c7966515ddd0c95195"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Enable <a class="el" href="classFIFO.html">FIFO</a> Mode.  <a href="group__dma__file_ga5e166bb1ea36c1c7966515ddd0c95195.html#ga5e166bb1ea36c1c7966515ddd0c95195">More...</a><br /></td></tr>
<tr class="separator:ga5e166bb1ea36c1c7966515ddd0c95195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c8786d286c6e71713bb171a637e9447"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga3c8786d286c6e71713bb171a637e9447.html#ga3c8786d286c6e71713bb171a637e9447">dma_set_fifo_threshold</a> (uint32_t dma, uint8_t stream, uint32_t threshold)</td></tr>
<tr class="memdesc:ga3c8786d286c6e71713bb171a637e9447"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Set <a class="el" href="classFIFO.html">FIFO</a> Threshold.  <a href="group__dma__file_ga3c8786d286c6e71713bb171a637e9447.html#ga3c8786d286c6e71713bb171a637e9447">More...</a><br /></td></tr>
<tr class="separator:ga3c8786d286c6e71713bb171a637e9447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee1780f0a8520693acd202230c222f88"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_gaee1780f0a8520693acd202230c222f88.html#gaee1780f0a8520693acd202230c222f88">dma_enable_stream</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:gaee1780f0a8520693acd202230c222f88"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable.  <a href="group__dma__file_gaee1780f0a8520693acd202230c222f88.html#gaee1780f0a8520693acd202230c222f88">More...</a><br /></td></tr>
<tr class="separator:gaee1780f0a8520693acd202230c222f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0622f6a841107162680c7ea63016c4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga5a0622f6a841107162680c7ea63016c4.html#ga5a0622f6a841107162680c7ea63016c4">dma_disable_stream</a> (uint32_t dma, uint8_t stream)</td></tr>
<tr class="memdesc:ga5a0622f6a841107162680c7ea63016c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable.  <a href="group__dma__file_ga5a0622f6a841107162680c7ea63016c4.html#ga5a0622f6a841107162680c7ea63016c4">More...</a><br /></td></tr>
<tr class="separator:ga5a0622f6a841107162680c7ea63016c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga795dbd3370cf28a72ee3e2b7582df0cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga795dbd3370cf28a72ee3e2b7582df0cd.html#ga795dbd3370cf28a72ee3e2b7582df0cd">dma_set_peripheral_address</a> (uint32_t dma, uint8_t stream, uint32_t address)</td></tr>
<tr class="memdesc:ga795dbd3370cf28a72ee3e2b7582df0cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set the Peripheral Address.  <a href="group__dma__file_ga795dbd3370cf28a72ee3e2b7582df0cd.html#ga795dbd3370cf28a72ee3e2b7582df0cd">More...</a><br /></td></tr>
<tr class="separator:ga795dbd3370cf28a72ee3e2b7582df0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae232f2f5a613459f6921774b5b4c049b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_gae232f2f5a613459f6921774b5b4c049b.html#gae232f2f5a613459f6921774b5b4c049b">dma_set_memory_address</a> (uint32_t dma, uint8_t stream, uint32_t address)</td></tr>
<tr class="memdesc:gae232f2f5a613459f6921774b5b4c049b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set the Base Memory Address 0.  <a href="group__dma__file_gae232f2f5a613459f6921774b5b4c049b.html#gae232f2f5a613459f6921774b5b4c049b">More...</a><br /></td></tr>
<tr class="separator:gae232f2f5a613459f6921774b5b4c049b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586b2d80e0b38cccd6a47adb67dc57df"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga586b2d80e0b38cccd6a47adb67dc57df.html#ga586b2d80e0b38cccd6a47adb67dc57df">dma_set_memory_address_1</a> (uint32_t dma, uint8_t stream, uint32_t address)</td></tr>
<tr class="memdesc:ga586b2d80e0b38cccd6a47adb67dc57df"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set the Base Memory Address 1.  <a href="group__dma__file_ga586b2d80e0b38cccd6a47adb67dc57df.html#ga586b2d80e0b38cccd6a47adb67dc57df">More...</a><br /></td></tr>
<tr class="separator:ga586b2d80e0b38cccd6a47adb67dc57df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3b053111727848b8fff84eee2261a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_gacb3b053111727848b8fff84eee2261a7.html#gacb3b053111727848b8fff84eee2261a7">dma_set_number_of_data</a> (uint32_t dma, uint8_t stream, uint16_t number)</td></tr>
<tr class="memdesc:gacb3b053111727848b8fff84eee2261a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set the Transfer Block Size.  <a href="group__dma__file_gacb3b053111727848b8fff84eee2261a7.html#gacb3b053111727848b8fff84eee2261a7">More...</a><br /></td></tr>
<tr class="separator:gacb3b053111727848b8fff84eee2261a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e2c035b7be3a35d966b5d3f4576cd6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_gaa0e2c035b7be3a35d966b5d3f4576cd6.html#gaa0e2c035b7be3a35d966b5d3f4576cd6">dma_channel_reset</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:gaa0e2c035b7be3a35d966b5d3f4576cd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Reset.  <a href="group__dma__file_gaa0e2c035b7be3a35d966b5d3f4576cd6.html#gaa0e2c035b7be3a35d966b5d3f4576cd6">More...</a><br /></td></tr>
<tr class="separator:gaa0e2c035b7be3a35d966b5d3f4576cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad831d792923d1f4934ea1502a178fde2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_gad831d792923d1f4934ea1502a178fde2.html#gad831d792923d1f4934ea1502a178fde2">dma_enable_mem2mem_mode</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:gad831d792923d1f4934ea1502a178fde2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Memory to Memory Transfers.  <a href="group__dma__file_gad831d792923d1f4934ea1502a178fde2.html#gad831d792923d1f4934ea1502a178fde2">More...</a><br /></td></tr>
<tr class="separator:gad831d792923d1f4934ea1502a178fde2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e6948cc934466d0b26c6fffaecdb999"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga5e6948cc934466d0b26c6fffaecdb999.html#ga5e6948cc934466d0b26c6fffaecdb999">dma_set_read_from_peripheral</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:ga5e6948cc934466d0b26c6fffaecdb999"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Transfers from a Peripheral.  <a href="group__dma__file_ga5e6948cc934466d0b26c6fffaecdb999.html#ga5e6948cc934466d0b26c6fffaecdb999">More...</a><br /></td></tr>
<tr class="separator:ga5e6948cc934466d0b26c6fffaecdb999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1446d08000d09fe53ccc60f51baee51a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga1446d08000d09fe53ccc60f51baee51a.html#ga1446d08000d09fe53ccc60f51baee51a">dma_set_read_from_memory</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:ga1446d08000d09fe53ccc60f51baee51a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Transfers from Memory.  <a href="group__dma__file_ga1446d08000d09fe53ccc60f51baee51a.html#ga1446d08000d09fe53ccc60f51baee51a">More...</a><br /></td></tr>
<tr class="separator:ga1446d08000d09fe53ccc60f51baee51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ceb0c8c8ce56a288bca8180d426c178"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga8ceb0c8c8ce56a288bca8180d426c178.html#ga8ceb0c8c8ce56a288bca8180d426c178">dma_enable_channel</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:ga8ceb0c8c8ce56a288bca8180d426c178"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable.  <a href="group__dma__file_ga8ceb0c8c8ce56a288bca8180d426c178.html#ga8ceb0c8c8ce56a288bca8180d426c178">More...</a><br /></td></tr>
<tr class="separator:ga8ceb0c8c8ce56a288bca8180d426c178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a414141caca0417be5def3b1c8e661a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file_ga6a414141caca0417be5def3b1c8e661a.html#ga6a414141caca0417be5def3b1c8e661a">dma_disable_channel</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:ga6a414141caca0417be5def3b1c8e661a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Disable.  <a href="group__dma__file_ga6a414141caca0417be5def3b1c8e661a.html#ga6a414141caca0417be5def3b1c8e661a">More...</a><br /></td></tr>
<tr class="separator:ga6a414141caca0417be5def3b1c8e661a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p><b>libopencm3 STM32F0xx DMA</b> </p>
<p><b>libopencm3 STM32L1xx DMA</b></p>
<p><b>libopencm3 STM32F4xx DMA</b></p>
<p><b>libopencm3 STM32F3xx Direct Memory Access</b></p>
<p><b>libopencm3 STM32F2xx DMA</b></p>
<p><b>libopencm3 STM32F1xx DMA</b></p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section date"><dt>Date</dt><dd>10 July 2013</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section date"><dt>Date</dt><dd>18 August 2012</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section date"><dt>Date</dt><dd>30 November 2012</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section date"><dt>Date</dt><dd>11 July 2013</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section author"><dt>Author</dt><dd> &copy;  2012 Ken Sarkies <a href="#" onclick="location.href='mai'+'lto:'+'ksa'+'rk'+'ies'+'@i'+'nte'+'rn'+'ode'+'.o'+'n.n'+'et'; return false;">ksark<span style="display: none;">.nosp@m.</span>ies@<span style="display: none;">.nosp@m.</span>inter<span style="display: none;">.nosp@m.</span>node<span style="display: none;">.nosp@m.</span>.on.n<span style="display: none;">.nosp@m.</span>et</a></dd></dl>
<p>This library supports the DMA Control System in the STM32F2 and STM32F4 series of ARM Cortex Microcontrollers by ST Microelectronics.</p>
<p>Up to two DMA controllers are supported each with 8 streams, and each stream having up to 8 channels hardware dedicated to various peripheral DMA signals.</p>
<p>DMA transfers can be configured to occur between peripheral and memory in either direction, and memory to memory. Peripheral to peripheral transfer is not supported. Circular mode transfers are also supported in transfers involving a peripheral. An arbiter is provided to resolve priority DMA requests. Transfers can be made with 8, 16 or 32 bit words.</p>
<p>Each stream has access to a 4 word deep <a class="el" href="classFIFO.html">FIFO</a> and can use double buffering by means of two memory pointers. When using the <a class="el" href="classFIFO.html">FIFO</a> it is possible to configure transfers to occur in indivisible bursts.</p>
<p>It is also possible to select a peripheral instead of the DMA controller to control the flow of data. This limits the functionality but is useful when the number of transfers is unknown.</p>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section author"><dt>Author</dt><dd> &copy;  2010 Thomas Otto <a href="#" onclick="location.href='mai'+'lto:'+'tom'+'mi'+'@vi'+'ad'+'min'+'.o'+'rg'; return false;">tommi<span style="display: none;">.nosp@m.</span>@via<span style="display: none;">.nosp@m.</span>dmin.<span style="display: none;">.nosp@m.</span>org</a></dd></dl>
<p>This library supports the DMA Control System in the STM32 series of ARM Cortex Microcontrollers by ST Microelectronics.</p>
<p>Up to two DMA controllers are supported. 12 DMA channels are allocated 7 to the first DMA controller and 5 to the second. Each channel is connected to between 3 and 6 hardware peripheral DMA signals in a logical OR arrangement.</p>
<p>DMA transfers can be configured to occur between peripheral and memory in any combination including memory to memory. Circular mode transfers are also supported in transfers involving a peripheral. An arbiter is provided to resolve priority DMA requests. Transfers can be made with 8, 16 or 32 bit words.</p>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a> </p>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
