INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_FPGA/20240509_4bitAdder/20240509_4bitAdder.srcs/sim_1/new/tb_Adder_sv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Adder_sv
