Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:08:29 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm/post_route_timing_summary.rpt
| Design       : bgm
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[1]_replica/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[4]_replica/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[6]_replica/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[7]_replica/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[9]_replica/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[6]_replica/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[7]_replica/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[7]_replica/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u4/psdsp_9/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u4/psdsp_9/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[14]_replica/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[10] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[11] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[12] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[13] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[14] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[15] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[16] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[17] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[18] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[19] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[20] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[21] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[22] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[23] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[24] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[25] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[26] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[27] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[28] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[29] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[30] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[3] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[4] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[5] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[6] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[7] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[8] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[9] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u4/psdsp_9/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u4/psdsp_9/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u4/psdsp_9/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u4/psdsp_9/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u4/psdsp_9/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u4/psdsp_9/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u4/psdsp_9/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[4]_replica/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u4/psdsp_9/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1551 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 256 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.079     -370.712                    540                 5859        0.096        0.000                      0                 5859        4.230        0.000                       0                  4538  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.079     -370.712                    540                 5859        0.096        0.000                      0                 5859        4.230        0.000                       0                  4538  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          540  Failing Endpoints,  Worst Slack       -2.079ns,  Total Violation     -370.712ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.079ns  (required time - arrival time)
  Source:                 a8_add/fract_out_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a8_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.040ns  (logic 4.094ns (34.003%)  route 7.946ns (65.997%))
  Logic Levels:           28  (CARRY4=8 LUT2=4 LUT3=1 LUT4=5 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=4547, unset)         0.704     0.704    a8_add/clock
    SLICE_X54Y1          FDRE                                         r  a8_add/fract_out_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDRE (Prop_fdre_C_Q)         0.393     1.097 r  a8_add/fract_out_q_reg[6]/Q
                         net (fo=9, routed)           0.651     1.748    a8_add/u4/out_o1_reg[23][6]
    SLICE_X55Y1          LUT6 (Prop_lut6_I1_O)        0.097     1.845 f  a8_add/u4/i___39_i_11/O
                         net (fo=1, routed)           0.401     2.246    a8_add/u4/i___39_i_11_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I3_O)        0.097     2.343 f  a8_add/u4/i___39_i_8/O
                         net (fo=1, routed)           0.272     2.615    a8_add/u4/i___39_i_8_n_0
    SLICE_X55Y4          LUT5 (Prop_lut5_I2_O)        0.097     2.712 f  a8_add/u4/i___39_i_4/O
                         net (fo=1, routed)           0.455     3.167    a8_add/u4/i___39_i_4_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I3_O)        0.097     3.264 f  a8_add/u4/i___39_i_1/O
                         net (fo=6, routed)           0.483     3.747    a8_add/u4/fi_ldz[0]
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.097     3.844 r  a8_add/u4/i___1_i_10__7/O
                         net (fo=4, routed)           0.287     4.131    a8_add/u4/i___1_i_10__7_n_0
    SLICE_X52Y6          LUT2 (Prop_lut2_I0_O)        0.097     4.228 r  a8_add/u4/i___1_i_4__7/O
                         net (fo=5, routed)           0.230     4.458    a8_add/u4/i___1_i_4__7_n_0
    SLICE_X52Y7          LUT2 (Prop_lut2_I0_O)        0.097     4.555 r  a8_add/u4/out_o1[30]_i_15__7/O
                         net (fo=2, routed)           0.111     4.666    a8_add/u4/out_o1[30]_i_15__7_n_0
    SLICE_X52Y7          LUT4 (Prop_lut4_I3_O)        0.097     4.763 r  a8_add/u4/out_o1[30]_i_10__7/O
                         net (fo=1, routed)           0.342     5.105    a8_add/u4/out_o1[30]_i_10__7_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     5.479 r  a8_add/u4/out_o1_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.479    a8_add/u4/out_o1_reg[30]_i_7_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.638 f  a8_add/u4/out_o1_reg[30]_i_8/O[0]
                         net (fo=6, routed)           0.323     5.961    a8_add/u4/u7/out_o1_reg[30][0]
    SLICE_X50Y8          LUT3 (Prop_lut3_I1_O)        0.224     6.185 f  a8_add/u4/u7/out_o1[24]_i_3__7/O
                         net (fo=7, routed)           0.316     6.501    a8_add/u4/u7/fract_out_q_reg[27]_2
    SLICE_X49Y7          LUT6 (Prop_lut6_I4_O)        0.097     6.598 r  a8_add/u4/u7/out_o1[30]_i_2__18/O
                         net (fo=4, routed)           0.610     7.208    a8_add/u4/u7/exp_r_reg[7]_5
    SLICE_X49Y8          LUT6 (Prop_lut6_I5_O)        0.097     7.305 r  a8_add/u4/u7/i___2_i_9__7_rewire/O
                         net (fo=8, routed)           0.214     7.519    a8_add/u4/u7_n_1
    SLICE_X48Y7          LUT5 (Prop_lut5_I4_O)        0.097     7.616 f  a8_add/u4/out_o1[22]_i_3/O
                         net (fo=25, routed)          0.270     7.886    a8_add/u4/u7/out_o1_reg[22]
    SLICE_X47Y7          LUT2 (Prop_lut2_I1_O)        0.097     7.983 r  a8_add/u4/u7/out_o1[0]_i_5__3/O
                         net (fo=2, routed)           0.232     8.215    a8_add/u4/u7_n_67
    SLICE_X45Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     8.647 r  a8_add/u4/out_o1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.647    a8_add/u4/out_o1_reg[4]_i_2_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.736 r  a8_add/u4/out_o1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.736    a8_add/u4/out_o1_reg[8]_i_2_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.825 r  a8_add/u4/out_o1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.825    a8_add/u4/out_o1_reg[12]_i_2_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.914 r  a8_add/u4/out_o1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.914    a8_add/u4/out_o1_reg[16]_i_2_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.003 r  a8_add/u4/out_o1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.003    a8_add/u4/out_o1_reg[20]_i_2_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     9.176 r  a8_add/u4/out_o1_reg[21]_i_4/CO[2]
                         net (fo=7, routed)           0.344     9.520    a8_add/u4/u7/fract_out_pl1[22]
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.237     9.757 f  a8_add/u4/u7/out_o1[27]_i_1__7/O
                         net (fo=5, routed)           0.572    10.330    a8_add/u4/u7/out_d[27]
    SLICE_X44Y10         LUT6 (Prop_lut6_I1_O)        0.097    10.427 r  a8_add/u4/u7/out_o1[21]_i_3__18/O
                         net (fo=21, routed)          0.476    10.903    a8_add/u4/u7/out_o1[21]_i_3__18_n_0
    SLICE_X46Y9          LUT4 (Prop_lut4_I1_O)        0.097    11.000 r  a8_add/u4/u7/out_o1[7]_i_1__18/O
                         net (fo=2, routed)           0.424    11.424    a8_add/u4/u7/out_d[7]
    SLICE_X42Y10         LUT4 (Prop_lut4_I2_O)        0.097    11.521 r  a8_add/u4/u7/out_o1[31]_i_9/O
                         net (fo=1, routed)           0.340    11.861    a8_add/u4/u7/out_o1[31]_i_9_n_0
    SLICE_X42Y10         LUT5 (Prop_lut5_I4_O)        0.097    11.958 r  a8_add/u4/u7/out_o1[31]_i_5/O
                         net (fo=1, routed)           0.396    12.354    a8_add/u4/u7/out_o1[31]_i_5_n_0
    SLICE_X41Y10         LUT4 (Prop_lut4_I1_O)        0.097    12.451 r  a8_add/u4/u7/out_o1[31]_i_2/O
                         net (fo=1, routed)           0.196    12.647    a8_add/u1/out_o1_reg[31]
    SLICE_X40Y11         LUT5 (Prop_lut5_I1_O)        0.097    12.744 r  a8_add/u1/out_o1[31]_i_1/O
                         net (fo=1, routed)           0.000    12.744    a8_add/u1_n_28
    SLICE_X40Y11         FDRE                                         r  a8_add/out_o1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=4547, unset)         0.669    10.669    a8_add/clock
    SLICE_X40Y11         FDRE                                         r  a8_add/out_o1_reg[31]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X40Y11         FDRE (Setup_fdre_C_D)        0.032    10.665    a8_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                         10.665    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                 -2.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 a2_add/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x8_mul/opa_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=4547, unset)         0.411     0.411    a2_add/clock
    SLICE_X101Y14        FDRE                                         r  a2_add/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y14        FDRE (Prop_fdre_C_Q)         0.141     0.552 r  a2_add/out_reg[9]/Q
                         net (fo=1, routed)           0.055     0.607    x8_mul/Q[9]
    SLICE_X101Y14        FDRE                                         r  x8_mul/opa_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=4547, unset)         0.432     0.432    x8_mul/clock
    SLICE_X101Y14        FDRE                                         r  x8_mul/opa_r_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X101Y14        FDRE (Hold_fdre_C_D)         0.078     0.510    x8_mul/opa_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.723         10.000      7.277      DSP48_X3Y20   x1_mul/u5/prod1_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X82Y55  a0_add/out_reg[22]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X82Y55  a0_add/out_reg[22]_srl2/CLK



