TRACE::2021-02-02.16:59:06::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:06::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:06::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:06::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:06::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-02.16:59:09::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2021-02-02.16:59:09::SCWWriter::formatted JSON is {
	"platformName":	"Hw01",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hw01",
	"platHandOff":	"D:/Master_Thesis/Vivado/HwProj/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-02-02.16:59:09::SCWWriter::formatted JSON is {
	"platformName":	"Hw01",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hw01",
	"platHandOff":	"D:/Master_Thesis/Vivado/HwProj/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hw01",
	"systems":	[{
			"systemName":	"Hw01",
			"systemDesc":	"Hw01",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hw01"
		}]
}
TRACE::2021-02-02.16:59:09::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-02-02.16:59:09::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-02.16:59:09::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-02.16:59:09::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-02.16:59:09::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:09::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:09::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:09::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:09::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:09::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:09::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:09::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:09::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:09::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:09::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:09::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:09::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:09::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:10::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:10::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:10::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:10::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:10::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:10::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-02-02.16:59:10::SCWPlatform::Generating the sources  .
TRACE::2021-02-02.16:59:10::SCWBDomain::Generating boot domain sources.
TRACE::2021-02-02.16:59:10::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-02-02.16:59:10::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:10::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:10::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:10::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:10::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:10::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:10::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:10::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-02.16:59:10::SCWMssOS::No sw design opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:10::SCWMssOS::mss does not exists at D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:10::SCWMssOS::Creating sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:10::SCWMssOS::Adding the swdes entry, created swdb D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:10::SCWMssOS::updating the scw layer changes to swdes at   D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:10::SCWMssOS::Writing mss at D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:10::SCWMssOS::Completed writing the mss file at D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-02-02.16:59:10::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-02-02.16:59:10::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-02-02.16:59:10::SCWBDomain::Completed writing the mss file at D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-02-02.16:59:17::SCWPlatform::Generating sources Done.
TRACE::2021-02-02.16:59:17::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:17::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:17::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:17::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:17::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:17::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:17::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:17::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:17::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-02-02.16:59:17::SCWMssOS::Could not open the swdb for D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-02-02.16:59:17::SCWMssOS::Could not open the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-02-02.16:59:17::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-02.16:59:18::SCWMssOS::No sw design opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:18::SCWMssOS::mss exists loading the mss file  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:18::SCWMssOS::Opened the sw design from mss  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:18::SCWMssOS::Adding the swdes entry D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-02.16:59:18::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-02.16:59:18::SCWMssOS::Opened the sw design.  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:18::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.16:59:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.16:59:18::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.16:59:18::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:18::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:18::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:18::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:18::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:18::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:18::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:18::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:18::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:18::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:18::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:18::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:18::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:18::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:18::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:18::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:18::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:18::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:18::SCWWriter::formatted JSON is {
	"platformName":	"Hw01",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hw01",
	"platHandOff":	"D:/Master_Thesis/Vivado/HwProj/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hw01",
	"systems":	[{
			"systemName":	"Hw01",
			"systemDesc":	"Hw01",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hw01",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"68fd5a03c242d148fc6f297803e138dd",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-02.16:59:18::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-02.16:59:18::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-02.16:59:18::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-02.16:59:18::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:18::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:18::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:18::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:18::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:18::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:18::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:18::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:18::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:18::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:18::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:18::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:18::SCWMssOS::No sw design opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:18::SCWMssOS::mss does not exists at D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:18::SCWMssOS::Creating sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:18::SCWMssOS::Adding the swdes entry, created swdb D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:18::SCWMssOS::updating the scw layer changes to swdes at   D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:18::SCWMssOS::Writing mss at D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:18::SCWMssOS::Completed writing the mss file at D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-02.16:59:18::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-02-02.16:59:18::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-02-02.16:59:18::SCWMssOS::Completed writing the mss file at D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-02.16:59:18::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-02-02.16:59:19::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.16:59:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.16:59:19::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.16:59:19::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.16:59:19::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-02-02.16:59:19::SCWMssOS::Could not open the swdb for D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-02-02.16:59:19::SCWMssOS::Could not open the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-02-02.16:59:19::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-02.16:59:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-02.16:59:19::SCWMssOS::Writing the mss file completed D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:19::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.16:59:19::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:19::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:19::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:19::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:19::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:19::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:19::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:19::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:19::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:19::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:19::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:19::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:19::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:19::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:19::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:19::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:19::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:19::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:19::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:19::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:19::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:19::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:19::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:19::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:19::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:19::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:19::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:19::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:19::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:19::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:19::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:19::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:19::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:19::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:19::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:19::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:19::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:19::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:19::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:19::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:19::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:20::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:20::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:20::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:20::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:20::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:20::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:20::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWWriter::formatted JSON is {
	"platformName":	"Hw01",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hw01",
	"platHandOff":	"D:/Master_Thesis/Vivado/HwProj/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hw01",
	"systems":	[{
			"systemName":	"Hw01",
			"systemDesc":	"Hw01",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hw01",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"68fd5a03c242d148fc6f297803e138dd",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d90e559d7fcd3896f2873ff55e35f16e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-02-02.16:59:20::SCWPlatform::Started generating the artifacts platform Hw01
TRACE::2021-02-02.16:59:20::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-02.16:59:20::SCWPlatform::Started generating the artifacts for system configuration Hw01
LOG::2021-02-02.16:59:20::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-02.16:59:20::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-02.16:59:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-02.16:59:20::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-02-02.16:59:20::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-02.16:59:20::SCWSystem::Not a boot domain 
LOG::2021-02-02.16:59:20::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-02.16:59:20::SCWDomain::Generating domain artifcats
TRACE::2021-02-02.16:59:20::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-02.16:59:20::SCWMssOS::Copying the qemu file from  D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Master_Thesis/Vitis_workspace/Hw01/export/Hw01/sw/Hw01/qemu/
TRACE::2021-02-02.16:59:20::SCWMssOS::Copying the qemu file from  D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Master_Thesis/Vitis_workspace/Hw01/export/Hw01/sw/Hw01/standalone_domain/qemu/
TRACE::2021-02-02.16:59:20::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-02.16:59:20::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:20::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:20::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:20::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:20::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWMssOS::Completed writing the mss file at D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-02.16:59:20::SCWMssOS::Mss edits present, copying mssfile into export location D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-02.16:59:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-02.16:59:20::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-02-02.16:59:20::SCWMssOS::skipping the bsp build ... 
TRACE::2021-02-02.16:59:20::SCWMssOS::Copying to export directory.
TRACE::2021-02-02.16:59:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-02.16:59:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-02-02.16:59:20::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-02-02.16:59:20::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-02.16:59:20::SCWSystem::Completed Processing the sysconfig Hw01
LOG::2021-02-02.16:59:20::SCWPlatform::Completed generating the artifacts for system configuration Hw01
TRACE::2021-02-02.16:59:20::SCWPlatform::Started preparing the platform 
TRACE::2021-02-02.16:59:20::SCWSystem::Writing the bif file for system config Hw01
TRACE::2021-02-02.16:59:20::SCWSystem::dir created 
TRACE::2021-02-02.16:59:20::SCWSystem::Writing the bif 
TRACE::2021-02-02.16:59:20::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-02.16:59:20::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-02.16:59:20::SCWPlatform::Completed generating the platform
TRACE::2021-02-02.16:59:20::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.16:59:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.16:59:20::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.16:59:20::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.16:59:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.16:59:20::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.16:59:20::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:20::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:20::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:20::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:20::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:20::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:20::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:20::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:20::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:20::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:20::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:20::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:20::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:20::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:20::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:20::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:20::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:20::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:20::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:20::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:20::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:20::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:20::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:20::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:20::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:20::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:20::SCWWriter::formatted JSON is {
	"platformName":	"Hw01",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hw01",
	"platHandOff":	"D:/Master_Thesis/Vivado/HwProj/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hw01",
	"systems":	[{
			"systemName":	"Hw01",
			"systemDesc":	"Hw01",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hw01",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"68fd5a03c242d148fc6f297803e138dd",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d90e559d7fcd3896f2873ff55e35f16e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-02.16:59:20::SCWPlatform::updated the xpfm file.
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:21::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:21::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:21::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.16:59:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.16:59:21::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.16:59:21::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.16:59:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.16:59:21::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:21::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:21::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:21::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:21::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:21::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:21::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:21::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:21::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:21::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:21::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:21::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:21::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:21::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:21::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:21::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:21::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:21::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:21::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWWriter::formatted JSON is {
	"platformName":	"Hw01",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hw01",
	"platHandOff":	"D:/Master_Thesis/Vivado/HwProj/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hw01",
	"systems":	[{
			"systemName":	"Hw01",
			"systemDesc":	"Hw01",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hw01",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"68fd5a03c242d148fc6f297803e138dd",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d90e559d7fcd3896f2873ff55e35f16e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:21::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:21::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:21::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:21::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:21::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:21::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:21::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:21::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:21::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.16:59:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.16:59:21::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.16:59:21::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.16:59:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.16:59:21::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:21::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:21::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:21::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:21::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:21::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:21::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:21::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:21::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:21::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:21::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:21::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:21::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:21::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:21::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:21::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:21::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:21::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:22::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:22::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:22::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:22::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:22::SCWWriter::formatted JSON is {
	"platformName":	"Hw01",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hw01",
	"platHandOff":	"D:/Master_Thesis/Vivado/HwProj/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hw01",
	"systems":	[{
			"systemName":	"Hw01",
			"systemDesc":	"Hw01",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hw01",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"68fd5a03c242d148fc6f297803e138dd",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d90e559d7fcd3896f2873ff55e35f16e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-02.16:59:22::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.16:59:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.16:59:22::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.16:59:22::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.16:59:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.16:59:22::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.16:59:22::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:22::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:22::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:22::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:22::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:22::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:22::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:22::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:22::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:22::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:22::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:22::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:22::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:22::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:22::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:22::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:22::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:22::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:22::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:22::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:22::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:22::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:22::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:22::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:22::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:22::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:22::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.16:59:22::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.16:59:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:22::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:22::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:22::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:22::SCWWriter::formatted JSON is {
	"platformName":	"Hw01",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hw01",
	"platHandOff":	"D:/Master_Thesis/Vivado/HwProj/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hw01",
	"systems":	[{
			"systemName":	"Hw01",
			"systemDesc":	"Hw01",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hw01",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"68fd5a03c242d148fc6f297803e138dd",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d90e559d7fcd3896f2873ff55e35f16e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-02.16:59:22::SCWPlatform::Clearing the existing platform
TRACE::2021-02-02.16:59:22::SCWSystem::Clearing the existing sysconfig
TRACE::2021-02-02.16:59:22::SCWBDomain::clearing the fsbl build
TRACE::2021-02-02.16:59:22::SCWMssOS::Removing the swdes entry for  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:22::SCWMssOS::Removing the swdes entry for  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:22::SCWSystem::Clearing the domains completed.
TRACE::2021-02-02.16:59:22::SCWPlatform::Clearing the opened hw db.
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform:: Platform location is D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:22::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:22::SCWPlatform::Removing the HwDB with name D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:22::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:22::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-02.16:59:25::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2021-02-02.16:59:25::SCWReader::Active system found as  Hw01
TRACE::2021-02-02.16:59:25::SCWReader::Handling sysconfig Hw01
TRACE::2021-02-02.16:59:25::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-02.16:59:25::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-02.16:59:25::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-02.16:59:25::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:25::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.16:59:25::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.16:59:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:25::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:25::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.16:59:25::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.16:59:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:25::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:25::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.16:59:25::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.16:59:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:25::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-02-02.16:59:25::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:25::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.16:59:25::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.16:59:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:25::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-02.16:59:25::SCWMssOS::No sw design opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:25::SCWMssOS::mss exists loading the mss file  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:25::SCWMssOS::Opened the sw design from mss  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:25::SCWMssOS::Adding the swdes entry D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-02.16:59:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-02.16:59:25::SCWMssOS::Opened the sw design.  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:25::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:25::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.16:59:25::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.16:59:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:25::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:25::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:25::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:25::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-02.16:59:25::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:25::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.16:59:25::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.16:59:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:25::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:25::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:25::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:25::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-02.16:59:25::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.16:59:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.16:59:25::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.16:59:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-02.16:59:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-02.16:59:25::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:25::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.16:59:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.16:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:26::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:26::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:26::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:26::SCWReader::No isolation master present  
TRACE::2021-02-02.16:59:26::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-02.16:59:26::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-02.16:59:26::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-02.16:59:26::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:26::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:26::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:26::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:26::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:26::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.16:59:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.16:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:26::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:26::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:26::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:26::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:26::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:26::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.16:59:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.16:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:26::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:26::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:26::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:26::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:26::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:26::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.16:59:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.16:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:26::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:26::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:26::SCWMssOS::No sw design opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:26::SCWMssOS::mss exists loading the mss file  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:26::SCWMssOS::Opened the sw design from mss  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:26::SCWMssOS::Adding the swdes entry D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-02.16:59:26::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-02.16:59:26::SCWMssOS::Opened the sw design.  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:26::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.16:59:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.16:59:26::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.16:59:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-02.16:59:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-02.16:59:26::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:26::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:26::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:26::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:26::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:26::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.16:59:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.16:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:26::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:26::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:26::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:26::SCWReader::No isolation master present  
LOG::2021-02-02.16:59:31::SCWPlatform::Started generating the artifacts platform Hw01
TRACE::2021-02-02.16:59:31::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-02.16:59:31::SCWPlatform::Started generating the artifacts for system configuration Hw01
LOG::2021-02-02.16:59:31::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-02.16:59:31::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-02.16:59:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-02.16:59:31::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-02-02.16:59:31::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:31::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:31::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:31::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:31::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.16:59:31::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.16:59:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:31::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:31::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:31::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.16:59:31::SCWBDomain::Completed writing the mss file at D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-02-02.16:59:31::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-02.16:59:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-02.16:59:31::SCWBDomain::System Command Ran  D:&  cd  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl & make 
TRACE::2021-02-02.16:59:31::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-02-02.16:59:31::SCWBDomain::make[1]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-02-02.16:59:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-02.16:59:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-02.16:59:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-02.16:59:31::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:31::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/s
TRACE::2021-02-02.16:59:31::SCWBDomain::rc'

TRACE::2021-02-02.16:59:31::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/sr
TRACE::2021-02-02.16:59:31::SCWBDomain::c'

TRACE::2021-02-02.16:59:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-02.16:59:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-02.16:59:31::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-02.16:59:31::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:31::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dc
TRACE::2021-02-02.16:59:31::SCWBDomain::c_v1_7/src'

TRACE::2021-02-02.16:59:31::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc
TRACE::2021-02-02.16:59:31::SCWBDomain::_v1_7/src'

TRACE::2021-02-02.16:59:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-02.16:59:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-02.16:59:31::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-02.16:59:31::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:31::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v
TRACE::2021-02-02.16:59:31::SCWBDomain::2_9/src'

TRACE::2021-02-02.16:59:31::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2
TRACE::2021-02-02.16:59:31::SCWBDomain::_9/src'

TRACE::2021-02-02.16:59:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-02.16:59:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-02.16:59:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-02.16:59:31::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:32::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src
TRACE::2021-02-02.16:59:32::SCWBDomain::'

TRACE::2021-02-02.16:59:32::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'
TRACE::2021-02-02.16:59:32::SCWBDomain::

TRACE::2021-02-02.16:59:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-02.16:59:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.16:59:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.16:59:32::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:32::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/sr
TRACE::2021-02-02.16:59:32::SCWBDomain::c'

TRACE::2021-02-02.16:59:32::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src
TRACE::2021-02-02.16:59:32::SCWBDomain::'

TRACE::2021-02-02.16:59:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-02.16:59:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-02.16:59:32::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-02.16:59:32::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:32::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src
TRACE::2021-02-02.16:59:32::SCWBDomain::'

TRACE::2021-02-02.16:59:32::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'
TRACE::2021-02-02.16:59:32::SCWBDomain::

TRACE::2021-02-02.16:59:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-02.16:59:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.16:59:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.16:59:32::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:32::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/sr
TRACE::2021-02-02.16:59:32::SCWBDomain::c'

TRACE::2021-02-02.16:59:32::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src
TRACE::2021-02-02.16:59:32::SCWBDomain::'

TRACE::2021-02-02.16:59:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-02.16:59:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.16:59:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.16:59:32::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:32::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/sr
TRACE::2021-02-02.16:59:32::SCWBDomain::c'

TRACE::2021-02-02.16:59:32::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src
TRACE::2021-02-02.16:59:32::SCWBDomain::'

TRACE::2021-02-02.16:59:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-02.16:59:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-02.16:59:32::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-02.16:59:32::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:32::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/
TRACE::2021-02-02.16:59:32::SCWBDomain::src'

TRACE::2021-02-02.16:59:32::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/s
TRACE::2021-02-02.16:59:32::SCWBDomain::rc'

TRACE::2021-02-02.16:59:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-02.16:59:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.16:59:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.16:59:32::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:32::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/sr
TRACE::2021-02-02.16:59:32::SCWBDomain::c'

TRACE::2021-02-02.16:59:32::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src
TRACE::2021-02-02.16:59:32::SCWBDomain::'

TRACE::2021-02-02.16:59:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-02.16:59:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-02.16:59:32::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-02.16:59:32::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:32::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_
TRACE::2021-02-02.16:59:32::SCWBDomain::2/src'

TRACE::2021-02-02.16:59:32::SCWBDomain::make[3]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_
TRACE::2021-02-02.16:59:32::SCWBDomain::2/src/profile'

TRACE::2021-02-02.16:59:32::SCWBDomain::make[3]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2
TRACE::2021-02-02.16:59:32::SCWBDomain::/src/profile'

TRACE::2021-02-02.16:59:32::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2
TRACE::2021-02-02.16:59:32::SCWBDomain::/src'

TRACE::2021-02-02.16:59:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2021-02-02.16:59:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.16:59:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.16:59:32::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:32::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_11/sr
TRACE::2021-02-02.16:59:32::SCWBDomain::c'

TRACE::2021-02-02.16:59:32::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_11/src
TRACE::2021-02-02.16:59:32::SCWBDomain::'

TRACE::2021-02-02.16:59:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-02.16:59:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.16:59:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.16:59:32::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:32::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/sr
TRACE::2021-02-02.16:59:32::SCWBDomain::c'

TRACE::2021-02-02.16:59:33::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src
TRACE::2021-02-02.16:59:33::SCWBDomain::'

TRACE::2021-02-02.16:59:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-02.16:59:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.16:59:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.16:59:33::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:33::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/sr
TRACE::2021-02-02.16:59:33::SCWBDomain::c'

TRACE::2021-02-02.16:59:33::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src
TRACE::2021-02-02.16:59:33::SCWBDomain::'

TRACE::2021-02-02.16:59:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-02.16:59:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.16:59:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.16:59:33::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:33::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/sr
TRACE::2021-02-02.16:59:33::SCWBDomain::c'

TRACE::2021-02-02.16:59:33::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src
TRACE::2021-02-02.16:59:33::SCWBDomain::'

TRACE::2021-02-02.16:59:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-02-02.16:59:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.16:59:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.16:59:33::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:33::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/sr
TRACE::2021-02-02.16:59:33::SCWBDomain::c'

TRACE::2021-02-02.16:59:33::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src
TRACE::2021-02-02.16:59:33::SCWBDomain::'

TRACE::2021-02-02.16:59:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-02.16:59:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-02.16:59:33::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-02.16:59:33::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:33::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/s
TRACE::2021-02-02.16:59:33::SCWBDomain::rc'

TRACE::2021-02-02.16:59:33::SCWBDomain::"Compiling axidma"

TRACE::2021-02-02.16:59:34::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/sr
TRACE::2021-02-02.16:59:34::SCWBDomain::c'

TRACE::2021-02-02.16:59:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-02.16:59:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-02.16:59:34::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-02.16:59:34::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:34::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dc
TRACE::2021-02-02.16:59:34::SCWBDomain::c_v1_7/src'

TRACE::2021-02-02.16:59:34::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-02-02.16:59:34::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc
TRACE::2021-02-02.16:59:34::SCWBDomain::_v1_7/src'

TRACE::2021-02-02.16:59:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-02.16:59:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-02.16:59:34::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-02.16:59:34::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:34::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v
TRACE::2021-02-02.16:59:34::SCWBDomain::2_9/src'

TRACE::2021-02-02.16:59:34::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-02-02.16:59:34::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2
TRACE::2021-02-02.16:59:34::SCWBDomain::_9/src'

TRACE::2021-02-02.16:59:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-02.16:59:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-02.16:59:34::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-02.16:59:34::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:34::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src
TRACE::2021-02-02.16:59:34::SCWBDomain::'

TRACE::2021-02-02.16:59:34::SCWBDomain::"Compiling ddrps"

TRACE::2021-02-02.16:59:34::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'
TRACE::2021-02-02.16:59:34::SCWBDomain::

TRACE::2021-02-02.16:59:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-02.16:59:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.16:59:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.16:59:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-02.16:59:34::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/sr
TRACE::2021-02-02.16:59:34::SCWBDomain::c'

TRACE::2021-02-02.16:59:34::SCWBDomain::"Compiling devcfg"

TRACE::2021-02-02.16:59:35::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src
TRACE::2021-02-02.16:59:35::SCWBDomain::'

TRACE::2021-02-02.16:59:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-02.16:59:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-02.16:59:35::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-02.16:59:35::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:35::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src
TRACE::2021-02-02.16:59:35::SCWBDomain::'

TRACE::2021-02-02.16:59:35::SCWBDomain::"Compiling dmaps"

TRACE::2021-02-02.16:59:35::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'
TRACE::2021-02-02.16:59:35::SCWBDomain::

TRACE::2021-02-02.16:59:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-02.16:59:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.16:59:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.16:59:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-02.16:59:36::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/sr
TRACE::2021-02-02.16:59:36::SCWBDomain::c'

TRACE::2021-02-02.16:59:36::SCWBDomain::"Compiling gpiops"

TRACE::2021-02-02.16:59:37::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src
TRACE::2021-02-02.16:59:37::SCWBDomain::'

TRACE::2021-02-02.16:59:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-02.16:59:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.16:59:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.16:59:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-02.16:59:37::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/sr
TRACE::2021-02-02.16:59:37::SCWBDomain::c'

TRACE::2021-02-02.16:59:37::SCWBDomain::"Compiling scugic"

TRACE::2021-02-02.16:59:38::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src
TRACE::2021-02-02.16:59:38::SCWBDomain::'

TRACE::2021-02-02.16:59:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-02.16:59:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-02.16:59:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-02.16:59:38::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:38::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/
TRACE::2021-02-02.16:59:38::SCWBDomain::src'

TRACE::2021-02-02.16:59:38::SCWBDomain::"Compiling scutimer"

TRACE::2021-02-02.16:59:38::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/s
TRACE::2021-02-02.16:59:38::SCWBDomain::rc'

TRACE::2021-02-02.16:59:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-02.16:59:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.16:59:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.16:59:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-02.16:59:38::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/sr
TRACE::2021-02-02.16:59:38::SCWBDomain::c'

TRACE::2021-02-02.16:59:38::SCWBDomain::"Compiling scuwdt"

TRACE::2021-02-02.16:59:38::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src
TRACE::2021-02-02.16:59:38::SCWBDomain::'

TRACE::2021-02-02.16:59:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-02.16:59:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-02.16:59:38::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-02.16:59:38::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:39::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_
TRACE::2021-02-02.16:59:39::SCWBDomain::2/src'

TRACE::2021-02-02.16:59:39::SCWBDomain::"Compiling standalone"

TRACE::2021-02-02.16:59:42::SCWBDomain::make[3]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_
TRACE::2021-02-02.16:59:42::SCWBDomain::2/src/profile'

TRACE::2021-02-02.16:59:42::SCWBDomain::make[3]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2
TRACE::2021-02-02.16:59:42::SCWBDomain::/src/profile'

TRACE::2021-02-02.16:59:42::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2
TRACE::2021-02-02.16:59:42::SCWBDomain::/src'

TRACE::2021-02-02.16:59:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2021-02-02.16:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.16:59:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.16:59:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-02.16:59:42::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_11/sr
TRACE::2021-02-02.16:59:42::SCWBDomain::c'

TRACE::2021-02-02.16:59:42::SCWBDomain::"Compiling ttcps"

TRACE::2021-02-02.16:59:42::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_11/src
TRACE::2021-02-02.16:59:42::SCWBDomain::'

TRACE::2021-02-02.16:59:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-02.16:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.16:59:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.16:59:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-02.16:59:43::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/sr
TRACE::2021-02-02.16:59:43::SCWBDomain::c'

TRACE::2021-02-02.16:59:43::SCWBDomain::"Compiling uartps"

TRACE::2021-02-02.16:59:43::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src
TRACE::2021-02-02.16:59:43::SCWBDomain::'

TRACE::2021-02-02.16:59:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-02.16:59:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.16:59:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.16:59:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-02.16:59:43::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/sr
TRACE::2021-02-02.16:59:43::SCWBDomain::c'

TRACE::2021-02-02.16:59:43::SCWBDomain::"Compiling xadcps"

TRACE::2021-02-02.16:59:44::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src
TRACE::2021-02-02.16:59:44::SCWBDomain::'

TRACE::2021-02-02.16:59:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-02.16:59:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.16:59:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.16:59:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-02.16:59:45::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/sr
TRACE::2021-02-02.16:59:45::SCWBDomain::c'

TRACE::2021-02-02.16:59:45::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-02-02.16:59:45::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src
TRACE::2021-02-02.16:59:45::SCWBDomain::'

TRACE::2021-02-02.16:59:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-02-02.16:59:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.16:59:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.16:59:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-02.16:59:45::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/sr
TRACE::2021-02-02.16:59:45::SCWBDomain::c'

TRACE::2021-02-02.16:59:45::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src
TRACE::2021-02-02.16:59:45::SCWBDomain::'

TRACE::2021-02-02.16:59:45::SCWBDomain::'Finished building libraries'

TRACE::2021-02-02.16:59:45::SCWBDomain::make[1]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-02-02.16:59:45::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-02-02.16:59:45::SCWBDomain::exa9_0/include -I.

TRACE::2021-02-02.16:59:45::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-02.16:59:45::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-02.16:59:45::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-02.16:59:45::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-02.16:59:45::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-02-02.16:59:45::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-02.16:59:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-02.16:59:46::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-02.16:59:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-02-02.16:59:46::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-02.16:59:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-02.16:59:46::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-02.16:59:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-02.16:59:46::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-02.16:59:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-02.16:59:46::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-02.16:59:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-02-02.16:59:46::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-02.16:59:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-02.16:59:46::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-02.16:59:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-02-02.16:59:47::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-02.16:59:47::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-02-02.16:59:47::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-02-02.16:59:47::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-02-02.16:59:47::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                 -Wl,--gc-sections -
TRACE::2021-02-02.16:59:47::SCWBDomain::Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-02-02.16:59:47::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-02.16:59:47::SCWSystem::Not a boot domain 
LOG::2021-02-02.16:59:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-02.16:59:47::SCWDomain::Generating domain artifcats
TRACE::2021-02-02.16:59:47::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-02.16:59:47::SCWMssOS::Copying the qemu file from  D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Master_Thesis/Vitis_workspace/Hw01/export/Hw01/sw/Hw01/qemu/
TRACE::2021-02-02.16:59:47::SCWMssOS::Copying the qemu file from  D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Master_Thesis/Vitis_workspace/Hw01/export/Hw01/sw/Hw01/standalone_domain/qemu/
TRACE::2021-02-02.16:59:47::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-02.16:59:47::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:47::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:47::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:47::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.16:59:47::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.16:59:47::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.16:59:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.16:59:47::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.16:59:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.16:59:47::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:47::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.16:59:47::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:47::SCWMssOS::Completed writing the mss file at D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-02.16:59:47::SCWMssOS::Mss edits present, copying mssfile into export location D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.16:59:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-02.16:59:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-02.16:59:47::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-02-02.16:59:47::SCWMssOS::doing bsp build ... 
TRACE::2021-02-02.16:59:47::SCWMssOS::System Command Ran  D: & cd  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-02-02.16:59:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-02.16:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-02.16:59:47::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-02.16:59:47::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-02.16:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-02.16:59:47::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-02.16:59:47::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-02.16:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-02.16:59:47::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-02.16:59:47::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-02.16:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-02.16:59:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-02.16:59:47::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-02.16:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.16:59:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.16:59:47::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-02.16:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-02.16:59:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-02.16:59:47::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-02.16:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.16:59:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.16:59:47::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-02.16:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.16:59:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.16:59:47::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-02.16:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-02.16:59:47::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-02.16:59:47::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-02.16:59:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.16:59:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.16:59:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-02.16:59:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-02.16:59:48::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-02.16:59:48::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2021-02-02.16:59:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.16:59:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.16:59:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-02.16:59:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.16:59:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.16:59:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-02.16:59:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.16:59:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.16:59:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-02.16:59:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-02.16:59:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-02.16:59:48::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:48::SCWMssOS::"Compiling axidma"

TRACE::2021-02-02.16:59:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-02.16:59:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-02.16:59:49::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-02.16:59:49::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:49::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-02-02.16:59:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-02.16:59:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-02.16:59:49::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-02.16:59:49::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:49::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-02-02.16:59:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-02.16:59:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-02.16:59:49::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-02.16:59:49::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:49::SCWMssOS::"Compiling ddrps"

TRACE::2021-02-02.16:59:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-02.16:59:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.16:59:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.16:59:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-02.16:59:49::SCWMssOS::"Compiling devcfg"

TRACE::2021-02-02.16:59:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-02.16:59:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-02.16:59:50::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-02.16:59:50::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:50::SCWMssOS::"Compiling dmaps"

TRACE::2021-02-02.16:59:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-02.16:59:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.16:59:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.16:59:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-02.16:59:51::SCWMssOS::"Compiling gpiops"

TRACE::2021-02-02.16:59:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-02.16:59:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.16:59:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.16:59:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-02.16:59:52::SCWMssOS::"Compiling scugic"

TRACE::2021-02-02.16:59:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-02.16:59:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-02.16:59:53::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-02.16:59:53::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:53::SCWMssOS::"Compiling scutimer"

TRACE::2021-02-02.16:59:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-02.16:59:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.16:59:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.16:59:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-02.16:59:53::SCWMssOS::"Compiling scuwdt"

TRACE::2021-02-02.16:59:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-02.16:59:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-02.16:59:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-02.16:59:54::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-02.16:59:54::SCWMssOS::"Compiling standalone"

TRACE::2021-02-02.16:59:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2021-02-02.16:59:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.16:59:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.16:59:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-02.16:59:57::SCWMssOS::"Compiling ttcps"

TRACE::2021-02-02.16:59:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-02.16:59:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.16:59:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.16:59:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-02.16:59:58::SCWMssOS::"Compiling uartps"

TRACE::2021-02-02.16:59:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-02.16:59:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.16:59:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.16:59:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-02.16:59:59::SCWMssOS::"Compiling xadcps"

TRACE::2021-02-02.17:00:00::SCWMssOS::'Finished building libraries'

TRACE::2021-02-02.17:00:00::SCWMssOS::Copying to export directory.
TRACE::2021-02-02.17:00:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-02.17:00:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-02.17:00:00::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-02.17:00:00::SCWSystem::Completed Processing the sysconfig Hw01
LOG::2021-02-02.17:00:00::SCWPlatform::Completed generating the artifacts for system configuration Hw01
TRACE::2021-02-02.17:00:00::SCWPlatform::Started preparing the platform 
TRACE::2021-02-02.17:00:00::SCWSystem::Writing the bif file for system config Hw01
TRACE::2021-02-02.17:00:00::SCWSystem::dir created 
TRACE::2021-02-02.17:00:00::SCWSystem::Writing the bif 
TRACE::2021-02-02.17:00:00::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-02.17:00:00::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-02.17:00:00::SCWPlatform::Completed generating the platform
TRACE::2021-02-02.17:00:00::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:00:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.17:00:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.17:00:00::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.17:00:00::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:00:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.17:00:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.17:00:00::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.17:00:00::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:00:00::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:00:00::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:00:00::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:00:00::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:00:00::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:00:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.17:00:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.17:00:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:00:00::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:00:00::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:00:00::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:00:00::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:00:00::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:00:00::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:00:00::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:00:00::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:00:00::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:00:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.17:00:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.17:00:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:00:00::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:00:00::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:00:00::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:00:00::SCWWriter::formatted JSON is {
	"platformName":	"Hw01",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hw01",
	"platHandOff":	"D:/Master_Thesis/Vivado/HwProj/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hw01",
	"systems":	[{
			"systemName":	"Hw01",
			"systemDesc":	"Hw01",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hw01",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"68fd5a03c242d148fc6f297803e138dd",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d90e559d7fcd3896f2873ff55e35f16e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-02.17:00:00::SCWPlatform::updated the xpfm file.
TRACE::2021-02-02.17:00:00::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:00:00::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:00:00::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:00:00::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:00:00::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:00:00::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:00:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.17:00:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.17:00:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:00:00::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:00:00::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:00:00::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:03:29::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:29::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:29::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:32::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:03:32::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:32::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:03:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-02.17:03:34::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2021-02-02.17:03:34::SCWReader::Active system found as  Hw01
TRACE::2021-02-02.17:03:34::SCWReader::Handling sysconfig Hw01
TRACE::2021-02-02.17:03:34::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-02.17:03:34::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-02.17:03:34::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-02.17:03:34::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:34::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:34::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:34::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:03:34::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:34::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:03:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-02.17:03:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-02.17:03:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:03:34::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:34::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:34::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:34::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:03:34::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:34::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:03:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-02.17:03:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-02.17:03:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:03:34::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:34::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:34::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:34::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:03:34::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:34::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:03:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-02.17:03:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-02.17:03:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:03:34::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-02-02.17:03:34::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:34::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:34::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:34::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:03:34::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:34::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:03:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-02.17:03:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-02.17:03:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:03:34::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:03:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-02.17:03:34::SCWMssOS::No sw design opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:03:34::SCWMssOS::mss exists loading the mss file  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:03:34::SCWMssOS::Opened the sw design from mss  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:03:34::SCWMssOS::Adding the swdes entry D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-02.17:03:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-02.17:03:34::SCWMssOS::Opened the sw design.  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:03:34::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:34::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:34::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:34::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:03:35::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:03:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-02.17:03:35::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-02.17:03:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:03:35::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:03:35::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:03:35::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:03:35::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-02.17:03:35::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:03:35::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:03:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-02.17:03:35::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-02.17:03:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:03:35::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:03:35::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:03:35::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:03:35::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-02.17:03:35::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:03:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.17:03:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.17:03:35::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.17:03:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-02.17:03:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-02.17:03:35::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:03:35::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:03:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-02.17:03:35::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-02.17:03:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:03:35::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:03:35::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:03:35::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:03:35::SCWReader::No isolation master present  
TRACE::2021-02-02.17:03:35::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-02.17:03:35::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-02.17:03:35::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-02.17:03:35::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:03:35::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:03:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-02.17:03:35::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-02.17:03:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:03:35::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:03:35::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:03:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-02.17:03:35::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-02.17:03:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:03:35::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:03:35::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:03:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-02.17:03:35::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-02.17:03:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:03:35::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:03:35::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:03:35::SCWMssOS::No sw design opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:03:35::SCWMssOS::mss exists loading the mss file  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:03:35::SCWMssOS::Opened the sw design from mss  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:03:35::SCWMssOS::Adding the swdes entry D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-02.17:03:35::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-02.17:03:35::SCWMssOS::Opened the sw design.  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:03:35::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:03:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.17:03:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.17:03:35::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.17:03:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-02.17:03:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-02.17:03:35::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:03:35::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:03:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:03:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-02.17:03:35::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-02.17:03:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:03:35::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:03:35::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:03:35::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:03:35::SCWReader::No isolation master present  
LOG::2021-02-02.17:04:27::SCWPlatform::Started generating the artifacts platform Hw01
TRACE::2021-02-02.17:04:27::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-02.17:04:27::SCWPlatform::Started generating the artifacts for system configuration Hw01
LOG::2021-02-02.17:04:28::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-02.17:04:28::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-02.17:04:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-02.17:04:28::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-02-02.17:04:28::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-02.17:04:28::SCWSystem::Not a boot domain 
LOG::2021-02-02.17:04:28::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-02.17:04:28::SCWDomain::Generating domain artifcats
TRACE::2021-02-02.17:04:28::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-02.17:04:28::SCWMssOS::Copying the qemu file from  D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Master_Thesis/Vitis_workspace/Hw01/export/Hw01/sw/Hw01/qemu/
TRACE::2021-02-02.17:04:28::SCWMssOS::Copying the qemu file from  D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Master_Thesis/Vitis_workspace/Hw01/export/Hw01/sw/Hw01/standalone_domain/qemu/
TRACE::2021-02-02.17:04:28::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-02.17:04:28::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:04:28::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:04:28::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:04:28::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:04:28::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:04:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:04:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-02.17:04:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-02.17:04:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:04:28::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:04:28::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:04:28::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:04:28::SCWMssOS::Completed writing the mss file at D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-02.17:04:28::SCWMssOS::Mss edits present, copying mssfile into export location D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:04:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-02.17:04:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-02.17:04:28::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-02-02.17:04:28::SCWMssOS::skipping the bsp build ... 
TRACE::2021-02-02.17:04:28::SCWMssOS::Copying to export directory.
TRACE::2021-02-02.17:04:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-02.17:04:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-02.17:04:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-02.17:04:28::SCWSystem::Completed Processing the sysconfig Hw01
LOG::2021-02-02.17:04:28::SCWPlatform::Completed generating the artifacts for system configuration Hw01
TRACE::2021-02-02.17:04:28::SCWPlatform::Started preparing the platform 
TRACE::2021-02-02.17:04:28::SCWSystem::Writing the bif file for system config Hw01
TRACE::2021-02-02.17:04:28::SCWSystem::dir created 
TRACE::2021-02-02.17:04:28::SCWSystem::Writing the bif 
TRACE::2021-02-02.17:04:28::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-02.17:04:28::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-02.17:04:28::SCWPlatform::Completed generating the platform
TRACE::2021-02-02.17:04:28::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:04:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.17:04:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.17:04:28::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.17:04:28::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:04:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.17:04:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.17:04:28::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.17:04:28::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:04:28::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:04:28::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:04:28::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:04:28::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:04:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:04:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-02.17:04:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-02.17:04:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:04:28::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:04:28::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:04:28::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:04:28::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:04:28::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:04:28::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:04:28::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:04:28::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:04:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:04:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-02.17:04:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-02.17:04:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:04:28::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:04:28::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:04:28::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:04:28::SCWWriter::formatted JSON is {
	"platformName":	"Hw01",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hw01",
	"platHandOff":	"D:/Master_Thesis/Vivado/HwProj/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hw01",
	"systems":	[{
			"systemName":	"Hw01",
			"systemDesc":	"Hw01",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hw01",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"68fd5a03c242d148fc6f297803e138dd",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d90e559d7fcd3896f2873ff55e35f16e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-02.17:04:28::SCWPlatform::updated the xpfm file.
TRACE::2021-02-02.17:04:28::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:04:28::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:04:28::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:04:28::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:04:28::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:04:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:04:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-02.17:04:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-02.17:04:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:04:28::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:04:28::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:04:28::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:21::SCWPlatform::Clearing the existing platform
TRACE::2021-02-02.17:08:21::SCWSystem::Clearing the existing sysconfig
TRACE::2021-02-02.17:08:21::SCWBDomain::clearing the fsbl build
TRACE::2021-02-02.17:08:21::SCWMssOS::Removing the swdes entry for  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:21::SCWMssOS::Removing the swdes entry for  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:21::SCWSystem::Clearing the domains completed.
TRACE::2021-02-02.17:08:21::SCWPlatform::Clearing the opened hw db.
TRACE::2021-02-02.17:08:21::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:21::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:21::SCWPlatform:: Platform location is D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:21::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:21::SCWPlatform::Removing the HwDB with name D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:21::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:21::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:21::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:21::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:21::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-02.17:08:24::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2021-02-02.17:08:24::SCWReader::Active system found as  Hw01
TRACE::2021-02-02.17:08:24::SCWReader::Handling sysconfig Hw01
TRACE::2021-02-02.17:08:24::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-02.17:08:24::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-02.17:08:24::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-02.17:08:24::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:24::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-02.17:08:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-02.17:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:24::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:24::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-02.17:08:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-02.17:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:24::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:24::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-02.17:08:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-02.17:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:24::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-02-02.17:08:24::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:24::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-02.17:08:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-02.17:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:24::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-02.17:08:24::SCWMssOS::No sw design opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:24::SCWMssOS::mss exists loading the mss file  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:24::SCWMssOS::Opened the sw design from mss  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:24::SCWMssOS::Adding the swdes entry D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-02.17:08:24::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-02.17:08:24::SCWMssOS::Opened the sw design.  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:24::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:24::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-02.17:08:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-02.17:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:24::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:24::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:08:24::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:24::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-02.17:08:24::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:24::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:24::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-02.17:08:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-02.17:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:24::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:24::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:08:24::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:24::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-02.17:08:25::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.17:08:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.17:08:25::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.17:08:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-02.17:08:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-02.17:08:25::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:25::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:25::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:25::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:25::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-02.17:08:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-02.17:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:25::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:08:25::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:25::SCWReader::No isolation master present  
TRACE::2021-02-02.17:08:25::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-02.17:08:25::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-02.17:08:25::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-02.17:08:25::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:25::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:25::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:25::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:25::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-02.17:08:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-02.17:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:25::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:25::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:25::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:25::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:25::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-02.17:08:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-02.17:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:25::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:25::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:25::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:25::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:25::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-02.17:08:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-02.17:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:25::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:08:25::SCWMssOS::No sw design opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:25::SCWMssOS::mss exists loading the mss file  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:25::SCWMssOS::Opened the sw design from mss  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:25::SCWMssOS::Adding the swdes entry D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-02.17:08:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-02.17:08:25::SCWMssOS::Opened the sw design.  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:25::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.17:08:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.17:08:25::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.17:08:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-02.17:08:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-02.17:08:25::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:25::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:25::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:25::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:25::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-02.17:08:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-02.17:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:25::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:25::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:08:25::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:25::SCWReader::No isolation master present  
TRACE::2021-02-02.17:08:28::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:28::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:28::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:28::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:28::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-02.17:08:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-02.17:08:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:28::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:28::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:28::SCWPlatform:: Platform location is D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa
TRACE::2021-02-02.17:08:28::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:31::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-02-02.17:08:31::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:31::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-02.17:08:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-02.17:08:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:31::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:31::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-02.17:08:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-02.17:08:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:31::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:31::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:08:31::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:31::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa
TRACE::2021-02-02.17:08:31::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:31::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.17:08:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:31::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-02-02.17:08:31::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:31::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-02.17:08:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-02.17:08:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:31::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:31::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-02.17:08:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-02.17:08:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:31::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:31::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:08:31::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:31::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa
TRACE::2021-02-02.17:08:31::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:31::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.17:08:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:31::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.17:08:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.17:08:31::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.17:08:31::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-02-02.17:08:31::SCWMssOS::Removing the swdes entry for  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:31::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.17:08:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.17:08:31::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.17:08:31::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-02-02.17:08:31::SCWMssOS::Removing the swdes entry for  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:31::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:31::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-02.17:08:34::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2021-02-02.17:08:34::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:34::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:34::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:34::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:34::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:34::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.17:08:34::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.17:08:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:34::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-02.17:08:34::SCWMssOS::No sw design opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:34::SCWMssOS::mss exists loading the mss file  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:34::SCWMssOS::Opened the sw design from mss  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:34::SCWMssOS::Adding the swdes entry D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-02.17:08:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-02.17:08:34::SCWMssOS::Opened the sw design.  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:34::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.17:08:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.17:08:34::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.17:08:34::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:34::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-02.17:08:34::SCWMssOS::Writing the mss file completed D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:34::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.17:08:34::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:34::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:34::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:34::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:34::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:34::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.17:08:34::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.17:08:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:34::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:34::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:08:34::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:34::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:34::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:34::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:34::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:34::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:34::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.17:08:34::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.17:08:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:34::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:34::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:08:34::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:34::SCWWriter::formatted JSON is {
	"platformName":	"Hw01",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hw01",
	"platHandOff":	"D:/Master_Thesis/Vivado/HwProj/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hw01",
	"systems":	[{
			"systemName":	"Hw01",
			"systemDesc":	"Hw01",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hw01",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"68fd5a03c242d148fc6f297803e138dd",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d90e559d7fcd3896f2873ff55e35f16e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-02-02.17:08:40::SCWPlatform::Started generating the artifacts platform Hw01
TRACE::2021-02-02.17:08:40::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-02.17:08:40::SCWPlatform::Started generating the artifacts for system configuration Hw01
LOG::2021-02-02.17:08:40::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-02.17:08:40::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-02.17:08:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-02.17:08:40::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-02-02.17:08:40::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-02.17:08:40::SCWSystem::Not a boot domain 
LOG::2021-02-02.17:08:40::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-02.17:08:40::SCWDomain::Generating domain artifcats
TRACE::2021-02-02.17:08:40::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-02.17:08:40::SCWMssOS::Copying the qemu file from  D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Master_Thesis/Vitis_workspace/Hw01/export/Hw01/sw/Hw01/qemu/
TRACE::2021-02-02.17:08:40::SCWMssOS::Copying the qemu file from  D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Master_Thesis/Vitis_workspace/Hw01/export/Hw01/sw/Hw01/standalone_domain/qemu/
TRACE::2021-02-02.17:08:40::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-02.17:08:40::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:40::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:40::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:40::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:40::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:40::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.17:08:40::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.17:08:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:40::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:40::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:08:40::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:40::SCWMssOS::Completed writing the mss file at D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-02.17:08:40::SCWMssOS::Mss edits present, copying mssfile into export location D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-02.17:08:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-02.17:08:40::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-02-02.17:08:40::SCWMssOS::skipping the bsp build ... 
TRACE::2021-02-02.17:08:40::SCWMssOS::Copying to export directory.
TRACE::2021-02-02.17:08:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-02.17:08:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-02.17:08:40::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-02.17:08:40::SCWSystem::Completed Processing the sysconfig Hw01
LOG::2021-02-02.17:08:40::SCWPlatform::Completed generating the artifacts for system configuration Hw01
TRACE::2021-02-02.17:08:40::SCWPlatform::Started preparing the platform 
TRACE::2021-02-02.17:08:40::SCWSystem::Writing the bif file for system config Hw01
TRACE::2021-02-02.17:08:40::SCWSystem::dir created 
TRACE::2021-02-02.17:08:40::SCWSystem::Writing the bif 
TRACE::2021-02-02.17:08:40::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-02.17:08:40::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-02.17:08:40::SCWPlatform::Completed generating the platform
TRACE::2021-02-02.17:08:40::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.17:08:40::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.17:08:40::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.17:08:40::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.17:08:40::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.17:08:41::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.17:08:41::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:41::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:41::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:41::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:41::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.17:08:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.17:08:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:41::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:41::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:08:41::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.17:08:41::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:41::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:41::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:41::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:41::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.17:08:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.17:08:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:41::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:41::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:08:41::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:41::SCWWriter::formatted JSON is {
	"platformName":	"Hw01",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hw01",
	"platHandOff":	"D:/Master_Thesis/Vivado/HwProj/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hw01",
	"systems":	[{
			"systemName":	"Hw01",
			"systemDesc":	"Hw01",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hw01",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"68fd5a03c242d148fc6f297803e138dd",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d90e559d7fcd3896f2873ff55e35f16e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-02.17:08:41::SCWPlatform::updated the xpfm file.
TRACE::2021-02-02.17:08:41::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:41::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:41::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:41::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-02.17:08:41::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-02.17:08:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.17:08:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.17:08:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.17:08:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.17:08:41::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.17:08:41::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.17:08:41::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:37:35::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:35::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:35::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:37::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:37::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-03.17:37:40::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWReader::Active system found as  Hw01
TRACE::2021-02-03.17:37:40::SCWReader::Handling sysconfig Hw01
TRACE::2021-02-03.17:37:40::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-03.17:37:40::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-03.17:37:40::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:40::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:40::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:40::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:40::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:40::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:40::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-03.17:37:40::SCWMssOS::No sw design opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:40::SCWMssOS::mss exists loading the mss file  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:40::SCWMssOS::Opened the sw design from mss  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:40::SCWMssOS::Adding the swdes entry D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-03.17:37:40::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-03.17:37:40::SCWMssOS::Opened the sw design.  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:40::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:40::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:40::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.17:37:40::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:40::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:40::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:40::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:40::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.17:37:40::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:40::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-03.17:37:40::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-03.17:37:40::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-03.17:37:40::SCWMssOS::Commit changes completed.
TRACE::2021-02-03.17:37:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-03.17:37:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:40::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:40::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:40::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.17:37:40::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:40::SCWReader::No isolation master present  
TRACE::2021-02-03.17:37:40::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-03.17:37:40::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-03.17:37:40::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:40::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:40::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:40::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:40::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:37:40::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.17:37:40::SCWMssOS::No sw design opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:37:40::SCWMssOS::mss exists loading the mss file  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:37:40::SCWMssOS::Opened the sw design from mss  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:37:40::SCWMssOS::Adding the swdes entry D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-03.17:37:40::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-03.17:37:40::SCWMssOS::Opened the sw design.  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:37:40::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:37:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-03.17:37:40::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-03.17:37:40::SCWMssOS::Commit changes completed.
TRACE::2021-02-03.17:37:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-03.17:37:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:40::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:40::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-03.17:37:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:40::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:37:40::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.17:37:40::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:37:40::SCWReader::No isolation master present  
TRACE::2021-02-03.17:37:49::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:49::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:49::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:49::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:49::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-03.17:37:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-03.17:37:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:49::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:49::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:49::SCWPlatform:: Platform location is D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa
TRACE::2021-02-03.17:37:49::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:51::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-02-03.17:37:51::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:51::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:51::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:51::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:51::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:51::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-03.17:37:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-03.17:37:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:52::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:52::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-03.17:37:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-03.17:37:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:52::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:52::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.17:37:52::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:52::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa
TRACE::2021-02-03.17:37:52::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:52::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-03.17:37:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:52::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-02-03.17:37:52::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:52::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-03.17:37:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-03.17:37:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:52::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:52::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-03.17:37:52::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-03.17:37:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:52::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:37:52::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.17:37:52::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:37:52::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa
TRACE::2021-02-03.17:37:52::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:52::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-03.17:37:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:52::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-03.17:37:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-03.17:37:52::SCWMssOS::Commit changes completed.
TRACE::2021-02-03.17:37:52::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-02-03.17:37:52::SCWMssOS::Removing the swdes entry for  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:52::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:37:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-03.17:37:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-03.17:37:52::SCWMssOS::Commit changes completed.
TRACE::2021-02-03.17:37:52::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-02-03.17:37:52::SCWMssOS::Removing the swdes entry for  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:37:52::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:52::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:52::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-03.17:37:54::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2021-02-03.17:37:54::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:54::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:54::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:54::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:54::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-02-03.17:37:54::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-02-03.17:37:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:54::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-03.17:37:54::SCWMssOS::No sw design opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:54::SCWMssOS::mss exists loading the mss file  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:54::SCWMssOS::Opened the sw design from mss  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:54::SCWMssOS::Adding the swdes entry D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-03.17:37:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-03.17:37:54::SCWMssOS::Opened the sw design.  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:54::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-03.17:37:54::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-03.17:37:54::SCWMssOS::Commit changes completed.
TRACE::2021-02-03.17:37:54::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:37:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-03.17:37:54::SCWMssOS::Writing the mss file completed D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:37:54::SCWMssOS::Commit changes completed.
TRACE::2021-02-03.17:37:54::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:54::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:54::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:54::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:54::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-02-03.17:37:54::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-02-03.17:37:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:55::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:55::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.17:37:55::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:37:55::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:55::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:55::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:55::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:37:55::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:37:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:37:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-02-03.17:37:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-02-03.17:37:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:37:55::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:37:55::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.17:37:55::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:37:55::SCWWriter::formatted JSON is {
	"platformName":	"Hw01",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hw01",
	"platHandOff":	"D:/Master_Thesis/Vivado/HwProj/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hw01",
	"systems":	[{
			"systemName":	"Hw01",
			"systemDesc":	"Hw01",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hw01",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"68fd5a03c242d148fc6f297803e138dd",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d90e559d7fcd3896f2873ff55e35f16e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-02-03.17:38:02::SCWPlatform::Started generating the artifacts platform Hw01
TRACE::2021-02-03.17:38:02::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-03.17:38:02::SCWPlatform::Started generating the artifacts for system configuration Hw01
LOG::2021-02-03.17:38:02::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-03.17:38:02::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-03.17:38:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-03.17:38:02::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-02-03.17:38:02::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:38:02::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:38:02::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:38:02::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:38:02::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:38:02::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:38:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-02-03.17:38:02::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-02-03.17:38:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:38:02::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:38:02::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.17:38:02::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:38:02::SCWBDomain::Completed writing the mss file at D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-02-03.17:38:02::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-03.17:38:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-03.17:38:02::SCWBDomain::System Command Ran  D:&  cd  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl & make 
TRACE::2021-02-03.17:38:02::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-02-03.17:38:02::SCWBDomain::exa9_0/include -I.

TRACE::2021-02-03.17:38:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-03.17:38:03::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-03.17:38:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-02-03.17:38:03::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-03.17:38:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-02-03.17:38:03::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-03.17:38:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-03.17:38:03::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-03.17:38:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-03.17:38:03::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-03.17:38:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-03.17:38:04::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-03.17:38:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-02-03.17:38:04::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-03.17:38:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-03.17:38:04::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-03.17:38:04::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o
TRACE::2021-02-03.17:38:04::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-02-03.17:38:04::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-02-03.17:38:04::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                 -Wl,--gc-sections -
TRACE::2021-02-03.17:38:04::SCWBDomain::Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-02-03.17:38:04::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-03.17:38:04::SCWSystem::Not a boot domain 
LOG::2021-02-03.17:38:04::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-03.17:38:04::SCWDomain::Generating domain artifcats
TRACE::2021-02-03.17:38:04::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-03.17:38:04::SCWMssOS::Copying the qemu file from  D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Master_Thesis/Vitis_workspace/Hw01/export/Hw01/sw/Hw01/qemu/
TRACE::2021-02-03.17:38:04::SCWMssOS::Copying the qemu file from  D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Master_Thesis/Vitis_workspace/Hw01/export/Hw01/sw/Hw01/standalone_domain/qemu/
TRACE::2021-02-03.17:38:04::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-03.17:38:04::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:38:04::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:38:04::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:38:04::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:38:04::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:38:04::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:38:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-02-03.17:38:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-02-03.17:38:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:38:04::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:38:04::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.17:38:04::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:38:04::SCWMssOS::Completed writing the mss file at D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-03.17:38:04::SCWMssOS::Mss edits present, copying mssfile into export location D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:38:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-03.17:38:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-03.17:38:04::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-02-03.17:38:04::SCWMssOS::doing bsp build ... 
TRACE::2021-02-03.17:38:04::SCWMssOS::System Command Ran  D: & cd  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-02-03.17:38:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-03.17:38:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-03.17:38:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-03.17:38:04::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-03.17:38:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-03.17:38:05::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-03.17:38:05::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-03.17:38:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-03.17:38:05::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-03.17:38:05::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-03.17:38:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-03.17:38:05::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-03.17:38:05::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-03.17:38:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.17:38:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.17:38:05::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-03.17:38:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-03.17:38:05::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-03.17:38:05::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-03.17:38:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.17:38:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.17:38:05::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-03.17:38:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.17:38:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.17:38:05::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-03.17:38:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-03.17:38:05::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-03.17:38:05::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-03.17:38:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.17:38:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.17:38:05::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-03.17:38:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-03.17:38:05::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-03.17:38:05::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2021-02-03.17:38:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.17:38:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.17:38:06::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-03.17:38:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.17:38:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.17:38:06::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-03.17:38:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.17:38:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.17:38:06::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-03.17:38:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-03.17:38:06::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-03.17:38:06::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:06::SCWMssOS::"Compiling axidma"

TRACE::2021-02-03.17:38:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-03.17:38:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-03.17:38:07::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-03.17:38:07::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:07::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-02-03.17:38:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-03.17:38:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-03.17:38:07::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-03.17:38:07::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:07::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-02-03.17:38:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-03.17:38:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-03.17:38:07::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-03.17:38:07::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:07::SCWMssOS::"Compiling ddrps"

TRACE::2021-02-03.17:38:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-03.17:38:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.17:38:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.17:38:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-03.17:38:07::SCWMssOS::"Compiling devcfg"

TRACE::2021-02-03.17:38:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-03.17:38:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-03.17:38:08::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-03.17:38:08::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:08::SCWMssOS::"Compiling dmaps"

TRACE::2021-02-03.17:38:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-03.17:38:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.17:38:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.17:38:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-03.17:38:09::SCWMssOS::"Compiling gpiops"

TRACE::2021-02-03.17:38:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-03.17:38:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.17:38:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.17:38:10::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-03.17:38:10::SCWMssOS::"Compiling scugic"

TRACE::2021-02-03.17:38:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-03.17:38:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-03.17:38:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-03.17:38:11::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:11::SCWMssOS::"Compiling scutimer"

TRACE::2021-02-03.17:38:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-03.17:38:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.17:38:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.17:38:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-03.17:38:12::SCWMssOS::"Compiling scuwdt"

TRACE::2021-02-03.17:38:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-03.17:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-03.17:38:12::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-03.17:38:12::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-03.17:38:12::SCWMssOS::"Compiling standalone"

TRACE::2021-02-03.17:38:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2021-02-03.17:38:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.17:38:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.17:38:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-03.17:38:16::SCWMssOS::"Compiling ttcps"

TRACE::2021-02-03.17:38:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-03.17:38:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.17:38:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.17:38:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-03.17:38:16::SCWMssOS::"Compiling uartps"

TRACE::2021-02-03.17:38:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-03.17:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.17:38:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.17:38:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-03.17:38:17::SCWMssOS::"Compiling xadcps"

TRACE::2021-02-03.17:38:19::SCWMssOS::'Finished building libraries'

TRACE::2021-02-03.17:38:19::SCWMssOS::Copying to export directory.
TRACE::2021-02-03.17:38:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-03.17:38:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-03.17:38:19::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-03.17:38:19::SCWSystem::Completed Processing the sysconfig Hw01
LOG::2021-02-03.17:38:19::SCWPlatform::Completed generating the artifacts for system configuration Hw01
TRACE::2021-02-03.17:38:19::SCWPlatform::Started preparing the platform 
TRACE::2021-02-03.17:38:19::SCWSystem::Writing the bif file for system config Hw01
TRACE::2021-02-03.17:38:19::SCWSystem::dir created 
TRACE::2021-02-03.17:38:19::SCWSystem::Writing the bif 
TRACE::2021-02-03.17:38:19::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-03.17:38:19::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-03.17:38:19::SCWPlatform::Completed generating the platform
TRACE::2021-02-03.17:38:19::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:38:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-03.17:38:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-03.17:38:19::SCWMssOS::Commit changes completed.
TRACE::2021-02-03.17:38:19::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:38:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-03.17:38:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-03.17:38:19::SCWMssOS::Commit changes completed.
TRACE::2021-02-03.17:38:19::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:38:19::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:38:19::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:38:19::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:38:19::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:38:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:38:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-02-03.17:38:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-02-03.17:38:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:38:19::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:38:19::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.17:38:19::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.17:38:19::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:38:19::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:38:19::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:38:19::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:38:19::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:38:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:38:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-02-03.17:38:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-02-03.17:38:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:38:19::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:38:19::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.17:38:19::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:38:19::SCWWriter::formatted JSON is {
	"platformName":	"Hw01",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hw01",
	"platHandOff":	"D:/Master_Thesis/Vivado/HwProj/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hw01",
	"systems":	[{
			"systemName":	"Hw01",
			"systemDesc":	"Hw01",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hw01",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"68fd5a03c242d148fc6f297803e138dd",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d90e559d7fcd3896f2873ff55e35f16e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-03.17:38:19::SCWPlatform::updated the xpfm file.
TRACE::2021-02-03.17:38:19::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:38:19::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:38:19::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:38:19::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.17:38:19::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.17:38:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.17:38:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-02-03.17:38:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-02-03.17:38:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.17:38:19::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.17:38:19::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.17:38:19::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:47:25::SCWPlatform::Clearing the existing platform
TRACE::2021-02-03.18:47:25::SCWSystem::Clearing the existing sysconfig
TRACE::2021-02-03.18:47:25::SCWBDomain::clearing the fsbl build
TRACE::2021-02-03.18:47:25::SCWMssOS::Removing the swdes entry for  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:25::SCWMssOS::Removing the swdes entry for  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:47:25::SCWSystem::Clearing the domains completed.
TRACE::2021-02-03.18:47:25::SCWPlatform::Clearing the opened hw db.
TRACE::2021-02-03.18:47:25::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:25::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:25::SCWPlatform:: Platform location is D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:25::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:25::SCWPlatform::Removing the HwDB with name D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:25::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:25::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:25::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:25::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:25::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-03.18:47:28::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2021-02-03.18:47:28::SCWReader::Active system found as  Hw01
TRACE::2021-02-03.18:47:28::SCWReader::Handling sysconfig Hw01
TRACE::2021-02-03.18:47:28::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-03.18:47:28::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-03.18:47:28::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-03.18:47:28::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:28::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-03.18:47:28::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-03.18:47:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:28::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:28::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-03.18:47:28::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-03.18:47:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:28::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:28::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-03.18:47:28::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-03.18:47:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:28::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-02-03.18:47:28::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:28::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-03.18:47:28::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-03.18:47:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:28::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-03.18:47:28::SCWMssOS::No sw design opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:28::SCWMssOS::mss exists loading the mss file  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:28::SCWMssOS::Opened the sw design from mss  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:28::SCWMssOS::Adding the swdes entry D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-03.18:47:28::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-03.18:47:28::SCWMssOS::Opened the sw design.  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:28::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:28::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-03.18:47:28::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-03.18:47:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:28::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:28::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.18:47:28::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:28::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-03.18:47:28::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:28::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-03.18:47:28::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-03.18:47:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:28::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:28::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.18:47:28::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:28::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-03.18:47:28::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-03.18:47:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-03.18:47:28::SCWMssOS::Commit changes completed.
TRACE::2021-02-03.18:47:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-03.18:47:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-03.18:47:28::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:28::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-03.18:47:28::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-03.18:47:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:28::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:28::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.18:47:28::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:28::SCWReader::No isolation master present  
TRACE::2021-02-03.18:47:28::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-03.18:47:29::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-03.18:47:29::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-03.18:47:29::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:29::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:29::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:29::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:29::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:29::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-03.18:47:29::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-03.18:47:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:29::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:29::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:29::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:29::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:29::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:29::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-03.18:47:29::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-03.18:47:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:29::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:29::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:29::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:29::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:29::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:29::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-03.18:47:29::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-03.18:47:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:29::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:47:29::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.18:47:29::SCWMssOS::No sw design opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:47:29::SCWMssOS::mss exists loading the mss file  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:47:29::SCWMssOS::Opened the sw design from mss  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:47:29::SCWMssOS::Adding the swdes entry D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-03.18:47:29::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-03.18:47:29::SCWMssOS::Opened the sw design.  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:47:29::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:47:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-03.18:47:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-03.18:47:29::SCWMssOS::Commit changes completed.
TRACE::2021-02-03.18:47:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-03.18:47:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-03.18:47:29::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:29::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:29::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:29::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:29::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:29::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-03.18:47:29::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-03.18:47:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:29::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:47:29::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.18:47:29::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:47:29::SCWReader::No isolation master present  
TRACE::2021-02-03.18:47:35::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:35::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:35::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:35::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:35::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-03.18:47:35::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-03.18:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:35::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:35::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:35::SCWPlatform:: Platform location is D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa
TRACE::2021-02-03.18:47:35::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:39::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-02-03.18:47:39::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:39::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-03.18:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-03.18:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:39::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:39::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-03.18:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-03.18:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:39::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:39::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.18:47:39::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:39::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa
TRACE::2021-02-03.18:47:39::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:39::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-03.18:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:39::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-02-03.18:47:39::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:39::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-03.18:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-03.18:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:39::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:39::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-03.18:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-03.18:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:39::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:47:39::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.18:47:39::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:47:39::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa
TRACE::2021-02-03.18:47:39::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:39::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-03.18:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:39::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-03.18:47:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-03.18:47:39::SCWMssOS::Commit changes completed.
TRACE::2021-02-03.18:47:39::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-02-03.18:47:39::SCWMssOS::Removing the swdes entry for  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:39::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:47:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-03.18:47:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-03.18:47:39::SCWMssOS::Commit changes completed.
TRACE::2021-02-03.18:47:39::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-02-03.18:47:39::SCWMssOS::Removing the swdes entry for  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:47:39::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:39::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-03.18:47:43::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2021-02-03.18:47:43::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:43::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:43::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:43::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:43::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:43::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-02-03.18:47:43::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-02-03.18:47:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:43::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-03.18:47:43::SCWMssOS::No sw design opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:43::SCWMssOS::mss exists loading the mss file  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:43::SCWMssOS::Opened the sw design from mss  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:43::SCWMssOS::Adding the swdes entry D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-03.18:47:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-03.18:47:43::SCWMssOS::Opened the sw design.  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:43::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-03.18:47:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-03.18:47:43::SCWMssOS::Commit changes completed.
TRACE::2021-02-03.18:47:43::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:47:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-03.18:47:43::SCWMssOS::Writing the mss file completed D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:47:43::SCWMssOS::Commit changes completed.
TRACE::2021-02-03.18:47:43::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:43::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:43::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:43::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:43::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:43::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-02-03.18:47:43::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-02-03.18:47:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:43::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:43::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.18:47:43::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:47:43::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:43::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:43::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:43::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:47:43::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:47:43::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:47:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-02-03.18:47:43::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-02-03.18:47:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:47:43::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:47:43::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.18:47:43::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:47:43::SCWWriter::formatted JSON is {
	"platformName":	"Hw01",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hw01",
	"platHandOff":	"D:/Master_Thesis/Vivado/HwProj/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hw01",
	"systems":	[{
			"systemName":	"Hw01",
			"systemDesc":	"Hw01",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hw01",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"68fd5a03c242d148fc6f297803e138dd",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d90e559d7fcd3896f2873ff55e35f16e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-02-03.18:48:30::SCWPlatform::Started generating the artifacts platform Hw01
TRACE::2021-02-03.18:48:30::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-03.18:48:30::SCWPlatform::Started generating the artifacts for system configuration Hw01
LOG::2021-02-03.18:48:30::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-03.18:48:30::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-03.18:48:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-03.18:48:30::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-02-03.18:48:30::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-03.18:48:30::SCWSystem::Not a boot domain 
LOG::2021-02-03.18:48:30::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-03.18:48:30::SCWDomain::Generating domain artifcats
TRACE::2021-02-03.18:48:30::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-03.18:48:30::SCWMssOS::Copying the qemu file from  D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Master_Thesis/Vitis_workspace/Hw01/export/Hw01/sw/Hw01/qemu/
TRACE::2021-02-03.18:48:30::SCWMssOS::Copying the qemu file from  D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Master_Thesis/Vitis_workspace/Hw01/export/Hw01/sw/Hw01/standalone_domain/qemu/
TRACE::2021-02-03.18:48:30::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-03.18:48:30::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:48:30::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:48:30::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:48:30::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:48:30::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:48:30::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:48:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-02-03.18:48:30::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-02-03.18:48:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:48:30::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:48:30::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.18:48:30::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:48:31::SCWMssOS::Completed writing the mss file at D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-03.18:48:31::SCWMssOS::Mss edits present, copying mssfile into export location D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:48:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-03.18:48:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-03.18:48:31::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-02-03.18:48:31::SCWMssOS::skipping the bsp build ... 
TRACE::2021-02-03.18:48:31::SCWMssOS::Copying to export directory.
TRACE::2021-02-03.18:48:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-03.18:48:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-03.18:48:31::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-03.18:48:31::SCWSystem::Completed Processing the sysconfig Hw01
LOG::2021-02-03.18:48:31::SCWPlatform::Completed generating the artifacts for system configuration Hw01
TRACE::2021-02-03.18:48:31::SCWPlatform::Started preparing the platform 
TRACE::2021-02-03.18:48:31::SCWSystem::Writing the bif file for system config Hw01
TRACE::2021-02-03.18:48:31::SCWSystem::dir created 
TRACE::2021-02-03.18:48:31::SCWSystem::Writing the bif 
TRACE::2021-02-03.18:48:31::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-03.18:48:31::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-03.18:48:31::SCWPlatform::Completed generating the platform
TRACE::2021-02-03.18:48:31::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:48:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-03.18:48:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-03.18:48:31::SCWMssOS::Commit changes completed.
TRACE::2021-02-03.18:48:31::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:48:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-03.18:48:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-03.18:48:31::SCWMssOS::Commit changes completed.
TRACE::2021-02-03.18:48:31::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:48:31::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:48:31::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:48:31::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:48:31::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:48:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:48:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-02-03.18:48:31::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-02-03.18:48:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:48:31::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:48:31::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.18:48:31::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:48:31::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:48:31::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:48:31::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:48:31::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:48:31::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:48:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:48:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-02-03.18:48:31::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-02-03.18:48:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:48:31::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:48:31::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.18:48:31::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:48:31::SCWWriter::formatted JSON is {
	"platformName":	"Hw01",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hw01",
	"platHandOff":	"D:/Master_Thesis/Vivado/HwProj/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hw01",
	"systems":	[{
			"systemName":	"Hw01",
			"systemDesc":	"Hw01",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hw01",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"68fd5a03c242d148fc6f297803e138dd",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d90e559d7fcd3896f2873ff55e35f16e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-03.18:48:31::SCWPlatform::updated the xpfm file.
TRACE::2021-02-03.18:48:31::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:48:31::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:48:31::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:48:31::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:48:31::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:48:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:48:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-02-03.18:48:31::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-02-03.18:48:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:48:31::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:48:31::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.18:48:31::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:48:42::SCWBDomain::System Command Ran  D:&  cd  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl & make clean
TRACE::2021-02-03.18:48:42::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-02-03.18:48:42::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-02-03.18:48:42::SCWBDomain::System Command Ran  D:&  cd  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-02-03.18:48:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-02-03.18:48:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-02-03.18:48:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-02-03.18:48:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-02-03.18:48:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-02-03.18:48:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-02-03.18:48:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-02-03.18:48:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-02-03.18:48:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-02-03.18:48:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-02-03.18:48:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-02-03.18:48:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s clean 

TRACE::2021-02-03.18:48:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-02-03.18:48:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-02-03.18:48:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-02-03.18:48:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-02-03.18:48:42::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-02-03.18:48:42::SCWMssOS::cleaning the bsp 
TRACE::2021-02-03.18:48:42::SCWMssOS::System Command Ran  D: & cd  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2021-02-03.18:48:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-02-03.18:48:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-02-03.18:48:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-02-03.18:48:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-02-03.18:48:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-02-03.18:48:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-02-03.18:48:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-02-03.18:48:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-02-03.18:48:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-02-03.18:48:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-02-03.18:48:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-02-03.18:48:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s clean 

TRACE::2021-02-03.18:48:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-02-03.18:48:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-02-03.18:48:43::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2021-02-03.18:49:04::SCWPlatform::Started generating the artifacts platform Hw01
TRACE::2021-02-03.18:49:04::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-03.18:49:04::SCWPlatform::Started generating the artifacts for system configuration Hw01
LOG::2021-02-03.18:49:04::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-03.18:49:04::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-03.18:49:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-03.18:49:04::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-02-03.18:49:04::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:49:04::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:49:04::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:49:04::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:49:04::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:49:04::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:49:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-02-03.18:49:04::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-02-03.18:49:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:49:04::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:49:04::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.18:49:04::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:49:04::SCWBDomain::Completed writing the mss file at D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-02-03.18:49:04::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-03.18:49:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-03.18:49:04::SCWBDomain::System Command Ran  D:&  cd  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl & make 
TRACE::2021-02-03.18:49:04::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-02-03.18:49:04::SCWBDomain::make[1]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-02-03.18:49:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-03.18:49:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-03.18:49:04::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-03.18:49:04::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:04::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/s
TRACE::2021-02-03.18:49:04::SCWBDomain::rc'

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/sr
TRACE::2021-02-03.18:49:05::SCWBDomain::c'

TRACE::2021-02-03.18:49:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-03.18:49:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-03.18:49:05::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-03.18:49:05::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dc
TRACE::2021-02-03.18:49:05::SCWBDomain::c_v1_7/src'

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc
TRACE::2021-02-03.18:49:05::SCWBDomain::_v1_7/src'

TRACE::2021-02-03.18:49:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-03.18:49:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-03.18:49:05::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-03.18:49:05::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v
TRACE::2021-02-03.18:49:05::SCWBDomain::2_9/src'

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2
TRACE::2021-02-03.18:49:05::SCWBDomain::_9/src'

TRACE::2021-02-03.18:49:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-03.18:49:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-03.18:49:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-03.18:49:05::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src
TRACE::2021-02-03.18:49:05::SCWBDomain::'

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'
TRACE::2021-02-03.18:49:05::SCWBDomain::

TRACE::2021-02-03.18:49:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-03.18:49:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.18:49:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.18:49:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/sr
TRACE::2021-02-03.18:49:05::SCWBDomain::c'

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src
TRACE::2021-02-03.18:49:05::SCWBDomain::'

TRACE::2021-02-03.18:49:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-03.18:49:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-03.18:49:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-03.18:49:05::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src
TRACE::2021-02-03.18:49:05::SCWBDomain::'

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'
TRACE::2021-02-03.18:49:05::SCWBDomain::

TRACE::2021-02-03.18:49:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-03.18:49:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.18:49:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.18:49:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/sr
TRACE::2021-02-03.18:49:05::SCWBDomain::c'

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src
TRACE::2021-02-03.18:49:05::SCWBDomain::'

TRACE::2021-02-03.18:49:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-03.18:49:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.18:49:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.18:49:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/sr
TRACE::2021-02-03.18:49:05::SCWBDomain::c'

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src
TRACE::2021-02-03.18:49:05::SCWBDomain::'

TRACE::2021-02-03.18:49:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-03.18:49:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-03.18:49:05::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-03.18:49:05::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/
TRACE::2021-02-03.18:49:05::SCWBDomain::src'

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/s
TRACE::2021-02-03.18:49:05::SCWBDomain::rc'

TRACE::2021-02-03.18:49:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-03.18:49:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.18:49:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.18:49:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/sr
TRACE::2021-02-03.18:49:05::SCWBDomain::c'

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src
TRACE::2021-02-03.18:49:05::SCWBDomain::'

TRACE::2021-02-03.18:49:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-03.18:49:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-03.18:49:05::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-03.18:49:05::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_
TRACE::2021-02-03.18:49:05::SCWBDomain::2/src'

TRACE::2021-02-03.18:49:05::SCWBDomain::make[3]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_
TRACE::2021-02-03.18:49:05::SCWBDomain::2/src/profile'

TRACE::2021-02-03.18:49:05::SCWBDomain::make[3]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2
TRACE::2021-02-03.18:49:05::SCWBDomain::/src/profile'

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2
TRACE::2021-02-03.18:49:05::SCWBDomain::/src'

TRACE::2021-02-03.18:49:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2021-02-03.18:49:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.18:49:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.18:49:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_11/sr
TRACE::2021-02-03.18:49:05::SCWBDomain::c'

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_11/src
TRACE::2021-02-03.18:49:05::SCWBDomain::'

TRACE::2021-02-03.18:49:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-03.18:49:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.18:49:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.18:49:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:05::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/sr
TRACE::2021-02-03.18:49:05::SCWBDomain::c'

TRACE::2021-02-03.18:49:06::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src
TRACE::2021-02-03.18:49:06::SCWBDomain::'

TRACE::2021-02-03.18:49:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-03.18:49:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.18:49:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.18:49:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:06::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/sr
TRACE::2021-02-03.18:49:06::SCWBDomain::c'

TRACE::2021-02-03.18:49:06::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src
TRACE::2021-02-03.18:49:06::SCWBDomain::'

TRACE::2021-02-03.18:49:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-03.18:49:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.18:49:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.18:49:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:06::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/sr
TRACE::2021-02-03.18:49:06::SCWBDomain::c'

TRACE::2021-02-03.18:49:06::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src
TRACE::2021-02-03.18:49:06::SCWBDomain::'

TRACE::2021-02-03.18:49:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-02-03.18:49:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.18:49:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.18:49:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:06::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/sr
TRACE::2021-02-03.18:49:06::SCWBDomain::c'

TRACE::2021-02-03.18:49:06::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src
TRACE::2021-02-03.18:49:06::SCWBDomain::'

TRACE::2021-02-03.18:49:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-03.18:49:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-03.18:49:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-03.18:49:06::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:06::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/s
TRACE::2021-02-03.18:49:06::SCWBDomain::rc'

TRACE::2021-02-03.18:49:06::SCWBDomain::"Compiling axidma"

TRACE::2021-02-03.18:49:07::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/sr
TRACE::2021-02-03.18:49:07::SCWBDomain::c'

TRACE::2021-02-03.18:49:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-03.18:49:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-03.18:49:07::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-03.18:49:07::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:07::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dc
TRACE::2021-02-03.18:49:07::SCWBDomain::c_v1_7/src'

TRACE::2021-02-03.18:49:07::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-02-03.18:49:07::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc
TRACE::2021-02-03.18:49:07::SCWBDomain::_v1_7/src'

TRACE::2021-02-03.18:49:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-03.18:49:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-03.18:49:07::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-03.18:49:07::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:07::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v
TRACE::2021-02-03.18:49:07::SCWBDomain::2_9/src'

TRACE::2021-02-03.18:49:07::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-02-03.18:49:07::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2
TRACE::2021-02-03.18:49:07::SCWBDomain::_9/src'

TRACE::2021-02-03.18:49:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-03.18:49:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-03.18:49:07::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-03.18:49:07::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:07::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src
TRACE::2021-02-03.18:49:07::SCWBDomain::'

TRACE::2021-02-03.18:49:07::SCWBDomain::"Compiling ddrps"

TRACE::2021-02-03.18:49:07::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'
TRACE::2021-02-03.18:49:07::SCWBDomain::

TRACE::2021-02-03.18:49:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-03.18:49:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.18:49:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.18:49:07::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-03.18:49:07::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/sr
TRACE::2021-02-03.18:49:07::SCWBDomain::c'

TRACE::2021-02-03.18:49:07::SCWBDomain::"Compiling devcfg"

TRACE::2021-02-03.18:49:08::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src
TRACE::2021-02-03.18:49:08::SCWBDomain::'

TRACE::2021-02-03.18:49:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-03.18:49:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-03.18:49:08::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-03.18:49:08::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:08::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src
TRACE::2021-02-03.18:49:08::SCWBDomain::'

TRACE::2021-02-03.18:49:08::SCWBDomain::"Compiling dmaps"

TRACE::2021-02-03.18:49:09::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'
TRACE::2021-02-03.18:49:09::SCWBDomain::

TRACE::2021-02-03.18:49:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-03.18:49:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.18:49:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.18:49:09::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-03.18:49:09::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/sr
TRACE::2021-02-03.18:49:09::SCWBDomain::c'

TRACE::2021-02-03.18:49:09::SCWBDomain::"Compiling gpiops"

TRACE::2021-02-03.18:49:09::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src
TRACE::2021-02-03.18:49:09::SCWBDomain::'

TRACE::2021-02-03.18:49:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-03.18:49:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.18:49:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.18:49:10::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-03.18:49:10::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/sr
TRACE::2021-02-03.18:49:10::SCWBDomain::c'

TRACE::2021-02-03.18:49:10::SCWBDomain::"Compiling scugic"

TRACE::2021-02-03.18:49:11::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src
TRACE::2021-02-03.18:49:11::SCWBDomain::'

TRACE::2021-02-03.18:49:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-03.18:49:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-03.18:49:11::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-03.18:49:11::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:11::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/
TRACE::2021-02-03.18:49:11::SCWBDomain::src'

TRACE::2021-02-03.18:49:11::SCWBDomain::"Compiling scutimer"

TRACE::2021-02-03.18:49:11::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/s
TRACE::2021-02-03.18:49:11::SCWBDomain::rc'

TRACE::2021-02-03.18:49:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-03.18:49:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.18:49:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.18:49:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-03.18:49:11::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/sr
TRACE::2021-02-03.18:49:11::SCWBDomain::c'

TRACE::2021-02-03.18:49:11::SCWBDomain::"Compiling scuwdt"

TRACE::2021-02-03.18:49:12::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src
TRACE::2021-02-03.18:49:12::SCWBDomain::'

TRACE::2021-02-03.18:49:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-03.18:49:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-03.18:49:12::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-03.18:49:12::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:12::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_
TRACE::2021-02-03.18:49:12::SCWBDomain::2/src'

TRACE::2021-02-03.18:49:12::SCWBDomain::"Compiling standalone"

TRACE::2021-02-03.18:49:15::SCWBDomain::make[3]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_
TRACE::2021-02-03.18:49:15::SCWBDomain::2/src/profile'

TRACE::2021-02-03.18:49:15::SCWBDomain::make[3]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2
TRACE::2021-02-03.18:49:15::SCWBDomain::/src/profile'

TRACE::2021-02-03.18:49:15::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2
TRACE::2021-02-03.18:49:15::SCWBDomain::/src'

TRACE::2021-02-03.18:49:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2021-02-03.18:49:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.18:49:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.18:49:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-03.18:49:15::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_11/sr
TRACE::2021-02-03.18:49:15::SCWBDomain::c'

TRACE::2021-02-03.18:49:15::SCWBDomain::"Compiling ttcps"

TRACE::2021-02-03.18:49:16::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_11/src
TRACE::2021-02-03.18:49:16::SCWBDomain::'

TRACE::2021-02-03.18:49:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-03.18:49:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.18:49:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.18:49:16::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-03.18:49:16::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/sr
TRACE::2021-02-03.18:49:16::SCWBDomain::c'

TRACE::2021-02-03.18:49:16::SCWBDomain::"Compiling uartps"

TRACE::2021-02-03.18:49:17::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src
TRACE::2021-02-03.18:49:17::SCWBDomain::'

TRACE::2021-02-03.18:49:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-03.18:49:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.18:49:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.18:49:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-03.18:49:17::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/sr
TRACE::2021-02-03.18:49:17::SCWBDomain::c'

TRACE::2021-02-03.18:49:17::SCWBDomain::"Compiling xadcps"

TRACE::2021-02-03.18:49:18::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src
TRACE::2021-02-03.18:49:18::SCWBDomain::'

TRACE::2021-02-03.18:49:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-03.18:49:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.18:49:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.18:49:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-03.18:49:18::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/sr
TRACE::2021-02-03.18:49:18::SCWBDomain::c'

TRACE::2021-02-03.18:49:18::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-02-03.18:49:18::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src
TRACE::2021-02-03.18:49:18::SCWBDomain::'

TRACE::2021-02-03.18:49:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-02-03.18:49:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.18:49:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.18:49:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-03.18:49:18::SCWBDomain::make[2]: Entering directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/sr
TRACE::2021-02-03.18:49:18::SCWBDomain::c'

TRACE::2021-02-03.18:49:18::SCWBDomain::make[2]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src
TRACE::2021-02-03.18:49:18::SCWBDomain::'

TRACE::2021-02-03.18:49:18::SCWBDomain::'Finished building libraries'

TRACE::2021-02-03.18:49:18::SCWBDomain::make[1]: Leaving directory 'D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-02-03.18:49:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-02-03.18:49:18::SCWBDomain::exa9_0/include -I.

TRACE::2021-02-03.18:49:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-03.18:49:18::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-03.18:49:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-02-03.18:49:18::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-03.18:49:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-03.18:49:19::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-03.18:49:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-02-03.18:49:19::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-03.18:49:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-03.18:49:19::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-03.18:49:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-03.18:49:19::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-03.18:49:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-03.18:49:19::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-03.18:49:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-03.18:49:19::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-03.18:49:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-02-03.18:49:19::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-03.18:49:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-03.18:49:19::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-03.18:49:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-02-03.18:49:19::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-03.18:49:19::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-02-03.18:49:19::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-02-03.18:49:19::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-02-03.18:49:19::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                 -Wl,--gc-sections -
TRACE::2021-02-03.18:49:19::SCWBDomain::Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-02-03.18:49:20::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-03.18:49:20::SCWSystem::Not a boot domain 
LOG::2021-02-03.18:49:20::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-03.18:49:20::SCWDomain::Generating domain artifcats
TRACE::2021-02-03.18:49:20::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-03.18:49:20::SCWMssOS::Copying the qemu file from  D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Master_Thesis/Vitis_workspace/Hw01/export/Hw01/sw/Hw01/qemu/
TRACE::2021-02-03.18:49:20::SCWMssOS::Copying the qemu file from  D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Master_Thesis/Vitis_workspace/Hw01/export/Hw01/sw/Hw01/standalone_domain/qemu/
TRACE::2021-02-03.18:49:20::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-03.18:49:20::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:49:20::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:49:20::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:49:20::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:49:20::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:49:20::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:49:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-02-03.18:49:20::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-02-03.18:49:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:49:20::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:49:20::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.18:49:20::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:49:20::SCWMssOS::Completed writing the mss file at D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-03.18:49:20::SCWMssOS::Mss edits present, copying mssfile into export location D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:49:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-03.18:49:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-03.18:49:20::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-02-03.18:49:20::SCWMssOS::doing bsp build ... 
TRACE::2021-02-03.18:49:20::SCWMssOS::System Command Ran  D: & cd  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-02-03.18:49:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-03.18:49:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-03.18:49:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-03.18:49:20::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-03.18:49:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-03.18:49:20::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-03.18:49:20::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-03.18:49:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-03.18:49:20::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-03.18:49:20::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-03.18:49:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-03.18:49:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-03.18:49:20::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-03.18:49:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.18:49:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.18:49:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-03.18:49:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-03.18:49:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-03.18:49:20::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-03.18:49:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.18:49:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.18:49:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-03.18:49:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.18:49:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.18:49:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-03.18:49:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-03.18:49:20::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-03.18:49:20::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-03.18:49:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.18:49:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.18:49:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-03.18:49:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-03.18:49:21::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-03.18:49:21::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2021-02-03.18:49:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.18:49:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.18:49:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-03.18:49:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.18:49:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.18:49:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-03.18:49:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-03.18:49:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-03.18:49:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-03.18:49:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-03.18:49:21::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-03.18:49:21::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:21::SCWMssOS::"Compiling axidma"

TRACE::2021-02-03.18:49:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-03.18:49:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-03.18:49:22::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-03.18:49:22::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:22::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-02-03.18:49:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-03.18:49:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-03.18:49:22::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-03.18:49:22::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:22::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-02-03.18:49:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-03.18:49:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-03.18:49:22::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-03.18:49:22::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:22::SCWMssOS::"Compiling ddrps"

TRACE::2021-02-03.18:49:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-03.18:49:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.18:49:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.18:49:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-03.18:49:22::SCWMssOS::"Compiling devcfg"

TRACE::2021-02-03.18:49:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-03.18:49:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-03.18:49:23::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-03.18:49:23::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:23::SCWMssOS::"Compiling dmaps"

TRACE::2021-02-03.18:49:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-03.18:49:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.18:49:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.18:49:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-03.18:49:24::SCWMssOS::"Compiling gpiops"

TRACE::2021-02-03.18:49:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-03.18:49:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.18:49:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.18:49:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-03.18:49:25::SCWMssOS::"Compiling scugic"

TRACE::2021-02-03.18:49:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-03.18:49:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-03.18:49:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-03.18:49:26::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:26::SCWMssOS::"Compiling scutimer"

TRACE::2021-02-03.18:49:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-03.18:49:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.18:49:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.18:49:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-03.18:49:26::SCWMssOS::"Compiling scuwdt"

TRACE::2021-02-03.18:49:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-03.18:49:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-03.18:49:26::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-03.18:49:26::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-03.18:49:26::SCWMssOS::"Compiling standalone"

TRACE::2021-02-03.18:49:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2021-02-03.18:49:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.18:49:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.18:49:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-03.18:49:30::SCWMssOS::"Compiling ttcps"

TRACE::2021-02-03.18:49:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-03.18:49:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.18:49:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.18:49:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-03.18:49:30::SCWMssOS::"Compiling uartps"

TRACE::2021-02-03.18:49:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-03.18:49:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-03.18:49:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-03.18:49:31::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-03.18:49:31::SCWMssOS::"Compiling xadcps"

TRACE::2021-02-03.18:49:32::SCWMssOS::'Finished building libraries'

TRACE::2021-02-03.18:49:32::SCWMssOS::Copying to export directory.
TRACE::2021-02-03.18:49:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-03.18:49:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-03.18:49:32::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-03.18:49:32::SCWSystem::Completed Processing the sysconfig Hw01
LOG::2021-02-03.18:49:32::SCWPlatform::Completed generating the artifacts for system configuration Hw01
TRACE::2021-02-03.18:49:32::SCWPlatform::Started preparing the platform 
TRACE::2021-02-03.18:49:32::SCWSystem::Writing the bif file for system config Hw01
TRACE::2021-02-03.18:49:32::SCWSystem::dir created 
TRACE::2021-02-03.18:49:32::SCWSystem::Writing the bif 
TRACE::2021-02-03.18:49:32::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-03.18:49:32::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-03.18:49:32::SCWPlatform::Completed generating the platform
TRACE::2021-02-03.18:49:32::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:49:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-03.18:49:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-03.18:49:32::SCWMssOS::Commit changes completed.
TRACE::2021-02-03.18:49:32::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:49:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-03.18:49:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-03.18:49:32::SCWMssOS::Commit changes completed.
TRACE::2021-02-03.18:49:32::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:49:32::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:49:32::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:49:32::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:49:32::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:49:32::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:49:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-02-03.18:49:32::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-02-03.18:49:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:49:32::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:49:32::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.18:49:32::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-03.18:49:32::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:49:32::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:49:32::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:49:32::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:49:32::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:49:32::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:49:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-02-03.18:49:32::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-02-03.18:49:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:49:32::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:49:32::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.18:49:32::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:49:32::SCWWriter::formatted JSON is {
	"platformName":	"Hw01",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hw01",
	"platHandOff":	"D:/Master_Thesis/Vivado/HwProj/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hw01",
	"systems":	[{
			"systemName":	"Hw01",
			"systemDesc":	"Hw01",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hw01",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"68fd5a03c242d148fc6f297803e138dd",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d90e559d7fcd3896f2873ff55e35f16e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-03.18:49:32::SCWPlatform::updated the xpfm file.
TRACE::2021-02-03.18:49:32::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:49:32::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:49:32::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:49:33::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-03.18:49:33::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-03.18:49:33::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-03.18:49:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-02-03.18:49:33::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-02-03.18:49:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-03.18:49:33::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-03.18:49:33::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-03.18:49:33::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:08:31::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:31::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:31::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:33::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:08:33::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:33::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:08:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-08.18:08:37::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWReader::Active system found as  Hw01
TRACE::2021-02-08.18:08:37::SCWReader::Handling sysconfig Hw01
TRACE::2021-02-08.18:08:37::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-08.18:08:37::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-08.18:08:37::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:08:37::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:08:37::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:08:37::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:08:37::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:08:37::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:08:37::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:08:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-08.18:08:37::SCWMssOS::No sw design opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:08:37::SCWMssOS::mss exists loading the mss file  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:08:37::SCWMssOS::Opened the sw design from mss  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:08:37::SCWMssOS::Adding the swdes entry D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-08.18:08:37::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-08.18:08:37::SCWMssOS::Opened the sw design.  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:08:37::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:08:37::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:08:37::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-08.18:08:37::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:08:37::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:08:37::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:08:37::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:08:37::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-08.18:08:37::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:08:37::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-08.18:08:37::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:08:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-08.18:08:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-08.18:08:37::SCWMssOS::Commit changes completed.
TRACE::2021-02-08.18:08:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-08.18:08:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:08:37::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:08:37::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:08:37::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-08.18:08:37::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:08:37::SCWReader::No isolation master present  
TRACE::2021-02-08.18:08:37::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-08.18:08:37::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-08.18:08:37::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:08:37::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:08:37::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:08:37::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:08:37::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:08:37::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-08.18:08:37::SCWMssOS::No sw design opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:08:37::SCWMssOS::mss exists loading the mss file  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:08:37::SCWMssOS::Opened the sw design from mss  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:08:37::SCWMssOS::Adding the swdes entry D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-08.18:08:37::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-08.18:08:37::SCWMssOS::Opened the sw design.  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:08:37::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:08:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-08.18:08:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-08.18:08:37::SCWMssOS::Commit changes completed.
TRACE::2021-02-08.18:08:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-08.18:08:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:08:37::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:08:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:08:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-08.18:08:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:08:37::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:08:37::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-08.18:08:37::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:08:37::SCWReader::No isolation master present  
TRACE::2021-02-08.18:09:50::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:50::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:50::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:50::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:09:50::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:50::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:09:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-08.18:09:50::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-08.18:09:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:09:51::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:51::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:51::SCWPlatform:: Platform location is D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa
TRACE::2021-02-08.18:09:51::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:51::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:09:52::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-02-08.18:09:52::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:09:52::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:09:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-08.18:09:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-08.18:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:09:52::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:09:52::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:09:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-08.18:09:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-08.18:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:09:52::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:09:52::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-08.18:09:52::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:09:52::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa
TRACE::2021-02-08.18:09:52::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:09:52::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2021-02-08.18:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:09:52::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-02-08.18:09:52::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:09:52::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:09:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-08.18:09:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-08.18:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:09:52::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:09:52::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:09:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-08.18:09:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-08.18:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:09:52::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:09:52::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-08.18:09:52::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:09:52::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa
TRACE::2021-02-08.18:09:52::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/tempdsa/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:09:52::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2021-02-08.18:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:09:52::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:09:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-08.18:09:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-08.18:09:52::SCWMssOS::Commit changes completed.
TRACE::2021-02-08.18:09:52::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-02-08.18:09:52::SCWMssOS::Removing the swdes entry for  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:09:52::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:09:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-08.18:09:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-08.18:09:52::SCWMssOS::Commit changes completed.
TRACE::2021-02-08.18:09:52::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-02-08.18:09:52::SCWMssOS::Removing the swdes entry for  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:09:52::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:09:52::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:52::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:09:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-08.18:09:54::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2021-02-08.18:09:54::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:54::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:54::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:54::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:09:54::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:09:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-08.18:09:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-08.18:09:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:09:54::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:09:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-08.18:09:54::SCWMssOS::No sw design opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:09:54::SCWMssOS::mss exists loading the mss file  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:09:54::SCWMssOS::Opened the sw design from mss  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:09:54::SCWMssOS::Adding the swdes entry D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-08.18:09:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-08.18:09:54::SCWMssOS::Opened the sw design.  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:09:54::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:09:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-08.18:09:54::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-08.18:09:54::SCWMssOS::Commit changes completed.
TRACE::2021-02-08.18:09:54::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:09:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-08.18:09:54::SCWMssOS::Writing the mss file completed D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:09:54::SCWMssOS::Commit changes completed.
TRACE::2021-02-08.18:09:54::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:54::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:54::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:54::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:09:54::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:09:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-08.18:09:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-08.18:09:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:09:54::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:09:54::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-08.18:09:54::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:09:54::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:54::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:54::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:54::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:09:54::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:09:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:09:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-08.18:09:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-08.18:09:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:09:54::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:09:54::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-08.18:09:54::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:09:54::SCWWriter::formatted JSON is {
	"platformName":	"Hw01",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hw01",
	"platHandOff":	"D:/Master_Thesis/Vivado/HwProj/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hw01",
	"systems":	[{
			"systemName":	"Hw01",
			"systemDesc":	"Hw01",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hw01",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"68fd5a03c242d148fc6f297803e138dd",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d90e559d7fcd3896f2873ff55e35f16e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-02-08.18:10:09::SCWPlatform::Started generating the artifacts platform Hw01
TRACE::2021-02-08.18:10:09::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-08.18:10:09::SCWPlatform::Started generating the artifacts for system configuration Hw01
LOG::2021-02-08.18:10:09::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-08.18:10:09::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-08.18:10:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-08.18:10:09::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-02-08.18:10:09::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-08.18:10:09::SCWSystem::Not a boot domain 
LOG::2021-02-08.18:10:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-08.18:10:09::SCWDomain::Generating domain artifcats
TRACE::2021-02-08.18:10:09::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-08.18:10:09::SCWMssOS::Copying the qemu file from  D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Master_Thesis/Vitis_workspace/Hw01/export/Hw01/sw/Hw01/qemu/
TRACE::2021-02-08.18:10:09::SCWMssOS::Copying the qemu file from  D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Master_Thesis/Vitis_workspace/Hw01/export/Hw01/sw/Hw01/standalone_domain/qemu/
TRACE::2021-02-08.18:10:09::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-08.18:10:09::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:10:09::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:10:09::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:10:09::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:10:10::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:10:10::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:10:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-08.18:10:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-08.18:10:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:10:10::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:10:10::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-08.18:10:10::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:10:10::SCWMssOS::Completed writing the mss file at D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-08.18:10:10::SCWMssOS::Mss edits present, copying mssfile into export location D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:10:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-08.18:10:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-08.18:10:10::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-02-08.18:10:10::SCWMssOS::skipping the bsp build ... 
TRACE::2021-02-08.18:10:10::SCWMssOS::Copying to export directory.
TRACE::2021-02-08.18:10:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-08.18:10:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-08.18:10:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-08.18:10:10::SCWSystem::Completed Processing the sysconfig Hw01
LOG::2021-02-08.18:10:10::SCWPlatform::Completed generating the artifacts for system configuration Hw01
TRACE::2021-02-08.18:10:10::SCWPlatform::Started preparing the platform 
TRACE::2021-02-08.18:10:10::SCWSystem::Writing the bif file for system config Hw01
TRACE::2021-02-08.18:10:10::SCWSystem::dir created 
TRACE::2021-02-08.18:10:10::SCWSystem::Writing the bif 
TRACE::2021-02-08.18:10:10::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-08.18:10:10::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-08.18:10:10::SCWPlatform::Completed generating the platform
TRACE::2021-02-08.18:10:10::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:10:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-08.18:10:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-08.18:10:10::SCWMssOS::Commit changes completed.
TRACE::2021-02-08.18:10:10::SCWMssOS::Saving the mss changes D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:10:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-08.18:10:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-08.18:10:10::SCWMssOS::Commit changes completed.
TRACE::2021-02-08.18:10:10::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:10:10::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:10:10::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:10:10::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:10:10::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:10:10::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:10:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-08.18:10:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-08.18:10:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:10:10::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:10:10::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-08.18:10:10::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-08.18:10:10::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:10:10::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:10:10::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:10:10::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:10:10::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:10:10::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:10:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-08.18:10:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-08.18:10:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:10:10::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:10:10::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-08.18:10:10::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:10:10::SCWWriter::formatted JSON is {
	"platformName":	"Hw01",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hw01",
	"platHandOff":	"D:/Master_Thesis/Vivado/HwProj/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hw01",
	"systems":	[{
			"systemName":	"Hw01",
			"systemDesc":	"Hw01",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hw01",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"68fd5a03c242d148fc6f297803e138dd",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d90e559d7fcd3896f2873ff55e35f16e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-08.18:10:10::SCWPlatform::updated the xpfm file.
TRACE::2021-02-08.18:10:10::SCWPlatform::Trying to open the hw design at D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:10:10::SCWPlatform::DSA given D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:10:10::SCWPlatform::DSA absoulate path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:10:10::SCWPlatform::DSA directory D:/Master_Thesis/Vitis_workspace/Hw01/hw
TRACE::2021-02-08.18:10:10::SCWPlatform:: Platform Path D:/Master_Thesis/Vitis_workspace/Hw01/hw/design_1_wrapper.xsa
TRACE::2021-02-08.18:10:10::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-08.18:10:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-08.18:10:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-08.18:10:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-08.18:10:10::SCWMssOS::Checking the sw design at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-08.18:10:10::SCWMssOS::DEBUG:  swdes dump  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Master_Thesis/Vitis_workspace/Hw01/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-08.18:10:10::SCWMssOS::Sw design exists and opened at  D:/Master_Thesis/Vitis_workspace/Hw01/ps7_cortexa9_0/standalone_domain/bsp/system.mss
