#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16f7f60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16f80f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1704bd0 .functor NOT 1, L_0x17303b0, C4<0>, C4<0>, C4<0>;
L_0x1730110 .functor XOR 1, L_0x172ffb0, L_0x1730070, C4<0>, C4<0>;
L_0x17302a0 .functor XOR 1, L_0x1730110, L_0x17301d0, C4<0>, C4<0>;
v0x172bb60_0 .net *"_ivl_10", 0 0, L_0x17301d0;  1 drivers
v0x172bc60_0 .net *"_ivl_12", 0 0, L_0x17302a0;  1 drivers
v0x172bd40_0 .net *"_ivl_2", 0 0, L_0x172dc20;  1 drivers
v0x172be00_0 .net *"_ivl_4", 0 0, L_0x172ffb0;  1 drivers
v0x172bee0_0 .net *"_ivl_6", 0 0, L_0x1730070;  1 drivers
v0x172c010_0 .net *"_ivl_8", 0 0, L_0x1730110;  1 drivers
v0x172c0f0_0 .net "a", 0 0, v0x17284e0_0;  1 drivers
v0x172c190_0 .net "b", 0 0, v0x1728580_0;  1 drivers
v0x172c230_0 .net "c", 0 0, v0x1728620_0;  1 drivers
v0x172c2d0_0 .var "clk", 0 0;
v0x172c370_0 .net "d", 0 0, v0x1728760_0;  1 drivers
v0x172c410_0 .net "q_dut", 0 0, L_0x172fe50;  1 drivers
v0x172c4b0_0 .net "q_ref", 0 0, L_0x172cb50;  1 drivers
v0x172c550_0 .var/2u "stats1", 159 0;
v0x172c5f0_0 .var/2u "strobe", 0 0;
v0x172c690_0 .net "tb_match", 0 0, L_0x17303b0;  1 drivers
v0x172c750_0 .net "tb_mismatch", 0 0, L_0x1704bd0;  1 drivers
v0x172c810_0 .net "wavedrom_enable", 0 0, v0x1728850_0;  1 drivers
v0x172c8b0_0 .net "wavedrom_title", 511 0, v0x17288f0_0;  1 drivers
L_0x172dc20 .concat [ 1 0 0 0], L_0x172cb50;
L_0x172ffb0 .concat [ 1 0 0 0], L_0x172cb50;
L_0x1730070 .concat [ 1 0 0 0], L_0x172fe50;
L_0x17301d0 .concat [ 1 0 0 0], L_0x172cb50;
L_0x17303b0 .cmp/eeq 1, L_0x172dc20, L_0x17302a0;
S_0x16f8280 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x16f80f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16e3ea0 .functor NOT 1, v0x17284e0_0, C4<0>, C4<0>, C4<0>;
L_0x16f89e0 .functor XOR 1, L_0x16e3ea0, v0x1728580_0, C4<0>, C4<0>;
L_0x1704c40 .functor XOR 1, L_0x16f89e0, v0x1728620_0, C4<0>, C4<0>;
L_0x172cb50 .functor XOR 1, L_0x1704c40, v0x1728760_0, C4<0>, C4<0>;
v0x1704e40_0 .net *"_ivl_0", 0 0, L_0x16e3ea0;  1 drivers
v0x1704ee0_0 .net *"_ivl_2", 0 0, L_0x16f89e0;  1 drivers
v0x16e3ff0_0 .net *"_ivl_4", 0 0, L_0x1704c40;  1 drivers
v0x16e4090_0 .net "a", 0 0, v0x17284e0_0;  alias, 1 drivers
v0x17278a0_0 .net "b", 0 0, v0x1728580_0;  alias, 1 drivers
v0x17279b0_0 .net "c", 0 0, v0x1728620_0;  alias, 1 drivers
v0x1727a70_0 .net "d", 0 0, v0x1728760_0;  alias, 1 drivers
v0x1727b30_0 .net "q", 0 0, L_0x172cb50;  alias, 1 drivers
S_0x1727c90 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x16f80f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17284e0_0 .var "a", 0 0;
v0x1728580_0 .var "b", 0 0;
v0x1728620_0 .var "c", 0 0;
v0x17286c0_0 .net "clk", 0 0, v0x172c2d0_0;  1 drivers
v0x1728760_0 .var "d", 0 0;
v0x1728850_0 .var "wavedrom_enable", 0 0;
v0x17288f0_0 .var "wavedrom_title", 511 0;
E_0x16f2ec0/0 .event negedge, v0x17286c0_0;
E_0x16f2ec0/1 .event posedge, v0x17286c0_0;
E_0x16f2ec0 .event/or E_0x16f2ec0/0, E_0x16f2ec0/1;
E_0x16f3110 .event posedge, v0x17286c0_0;
E_0x16dc9f0 .event negedge, v0x17286c0_0;
S_0x1727fe0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1727c90;
 .timescale -12 -12;
v0x17281e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17282e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1727c90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1728a50 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x16f80f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x172cc80 .functor NOT 1, v0x17284e0_0, C4<0>, C4<0>, C4<0>;
L_0x172ccf0 .functor NOT 1, v0x1728580_0, C4<0>, C4<0>, C4<0>;
L_0x172cd80 .functor AND 1, L_0x172cc80, L_0x172ccf0, C4<1>, C4<1>;
L_0x172ce40 .functor NOT 1, v0x1728620_0, C4<0>, C4<0>, C4<0>;
L_0x172cee0 .functor AND 1, L_0x172cd80, L_0x172ce40, C4<1>, C4<1>;
L_0x172cff0 .functor NOT 1, v0x1728760_0, C4<0>, C4<0>, C4<0>;
L_0x172d0a0 .functor AND 1, L_0x172cee0, L_0x172cff0, C4<1>, C4<1>;
L_0x172d1b0 .functor NOT 1, v0x17284e0_0, C4<0>, C4<0>, C4<0>;
L_0x172d270 .functor NOT 1, v0x1728580_0, C4<0>, C4<0>, C4<0>;
L_0x172d2e0 .functor AND 1, L_0x172d1b0, L_0x172d270, C4<1>, C4<1>;
L_0x172d450 .functor AND 1, L_0x172d2e0, v0x1728620_0, C4<1>, C4<1>;
L_0x172d4c0 .functor AND 1, L_0x172d450, v0x1728760_0, C4<1>, C4<1>;
L_0x172d5f0 .functor OR 1, L_0x172d0a0, L_0x172d4c0, C4<0>, C4<0>;
L_0x172d700 .functor NOT 1, v0x17284e0_0, C4<0>, C4<0>, C4<0>;
L_0x172d580 .functor AND 1, L_0x172d700, v0x1728580_0, C4<1>, C4<1>;
L_0x172d840 .functor AND 1, L_0x172d580, v0x1728760_0, C4<1>, C4<1>;
L_0x172d990 .functor OR 1, L_0x172d5f0, L_0x172d840, C4<0>, C4<0>;
L_0x172daa0 .functor NOT 1, v0x17284e0_0, C4<0>, C4<0>, C4<0>;
L_0x172dcc0 .functor AND 1, L_0x172daa0, v0x1728580_0, C4<1>, C4<1>;
L_0x172de90 .functor AND 1, L_0x172dcc0, v0x1728620_0, C4<1>, C4<1>;
L_0x172e000 .functor NOT 1, v0x1728760_0, C4<0>, C4<0>, C4<0>;
L_0x172e180 .functor AND 1, L_0x172de90, L_0x172e000, C4<1>, C4<1>;
L_0x172e350 .functor OR 1, L_0x172d990, L_0x172e180, C4<0>, C4<0>;
L_0x172e460 .functor NOT 1, v0x1728580_0, C4<0>, C4<0>, C4<0>;
L_0x172e5a0 .functor AND 1, v0x17284e0_0, L_0x172e460, C4<1>, C4<1>;
L_0x172e660 .functor AND 1, L_0x172e5a0, v0x1728760_0, C4<1>, C4<1>;
L_0x172e800 .functor OR 1, L_0x172e350, L_0x172e660, C4<0>, C4<0>;
L_0x172e910 .functor NOT 1, v0x1728580_0, C4<0>, C4<0>, C4<0>;
L_0x172ea70 .functor AND 1, v0x17284e0_0, L_0x172e910, C4<1>, C4<1>;
L_0x172eb30 .functor AND 1, L_0x172ea70, v0x1728620_0, C4<1>, C4<1>;
L_0x172ee00 .functor NOT 1, v0x1728760_0, C4<0>, C4<0>, C4<0>;
L_0x172ee70 .functor AND 1, L_0x172eb30, L_0x172ee00, C4<1>, C4<1>;
L_0x172f090 .functor OR 1, L_0x172e800, L_0x172ee70, C4<0>, C4<0>;
L_0x172f1a0 .functor AND 1, v0x17284e0_0, v0x1728580_0, C4<1>, C4<1>;
L_0x172f330 .functor NOT 1, v0x1728620_0, C4<0>, C4<0>, C4<0>;
L_0x172f3a0 .functor AND 1, L_0x172f1a0, L_0x172f330, C4<1>, C4<1>;
L_0x172f5e0 .functor NOT 1, v0x1728760_0, C4<0>, C4<0>, C4<0>;
L_0x172f650 .functor AND 1, L_0x172f3a0, L_0x172f5e0, C4<1>, C4<1>;
L_0x172f8a0 .functor OR 1, L_0x172f090, L_0x172f650, C4<0>, C4<0>;
L_0x172f9b0 .functor AND 1, v0x17284e0_0, v0x1728580_0, C4<1>, C4<1>;
L_0x172fb70 .functor AND 1, L_0x172f9b0, v0x1728620_0, C4<1>, C4<1>;
L_0x172fc30 .functor AND 1, L_0x172fb70, v0x1728760_0, C4<1>, C4<1>;
L_0x172fe50 .functor OR 1, L_0x172f8a0, L_0x172fc30, C4<0>, C4<0>;
v0x1728d40_0 .net *"_ivl_0", 0 0, L_0x172cc80;  1 drivers
v0x1728e20_0 .net *"_ivl_10", 0 0, L_0x172cff0;  1 drivers
v0x1728f00_0 .net *"_ivl_12", 0 0, L_0x172d0a0;  1 drivers
v0x1728ff0_0 .net *"_ivl_14", 0 0, L_0x172d1b0;  1 drivers
v0x17290d0_0 .net *"_ivl_16", 0 0, L_0x172d270;  1 drivers
v0x1729200_0 .net *"_ivl_18", 0 0, L_0x172d2e0;  1 drivers
v0x17292e0_0 .net *"_ivl_2", 0 0, L_0x172ccf0;  1 drivers
v0x17293c0_0 .net *"_ivl_20", 0 0, L_0x172d450;  1 drivers
v0x17294a0_0 .net *"_ivl_22", 0 0, L_0x172d4c0;  1 drivers
v0x1729580_0 .net *"_ivl_24", 0 0, L_0x172d5f0;  1 drivers
v0x1729660_0 .net *"_ivl_26", 0 0, L_0x172d700;  1 drivers
v0x1729740_0 .net *"_ivl_28", 0 0, L_0x172d580;  1 drivers
v0x1729820_0 .net *"_ivl_30", 0 0, L_0x172d840;  1 drivers
v0x1729900_0 .net *"_ivl_32", 0 0, L_0x172d990;  1 drivers
v0x17299e0_0 .net *"_ivl_34", 0 0, L_0x172daa0;  1 drivers
v0x1729ac0_0 .net *"_ivl_36", 0 0, L_0x172dcc0;  1 drivers
v0x1729ba0_0 .net *"_ivl_38", 0 0, L_0x172de90;  1 drivers
v0x1729c80_0 .net *"_ivl_4", 0 0, L_0x172cd80;  1 drivers
v0x1729d60_0 .net *"_ivl_40", 0 0, L_0x172e000;  1 drivers
v0x1729e40_0 .net *"_ivl_42", 0 0, L_0x172e180;  1 drivers
v0x1729f20_0 .net *"_ivl_44", 0 0, L_0x172e350;  1 drivers
v0x172a000_0 .net *"_ivl_46", 0 0, L_0x172e460;  1 drivers
v0x172a0e0_0 .net *"_ivl_48", 0 0, L_0x172e5a0;  1 drivers
v0x172a1c0_0 .net *"_ivl_50", 0 0, L_0x172e660;  1 drivers
v0x172a2a0_0 .net *"_ivl_52", 0 0, L_0x172e800;  1 drivers
v0x172a380_0 .net *"_ivl_54", 0 0, L_0x172e910;  1 drivers
v0x172a460_0 .net *"_ivl_56", 0 0, L_0x172ea70;  1 drivers
v0x172a540_0 .net *"_ivl_58", 0 0, L_0x172eb30;  1 drivers
v0x172a620_0 .net *"_ivl_6", 0 0, L_0x172ce40;  1 drivers
v0x172a700_0 .net *"_ivl_60", 0 0, L_0x172ee00;  1 drivers
v0x172a7e0_0 .net *"_ivl_62", 0 0, L_0x172ee70;  1 drivers
v0x172a8c0_0 .net *"_ivl_64", 0 0, L_0x172f090;  1 drivers
v0x172a9a0_0 .net *"_ivl_66", 0 0, L_0x172f1a0;  1 drivers
v0x172ac90_0 .net *"_ivl_68", 0 0, L_0x172f330;  1 drivers
v0x172ad70_0 .net *"_ivl_70", 0 0, L_0x172f3a0;  1 drivers
v0x172ae50_0 .net *"_ivl_72", 0 0, L_0x172f5e0;  1 drivers
v0x172af30_0 .net *"_ivl_74", 0 0, L_0x172f650;  1 drivers
v0x172b010_0 .net *"_ivl_76", 0 0, L_0x172f8a0;  1 drivers
v0x172b0f0_0 .net *"_ivl_78", 0 0, L_0x172f9b0;  1 drivers
v0x172b1d0_0 .net *"_ivl_8", 0 0, L_0x172cee0;  1 drivers
v0x172b2b0_0 .net *"_ivl_80", 0 0, L_0x172fb70;  1 drivers
v0x172b390_0 .net *"_ivl_82", 0 0, L_0x172fc30;  1 drivers
v0x172b470_0 .net "a", 0 0, v0x17284e0_0;  alias, 1 drivers
v0x172b510_0 .net "b", 0 0, v0x1728580_0;  alias, 1 drivers
v0x172b600_0 .net "c", 0 0, v0x1728620_0;  alias, 1 drivers
v0x172b6f0_0 .net "d", 0 0, v0x1728760_0;  alias, 1 drivers
v0x172b7e0_0 .net "q", 0 0, L_0x172fe50;  alias, 1 drivers
S_0x172b940 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x16f80f0;
 .timescale -12 -12;
E_0x16f2c60 .event anyedge, v0x172c5f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x172c5f0_0;
    %nor/r;
    %assign/vec4 v0x172c5f0_0, 0;
    %wait E_0x16f2c60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1727c90;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1728760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1728620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1728580_0, 0;
    %assign/vec4 v0x17284e0_0, 0;
    %wait E_0x16dc9f0;
    %wait E_0x16f3110;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1728760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1728620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1728580_0, 0;
    %assign/vec4 v0x17284e0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16f2ec0;
    %load/vec4 v0x17284e0_0;
    %load/vec4 v0x1728580_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1728620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1728760_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1728760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1728620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1728580_0, 0;
    %assign/vec4 v0x17284e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17282e0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16f2ec0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1728760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1728620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1728580_0, 0;
    %assign/vec4 v0x17284e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x16f80f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172c2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172c5f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x16f80f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x172c2d0_0;
    %inv;
    %store/vec4 v0x172c2d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x16f80f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17286c0_0, v0x172c750_0, v0x172c0f0_0, v0x172c190_0, v0x172c230_0, v0x172c370_0, v0x172c4b0_0, v0x172c410_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x16f80f0;
T_7 ;
    %load/vec4 v0x172c550_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x172c550_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x172c550_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x172c550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x172c550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x172c550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x172c550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x16f80f0;
T_8 ;
    %wait E_0x16f2ec0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x172c550_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172c550_0, 4, 32;
    %load/vec4 v0x172c690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x172c550_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172c550_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x172c550_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172c550_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x172c4b0_0;
    %load/vec4 v0x172c4b0_0;
    %load/vec4 v0x172c410_0;
    %xor;
    %load/vec4 v0x172c4b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x172c550_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172c550_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x172c550_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172c550_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/circuit2/iter0/response24/top_module.sv";
