
BMS Tester - Cell Emulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000077b4  080001b0  080001b0  000011b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d70  08007964  08007964  00008964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080086d4  080086d4  0000a48c  2**0
                  CONTENTS
  4 .ARM          00000008  080086d4  080086d4  000096d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080086dc  080086dc  0000a48c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080086dc  080086dc  000096dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080086e0  080086e0  000096e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000048c  20000000  080086e4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a48c  2**0
                  CONTENTS
 10 .bss          00000674  2000048c  2000048c  0000a48c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000b00  20000b00  0000a48c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a48c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0004a6e7  00000000  00000000  0000a4bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000040f0  00000000  00000000  00054ba3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003458  00000000  00000000  00058c98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002750  00000000  00000000  0005c0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023770  00000000  00000000  0005e840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020a82  00000000  00000000  00081fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ef4a1  00000000  00000000  000a2a32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00191ed3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000e508  00000000  00000000  00191f18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  001a0420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000048c 	.word	0x2000048c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800794c 	.word	0x0800794c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000490 	.word	0x20000490
 80001ec:	0800794c 	.word	0x0800794c

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	@ 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__aeabi_d2iz>:
 800098c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000990:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000994:	d215      	bcs.n	80009c2 <__aeabi_d2iz+0x36>
 8000996:	d511      	bpl.n	80009bc <__aeabi_d2iz+0x30>
 8000998:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800099c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009a0:	d912      	bls.n	80009c8 <__aeabi_d2iz+0x3c>
 80009a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009ae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009b2:	fa23 f002 	lsr.w	r0, r3, r2
 80009b6:	bf18      	it	ne
 80009b8:	4240      	negne	r0, r0
 80009ba:	4770      	bx	lr
 80009bc:	f04f 0000 	mov.w	r0, #0
 80009c0:	4770      	bx	lr
 80009c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009c6:	d105      	bne.n	80009d4 <__aeabi_d2iz+0x48>
 80009c8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009cc:	bf08      	it	eq
 80009ce:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009d2:	4770      	bx	lr
 80009d4:	f04f 0000 	mov.w	r0, #0
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <__aeabi_d2f>:
 80009dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009e0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009e4:	bf24      	itt	cs
 80009e6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009ea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ee:	d90d      	bls.n	8000a0c <__aeabi_d2f+0x30>
 80009f0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009f4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009f8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009fc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a04:	bf08      	it	eq
 8000a06:	f020 0001 	biceq.w	r0, r0, #1
 8000a0a:	4770      	bx	lr
 8000a0c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a10:	d121      	bne.n	8000a56 <__aeabi_d2f+0x7a>
 8000a12:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a16:	bfbc      	itt	lt
 8000a18:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a1c:	4770      	bxlt	lr
 8000a1e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a26:	f1c2 0218 	rsb	r2, r2, #24
 8000a2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a32:	fa20 f002 	lsr.w	r0, r0, r2
 8000a36:	bf18      	it	ne
 8000a38:	f040 0001 	orrne.w	r0, r0, #1
 8000a3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a48:	ea40 000c 	orr.w	r0, r0, ip
 8000a4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a54:	e7cc      	b.n	80009f0 <__aeabi_d2f+0x14>
 8000a56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a5a:	d107      	bne.n	8000a6c <__aeabi_d2f+0x90>
 8000a5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a60:	bf1e      	ittt	ne
 8000a62:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a66:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a6a:	4770      	bxne	lr
 8000a6c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a70:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a74:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_frsub>:
 8000a7c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a80:	e002      	b.n	8000a88 <__addsf3>
 8000a82:	bf00      	nop

08000a84 <__aeabi_fsub>:
 8000a84:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a88 <__addsf3>:
 8000a88:	0042      	lsls	r2, r0, #1
 8000a8a:	bf1f      	itttt	ne
 8000a8c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a90:	ea92 0f03 	teqne	r2, r3
 8000a94:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a98:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a9c:	d06a      	beq.n	8000b74 <__addsf3+0xec>
 8000a9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aa2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000aa6:	bfc1      	itttt	gt
 8000aa8:	18d2      	addgt	r2, r2, r3
 8000aaa:	4041      	eorgt	r1, r0
 8000aac:	4048      	eorgt	r0, r1
 8000aae:	4041      	eorgt	r1, r0
 8000ab0:	bfb8      	it	lt
 8000ab2:	425b      	neglt	r3, r3
 8000ab4:	2b19      	cmp	r3, #25
 8000ab6:	bf88      	it	hi
 8000ab8:	4770      	bxhi	lr
 8000aba:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000abe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ac2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ac6:	bf18      	it	ne
 8000ac8:	4240      	negne	r0, r0
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ace:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ad2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ad6:	bf18      	it	ne
 8000ad8:	4249      	negne	r1, r1
 8000ada:	ea92 0f03 	teq	r2, r3
 8000ade:	d03f      	beq.n	8000b60 <__addsf3+0xd8>
 8000ae0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ae4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ae8:	eb10 000c 	adds.w	r0, r0, ip
 8000aec:	f1c3 0320 	rsb	r3, r3, #32
 8000af0:	fa01 f103 	lsl.w	r1, r1, r3
 8000af4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000af8:	d502      	bpl.n	8000b00 <__addsf3+0x78>
 8000afa:	4249      	negs	r1, r1
 8000afc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b00:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b04:	d313      	bcc.n	8000b2e <__addsf3+0xa6>
 8000b06:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b0a:	d306      	bcc.n	8000b1a <__addsf3+0x92>
 8000b0c:	0840      	lsrs	r0, r0, #1
 8000b0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b12:	f102 0201 	add.w	r2, r2, #1
 8000b16:	2afe      	cmp	r2, #254	@ 0xfe
 8000b18:	d251      	bcs.n	8000bbe <__addsf3+0x136>
 8000b1a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b22:	bf08      	it	eq
 8000b24:	f020 0001 	biceq.w	r0, r0, #1
 8000b28:	ea40 0003 	orr.w	r0, r0, r3
 8000b2c:	4770      	bx	lr
 8000b2e:	0049      	lsls	r1, r1, #1
 8000b30:	eb40 0000 	adc.w	r0, r0, r0
 8000b34:	3a01      	subs	r2, #1
 8000b36:	bf28      	it	cs
 8000b38:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b3c:	d2ed      	bcs.n	8000b1a <__addsf3+0x92>
 8000b3e:	fab0 fc80 	clz	ip, r0
 8000b42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b46:	ebb2 020c 	subs.w	r2, r2, ip
 8000b4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b4e:	bfaa      	itet	ge
 8000b50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b54:	4252      	neglt	r2, r2
 8000b56:	4318      	orrge	r0, r3
 8000b58:	bfbc      	itt	lt
 8000b5a:	40d0      	lsrlt	r0, r2
 8000b5c:	4318      	orrlt	r0, r3
 8000b5e:	4770      	bx	lr
 8000b60:	f092 0f00 	teq	r2, #0
 8000b64:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b68:	bf06      	itte	eq
 8000b6a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	3201      	addeq	r2, #1
 8000b70:	3b01      	subne	r3, #1
 8000b72:	e7b5      	b.n	8000ae0 <__addsf3+0x58>
 8000b74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b7c:	bf18      	it	ne
 8000b7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b82:	d021      	beq.n	8000bc8 <__addsf3+0x140>
 8000b84:	ea92 0f03 	teq	r2, r3
 8000b88:	d004      	beq.n	8000b94 <__addsf3+0x10c>
 8000b8a:	f092 0f00 	teq	r2, #0
 8000b8e:	bf08      	it	eq
 8000b90:	4608      	moveq	r0, r1
 8000b92:	4770      	bx	lr
 8000b94:	ea90 0f01 	teq	r0, r1
 8000b98:	bf1c      	itt	ne
 8000b9a:	2000      	movne	r0, #0
 8000b9c:	4770      	bxne	lr
 8000b9e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000ba2:	d104      	bne.n	8000bae <__addsf3+0x126>
 8000ba4:	0040      	lsls	r0, r0, #1
 8000ba6:	bf28      	it	cs
 8000ba8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bac:	4770      	bx	lr
 8000bae:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bb2:	bf3c      	itt	cc
 8000bb4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bb8:	4770      	bxcc	lr
 8000bba:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bbe:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bc2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bc6:	4770      	bx	lr
 8000bc8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bcc:	bf16      	itet	ne
 8000bce:	4608      	movne	r0, r1
 8000bd0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bd4:	4601      	movne	r1, r0
 8000bd6:	0242      	lsls	r2, r0, #9
 8000bd8:	bf06      	itte	eq
 8000bda:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bde:	ea90 0f01 	teqeq	r0, r1
 8000be2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_ui2f>:
 8000be8:	f04f 0300 	mov.w	r3, #0
 8000bec:	e004      	b.n	8000bf8 <__aeabi_i2f+0x8>
 8000bee:	bf00      	nop

08000bf0 <__aeabi_i2f>:
 8000bf0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000bf4:	bf48      	it	mi
 8000bf6:	4240      	negmi	r0, r0
 8000bf8:	ea5f 0c00 	movs.w	ip, r0
 8000bfc:	bf08      	it	eq
 8000bfe:	4770      	bxeq	lr
 8000c00:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c04:	4601      	mov	r1, r0
 8000c06:	f04f 0000 	mov.w	r0, #0
 8000c0a:	e01c      	b.n	8000c46 <__aeabi_l2f+0x2a>

08000c0c <__aeabi_ul2f>:
 8000c0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c10:	bf08      	it	eq
 8000c12:	4770      	bxeq	lr
 8000c14:	f04f 0300 	mov.w	r3, #0
 8000c18:	e00a      	b.n	8000c30 <__aeabi_l2f+0x14>
 8000c1a:	bf00      	nop

08000c1c <__aeabi_l2f>:
 8000c1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c20:	bf08      	it	eq
 8000c22:	4770      	bxeq	lr
 8000c24:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c28:	d502      	bpl.n	8000c30 <__aeabi_l2f+0x14>
 8000c2a:	4240      	negs	r0, r0
 8000c2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c30:	ea5f 0c01 	movs.w	ip, r1
 8000c34:	bf02      	ittt	eq
 8000c36:	4684      	moveq	ip, r0
 8000c38:	4601      	moveq	r1, r0
 8000c3a:	2000      	moveq	r0, #0
 8000c3c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c40:	bf08      	it	eq
 8000c42:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c46:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c4a:	fabc f28c 	clz	r2, ip
 8000c4e:	3a08      	subs	r2, #8
 8000c50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c54:	db10      	blt.n	8000c78 <__aeabi_l2f+0x5c>
 8000c56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c60:	f1c2 0220 	rsb	r2, r2, #32
 8000c64:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c68:	fa20 f202 	lsr.w	r2, r0, r2
 8000c6c:	eb43 0002 	adc.w	r0, r3, r2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f102 0220 	add.w	r2, r2, #32
 8000c7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c88:	fa21 f202 	lsr.w	r2, r1, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c96:	4770      	bx	lr

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b96a 	b.w	8000f84 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	460c      	mov	r4, r1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d14e      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd4:	4694      	mov	ip, r2
 8000cd6:	458c      	cmp	ip, r1
 8000cd8:	4686      	mov	lr, r0
 8000cda:	fab2 f282 	clz	r2, r2
 8000cde:	d962      	bls.n	8000da6 <__udivmoddi4+0xde>
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0320 	rsb	r3, r2, #32
 8000ce6:	4091      	lsls	r1, r2
 8000ce8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf0:	4319      	orrs	r1, r3
 8000cf2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cf6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfa:	fa1f f68c 	uxth.w	r6, ip
 8000cfe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d02:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d06:	fb07 1114 	mls	r1, r7, r4, r1
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb04 f106 	mul.w	r1, r4, r6
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d1e:	f080 8112 	bcs.w	8000f46 <__udivmoddi4+0x27e>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 810f 	bls.w	8000f46 <__udivmoddi4+0x27e>
 8000d28:	3c02      	subs	r4, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a59      	subs	r1, r3, r1
 8000d2e:	fa1f f38e 	uxth.w	r3, lr
 8000d32:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d36:	fb07 1110 	mls	r1, r7, r0, r1
 8000d3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3e:	fb00 f606 	mul.w	r6, r0, r6
 8000d42:	429e      	cmp	r6, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x94>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d4e:	f080 80fc 	bcs.w	8000f4a <__udivmoddi4+0x282>
 8000d52:	429e      	cmp	r6, r3
 8000d54:	f240 80f9 	bls.w	8000f4a <__udivmoddi4+0x282>
 8000d58:	4463      	add	r3, ip
 8000d5a:	3802      	subs	r0, #2
 8000d5c:	1b9b      	subs	r3, r3, r6
 8000d5e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d62:	2100      	movs	r1, #0
 8000d64:	b11d      	cbz	r5, 8000d6e <__udivmoddi4+0xa6>
 8000d66:	40d3      	lsrs	r3, r2
 8000d68:	2200      	movs	r2, #0
 8000d6a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d905      	bls.n	8000d82 <__udivmoddi4+0xba>
 8000d76:	b10d      	cbz	r5, 8000d7c <__udivmoddi4+0xb4>
 8000d78:	e9c5 0100 	strd	r0, r1, [r5]
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e7f5      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000d82:	fab3 f183 	clz	r1, r3
 8000d86:	2900      	cmp	r1, #0
 8000d88:	d146      	bne.n	8000e18 <__udivmoddi4+0x150>
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	d302      	bcc.n	8000d94 <__udivmoddi4+0xcc>
 8000d8e:	4290      	cmp	r0, r2
 8000d90:	f0c0 80f0 	bcc.w	8000f74 <__udivmoddi4+0x2ac>
 8000d94:	1a86      	subs	r6, r0, r2
 8000d96:	eb64 0303 	sbc.w	r3, r4, r3
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	2d00      	cmp	r5, #0
 8000d9e:	d0e6      	beq.n	8000d6e <__udivmoddi4+0xa6>
 8000da0:	e9c5 6300 	strd	r6, r3, [r5]
 8000da4:	e7e3      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	f040 8090 	bne.w	8000ecc <__udivmoddi4+0x204>
 8000dac:	eba1 040c 	sub.w	r4, r1, ip
 8000db0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db4:	fa1f f78c 	uxth.w	r7, ip
 8000db8:	2101      	movs	r1, #1
 8000dba:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dbe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dc2:	fb08 4416 	mls	r4, r8, r6, r4
 8000dc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dca:	fb07 f006 	mul.w	r0, r7, r6
 8000dce:	4298      	cmp	r0, r3
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x11c>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x11a>
 8000ddc:	4298      	cmp	r0, r3
 8000dde:	f200 80cd 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000de2:	4626      	mov	r6, r4
 8000de4:	1a1c      	subs	r4, r3, r0
 8000de6:	fa1f f38e 	uxth.w	r3, lr
 8000dea:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dee:	fb08 4410 	mls	r4, r8, r0, r4
 8000df2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000df6:	fb00 f707 	mul.w	r7, r0, r7
 8000dfa:	429f      	cmp	r7, r3
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0x148>
 8000dfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000e02:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e06:	d202      	bcs.n	8000e0e <__udivmoddi4+0x146>
 8000e08:	429f      	cmp	r7, r3
 8000e0a:	f200 80b0 	bhi.w	8000f6e <__udivmoddi4+0x2a6>
 8000e0e:	4620      	mov	r0, r4
 8000e10:	1bdb      	subs	r3, r3, r7
 8000e12:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e16:	e7a5      	b.n	8000d64 <__udivmoddi4+0x9c>
 8000e18:	f1c1 0620 	rsb	r6, r1, #32
 8000e1c:	408b      	lsls	r3, r1
 8000e1e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e22:	431f      	orrs	r7, r3
 8000e24:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e28:	fa04 f301 	lsl.w	r3, r4, r1
 8000e2c:	ea43 030c 	orr.w	r3, r3, ip
 8000e30:	40f4      	lsrs	r4, r6
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	0c38      	lsrs	r0, r7, #16
 8000e38:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e3c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e40:	fa1f fc87 	uxth.w	ip, r7
 8000e44:	fb00 441e 	mls	r4, r0, lr, r4
 8000e48:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e4c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e50:	45a1      	cmp	r9, r4
 8000e52:	fa02 f201 	lsl.w	r2, r2, r1
 8000e56:	d90a      	bls.n	8000e6e <__udivmoddi4+0x1a6>
 8000e58:	193c      	adds	r4, r7, r4
 8000e5a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e5e:	f080 8084 	bcs.w	8000f6a <__udivmoddi4+0x2a2>
 8000e62:	45a1      	cmp	r9, r4
 8000e64:	f240 8081 	bls.w	8000f6a <__udivmoddi4+0x2a2>
 8000e68:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e6c:	443c      	add	r4, r7
 8000e6e:	eba4 0409 	sub.w	r4, r4, r9
 8000e72:	fa1f f983 	uxth.w	r9, r3
 8000e76:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e7a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e7e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e82:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e86:	45a4      	cmp	ip, r4
 8000e88:	d907      	bls.n	8000e9a <__udivmoddi4+0x1d2>
 8000e8a:	193c      	adds	r4, r7, r4
 8000e8c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e90:	d267      	bcs.n	8000f62 <__udivmoddi4+0x29a>
 8000e92:	45a4      	cmp	ip, r4
 8000e94:	d965      	bls.n	8000f62 <__udivmoddi4+0x29a>
 8000e96:	3b02      	subs	r3, #2
 8000e98:	443c      	add	r4, r7
 8000e9a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e9e:	fba0 9302 	umull	r9, r3, r0, r2
 8000ea2:	eba4 040c 	sub.w	r4, r4, ip
 8000ea6:	429c      	cmp	r4, r3
 8000ea8:	46ce      	mov	lr, r9
 8000eaa:	469c      	mov	ip, r3
 8000eac:	d351      	bcc.n	8000f52 <__udivmoddi4+0x28a>
 8000eae:	d04e      	beq.n	8000f4e <__udivmoddi4+0x286>
 8000eb0:	b155      	cbz	r5, 8000ec8 <__udivmoddi4+0x200>
 8000eb2:	ebb8 030e 	subs.w	r3, r8, lr
 8000eb6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eba:	fa04 f606 	lsl.w	r6, r4, r6
 8000ebe:	40cb      	lsrs	r3, r1
 8000ec0:	431e      	orrs	r6, r3
 8000ec2:	40cc      	lsrs	r4, r1
 8000ec4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec8:	2100      	movs	r1, #0
 8000eca:	e750      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000ecc:	f1c2 0320 	rsb	r3, r2, #32
 8000ed0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ed4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ed8:	fa24 f303 	lsr.w	r3, r4, r3
 8000edc:	4094      	lsls	r4, r2
 8000ede:	430c      	orrs	r4, r1
 8000ee0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ee4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ee8:	fa1f f78c 	uxth.w	r7, ip
 8000eec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ef0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ef4:	0c23      	lsrs	r3, r4, #16
 8000ef6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000efa:	fb00 f107 	mul.w	r1, r0, r7
 8000efe:	4299      	cmp	r1, r3
 8000f00:	d908      	bls.n	8000f14 <__udivmoddi4+0x24c>
 8000f02:	eb1c 0303 	adds.w	r3, ip, r3
 8000f06:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f0a:	d22c      	bcs.n	8000f66 <__udivmoddi4+0x29e>
 8000f0c:	4299      	cmp	r1, r3
 8000f0e:	d92a      	bls.n	8000f66 <__udivmoddi4+0x29e>
 8000f10:	3802      	subs	r0, #2
 8000f12:	4463      	add	r3, ip
 8000f14:	1a5b      	subs	r3, r3, r1
 8000f16:	b2a4      	uxth	r4, r4
 8000f18:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f1c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f20:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f24:	fb01 f307 	mul.w	r3, r1, r7
 8000f28:	42a3      	cmp	r3, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x276>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f34:	d213      	bcs.n	8000f5e <__udivmoddi4+0x296>
 8000f36:	42a3      	cmp	r3, r4
 8000f38:	d911      	bls.n	8000f5e <__udivmoddi4+0x296>
 8000f3a:	3902      	subs	r1, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	1ae4      	subs	r4, r4, r3
 8000f40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f44:	e739      	b.n	8000dba <__udivmoddi4+0xf2>
 8000f46:	4604      	mov	r4, r0
 8000f48:	e6f0      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e706      	b.n	8000d5c <__udivmoddi4+0x94>
 8000f4e:	45c8      	cmp	r8, r9
 8000f50:	d2ae      	bcs.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f52:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f56:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f5a:	3801      	subs	r0, #1
 8000f5c:	e7a8      	b.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f5e:	4631      	mov	r1, r6
 8000f60:	e7ed      	b.n	8000f3e <__udivmoddi4+0x276>
 8000f62:	4603      	mov	r3, r0
 8000f64:	e799      	b.n	8000e9a <__udivmoddi4+0x1d2>
 8000f66:	4630      	mov	r0, r6
 8000f68:	e7d4      	b.n	8000f14 <__udivmoddi4+0x24c>
 8000f6a:	46d6      	mov	lr, sl
 8000f6c:	e77f      	b.n	8000e6e <__udivmoddi4+0x1a6>
 8000f6e:	4463      	add	r3, ip
 8000f70:	3802      	subs	r0, #2
 8000f72:	e74d      	b.n	8000e10 <__udivmoddi4+0x148>
 8000f74:	4606      	mov	r6, r0
 8000f76:	4623      	mov	r3, r4
 8000f78:	4608      	mov	r0, r1
 8000f7a:	e70f      	b.n	8000d9c <__udivmoddi4+0xd4>
 8000f7c:	3e02      	subs	r6, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	e730      	b.n	8000de4 <__udivmoddi4+0x11c>
 8000f82:	bf00      	nop

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <u8g2_DrawHXBM>:
}



void u8g2_DrawHXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, const uint8_t *b)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b088      	sub	sp, #32
 8000f8c:	af02      	add	r7, sp, #8
 8000f8e:	60f8      	str	r0, [r7, #12]
 8000f90:	4608      	mov	r0, r1
 8000f92:	4611      	mov	r1, r2
 8000f94:	461a      	mov	r2, r3
 8000f96:	4603      	mov	r3, r0
 8000f98:	817b      	strh	r3, [r7, #10]
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	813b      	strh	r3, [r7, #8]
 8000f9e:	4613      	mov	r3, r2
 8000fa0:	80fb      	strh	r3, [r7, #6]
  uint8_t mask;
  uint8_t color = u8g2->draw_color;
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8000fa8:	75bb      	strb	r3, [r7, #22]
  uint8_t ncolor = (color == 0 ? 1 : 0);
 8000faa:	7dbb      	ldrb	r3, [r7, #22]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	bf0c      	ite	eq
 8000fb0:	2301      	moveq	r3, #1
 8000fb2:	2300      	movne	r3, #0
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	757b      	strb	r3, [r7, #21]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
 8000fb8:	897a      	ldrh	r2, [r7, #10]
 8000fba:	88fb      	ldrh	r3, [r7, #6]
 8000fbc:	4413      	add	r3, r2
 8000fbe:	b298      	uxth	r0, r3
 8000fc0:	893b      	ldrh	r3, [r7, #8]
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	893a      	ldrh	r2, [r7, #8]
 8000fc8:	8979      	ldrh	r1, [r7, #10]
 8000fca:	9300      	str	r3, [sp, #0]
 8000fcc:	4603      	mov	r3, r0
 8000fce:	68f8      	ldr	r0, [r7, #12]
 8000fd0:	f001 f875 	bl	80020be <u8g2_IsIntersection>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d040      	beq.n	800105c <u8g2_DrawHXBM+0xd4>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  mask = 1;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	75fb      	strb	r3, [r7, #23]
  while(len > 0) {
 8000fde:	e035      	b.n	800104c <u8g2_DrawHXBM+0xc4>
    if ( *b & mask ) {
 8000fe0:	6a3b      	ldr	r3, [r7, #32]
 8000fe2:	781a      	ldrb	r2, [r3, #0]
 8000fe4:	7dfb      	ldrb	r3, [r7, #23]
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d00c      	beq.n	8001008 <u8g2_DrawHXBM+0x80>
      u8g2->draw_color = color;
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	7dba      	ldrb	r2, [r7, #22]
 8000ff2:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8000ff6:	893a      	ldrh	r2, [r7, #8]
 8000ff8:	8979      	ldrh	r1, [r7, #10]
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	9300      	str	r3, [sp, #0]
 8000ffe:	2301      	movs	r3, #1
 8001000:	68f8      	ldr	r0, [r7, #12]
 8001002:	f000 ff9e 	bl	8001f42 <u8g2_DrawHVLine>
 8001006:	e010      	b.n	800102a <u8g2_DrawHXBM+0xa2>
    } else if ( u8g2->bitmap_transparency == 0 ) {
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800100e:	2b00      	cmp	r3, #0
 8001010:	d10b      	bne.n	800102a <u8g2_DrawHXBM+0xa2>
      u8g2->draw_color = ncolor;
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	7d7a      	ldrb	r2, [r7, #21]
 8001016:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 800101a:	893a      	ldrh	r2, [r7, #8]
 800101c:	8979      	ldrh	r1, [r7, #10]
 800101e:	2300      	movs	r3, #0
 8001020:	9300      	str	r3, [sp, #0]
 8001022:	2301      	movs	r3, #1
 8001024:	68f8      	ldr	r0, [r7, #12]
 8001026:	f000 ff8c 	bl	8001f42 <u8g2_DrawHVLine>
    }
    x++;
 800102a:	897b      	ldrh	r3, [r7, #10]
 800102c:	3301      	adds	r3, #1
 800102e:	817b      	strh	r3, [r7, #10]
    mask <<= 1;
 8001030:	7dfb      	ldrb	r3, [r7, #23]
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	75fb      	strb	r3, [r7, #23]
    if ( mask == 0 )
 8001036:	7dfb      	ldrb	r3, [r7, #23]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d104      	bne.n	8001046 <u8g2_DrawHXBM+0xbe>
    {
      mask = 1;
 800103c:	2301      	movs	r3, #1
 800103e:	75fb      	strb	r3, [r7, #23]
      b++;
 8001040:	6a3b      	ldr	r3, [r7, #32]
 8001042:	3301      	adds	r3, #1
 8001044:	623b      	str	r3, [r7, #32]
    }
    len--;
 8001046:	88fb      	ldrh	r3, [r7, #6]
 8001048:	3b01      	subs	r3, #1
 800104a:	80fb      	strh	r3, [r7, #6]
  while(len > 0) {
 800104c:	88fb      	ldrh	r3, [r7, #6]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d1c6      	bne.n	8000fe0 <u8g2_DrawHXBM+0x58>
  }
  u8g2->draw_color = color;
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	7dba      	ldrb	r2, [r7, #22]
 8001056:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
 800105a:	e000      	b.n	800105e <u8g2_DrawHXBM+0xd6>
    return;
 800105c:	bf00      	nop
}
 800105e:	3718      	adds	r7, #24
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <u8g2_DrawXBM>:


void u8g2_DrawXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h, const uint8_t *bitmap)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b088      	sub	sp, #32
 8001068:	af02      	add	r7, sp, #8
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	4608      	mov	r0, r1
 800106e:	4611      	mov	r1, r2
 8001070:	461a      	mov	r2, r3
 8001072:	4603      	mov	r3, r0
 8001074:	817b      	strh	r3, [r7, #10]
 8001076:	460b      	mov	r3, r1
 8001078:	813b      	strh	r3, [r7, #8]
 800107a:	4613      	mov	r3, r2
 800107c:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t blen;
  blen = w;
 800107e:	88fb      	ldrh	r3, [r7, #6]
 8001080:	82fb      	strh	r3, [r7, #22]
  blen += 7;
 8001082:	8afb      	ldrh	r3, [r7, #22]
 8001084:	3307      	adds	r3, #7
 8001086:	82fb      	strh	r3, [r7, #22]
  blen >>= 3;
 8001088:	8afb      	ldrh	r3, [r7, #22]
 800108a:	08db      	lsrs	r3, r3, #3
 800108c:	82fb      	strh	r3, [r7, #22]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 800108e:	897a      	ldrh	r2, [r7, #10]
 8001090:	88fb      	ldrh	r3, [r7, #6]
 8001092:	4413      	add	r3, r2
 8001094:	b298      	uxth	r0, r3
 8001096:	893a      	ldrh	r2, [r7, #8]
 8001098:	8c3b      	ldrh	r3, [r7, #32]
 800109a:	4413      	add	r3, r2
 800109c:	b29b      	uxth	r3, r3
 800109e:	893a      	ldrh	r2, [r7, #8]
 80010a0:	8979      	ldrh	r1, [r7, #10]
 80010a2:	9300      	str	r3, [sp, #0]
 80010a4:	4603      	mov	r3, r0
 80010a6:	68f8      	ldr	r0, [r7, #12]
 80010a8:	f001 f809 	bl	80020be <u8g2_IsIntersection>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d017      	beq.n	80010e2 <u8g2_DrawXBM+0x7e>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  while( h > 0 )
 80010b2:	e012      	b.n	80010da <u8g2_DrawXBM+0x76>
  {
    u8g2_DrawHXBM(u8g2, x, y, w, bitmap);
 80010b4:	88f8      	ldrh	r0, [r7, #6]
 80010b6:	893a      	ldrh	r2, [r7, #8]
 80010b8:	8979      	ldrh	r1, [r7, #10]
 80010ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010bc:	9300      	str	r3, [sp, #0]
 80010be:	4603      	mov	r3, r0
 80010c0:	68f8      	ldr	r0, [r7, #12]
 80010c2:	f7ff ff61 	bl	8000f88 <u8g2_DrawHXBM>
    bitmap += blen;
 80010c6:	8afb      	ldrh	r3, [r7, #22]
 80010c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010ca:	4413      	add	r3, r2
 80010cc:	627b      	str	r3, [r7, #36]	@ 0x24
    y++;
 80010ce:	893b      	ldrh	r3, [r7, #8]
 80010d0:	3301      	adds	r3, #1
 80010d2:	813b      	strh	r3, [r7, #8]
    h--;
 80010d4:	8c3b      	ldrh	r3, [r7, #32]
 80010d6:	3b01      	subs	r3, #1
 80010d8:	843b      	strh	r3, [r7, #32]
  while( h > 0 )
 80010da:	8c3b      	ldrh	r3, [r7, #32]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d1e9      	bne.n	80010b4 <u8g2_DrawXBM+0x50>
 80010e0:	e000      	b.n	80010e4 <u8g2_DrawXBM+0x80>
    return;
 80010e2:	bf00      	nop
  }
}
 80010e4:	3718      	adds	r7, #24
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b084      	sub	sp, #16
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	7c1b      	ldrb	r3, [r3, #16]
 80010f8:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001100:	461a      	mov	r2, r3
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	fb02 f303 	mul.w	r3, r2, r3
 8001108:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	00db      	lsls	r3, r3, #3
 800110e:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001114:	68fa      	ldr	r2, [r7, #12]
 8001116:	2100      	movs	r1, #0
 8001118:	4618      	mov	r0, r3
 800111a:	f006 fbeb 	bl	80078f4 <memset>
}
 800111e:	bf00      	nop
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8001126:	b580      	push	{r7, lr}
 8001128:	b086      	sub	sp, #24
 800112a:	af02      	add	r7, sp, #8
 800112c:	6078      	str	r0, [r7, #4]
 800112e:	460b      	mov	r3, r1
 8001130:	70fb      	strb	r3, [r7, #3]
 8001132:	4613      	mov	r3, r2
 8001134:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	7c1b      	ldrb	r3, [r3, #16]
 800113c:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 800113e:	78fb      	ldrb	r3, [r7, #3]
 8001140:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001146:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8001148:	7bfb      	ldrb	r3, [r7, #15]
 800114a:	b29b      	uxth	r3, r3
 800114c:	89ba      	ldrh	r2, [r7, #12]
 800114e:	fb12 f303 	smulbb	r3, r2, r3
 8001152:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 8001154:	89bb      	ldrh	r3, [r7, #12]
 8001156:	00db      	lsls	r3, r3, #3
 8001158:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 800115a:	89bb      	ldrh	r3, [r7, #12]
 800115c:	68ba      	ldr	r2, [r7, #8]
 800115e:	4413      	add	r3, r2
 8001160:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8001162:	7bf9      	ldrb	r1, [r7, #15]
 8001164:	78ba      	ldrb	r2, [r7, #2]
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	9300      	str	r3, [sp, #0]
 800116a:	460b      	mov	r3, r1
 800116c:	2100      	movs	r1, #0
 800116e:	6878      	ldr	r0, [r7, #4]
 8001170:	f001 fc8b 	bl	8002a8a <u8x8_DrawTile>
}
 8001174:	bf00      	nop
 8001176:	3710      	adds	r7, #16
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}

0800117c <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8001184:	2300      	movs	r3, #0
 8001186:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800118e:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001196:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	7c5b      	ldrb	r3, [r3, #17]
 800119e:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 80011a0:	7bba      	ldrb	r2, [r7, #14]
 80011a2:	7bfb      	ldrb	r3, [r7, #15]
 80011a4:	4619      	mov	r1, r3
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f7ff ffbd 	bl	8001126 <u8g2_send_tile_row>
    src_row++;
 80011ac:	7bfb      	ldrb	r3, [r7, #15]
 80011ae:	3301      	adds	r3, #1
 80011b0:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 80011b2:	7bbb      	ldrb	r3, [r7, #14]
 80011b4:	3301      	adds	r3, #1
 80011b6:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 80011b8:	7bfa      	ldrb	r2, [r7, #15]
 80011ba:	7b7b      	ldrb	r3, [r7, #13]
 80011bc:	429a      	cmp	r2, r3
 80011be:	d203      	bcs.n	80011c8 <u8g2_send_buffer+0x4c>
 80011c0:	7bba      	ldrb	r2, [r7, #14]
 80011c2:	7b3b      	ldrb	r3, [r7, #12]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d3eb      	bcc.n	80011a0 <u8g2_send_buffer+0x24>
}
 80011c8:	bf00      	nop
 80011ca:	3710      	adds	r7, #16
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <u8g2_SetBufferCurrTileRow>:
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
}

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	460b      	mov	r3, r1
 80011da:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	78fa      	ldrb	r2, [r7, #3]
 80011e0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  u8g2->cb->update_dimension(u8g2);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	4798      	blx	r3
}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800120e:	2b00      	cmp	r3, #0
 8001210:	d002      	beq.n	8001218 <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff ff69 	bl	80010ea <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8001218:	2100      	movs	r1, #0
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f7ff ffd8 	bl	80011d0 <u8g2_SetBufferCurrTileRow>
}
 8001220:	bf00      	nop
 8001222:	3708      	adds	r7, #8
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}

08001228 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f7ff ffa3 	bl	800117c <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800123c:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 8001244:	7bfb      	ldrb	r3, [r7, #15]
 8001246:	4413      	add	r3, r2
 8001248:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	7c5b      	ldrb	r3, [r3, #17]
 8001250:	7bfa      	ldrb	r2, [r7, #15]
 8001252:	429a      	cmp	r2, r3
 8001254:	d304      	bcc.n	8001260 <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f001 fc79 	bl	8002b4e <u8x8_RefreshDisplay>
    return 0;
 800125c:	2300      	movs	r3, #0
 800125e:	e00d      	b.n	800127c <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8001266:	2b00      	cmp	r3, #0
 8001268:	d002      	beq.n	8001270 <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f7ff ff3d 	bl	80010ea <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 8001270:	7bfb      	ldrb	r3, [r7, #15]
 8001272:	4619      	mov	r1, r3
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f7ff ffab 	bl	80011d0 <u8g2_SetBufferCurrTileRow>
  return 1;
 800127a:	2301      	movs	r3, #1
}
 800127c:	4618      	mov	r0, r3
 800127e:	3710      	adds	r7, #16
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}

08001284 <u8g2_ClearDisplay>:
#include "u8g2.h"

/* Clear screen buffer & display reliable for all u8g2 displays. */
/* This is done with u8g2 picture loop, because we can not use the u8x8 function in all cases */
void u8g2_ClearDisplay(u8g2_t *u8g2)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  u8g2_FirstPage(u8g2);
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	f7ff ffb7 	bl	8001200 <u8g2_FirstPage>
  do {
  } while ( u8g2_NextPage(u8g2) );
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f7ff ffc8 	bl	8001228 <u8g2_NextPage>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d1f9      	bne.n	8001292 <u8g2_ClearDisplay+0xe>
    send commands.
    This will not work because the current tile row is modified by the picture 
    loop above. To fix this, reset the tile row to 0, issue #370
    A workaround would be, that the user sets the current tile row to 0 manually.
  */
  u8g2_SetBufferCurrTileRow(u8g2, 0);  
 800129e:	2100      	movs	r1, #0
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f7ff ff95 	bl	80011d0 <u8g2_SetBufferCurrTileRow>
}
 80012a6:	bf00      	nop
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
	...

080012b0 <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2208      	movs	r2, #8
 80012bc:	701a      	strb	r2, [r3, #0]
  return buf;
 80012be:	4b03      	ldr	r3, [pc, #12]	@ (80012cc <u8g2_m_16_8_f+0x1c>)
  #endif
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	370c      	adds	r7, #12
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr
 80012cc:	200004a8 	.word	0x200004a8

080012d0 <u8g2_Setup_st7565_64128n_f>:
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_lm6063, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
  buf = u8g2_m_16_8_f(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
void u8g2_Setup_st7565_64128n_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b088      	sub	sp, #32
 80012d4:	af02      	add	r7, sp, #8
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
 80012dc:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_64128n, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	9300      	str	r3, [sp, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a0b      	ldr	r2, [pc, #44]	@ (8001314 <u8g2_Setup_st7565_64128n_f+0x44>)
 80012e6:	490c      	ldr	r1, [pc, #48]	@ (8001318 <u8g2_Setup_st7565_64128n_f+0x48>)
 80012e8:	68f8      	ldr	r0, [r7, #12]
 80012ea:	f001 fc91 	bl	8002c10 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 80012ee:	f107 0313 	add.w	r3, r7, #19
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff ffdc 	bl	80012b0 <u8g2_m_16_8_f>
 80012f8:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 80012fa:	7cfa      	ldrb	r2, [r7, #19]
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	9300      	str	r3, [sp, #0]
 8001300:	4b06      	ldr	r3, [pc, #24]	@ (800131c <u8g2_Setup_st7565_64128n_f+0x4c>)
 8001302:	6979      	ldr	r1, [r7, #20]
 8001304:	68f8      	ldr	r0, [r7, #12]
 8001306:	f000 ffc4 	bl	8002292 <u8g2_SetupBuffer>
}
 800130a:	bf00      	nop
 800130c:	3718      	adds	r7, #24
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	080027a5 	.word	0x080027a5
 8001318:	08002945 	.word	0x08002945
 800131c:	08002115 	.word	0x08002115

08001320 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	460b      	mov	r3, r1
 800132a:	70fb      	strb	r3, [r7, #3]
  font += offset;
 800132c:	78fb      	ldrb	r3, [r7, #3]
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	4413      	add	r3, r2
 8001332:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	781b      	ldrb	r3, [r3, #0]
}
 8001338:	4618      	mov	r0, r3
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr

08001344 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8001344:	b480      	push	{r7}
 8001346:	b085      	sub	sp, #20
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	460b      	mov	r3, r1
 800134e:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 8001350:	78fb      	ldrb	r3, [r7, #3]
 8001352:	687a      	ldr	r2, [r7, #4]
 8001354:	4413      	add	r3, r2
 8001356:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	81fb      	strh	r3, [r7, #14]
    font++;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	3301      	adds	r3, #1
 8001362:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 8001364:	89fb      	ldrh	r3, [r7, #14]
 8001366:	021b      	lsls	r3, r3, #8
 8001368:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	461a      	mov	r2, r3
 8001370:	89fb      	ldrh	r3, [r7, #14]
 8001372:	4413      	add	r3, r2
 8001374:	81fb      	strh	r3, [r7, #14]
    return pos;
 8001376:	89fb      	ldrh	r3, [r7, #14]
}
 8001378:	4618      	mov	r0, r3
 800137a:	3714      	adds	r7, #20
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr

08001384 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 800138e:	2100      	movs	r1, #0
 8001390:	6838      	ldr	r0, [r7, #0]
 8001392:	f7ff ffc5 	bl	8001320 <u8g2_font_get_byte>
 8001396:	4603      	mov	r3, r0
 8001398:	461a      	mov	r2, r3
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 800139e:	2101      	movs	r1, #1
 80013a0:	6838      	ldr	r0, [r7, #0]
 80013a2:	f7ff ffbd 	bl	8001320 <u8g2_font_get_byte>
 80013a6:	4603      	mov	r3, r0
 80013a8:	461a      	mov	r2, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 80013ae:	2102      	movs	r1, #2
 80013b0:	6838      	ldr	r0, [r7, #0]
 80013b2:	f7ff ffb5 	bl	8001320 <u8g2_font_get_byte>
 80013b6:	4603      	mov	r3, r0
 80013b8:	461a      	mov	r2, r3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 80013be:	2103      	movs	r1, #3
 80013c0:	6838      	ldr	r0, [r7, #0]
 80013c2:	f7ff ffad 	bl	8001320 <u8g2_font_get_byte>
 80013c6:	4603      	mov	r3, r0
 80013c8:	461a      	mov	r2, r3
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 80013ce:	2104      	movs	r1, #4
 80013d0:	6838      	ldr	r0, [r7, #0]
 80013d2:	f7ff ffa5 	bl	8001320 <u8g2_font_get_byte>
 80013d6:	4603      	mov	r3, r0
 80013d8:	461a      	mov	r2, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 80013de:	2105      	movs	r1, #5
 80013e0:	6838      	ldr	r0, [r7, #0]
 80013e2:	f7ff ff9d 	bl	8001320 <u8g2_font_get_byte>
 80013e6:	4603      	mov	r3, r0
 80013e8:	461a      	mov	r2, r3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 80013ee:	2106      	movs	r1, #6
 80013f0:	6838      	ldr	r0, [r7, #0]
 80013f2:	f7ff ff95 	bl	8001320 <u8g2_font_get_byte>
 80013f6:	4603      	mov	r3, r0
 80013f8:	461a      	mov	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 80013fe:	2107      	movs	r1, #7
 8001400:	6838      	ldr	r0, [r7, #0]
 8001402:	f7ff ff8d 	bl	8001320 <u8g2_font_get_byte>
 8001406:	4603      	mov	r3, r0
 8001408:	461a      	mov	r2, r3
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 800140e:	2108      	movs	r1, #8
 8001410:	6838      	ldr	r0, [r7, #0]
 8001412:	f7ff ff85 	bl	8001320 <u8g2_font_get_byte>
 8001416:	4603      	mov	r3, r0
 8001418:	461a      	mov	r2, r3
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 800141e:	2109      	movs	r1, #9
 8001420:	6838      	ldr	r0, [r7, #0]
 8001422:	f7ff ff7d 	bl	8001320 <u8g2_font_get_byte>
 8001426:	4603      	mov	r3, r0
 8001428:	b25a      	sxtb	r2, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 800142e:	210a      	movs	r1, #10
 8001430:	6838      	ldr	r0, [r7, #0]
 8001432:	f7ff ff75 	bl	8001320 <u8g2_font_get_byte>
 8001436:	4603      	mov	r3, r0
 8001438:	b25a      	sxtb	r2, r3
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 800143e:	210b      	movs	r1, #11
 8001440:	6838      	ldr	r0, [r7, #0]
 8001442:	f7ff ff6d 	bl	8001320 <u8g2_font_get_byte>
 8001446:	4603      	mov	r3, r0
 8001448:	b25a      	sxtb	r2, r3
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 800144e:	210c      	movs	r1, #12
 8001450:	6838      	ldr	r0, [r7, #0]
 8001452:	f7ff ff65 	bl	8001320 <u8g2_font_get_byte>
 8001456:	4603      	mov	r3, r0
 8001458:	b25a      	sxtb	r2, r3
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 800145e:	210d      	movs	r1, #13
 8001460:	6838      	ldr	r0, [r7, #0]
 8001462:	f7ff ff5d 	bl	8001320 <u8g2_font_get_byte>
 8001466:	4603      	mov	r3, r0
 8001468:	b25a      	sxtb	r2, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 800146e:	210e      	movs	r1, #14
 8001470:	6838      	ldr	r0, [r7, #0]
 8001472:	f7ff ff55 	bl	8001320 <u8g2_font_get_byte>
 8001476:	4603      	mov	r3, r0
 8001478:	b25a      	sxtb	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 800147e:	210f      	movs	r1, #15
 8001480:	6838      	ldr	r0, [r7, #0]
 8001482:	f7ff ff4d 	bl	8001320 <u8g2_font_get_byte>
 8001486:	4603      	mov	r3, r0
 8001488:	b25a      	sxtb	r2, r3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 800148e:	2110      	movs	r1, #16
 8001490:	6838      	ldr	r0, [r7, #0]
 8001492:	f7ff ff45 	bl	8001320 <u8g2_font_get_byte>
 8001496:	4603      	mov	r3, r0
 8001498:	b25a      	sxtb	r2, r3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 800149e:	2111      	movs	r1, #17
 80014a0:	6838      	ldr	r0, [r7, #0]
 80014a2:	f7ff ff4f 	bl	8001344 <u8g2_font_get_word>
 80014a6:	4603      	mov	r3, r0
 80014a8:	461a      	mov	r2, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 80014ae:	2113      	movs	r1, #19
 80014b0:	6838      	ldr	r0, [r7, #0]
 80014b2:	f7ff ff47 	bl	8001344 <u8g2_font_get_word>
 80014b6:	4603      	mov	r3, r0
 80014b8:	461a      	mov	r2, r3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 80014be:	2115      	movs	r1, #21
 80014c0:	6838      	ldr	r0, [r7, #0]
 80014c2:	f7ff ff3f 	bl	8001344 <u8g2_font_get_word>
 80014c6:	4603      	mov	r3, r0
 80014c8:	461a      	mov	r2, r3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	82da      	strh	r2, [r3, #22]
#endif
}
 80014ce:	bf00      	nop
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 80014d6:	b480      	push	{r7}
 80014d8:	b085      	sub	sp, #20
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
 80014de:	460b      	mov	r3, r1
 80014e0:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	7b1b      	ldrb	r3, [r3, #12]
 80014e6:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 80014f0:	7bfa      	ldrb	r2, [r7, #15]
 80014f2:	7b7b      	ldrb	r3, [r7, #13]
 80014f4:	fa42 f303 	asr.w	r3, r2, r3
 80014f8:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 80014fa:	7b7b      	ldrb	r3, [r7, #13]
 80014fc:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 80014fe:	7bba      	ldrb	r2, [r7, #14]
 8001500:	78fb      	ldrb	r3, [r7, #3]
 8001502:	4413      	add	r3, r2
 8001504:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 8001506:	7bbb      	ldrb	r3, [r7, #14]
 8001508:	2b07      	cmp	r3, #7
 800150a:	d91a      	bls.n	8001542 <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 800150c:	2308      	movs	r3, #8
 800150e:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8001510:	7b3a      	ldrb	r2, [r7, #12]
 8001512:	7b7b      	ldrb	r3, [r7, #13]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	1c5a      	adds	r2, r3, #1
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	461a      	mov	r2, r3
 800152a:	7b3b      	ldrb	r3, [r7, #12]
 800152c:	fa02 f303 	lsl.w	r3, r2, r3
 8001530:	b25a      	sxtb	r2, r3
 8001532:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001536:	4313      	orrs	r3, r2
 8001538:	b25b      	sxtb	r3, r3
 800153a:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 800153c:	7bbb      	ldrb	r3, [r7, #14]
 800153e:	3b08      	subs	r3, #8
 8001540:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 8001542:	78fb      	ldrb	r3, [r7, #3]
 8001544:	f04f 32ff 	mov.w	r2, #4294967295
 8001548:	fa02 f303 	lsl.w	r3, r2, r3
 800154c:	b2db      	uxtb	r3, r3
 800154e:	43db      	mvns	r3, r3
 8001550:	b2da      	uxtb	r2, r3
 8001552:	7bfb      	ldrb	r3, [r7, #15]
 8001554:	4013      	ands	r3, r2
 8001556:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	7bba      	ldrb	r2, [r7, #14]
 800155c:	731a      	strb	r2, [r3, #12]
  return val;
 800155e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001560:	4618      	mov	r0, r3
 8001562:	3714      	adds	r7, #20
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr

0800156c <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	460b      	mov	r3, r1
 8001576:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 8001578:	78fb      	ldrb	r3, [r7, #3]
 800157a:	4619      	mov	r1, r3
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f7ff ffaa 	bl	80014d6 <u8g2_font_decode_get_unsigned_bits>
 8001582:	4603      	mov	r3, r0
 8001584:	73fb      	strb	r3, [r7, #15]
  d = 1;
 8001586:	2301      	movs	r3, #1
 8001588:	73bb      	strb	r3, [r7, #14]
  cnt--;
 800158a:	78fb      	ldrb	r3, [r7, #3]
 800158c:	3b01      	subs	r3, #1
 800158e:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 8001590:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001594:	78fb      	ldrb	r3, [r7, #3]
 8001596:	fa02 f303 	lsl.w	r3, r2, r3
 800159a:	73bb      	strb	r3, [r7, #14]
  v -= d;
 800159c:	7bfa      	ldrb	r2, [r7, #15]
 800159e:	7bbb      	ldrb	r3, [r7, #14]
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	73fb      	strb	r3, [r7, #15]
  return v;
 80015a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 80015b2:	b490      	push	{r4, r7}
 80015b4:	b082      	sub	sp, #8
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	4604      	mov	r4, r0
 80015ba:	4608      	mov	r0, r1
 80015bc:	4611      	mov	r1, r2
 80015be:	461a      	mov	r2, r3
 80015c0:	4623      	mov	r3, r4
 80015c2:	80fb      	strh	r3, [r7, #6]
 80015c4:	4603      	mov	r3, r0
 80015c6:	717b      	strb	r3, [r7, #5]
 80015c8:	460b      	mov	r3, r1
 80015ca:	713b      	strb	r3, [r7, #4]
 80015cc:	4613      	mov	r3, r2
 80015ce:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 80015d0:	78fb      	ldrb	r3, [r7, #3]
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d014      	beq.n	8001600 <u8g2_add_vector_y+0x4e>
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	dc19      	bgt.n	800160e <u8g2_add_vector_y+0x5c>
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d002      	beq.n	80015e4 <u8g2_add_vector_y+0x32>
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d007      	beq.n	80015f2 <u8g2_add_vector_y+0x40>
 80015e2:	e014      	b.n	800160e <u8g2_add_vector_y+0x5c>
  {
    case 0:
      dy += y;
 80015e4:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	88fb      	ldrh	r3, [r7, #6]
 80015ec:	4413      	add	r3, r2
 80015ee:	80fb      	strh	r3, [r7, #6]
      break;
 80015f0:	e014      	b.n	800161c <u8g2_add_vector_y+0x6a>
    case 1:
      dy += x;
 80015f2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80015f6:	b29a      	uxth	r2, r3
 80015f8:	88fb      	ldrh	r3, [r7, #6]
 80015fa:	4413      	add	r3, r2
 80015fc:	80fb      	strh	r3, [r7, #6]
      break;
 80015fe:	e00d      	b.n	800161c <u8g2_add_vector_y+0x6a>
    case 2:
      dy -= y;
 8001600:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001604:	b29b      	uxth	r3, r3
 8001606:	88fa      	ldrh	r2, [r7, #6]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	80fb      	strh	r3, [r7, #6]
      break;
 800160c:	e006      	b.n	800161c <u8g2_add_vector_y+0x6a>
    default:
      dy -= x;
 800160e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001612:	b29b      	uxth	r3, r3
 8001614:	88fa      	ldrh	r2, [r7, #6]
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	80fb      	strh	r3, [r7, #6]
      break;      
 800161a:	bf00      	nop
  }
  return dy;
 800161c:	88fb      	ldrh	r3, [r7, #6]
}
 800161e:	4618      	mov	r0, r3
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bc90      	pop	{r4, r7}
 8001626:	4770      	bx	lr

08001628 <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 8001628:	b490      	push	{r4, r7}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	4604      	mov	r4, r0
 8001630:	4608      	mov	r0, r1
 8001632:	4611      	mov	r1, r2
 8001634:	461a      	mov	r2, r3
 8001636:	4623      	mov	r3, r4
 8001638:	80fb      	strh	r3, [r7, #6]
 800163a:	4603      	mov	r3, r0
 800163c:	717b      	strb	r3, [r7, #5]
 800163e:	460b      	mov	r3, r1
 8001640:	713b      	strb	r3, [r7, #4]
 8001642:	4613      	mov	r3, r2
 8001644:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 8001646:	78fb      	ldrb	r3, [r7, #3]
 8001648:	2b02      	cmp	r3, #2
 800164a:	d014      	beq.n	8001676 <u8g2_add_vector_x+0x4e>
 800164c:	2b02      	cmp	r3, #2
 800164e:	dc19      	bgt.n	8001684 <u8g2_add_vector_x+0x5c>
 8001650:	2b00      	cmp	r3, #0
 8001652:	d002      	beq.n	800165a <u8g2_add_vector_x+0x32>
 8001654:	2b01      	cmp	r3, #1
 8001656:	d007      	beq.n	8001668 <u8g2_add_vector_x+0x40>
 8001658:	e014      	b.n	8001684 <u8g2_add_vector_x+0x5c>
  {
    case 0:
      dx += x;
 800165a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800165e:	b29a      	uxth	r2, r3
 8001660:	88fb      	ldrh	r3, [r7, #6]
 8001662:	4413      	add	r3, r2
 8001664:	80fb      	strh	r3, [r7, #6]
      break;
 8001666:	e014      	b.n	8001692 <u8g2_add_vector_x+0x6a>
    case 1:
      dx -= y;
 8001668:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800166c:	b29b      	uxth	r3, r3
 800166e:	88fa      	ldrh	r2, [r7, #6]
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	80fb      	strh	r3, [r7, #6]
      break;
 8001674:	e00d      	b.n	8001692 <u8g2_add_vector_x+0x6a>
    case 2:
      dx -= x;
 8001676:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800167a:	b29b      	uxth	r3, r3
 800167c:	88fa      	ldrh	r2, [r7, #6]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	80fb      	strh	r3, [r7, #6]
      break;
 8001682:	e006      	b.n	8001692 <u8g2_add_vector_x+0x6a>
    default:
      dx += y;
 8001684:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001688:	b29a      	uxth	r2, r3
 800168a:	88fb      	ldrh	r3, [r7, #6]
 800168c:	4413      	add	r3, r2
 800168e:	80fb      	strh	r3, [r7, #6]
      break;      
 8001690:	bf00      	nop
  }
  return dx;
 8001692:	88fb      	ldrh	r3, [r7, #6]
}
 8001694:	4618      	mov	r0, r3
 8001696:	3708      	adds	r7, #8
 8001698:	46bd      	mov	sp, r7
 800169a:	bc90      	pop	{r4, r7}
 800169c:	4770      	bx	lr

0800169e <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b088      	sub	sp, #32
 80016a2:	af02      	add	r7, sp, #8
 80016a4:	6078      	str	r0, [r7, #4]
 80016a6:	460b      	mov	r3, r1
 80016a8:	70fb      	strb	r3, [r7, #3]
 80016aa:	4613      	mov	r3, r2
 80016ac:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	3360      	adds	r3, #96	@ 0x60
 80016b2:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 80016b4:	78fb      	ldrb	r3, [r7, #3]
 80016b6:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80016be:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 80016c0:	693b      	ldr	r3, [r7, #16]
 80016c2:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80016c6:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80016ce:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 80016d0:	7bfa      	ldrb	r2, [r7, #15]
 80016d2:	7d7b      	ldrb	r3, [r7, #21]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 80016d8:	7bfb      	ldrb	r3, [r7, #15]
 80016da:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 80016dc:	7dfa      	ldrb	r2, [r7, #23]
 80016de:	7bfb      	ldrb	r3, [r7, #15]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d201      	bcs.n	80016e8 <u8g2_font_decode_len+0x4a>
      current = cnt;
 80016e4:	7dfb      	ldrb	r3, [r7, #23]
 80016e6:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	889b      	ldrh	r3, [r3, #4]
 80016ec:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	88db      	ldrh	r3, [r3, #6]
 80016f2:	817b      	strh	r3, [r7, #10]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 80016f4:	f997 1015 	ldrsb.w	r1, [r7, #21]
 80016f8:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	7c1b      	ldrb	r3, [r3, #16]
 8001700:	89b8      	ldrh	r0, [r7, #12]
 8001702:	f7ff ff91 	bl	8001628 <u8g2_add_vector_x>
 8001706:	4603      	mov	r3, r0
 8001708:	81bb      	strh	r3, [r7, #12]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 800170a:	f997 1015 	ldrsb.w	r1, [r7, #21]
 800170e:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	7c1b      	ldrb	r3, [r3, #16]
 8001716:	8978      	ldrh	r0, [r7, #10]
 8001718:	f7ff ff4b 	bl	80015b2 <u8g2_add_vector_y>
 800171c:	4603      	mov	r3, r0
 800171e:	817b      	strh	r3, [r7, #10]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8001720:	78bb      	ldrb	r3, [r7, #2]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d010      	beq.n	8001748 <u8g2_font_decode_len+0xaa>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	7b9a      	ldrb	r2, [r3, #14]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 8001730:	7dbb      	ldrb	r3, [r7, #22]
 8001732:	b298      	uxth	r0, r3
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	7c1b      	ldrb	r3, [r3, #16]
 8001738:	897a      	ldrh	r2, [r7, #10]
 800173a:	89b9      	ldrh	r1, [r7, #12]
 800173c:	9300      	str	r3, [sp, #0]
 800173e:	4603      	mov	r3, r0
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	f000 fbfe 	bl	8001f42 <u8g2_DrawHVLine>
 8001746:	e013      	b.n	8001770 <u8g2_font_decode_len+0xd2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	7b5b      	ldrb	r3, [r3, #13]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d10f      	bne.n	8001770 <u8g2_font_decode_len+0xd2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	7bda      	ldrb	r2, [r3, #15]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 800175a:	7dbb      	ldrb	r3, [r7, #22]
 800175c:	b298      	uxth	r0, r3
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	7c1b      	ldrb	r3, [r3, #16]
 8001762:	897a      	ldrh	r2, [r7, #10]
 8001764:	89b9      	ldrh	r1, [r7, #12]
 8001766:	9300      	str	r3, [sp, #0]
 8001768:	4603      	mov	r3, r0
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f000 fbe9 	bl	8001f42 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 8001770:	7dfa      	ldrb	r2, [r7, #23]
 8001772:	7bfb      	ldrb	r3, [r7, #15]
 8001774:	429a      	cmp	r2, r3
 8001776:	d309      	bcc.n	800178c <u8g2_font_decode_len+0xee>
      break;
    cnt -= rem;
 8001778:	7dfa      	ldrb	r2, [r7, #23]
 800177a:	7bfb      	ldrb	r3, [r7, #15]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 8001780:	2300      	movs	r3, #0
 8001782:	757b      	strb	r3, [r7, #21]
    ly++;
 8001784:	7d3b      	ldrb	r3, [r7, #20]
 8001786:	3301      	adds	r3, #1
 8001788:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 800178a:	e79d      	b.n	80016c8 <u8g2_font_decode_len+0x2a>
      break;
 800178c:	bf00      	nop
  }
  lx += cnt;
 800178e:	7d7a      	ldrb	r2, [r7, #21]
 8001790:	7dfb      	ldrb	r3, [r7, #23]
 8001792:	4413      	add	r3, r2
 8001794:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 8001796:	f997 2015 	ldrsb.w	r2, [r7, #21]
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 800179e:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	725a      	strb	r2, [r3, #9]
}
 80017a6:	bf00      	nop
 80017a8:	3718      	adds	r7, #24
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}

080017ae <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b084      	sub	sp, #16
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
 80017b6:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	3360      	adds	r3, #96	@ 0x60
 80017bc:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	683a      	ldr	r2, [r7, #0]
 80017c2:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	2200      	movs	r2, #0
 80017c8:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 80017d0:	4619      	mov	r1, r3
 80017d2:	68f8      	ldr	r0, [r7, #12]
 80017d4:	f7ff fe7f 	bl	80014d6 <u8g2_font_decode_get_unsigned_bits>
 80017d8:	4603      	mov	r3, r0
 80017da:	b25a      	sxtb	r2, r3
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 80017e6:	4619      	mov	r1, r3
 80017e8:	68f8      	ldr	r0, [r7, #12]
 80017ea:	f7ff fe74 	bl	80014d6 <u8g2_font_decode_get_unsigned_bits>
 80017ee:	4603      	mov	r3, r0
 80017f0:	b25a      	sxtb	r2, r3
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	f893 2092 	ldrb.w	r2, [r3, #146]	@ 0x92
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	7b9b      	ldrb	r3, [r3, #14]
 8001804:	2b00      	cmp	r3, #0
 8001806:	bf0c      	ite	eq
 8001808:	2301      	moveq	r3, #1
 800180a:	2300      	movne	r3, #0
 800180c:	b2db      	uxtb	r3, r3
 800180e:	461a      	mov	r2, r3
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	73da      	strb	r2, [r3, #15]
}
 8001814:	bf00      	nop
 8001816:	3710      	adds	r7, #16
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}

0800181c <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b08a      	sub	sp, #40	@ 0x28
 8001820:	af02      	add	r7, sp, #8
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	3360      	adds	r3, #96	@ 0x60
 800182a:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 800182c:	6839      	ldr	r1, [r7, #0]
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f7ff ffbd 	bl	80017ae <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 800183a:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
 8001842:	4619      	mov	r1, r3
 8001844:	6978      	ldr	r0, [r7, #20]
 8001846:	f7ff fe91 	bl	800156c <u8g2_font_decode_get_signed_bits>
 800184a:	4603      	mov	r3, r0
 800184c:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 8001854:	4619      	mov	r1, r3
 8001856:	6978      	ldr	r0, [r7, #20]
 8001858:	f7ff fe88 	bl	800156c <u8g2_font_decode_get_signed_bits>
 800185c:	4603      	mov	r3, r0
 800185e:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8001866:	4619      	mov	r1, r3
 8001868:	6978      	ldr	r0, [r7, #20]
 800186a:	f7ff fe7f 	bl	800156c <u8g2_font_decode_get_signed_bits>
 800186e:	4603      	mov	r3, r0
 8001870:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001878:	2b00      	cmp	r3, #0
 800187a:	f340 80d7 	ble.w	8001a2c <u8g2_font_decode_glyph+0x210>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	8898      	ldrh	r0, [r3, #4]
 8001882:	7cfa      	ldrb	r2, [r7, #19]
 8001884:	7c7b      	ldrb	r3, [r7, #17]
 8001886:	4413      	add	r3, r2
 8001888:	b2db      	uxtb	r3, r3
 800188a:	425b      	negs	r3, r3
 800188c:	b2db      	uxtb	r3, r3
 800188e:	b25a      	sxtb	r2, r3
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	7c1b      	ldrb	r3, [r3, #16]
 8001894:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8001898:	f7ff fec6 	bl	8001628 <u8g2_add_vector_x>
 800189c:	4603      	mov	r3, r0
 800189e:	461a      	mov	r2, r3
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	88d8      	ldrh	r0, [r3, #6]
 80018a8:	7cfa      	ldrb	r2, [r7, #19]
 80018aa:	7c7b      	ldrb	r3, [r7, #17]
 80018ac:	4413      	add	r3, r2
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	425b      	negs	r3, r3
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	b25a      	sxtb	r2, r3
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	7c1b      	ldrb	r3, [r3, #16]
 80018ba:	f997 1012 	ldrsb.w	r1, [r7, #18]
 80018be:	f7ff fe78 	bl	80015b2 <u8g2_add_vector_y>
 80018c2:	4603      	mov	r3, r0
 80018c4:	461a      	mov	r2, r3
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	889b      	ldrh	r3, [r3, #4]
 80018ce:	83fb      	strh	r3, [r7, #30]
      y0 = decode->target_y;
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	88db      	ldrh	r3, [r3, #6]
 80018d4:	837b      	strh	r3, [r7, #26]
      x1 = x0;
 80018d6:	8bfb      	ldrh	r3, [r7, #30]
 80018d8:	83bb      	strh	r3, [r7, #28]
      y1 = y0;
 80018da:	8b7b      	ldrh	r3, [r7, #26]
 80018dc:	833b      	strh	r3, [r7, #24]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	7c1b      	ldrb	r3, [r3, #16]
 80018e2:	2b03      	cmp	r3, #3
 80018e4:	d85a      	bhi.n	800199c <u8g2_font_decode_glyph+0x180>
 80018e6:	a201      	add	r2, pc, #4	@ (adr r2, 80018ec <u8g2_font_decode_glyph+0xd0>)
 80018e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ec:	080018fd 	.word	0x080018fd
 80018f0:	08001919 	.word	0x08001919
 80018f4:	08001941 	.word	0x08001941
 80018f8:	08001975 	.word	0x08001975
      {
	case 0:
	    x1 += decode->glyph_width;
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001902:	b29a      	uxth	r2, r3
 8001904:	8bbb      	ldrh	r3, [r7, #28]
 8001906:	4413      	add	r3, r2
 8001908:	83bb      	strh	r3, [r7, #28]
	    y1 += h;
 800190a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800190e:	b29a      	uxth	r2, r3
 8001910:	8b3b      	ldrh	r3, [r7, #24]
 8001912:	4413      	add	r3, r2
 8001914:	833b      	strh	r3, [r7, #24]
	    break;
 8001916:	e041      	b.n	800199c <u8g2_font_decode_glyph+0x180>
	case 1:
	    x0 -= h;
 8001918:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800191c:	b29b      	uxth	r3, r3
 800191e:	8bfa      	ldrh	r2, [r7, #30]
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001924:	8bfb      	ldrh	r3, [r7, #30]
 8001926:	3301      	adds	r3, #1
 8001928:	83fb      	strh	r3, [r7, #30]
	    x1++;
 800192a:	8bbb      	ldrh	r3, [r7, #28]
 800192c:	3301      	adds	r3, #1
 800192e:	83bb      	strh	r3, [r7, #28]
	    y1 += decode->glyph_width;
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001936:	b29a      	uxth	r2, r3
 8001938:	8b3b      	ldrh	r3, [r7, #24]
 800193a:	4413      	add	r3, r2
 800193c:	833b      	strh	r3, [r7, #24]
	    break;
 800193e:	e02d      	b.n	800199c <u8g2_font_decode_glyph+0x180>
	case 2:
	    x0 -= decode->glyph_width;
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001946:	b29b      	uxth	r3, r3
 8001948:	8bfa      	ldrh	r2, [r7, #30]
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800194e:	8bfb      	ldrh	r3, [r7, #30]
 8001950:	3301      	adds	r3, #1
 8001952:	83fb      	strh	r3, [r7, #30]
	    x1++;
 8001954:	8bbb      	ldrh	r3, [r7, #28]
 8001956:	3301      	adds	r3, #1
 8001958:	83bb      	strh	r3, [r7, #28]
	    y0 -= h;
 800195a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800195e:	b29b      	uxth	r3, r3
 8001960:	8b7a      	ldrh	r2, [r7, #26]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001966:	8b7b      	ldrh	r3, [r7, #26]
 8001968:	3301      	adds	r3, #1
 800196a:	837b      	strh	r3, [r7, #26]
	    y1++;
 800196c:	8b3b      	ldrh	r3, [r7, #24]
 800196e:	3301      	adds	r3, #1
 8001970:	833b      	strh	r3, [r7, #24]
	    break;	  
 8001972:	e013      	b.n	800199c <u8g2_font_decode_glyph+0x180>
	case 3:
	    x1 += h;
 8001974:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001978:	b29a      	uxth	r2, r3
 800197a:	8bbb      	ldrh	r3, [r7, #28]
 800197c:	4413      	add	r3, r2
 800197e:	83bb      	strh	r3, [r7, #28]
	    y0 -= decode->glyph_width;
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001986:	b29b      	uxth	r3, r3
 8001988:	8b7a      	ldrh	r2, [r7, #26]
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800198e:	8b7b      	ldrh	r3, [r7, #26]
 8001990:	3301      	adds	r3, #1
 8001992:	837b      	strh	r3, [r7, #26]
	    y1++;
 8001994:	8b3b      	ldrh	r3, [r7, #24]
 8001996:	3301      	adds	r3, #1
 8001998:	833b      	strh	r3, [r7, #24]
	    break;	  
 800199a:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 800199c:	8bb8      	ldrh	r0, [r7, #28]
 800199e:	8b7a      	ldrh	r2, [r7, #26]
 80019a0:	8bf9      	ldrh	r1, [r7, #30]
 80019a2:	8b3b      	ldrh	r3, [r7, #24]
 80019a4:	9300      	str	r3, [sp, #0]
 80019a6:	4603      	mov	r3, r0
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f000 fb88 	bl	80020be <u8g2_IsIntersection>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d102      	bne.n	80019ba <u8g2_font_decode_glyph+0x19e>
	return d;
 80019b4:	f997 3010 	ldrsb.w	r3, [r7, #16]
 80019b8:	e03a      	b.n	8001a30 <u8g2_font_decode_glyph+0x214>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	2200      	movs	r2, #0
 80019be:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	2200      	movs	r2, #0
 80019c4:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 80019cc:	4619      	mov	r1, r3
 80019ce:	6978      	ldr	r0, [r7, #20]
 80019d0:	f7ff fd81 	bl	80014d6 <u8g2_font_decode_get_unsigned_bits>
 80019d4:	4603      	mov	r3, r0
 80019d6:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 80019de:	4619      	mov	r1, r3
 80019e0:	6978      	ldr	r0, [r7, #20]
 80019e2:	f7ff fd78 	bl	80014d6 <u8g2_font_decode_get_unsigned_bits>
 80019e6:	4603      	mov	r3, r0
 80019e8:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 80019ea:	7bfb      	ldrb	r3, [r7, #15]
 80019ec:	2200      	movs	r2, #0
 80019ee:	4619      	mov	r1, r3
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f7ff fe54 	bl	800169e <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 80019f6:	7bbb      	ldrb	r3, [r7, #14]
 80019f8:	2201      	movs	r2, #1
 80019fa:	4619      	mov	r1, r3
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f7ff fe4e 	bl	800169e <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8001a02:	2101      	movs	r1, #1
 8001a04:	6978      	ldr	r0, [r7, #20]
 8001a06:	f7ff fd66 	bl	80014d6 <u8g2_font_decode_get_unsigned_bits>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d1ec      	bne.n	80019ea <u8g2_font_decode_glyph+0x1ce>

      if ( decode->y >= h )
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8001a16:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001a1a:	429a      	cmp	r2, r3
 8001a1c:	dd00      	ble.n	8001a20 <u8g2_font_decode_glyph+0x204>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8001a1e:	e7d2      	b.n	80019c6 <u8g2_font_decode_glyph+0x1aa>
	break;
 8001a20:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	7b9a      	ldrb	r2, [r3, #14]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  }
  return d;
 8001a2c:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3720      	adds	r7, #32
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	460b      	mov	r3, r1
 8001a42:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a48:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	3317      	adds	r3, #23
 8001a4e:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 8001a50:	887b      	ldrh	r3, [r7, #2]
 8001a52:	2bff      	cmp	r3, #255	@ 0xff
 8001a54:	d82a      	bhi.n	8001aac <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 8001a56:	887b      	ldrh	r3, [r7, #2]
 8001a58:	2b60      	cmp	r3, #96	@ 0x60
 8001a5a:	d907      	bls.n	8001a6c <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8001a62:	461a      	mov	r2, r3
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	4413      	add	r3, r2
 8001a68:	617b      	str	r3, [r7, #20]
 8001a6a:	e009      	b.n	8001a80 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 8001a6c:	887b      	ldrh	r3, [r7, #2]
 8001a6e:	2b40      	cmp	r3, #64	@ 0x40
 8001a70:	d906      	bls.n	8001a80 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 8001a78:	461a      	mov	r2, r3
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	3301      	adds	r3, #1
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d04e      	beq.n	8001b28 <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	461a      	mov	r2, r3
 8001a90:	887b      	ldrh	r3, [r7, #2]
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d102      	bne.n	8001a9c <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	3302      	adds	r3, #2
 8001a9a:	e049      	b.n	8001b30 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	4413      	add	r3, r2
 8001aa8:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001aaa:	e7e9      	b.n	8001a80 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	4413      	add	r3, r2
 8001ab8:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8001abe:	2100      	movs	r1, #0
 8001ac0:	6938      	ldr	r0, [r7, #16]
 8001ac2:	f7ff fc3f 	bl	8001344 <u8g2_font_get_word>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	461a      	mov	r2, r3
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	4413      	add	r3, r2
 8001ace:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8001ad0:	2102      	movs	r1, #2
 8001ad2:	6938      	ldr	r0, [r7, #16]
 8001ad4:	f7ff fc36 	bl	8001344 <u8g2_font_get_word>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	3304      	adds	r3, #4
 8001ae0:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8001ae2:	89fa      	ldrh	r2, [r7, #14]
 8001ae4:	887b      	ldrh	r3, [r7, #2]
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d3e9      	bcc.n	8001abe <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 8001af0:	89fb      	ldrh	r3, [r7, #14]
 8001af2:	021b      	lsls	r3, r3, #8
 8001af4:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	3301      	adds	r3, #1
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	461a      	mov	r2, r3
 8001afe:	89fb      	ldrh	r3, [r7, #14]
 8001b00:	4313      	orrs	r3, r2
 8001b02:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8001b04:	89fb      	ldrh	r3, [r7, #14]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d010      	beq.n	8001b2c <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 8001b0a:	89fa      	ldrh	r2, [r7, #14]
 8001b0c:	887b      	ldrh	r3, [r7, #2]
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	d102      	bne.n	8001b18 <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	3303      	adds	r3, #3
 8001b16:	e00b      	b.n	8001b30 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	3302      	adds	r3, #2
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	461a      	mov	r2, r3
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	4413      	add	r3, r2
 8001b24:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 8001b26:	e7e0      	b.n	8001aea <u8g2_font_get_glyph_data+0xb2>
	break;
 8001b28:	bf00      	nop
 8001b2a:	e000      	b.n	8001b2e <u8g2_font_get_glyph_data+0xf6>
	break;
 8001b2c:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 8001b2e:	2300      	movs	r3, #0
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3718      	adds	r7, #24
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}

08001b38 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	4608      	mov	r0, r1
 8001b42:	4611      	mov	r1, r2
 8001b44:	461a      	mov	r2, r3
 8001b46:	4603      	mov	r3, r0
 8001b48:	817b      	strh	r3, [r7, #10]
 8001b4a:	460b      	mov	r3, r1
 8001b4c:	813b      	strh	r3, [r7, #8]
 8001b4e:	4613      	mov	r3, r2
 8001b50:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 8001b52:	2300      	movs	r3, #0
 8001b54:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	897a      	ldrh	r2, [r7, #10]
 8001b5a:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  u8g2->font_decode.target_y = y;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	893a      	ldrh	r2, [r7, #8]
 8001b62:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8001b66:	88fb      	ldrh	r3, [r7, #6]
 8001b68:	4619      	mov	r1, r3
 8001b6a:	68f8      	ldr	r0, [r7, #12]
 8001b6c:	f7ff ff64 	bl	8001a38 <u8g2_font_get_glyph_data>
 8001b70:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d005      	beq.n	8001b84 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8001b78:	6939      	ldr	r1, [r7, #16]
 8001b7a:	68f8      	ldr	r0, [r7, #12]
 8001b7c:	f7ff fe4e 	bl	800181c <u8g2_font_decode_glyph>
 8001b80:	4603      	mov	r3, r0
 8001b82:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 8001b84:	8afb      	ldrh	r3, [r7, #22]
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3718      	adds	r7, #24
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
	...

08001b90 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	4608      	mov	r0, r1
 8001b9a:	4611      	mov	r1, r2
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	817b      	strh	r3, [r7, #10]
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	813b      	strh	r3, [r7, #8]
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8001bb0:	2b03      	cmp	r3, #3
 8001bb2:	d833      	bhi.n	8001c1c <u8g2_DrawGlyph+0x8c>
 8001bb4:	a201      	add	r2, pc, #4	@ (adr r2, 8001bbc <u8g2_DrawGlyph+0x2c>)
 8001bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bba:	bf00      	nop
 8001bbc:	08001bcd 	.word	0x08001bcd
 8001bc0:	08001be1 	.word	0x08001be1
 8001bc4:	08001bf5 	.word	0x08001bf5
 8001bc8:	08001c09 	.word	0x08001c09
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bd0:	68f8      	ldr	r0, [r7, #12]
 8001bd2:	4798      	blx	r3
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	893b      	ldrh	r3, [r7, #8]
 8001bda:	4413      	add	r3, r2
 8001bdc:	813b      	strh	r3, [r7, #8]
      break;
 8001bde:	e01d      	b.n	8001c1c <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001be4:	68f8      	ldr	r0, [r7, #12]
 8001be6:	4798      	blx	r3
 8001be8:	4603      	mov	r3, r0
 8001bea:	461a      	mov	r2, r3
 8001bec:	897b      	ldrh	r3, [r7, #10]
 8001bee:	1a9b      	subs	r3, r3, r2
 8001bf0:	817b      	strh	r3, [r7, #10]
      break;
 8001bf2:	e013      	b.n	8001c1c <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bf8:	68f8      	ldr	r0, [r7, #12]
 8001bfa:	4798      	blx	r3
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	461a      	mov	r2, r3
 8001c00:	893b      	ldrh	r3, [r7, #8]
 8001c02:	1a9b      	subs	r3, r3, r2
 8001c04:	813b      	strh	r3, [r7, #8]
      break;
 8001c06:	e009      	b.n	8001c1c <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c0c:	68f8      	ldr	r0, [r7, #12]
 8001c0e:	4798      	blx	r3
 8001c10:	4603      	mov	r3, r0
 8001c12:	461a      	mov	r2, r3
 8001c14:	897b      	ldrh	r3, [r7, #10]
 8001c16:	4413      	add	r3, r2
 8001c18:	817b      	strh	r3, [r7, #10]
      break;
 8001c1a:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8001c1c:	88fb      	ldrh	r3, [r7, #6]
 8001c1e:	893a      	ldrh	r2, [r7, #8]
 8001c20:	8979      	ldrh	r1, [r7, #10]
 8001c22:	68f8      	ldr	r0, [r7, #12]
 8001c24:	f7ff ff88 	bl	8001b38 <u8g2_font_draw_glyph>
 8001c28:	4603      	mov	r3, r0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3710      	adds	r7, #16
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop

08001c34 <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b086      	sub	sp, #24
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	60f8      	str	r0, [r7, #12]
 8001c3c:	607b      	str	r3, [r7, #4]
 8001c3e:	460b      	mov	r3, r1
 8001c40:	817b      	strh	r3, [r7, #10]
 8001c42:	4613      	mov	r3, r2
 8001c44:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8001c46:	68f8      	ldr	r0, [r7, #12]
 8001c48:	f000 fca7 	bl	800259a <u8x8_utf8_init>
  sum = 0;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	687a      	ldr	r2, [r7, #4]
 8001c56:	7812      	ldrb	r2, [r2, #0]
 8001c58:	4611      	mov	r1, r2
 8001c5a:	68f8      	ldr	r0, [r7, #12]
 8001c5c:	4798      	blx	r3
 8001c5e:	4603      	mov	r3, r0
 8001c60:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 8001c62:	8abb      	ldrh	r3, [r7, #20]
 8001c64:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d038      	beq.n	8001cde <u8g2_draw_string+0xaa>
      break;
    str++;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	3301      	adds	r3, #1
 8001c70:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 8001c72:	8abb      	ldrh	r3, [r7, #20]
 8001c74:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d0e9      	beq.n	8001c50 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8001c7c:	8abb      	ldrh	r3, [r7, #20]
 8001c7e:	893a      	ldrh	r2, [r7, #8]
 8001c80:	8979      	ldrh	r1, [r7, #10]
 8001c82:	68f8      	ldr	r0, [r7, #12]
 8001c84:	f7ff ff84 	bl	8001b90 <u8g2_DrawGlyph>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	827b      	strh	r3, [r7, #18]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8001c92:	2b03      	cmp	r3, #3
 8001c94:	d81e      	bhi.n	8001cd4 <u8g2_draw_string+0xa0>
 8001c96:	a201      	add	r2, pc, #4	@ (adr r2, 8001c9c <u8g2_draw_string+0x68>)
 8001c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c9c:	08001cad 	.word	0x08001cad
 8001ca0:	08001cb7 	.word	0x08001cb7
 8001ca4:	08001cc1 	.word	0x08001cc1
 8001ca8:	08001ccb 	.word	0x08001ccb
      {
	case 0:
	  x += delta;
 8001cac:	897a      	ldrh	r2, [r7, #10]
 8001cae:	8a7b      	ldrh	r3, [r7, #18]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	817b      	strh	r3, [r7, #10]
	  break;
 8001cb4:	e00e      	b.n	8001cd4 <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 8001cb6:	893a      	ldrh	r2, [r7, #8]
 8001cb8:	8a7b      	ldrh	r3, [r7, #18]
 8001cba:	4413      	add	r3, r2
 8001cbc:	813b      	strh	r3, [r7, #8]
	  break;
 8001cbe:	e009      	b.n	8001cd4 <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8001cc0:	897a      	ldrh	r2, [r7, #10]
 8001cc2:	8a7b      	ldrh	r3, [r7, #18]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	817b      	strh	r3, [r7, #10]
	  break;
 8001cc8:	e004      	b.n	8001cd4 <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 8001cca:	893a      	ldrh	r2, [r7, #8]
 8001ccc:	8a7b      	ldrh	r3, [r7, #18]
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	813b      	strh	r3, [r7, #8]
	  break;
 8001cd2:	bf00      	nop

#else
      x += delta;
#endif

      sum += delta;    
 8001cd4:	8afa      	ldrh	r2, [r7, #22]
 8001cd6:	8a7b      	ldrh	r3, [r7, #18]
 8001cd8:	4413      	add	r3, r2
 8001cda:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8001cdc:	e7b8      	b.n	8001c50 <u8g2_draw_string+0x1c>
      break;
 8001cde:	bf00      	nop
    }
  }
  return sum;
 8001ce0:	8afb      	ldrh	r3, [r7, #22]
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3718      	adds	r7, #24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop

08001cec <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	607b      	str	r3, [r7, #4]
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	817b      	strh	r3, [r7, #10]
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	4a06      	ldr	r2, [pc, #24]	@ (8001d1c <u8g2_DrawStr+0x30>)
 8001d02:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8001d04:	893a      	ldrh	r2, [r7, #8]
 8001d06:	8979      	ldrh	r1, [r7, #10]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	68f8      	ldr	r0, [r7, #12]
 8001d0c:	f7ff ff92 	bl	8001c34 <u8g2_draw_string>
 8001d10:	4603      	mov	r3, r0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3710      	adds	r7, #16
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	080025b7 	.word	0x080025b7

08001d20 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d05d      	beq.n	8001dec <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	f993 2081 	ldrsb.w	r2, [r3, #129]	@ 0x81
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f993 2082 	ldrsb.w	r2, [r3, #130]	@ 0x82
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d04d      	beq.n	8001dee <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d11c      	bne.n	8001d96 <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f993 208e 	ldrsb.w	r2, [r3, #142]	@ 0x8e
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	f993 3083 	ldrsb.w	r3, [r3, #131]	@ 0x83
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	da05      	bge.n	8001d78 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f993 2083 	ldrsb.w	r2, [r3, #131]	@ 0x83
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	f993 3084 	ldrsb.w	r3, [r3, #132]	@ 0x84
 8001d84:	429a      	cmp	r2, r3
 8001d86:	dd32      	ble.n	8001dee <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	f993 2084 	ldrsb.w	r2, [r3, #132]	@ 0x84
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 8001d94:	e02b      	b.n	8001dee <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f993 308e 	ldrsb.w	r3, [r3, #142]	@ 0x8e
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8001da4:	4619      	mov	r1, r3
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8001dac:	440b      	add	r3, r1
 8001dae:	429a      	cmp	r2, r3
 8001db0:	da0d      	bge.n	8001dce <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8001db8:	b2da      	uxtb	r2, r3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	4413      	add	r3, r2
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	b25a      	sxtb	r2, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	dd07      	ble.n	8001dee <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f993 2080 	ldrsb.w	r2, [r3, #128]	@ 0x80
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 8001dea:	e000      	b.n	8001dee <u8g2_UpdateRefHeight+0xce>
    return;
 8001dec:	bf00      	nop
  }  
}
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  return 0;
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
	...

08001e10 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	4a04      	ldr	r2, [pc, #16]	@ (8001e2c <u8g2_SetFontPosBaseline+0x1c>)
 8001e1c:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001e1e:	bf00      	nop
 8001e20:	370c      	adds	r7, #12
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	08001df9 	.word	0x08001df9

08001e30 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e3e:	683a      	ldr	r2, [r7, #0]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d00b      	beq.n	8001e5c <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	683a      	ldr	r2, [r7, #0]
 8001e48:	659a      	str	r2, [r3, #88]	@ 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	3374      	adds	r3, #116	@ 0x74
 8001e4e:	6839      	ldr	r1, [r7, #0]
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7ff fa97 	bl	8001384 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	f7ff ff62 	bl	8001d20 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8001e5c:	bf00      	nop
 8001e5e:	3708      	adds	r7, #8
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <u8g2_clip_intersection2>:
 will return 0 if there is no intersection and if a > b

 */

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len,
		u8g2_uint_t c, u8g2_uint_t d) {
 8001e64:	b480      	push	{r7}
 8001e66:	b087      	sub	sp, #28
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	4611      	mov	r1, r2
 8001e70:	461a      	mov	r2, r3
 8001e72:	460b      	mov	r3, r1
 8001e74:	80fb      	strh	r3, [r7, #6]
 8001e76:	4613      	mov	r3, r2
 8001e78:	80bb      	strh	r3, [r7, #4]
	u8g2_uint_t a = *ap;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	881b      	ldrh	r3, [r3, #0]
 8001e7e:	82fb      	strh	r3, [r7, #22]
	u8g2_uint_t b;
	b = a;
 8001e80:	8afb      	ldrh	r3, [r7, #22]
 8001e82:	82bb      	strh	r3, [r7, #20]
	b += *len;
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	881a      	ldrh	r2, [r3, #0]
 8001e88:	8abb      	ldrh	r3, [r7, #20]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	82bb      	strh	r3, [r7, #20]
	/* be removed completly (be aware about memory curruption for wrong */
	/* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
	/* arguments) */

	/* removing the following if clause completly may lead to memory corruption of a>b */
	if (a > b) {
 8001e8e:	8afa      	ldrh	r2, [r7, #22]
 8001e90:	8abb      	ldrh	r3, [r7, #20]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d90b      	bls.n	8001eae <u8g2_clip_intersection2+0x4a>
		/* replacing this if with a simple "return 0;" will not handle the case with negative a */
		if (a < d) {
 8001e96:	8afa      	ldrh	r2, [r7, #22]
 8001e98:	88bb      	ldrh	r3, [r7, #4]
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d205      	bcs.n	8001eaa <u8g2_clip_intersection2+0x46>
			b = d;
 8001e9e:	88bb      	ldrh	r3, [r7, #4]
 8001ea0:	82bb      	strh	r3, [r7, #20]
			b--;
 8001ea2:	8abb      	ldrh	r3, [r7, #20]
 8001ea4:	3b01      	subs	r3, #1
 8001ea6:	82bb      	strh	r3, [r7, #20]
 8001ea8:	e001      	b.n	8001eae <u8g2_clip_intersection2+0x4a>
		} else {
			a = c;
 8001eaa:	88fb      	ldrh	r3, [r7, #6]
 8001eac:	82fb      	strh	r3, [r7, #22]
		}
	}

	/* from now on, the asumption a <= b is ok */

	if (a >= d)
 8001eae:	8afa      	ldrh	r2, [r7, #22]
 8001eb0:	88bb      	ldrh	r3, [r7, #4]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d301      	bcc.n	8001eba <u8g2_clip_intersection2+0x56>
		return 0;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	e01c      	b.n	8001ef4 <u8g2_clip_intersection2+0x90>
	if (b <= c)
 8001eba:	8aba      	ldrh	r2, [r7, #20]
 8001ebc:	88fb      	ldrh	r3, [r7, #6]
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d801      	bhi.n	8001ec6 <u8g2_clip_intersection2+0x62>
		return 0;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	e016      	b.n	8001ef4 <u8g2_clip_intersection2+0x90>
	if (a < c)
 8001ec6:	8afa      	ldrh	r2, [r7, #22]
 8001ec8:	88fb      	ldrh	r3, [r7, #6]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d201      	bcs.n	8001ed2 <u8g2_clip_intersection2+0x6e>
		a = c;
 8001ece:	88fb      	ldrh	r3, [r7, #6]
 8001ed0:	82fb      	strh	r3, [r7, #22]
	if (b > d)
 8001ed2:	8aba      	ldrh	r2, [r7, #20]
 8001ed4:	88bb      	ldrh	r3, [r7, #4]
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d901      	bls.n	8001ede <u8g2_clip_intersection2+0x7a>
		b = d;
 8001eda:	88bb      	ldrh	r3, [r7, #4]
 8001edc:	82bb      	strh	r3, [r7, #20]

	*ap = a;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	8afa      	ldrh	r2, [r7, #22]
 8001ee2:	801a      	strh	r2, [r3, #0]
	b -= a;
 8001ee4:	8aba      	ldrh	r2, [r7, #20]
 8001ee6:	8afb      	ldrh	r3, [r7, #22]
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	82bb      	strh	r3, [r7, #20]
	*len = b;
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	8aba      	ldrh	r2, [r7, #20]
 8001ef0:	801a      	strh	r2, [r3, #0]
	return 1;
 8001ef2:	2301      	movs	r3, #1
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	371c      	adds	r7, #28
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <u8g2_draw_hv_line_2dir>:
 This function first adjusts the y position to the local buffer. Then it
 will clip the line and call u8g2_draw_low_level_hv_line()

 */
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y,
		u8g2_uint_t len, uint8_t dir) {
 8001f00:	b590      	push	{r4, r7, lr}
 8001f02:	b087      	sub	sp, #28
 8001f04:	af02      	add	r7, sp, #8
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	4608      	mov	r0, r1
 8001f0a:	4611      	mov	r1, r2
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	4603      	mov	r3, r0
 8001f10:	817b      	strh	r3, [r7, #10]
 8001f12:	460b      	mov	r3, r1
 8001f14:	813b      	strh	r3, [r7, #8]
 8001f16:	4613      	mov	r3, r2
 8001f18:	80fb      	strh	r3, [r7, #6]

	/* clipping happens before the display rotation */

	/* transform to pixel buffer coordinates */
	y -= u8g2->pixel_curr_row;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f1e:	893a      	ldrh	r2, [r7, #8]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	813b      	strh	r3, [r7, #8]

	u8g2->ll_hvline(u8g2, x, y, len, dir);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8001f28:	88f8      	ldrh	r0, [r7, #6]
 8001f2a:	893a      	ldrh	r2, [r7, #8]
 8001f2c:	8979      	ldrh	r1, [r7, #10]
 8001f2e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f32:	9300      	str	r3, [sp, #0]
 8001f34:	4603      	mov	r3, r0
 8001f36:	68f8      	ldr	r0, [r7, #12]
 8001f38:	47a0      	blx	r4
}
 8001f3a:	bf00      	nop
 8001f3c:	3714      	adds	r7, #20
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd90      	pop	{r4, r7, pc}

08001f42 <u8g2_DrawHVLine>:
 This function should be called by the user.

 "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
 */
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y,
		u8g2_uint_t len, uint8_t dir) {
 8001f42:	b590      	push	{r4, r7, lr}
 8001f44:	b087      	sub	sp, #28
 8001f46:	af02      	add	r7, sp, #8
 8001f48:	60f8      	str	r0, [r7, #12]
 8001f4a:	4608      	mov	r0, r1
 8001f4c:	4611      	mov	r1, r2
 8001f4e:	461a      	mov	r2, r3
 8001f50:	4603      	mov	r3, r0
 8001f52:	817b      	strh	r3, [r7, #10]
 8001f54:	460b      	mov	r3, r1
 8001f56:	813b      	strh	r3, [r7, #8]
 8001f58:	4613      	mov	r3, r2
 8001f5a:	80fb      	strh	r3, [r7, #6]
	/* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
	/* The callback may rotate the hv line */
	/* after rotation this will call u8g2_draw_hv_line_4dir() */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
	if (u8g2->is_page_clip_window_intersection != 0)
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d075      	beq.n	8002052 <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
		if (len != 0) {
 8001f66:	88fb      	ldrh	r3, [r7, #6]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d072      	beq.n	8002052 <u8g2_DrawHVLine+0x110>

			/* convert to two directions */
			if (len > 1) {
 8001f6c:	88fb      	ldrh	r3, [r7, #6]
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d91a      	bls.n	8001fa8 <u8g2_DrawHVLine+0x66>
				if (dir == 2) {
 8001f72:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d109      	bne.n	8001f8e <u8g2_DrawHVLine+0x4c>
					x -= len;
 8001f7a:	897a      	ldrh	r2, [r7, #10]
 8001f7c:	88fb      	ldrh	r3, [r7, #6]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	b29b      	uxth	r3, r3
 8001f82:	817b      	strh	r3, [r7, #10]
					x++;
 8001f84:	897b      	ldrh	r3, [r7, #10]
 8001f86:	3301      	adds	r3, #1
 8001f88:	b29b      	uxth	r3, r3
 8001f8a:	817b      	strh	r3, [r7, #10]
 8001f8c:	e00c      	b.n	8001fa8 <u8g2_DrawHVLine+0x66>
				} else if (dir == 3) {
 8001f8e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f92:	2b03      	cmp	r3, #3
 8001f94:	d108      	bne.n	8001fa8 <u8g2_DrawHVLine+0x66>
					y -= len;
 8001f96:	893a      	ldrh	r2, [r7, #8]
 8001f98:	88fb      	ldrh	r3, [r7, #6]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	813b      	strh	r3, [r7, #8]
					y++;
 8001fa0:	893b      	ldrh	r3, [r7, #8]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	813b      	strh	r3, [r7, #8]
				}
			}
			dir &= 1;
 8001fa8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001fac:	f003 0301 	and.w	r3, r3, #1
 8001fb0:	f887 3020 	strb.w	r3, [r7, #32]

			/* clip against the user window */
			if (dir == 0) {
 8001fb4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d11a      	bne.n	8001ff2 <u8g2_DrawHVLine+0xb0>
				if (y < u8g2->user_y0)
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8001fc2:	893b      	ldrh	r3, [r7, #8]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d83b      	bhi.n	8002040 <u8g2_DrawHVLine+0xfe>
					return;
				if (y >= u8g2->user_y1)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8001fce:	893b      	ldrh	r3, [r7, #8]
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d937      	bls.n	8002044 <u8g2_DrawHVLine+0x102>
					return;
				if (u8g2_clip_intersection2(&x, &len, u8g2->user_x0,
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8001fe0:	1db9      	adds	r1, r7, #6
 8001fe2:	f107 000a 	add.w	r0, r7, #10
 8001fe6:	f7ff ff3d 	bl	8001e64 <u8g2_clip_intersection2>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d11a      	bne.n	8002026 <u8g2_DrawHVLine+0xe4>
						u8g2->user_x1) == 0)
					return;
 8001ff0:	e02f      	b.n	8002052 <u8g2_DrawHVLine+0x110>
			} else {
				if (x < u8g2->user_x0)
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8001ff8:	897b      	ldrh	r3, [r7, #10]
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d824      	bhi.n	8002048 <u8g2_DrawHVLine+0x106>
					return;
				if (x >= u8g2->user_x1)
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8002004:	897b      	ldrh	r3, [r7, #10]
 8002006:	429a      	cmp	r2, r3
 8002008:	d920      	bls.n	800204c <u8g2_DrawHVLine+0x10a>
					return;
				if (u8g2_clip_intersection2(&y, &len, u8g2->user_y0,
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 8002016:	1db9      	adds	r1, r7, #6
 8002018:	f107 0008 	add.w	r0, r7, #8
 800201c:	f7ff ff22 	bl	8001e64 <u8g2_clip_intersection2>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d014      	beq.n	8002050 <u8g2_DrawHVLine+0x10e>
						u8g2->user_y1) == 0)
					return;
			}

			u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202a:	689c      	ldr	r4, [r3, #8]
 800202c:	8979      	ldrh	r1, [r7, #10]
 800202e:	893a      	ldrh	r2, [r7, #8]
 8002030:	88f8      	ldrh	r0, [r7, #6]
 8002032:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002036:	9300      	str	r3, [sp, #0]
 8002038:	4603      	mov	r3, r0
 800203a:	68f8      	ldr	r0, [r7, #12]
 800203c:	47a0      	blx	r4
 800203e:	e008      	b.n	8002052 <u8g2_DrawHVLine+0x110>
					return;
 8002040:	bf00      	nop
 8002042:	e006      	b.n	8002052 <u8g2_DrawHVLine+0x110>
					return;
 8002044:	bf00      	nop
 8002046:	e004      	b.n	8002052 <u8g2_DrawHVLine+0x110>
					return;
 8002048:	bf00      	nop
 800204a:	e002      	b.n	8002052 <u8g2_DrawHVLine+0x110>
					return;
 800204c:	bf00      	nop
 800204e:	e000      	b.n	8002052 <u8g2_DrawHVLine+0x110>
					return;
 8002050:	bf00      	nop
		}
}
 8002052:	3714      	adds	r7, #20
 8002054:	46bd      	mov	sp, r7
 8002056:	bd90      	pop	{r4, r7, pc}

08002058 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8002058:	b490      	push	{r4, r7}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	4604      	mov	r4, r0
 8002060:	4608      	mov	r0, r1
 8002062:	4611      	mov	r1, r2
 8002064:	461a      	mov	r2, r3
 8002066:	4623      	mov	r3, r4
 8002068:	80fb      	strh	r3, [r7, #6]
 800206a:	4603      	mov	r3, r0
 800206c:	80bb      	strh	r3, [r7, #4]
 800206e:	460b      	mov	r3, r1
 8002070:	807b      	strh	r3, [r7, #2]
 8002072:	4613      	mov	r3, r2
 8002074:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 8002076:	887a      	ldrh	r2, [r7, #2]
 8002078:	88bb      	ldrh	r3, [r7, #4]
 800207a:	429a      	cmp	r2, r3
 800207c:	d20d      	bcs.n	800209a <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 800207e:	883a      	ldrh	r2, [r7, #0]
 8002080:	88fb      	ldrh	r3, [r7, #6]
 8002082:	429a      	cmp	r2, r3
 8002084:	d901      	bls.n	800208a <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 8002086:	2301      	movs	r3, #1
 8002088:	e014      	b.n	80020b4 <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 800208a:	887a      	ldrh	r2, [r7, #2]
 800208c:	883b      	ldrh	r3, [r7, #0]
 800208e:	429a      	cmp	r2, r3
 8002090:	d901      	bls.n	8002096 <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 8002092:	2301      	movs	r3, #1
 8002094:	e00e      	b.n	80020b4 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8002096:	2300      	movs	r3, #0
 8002098:	e00c      	b.n	80020b4 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 800209a:	883a      	ldrh	r2, [r7, #0]
 800209c:	88fb      	ldrh	r3, [r7, #6]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d907      	bls.n	80020b2 <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 80020a2:	887a      	ldrh	r2, [r7, #2]
 80020a4:	883b      	ldrh	r3, [r7, #0]
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d901      	bls.n	80020ae <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e002      	b.n	80020b4 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 80020ae:	2300      	movs	r3, #0
 80020b0:	e000      	b.n	80020b4 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 80020b2:	2300      	movs	r3, #0
    }
  }
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3708      	adds	r7, #8
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bc90      	pop	{r4, r7}
 80020bc:	4770      	bx	lr

080020be <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 80020be:	b580      	push	{r7, lr}
 80020c0:	b084      	sub	sp, #16
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	60f8      	str	r0, [r7, #12]
 80020c6:	4608      	mov	r0, r1
 80020c8:	4611      	mov	r1, r2
 80020ca:	461a      	mov	r2, r3
 80020cc:	4603      	mov	r3, r0
 80020ce:	817b      	strh	r3, [r7, #10]
 80020d0:	460b      	mov	r3, r1
 80020d2:	813b      	strh	r3, [r7, #8]
 80020d4:	4613      	mov	r3, r2
 80020d6:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f8b3 004c 	ldrh.w	r0, [r3, #76]	@ 0x4c
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f8b3 104e 	ldrh.w	r1, [r3, #78]	@ 0x4e
 80020e4:	8b3b      	ldrh	r3, [r7, #24]
 80020e6:	893a      	ldrh	r2, [r7, #8]
 80020e8:	f7ff ffb6 	bl	8002058 <u8g2_is_intersection_decision_tree>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d101      	bne.n	80020f6 <u8g2_IsIntersection+0x38>
    return 0; 
 80020f2:	2300      	movs	r3, #0
 80020f4:	e00a      	b.n	800210c <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	f8b3 0048 	ldrh.w	r0, [r3, #72]	@ 0x48
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	f8b3 104a 	ldrh.w	r1, [r3, #74]	@ 0x4a
 8002102:	88fb      	ldrh	r3, [r7, #6]
 8002104:	897a      	ldrh	r2, [r7, #10]
 8002106:	f7ff ffa7 	bl	8002058 <u8g2_is_intersection_decision_tree>
 800210a:	4603      	mov	r3, r0
}
 800210c:	4618      	mov	r0, r3
 800210e:	3710      	adds	r7, #16
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002114:	b480      	push	{r7}
 8002116:	b089      	sub	sp, #36	@ 0x24
 8002118:	af00      	add	r7, sp, #0
 800211a:	60f8      	str	r0, [r7, #12]
 800211c:	4608      	mov	r0, r1
 800211e:	4611      	mov	r1, r2
 8002120:	461a      	mov	r2, r3
 8002122:	4603      	mov	r3, r0
 8002124:	817b      	strh	r3, [r7, #10]
 8002126:	460b      	mov	r3, r1
 8002128:	813b      	strh	r3, [r7, #8]
 800212a:	4613      	mov	r3, r2
 800212c:	80fb      	strh	r3, [r7, #6]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 800212e:	893b      	ldrh	r3, [r7, #8]
 8002130:	76fb      	strb	r3, [r7, #27]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8002132:	7efb      	ldrb	r3, [r7, #27]
 8002134:	f003 0307 	and.w	r3, r3, #7
 8002138:	76fb      	strb	r3, [r7, #27]
  mask = 1;
 800213a:	2301      	movs	r3, #1
 800213c:	763b      	strb	r3, [r7, #24]
  mask <<= bit_pos;
 800213e:	7e3a      	ldrb	r2, [r7, #24]
 8002140:	7efb      	ldrb	r3, [r7, #27]
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	763b      	strb	r3, [r7, #24]

  or_mask = 0;
 8002148:	2300      	movs	r3, #0
 800214a:	76bb      	strb	r3, [r7, #26]
  xor_mask = 0;
 800214c:	2300      	movs	r3, #0
 800214e:	767b      	strb	r3, [r7, #25]
  if ( u8g2->draw_color <= 1 )
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002156:	2b01      	cmp	r3, #1
 8002158:	d801      	bhi.n	800215e <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 800215a:	7e3b      	ldrb	r3, [r7, #24]
 800215c:	76bb      	strb	r3, [r7, #26]
  if ( u8g2->draw_color != 1 )
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002164:	2b01      	cmp	r3, #1
 8002166:	d001      	beq.n	800216c <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 8002168:	7e3b      	ldrb	r3, [r7, #24]
 800216a:	767b      	strb	r3, [r7, #25]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 800216c:	893b      	ldrh	r3, [r7, #8]
 800216e:	82fb      	strh	r3, [r7, #22]
  offset &= ~7;
 8002170:	8afb      	ldrh	r3, [r7, #22]
 8002172:	f023 0307 	bic.w	r3, r3, #7
 8002176:	82fb      	strh	r3, [r7, #22]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	7c1b      	ldrb	r3, [r3, #16]
 800217e:	461a      	mov	r2, r3
 8002180:	8afb      	ldrh	r3, [r7, #22]
 8002182:	fb13 f302 	smulbb	r3, r3, r2
 8002186:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800218c:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 800218e:	8afb      	ldrh	r3, [r7, #22]
 8002190:	69fa      	ldr	r2, [r7, #28]
 8002192:	4413      	add	r3, r2
 8002194:	61fb      	str	r3, [r7, #28]
  ptr += x;
 8002196:	897b      	ldrh	r3, [r7, #10]
 8002198:	69fa      	ldr	r2, [r7, #28]
 800219a:	4413      	add	r3, r2
 800219c:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 800219e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d117      	bne.n	80021d6 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	781a      	ldrb	r2, [r3, #0]
 80021aa:	7ebb      	ldrb	r3, [r7, #26]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	b2da      	uxtb	r2, r3
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	781a      	ldrb	r2, [r3, #0]
 80021b8:	7e7b      	ldrb	r3, [r7, #25]
 80021ba:	4053      	eors	r3, r2
 80021bc:	b2da      	uxtb	r2, r3
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	701a      	strb	r2, [r3, #0]
	ptr++;
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	3301      	adds	r3, #1
 80021c6:	61fb      	str	r3, [r7, #28]
	len--;
 80021c8:	88fb      	ldrh	r3, [r7, #6]
 80021ca:	3b01      	subs	r3, #1
 80021cc:	80fb      	strh	r3, [r7, #6]
      } while( len != 0 );
 80021ce:	88fb      	ldrh	r3, [r7, #6]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d1e8      	bne.n	80021a6 <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 80021d4:	e038      	b.n	8002248 <u8g2_ll_hvline_vertical_top_lsb+0x134>
      *ptr |= or_mask;
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	781a      	ldrb	r2, [r3, #0]
 80021da:	7ebb      	ldrb	r3, [r7, #26]
 80021dc:	4313      	orrs	r3, r2
 80021de:	b2da      	uxtb	r2, r3
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	781a      	ldrb	r2, [r3, #0]
 80021e8:	7e7b      	ldrb	r3, [r7, #25]
 80021ea:	4053      	eors	r3, r2
 80021ec:	b2da      	uxtb	r2, r3
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 80021f2:	7efb      	ldrb	r3, [r7, #27]
 80021f4:	3301      	adds	r3, #1
 80021f6:	76fb      	strb	r3, [r7, #27]
      bit_pos &= 7;
 80021f8:	7efb      	ldrb	r3, [r7, #27]
 80021fa:	f003 0307 	and.w	r3, r3, #7
 80021fe:	76fb      	strb	r3, [r7, #27]
      len--;
 8002200:	88fb      	ldrh	r3, [r7, #6]
 8002202:	3b01      	subs	r3, #1
 8002204:	80fb      	strh	r3, [r7, #6]
      if ( bit_pos == 0 )
 8002206:	7efb      	ldrb	r3, [r7, #27]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d114      	bne.n	8002236 <u8g2_ll_hvline_vertical_top_lsb+0x122>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8002210:	461a      	mov	r2, r3
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	4413      	add	r3, r2
 8002216:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 800221e:	2b01      	cmp	r3, #1
 8002220:	d801      	bhi.n	8002226 <u8g2_ll_hvline_vertical_top_lsb+0x112>
	  or_mask  = 1;
 8002222:	2301      	movs	r3, #1
 8002224:	76bb      	strb	r3, [r7, #26]
	if ( u8g2->draw_color != 1 )
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 800222c:	2b01      	cmp	r3, #1
 800222e:	d008      	beq.n	8002242 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	  xor_mask = 1;
 8002230:	2301      	movs	r3, #1
 8002232:	767b      	strb	r3, [r7, #25]
 8002234:	e005      	b.n	8002242 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	or_mask <<= 1;
 8002236:	7ebb      	ldrb	r3, [r7, #26]
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	76bb      	strb	r3, [r7, #26]
	xor_mask <<= 1;
 800223c:	7e7b      	ldrb	r3, [r7, #25]
 800223e:	005b      	lsls	r3, r3, #1
 8002240:	767b      	strb	r3, [r7, #25]
    } while( len != 0 );
 8002242:	88fb      	ldrh	r3, [r7, #6]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d1c6      	bne.n	80021d6 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 8002248:	bf00      	nop
 800224a:	3724      	adds	r7, #36	@ 0x24
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2200      	movs	r2, #0
 8002260:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
  u8g2->clip_y0 = 0;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002272:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800227c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  
  u8g2->cb->update_page_win(u8g2);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	4798      	blx	r3
}
 800228a:	bf00      	nop
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 8002292:	b580      	push	{r7, lr}
 8002294:	b084      	sub	sp, #16
 8002296:	af00      	add	r7, sp, #0
 8002298:	60f8      	str	r0, [r7, #12]
 800229a:	60b9      	str	r1, [r7, #8]
 800229c:	603b      	str	r3, [r7, #0]
 800229e:	4613      	mov	r3, r2
 80022a0:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	2200      	movs	r2, #0
 80022a6:	659a      	str	r2, [r3, #88]	@ 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	683a      	ldr	r2, [r7, #0]
 80022ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  u8g2->tile_buf_ptr = buf;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	68ba      	ldr	r2, [r7, #8]
 80022b2:	635a      	str	r2, [r3, #52]	@ 0x34
  u8g2->tile_buf_height = tile_buf_height;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	79fa      	ldrb	r2, [r7, #7]
 80022b8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  u8g2->tile_curr_row = 0;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2200      	movs	r2, #0
 80022c0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	2200      	movs	r2, #0
 80022c8:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
  u8g2->bitmap_transparency = 0;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2200      	movs	r2, #0
 80022d0:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	2200      	movs	r2, #0
 80022d8:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
  u8g2->draw_color = 1;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  u8g2->is_auto_page_clear = 1;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
  
  u8g2->cb = u8g2_cb;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	69ba      	ldr	r2, [r7, #24]
 80022f0:	631a      	str	r2, [r3, #48]	@ 0x30
  u8g2->cb->update_dimension(u8g2);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	68f8      	ldr	r0, [r7, #12]
 80022fa:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 80022fc:	68f8      	ldr	r0, [r7, #12]
 80022fe:	f7ff ffa9 	bl	8002254 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8002302:	68f8      	ldr	r0, [r7, #12]
 8002304:	f7ff fd84 	bl	8001e10 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2200      	movs	r2, #0
 800230c:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
#endif
}
 8002310:	bf00      	nop
 8002312:	3710      	adds	r7, #16
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8002318:	b480      	push	{r7}
 800231a:	b085      	sub	sp, #20
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800232c:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 800232e:	89fb      	ldrh	r3, [r7, #14]
 8002330:	00db      	lsls	r3, r3, #3
 8002332:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	89fa      	ldrh	r2, [r7, #14]
 8002338:	879a      	strh	r2, [r3, #60]	@ 0x3c
  
  t = display_info->tile_width;
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	7c1b      	ldrb	r3, [r3, #16]
 800233e:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 8002340:	89fb      	ldrh	r3, [r7, #14]
 8002342:	00db      	lsls	r3, r3, #3
 8002344:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	89fa      	ldrh	r2, [r7, #14]
 800234a:	875a      	strh	r2, [r3, #58]	@ 0x3a
  
  t = u8g2->tile_curr_row;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8002352:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8002354:	89fb      	ldrh	r3, [r7, #14]
 8002356:	00db      	lsls	r3, r3, #3
 8002358:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	89fa      	ldrh	r2, [r7, #14]
 800235e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  
  t = u8g2->tile_buf_height;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002366:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 8002368:	89fb      	ldrh	r3, [r7, #14]
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	f892 2039 	ldrb.w	r2, [r2, #57]	@ 0x39
 8002370:	4413      	add	r3, r2
 8002372:	68ba      	ldr	r2, [r7, #8]
 8002374:	7c52      	ldrb	r2, [r2, #17]
 8002376:	4293      	cmp	r3, r2
 8002378:	dd07      	ble.n	800238a <u8g2_update_dimension_common+0x72>
    t = display_info->tile_height - u8g2->tile_curr_row;
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	7c5b      	ldrb	r3, [r3, #17]
 800237e:	461a      	mov	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 800238a:	89fb      	ldrh	r3, [r7, #14]
 800238c:	00db      	lsls	r3, r3, #3
 800238e:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
  u8g2->buf_y1 += t;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 80023ac:	89fb      	ldrh	r3, [r7, #14]
 80023ae:	4413      	add	r3, r2
 80023b0:	b29a      	uxth	r2, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	8a9a      	ldrh	r2, [r3, #20]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  u8g2->height = display_info->pixel_height;
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	8ada      	ldrh	r2, [r3, #22]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 80023cc:	bf00      	nop
 80023ce:	3714      	adds	r7, #20
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af02      	add	r7, sp, #8
 80023de:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f8b3 1050 	ldrh.w	r1, [r3, #80]	@ 0x50
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f8b3 0052 	ldrh.w	r0, [r3, #82]	@ 0x52
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80023f8:	9300      	str	r3, [sp, #0]
 80023fa:	4603      	mov	r3, r0
 80023fc:	6878      	ldr	r0, [r7, #4]
 80023fe:	f7ff fe5e 	bl	80020be <u8g2_IsIntersection>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d104      	bne.n	8002412 <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 8002410:	e03b      	b.n	800248a <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2201      	movs	r2, #1
 8002416:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002426:	429a      	cmp	r2, r3
 8002428:	d205      	bcs.n	8002436 <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002442:	429a      	cmp	r2, r3
 8002444:	d905      	bls.n	8002452 <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800245e:	429a      	cmp	r2, r3
 8002460:	d205      	bcs.n	800246e <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800247a:	429a      	cmp	r2, r3
 800247c:	d905      	bls.n	800248a <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
}
 800248a:	bf00      	nop
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}

08002492 <u8g2_update_dimension_r2>:
  u8g2_apply_clip_window(u8g2);
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}

void u8g2_update_dimension_r2(u8g2_t *u8g2)
{
 8002492:	b580      	push	{r7, lr}
 8002494:	b082      	sub	sp, #8
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f7ff ff3c 	bl	8002318 <u8g2_update_dimension_common>
}
 80024a0:	bf00      	nop
 80024a2:	3708      	adds	r7, #8
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}

080024a8 <u8g2_update_page_win_r2>:

void u8g2_update_page_win_r2(u8g2_t *u8g2)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2200      	movs	r2, #0
 80024b4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
  u8g2->user_x1 = u8g2->width;	/* pixel_buf_width replaced with width */
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
  
  /* there are ases where the height is not a multiple of 8. */
  /* in such a case u8g2->buf_y1 might be heigher than u8g2->height */
  u8g2->user_y0 = 0;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  if ( u8g2->height >= u8g2->buf_y1 )
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 80024d8:	429a      	cmp	r2, r3
 80024da:	d30a      	bcc.n	80024f2 <u8g2_update_page_win_r2+0x4a>
    u8g2->user_y0 = u8g2->height - u8g2->buf_y1;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	b29a      	uxth	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  u8g2->user_y1 = u8g2->height - u8g2->buf_y0;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	b29a      	uxth	r2, r3
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f7ff ff65 	bl	80023d8 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 800250e:	bf00      	nop
 8002510:	3708      	adds	r7, #8
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <u8g2_draw_l90_r2>:
  
  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
}

void u8g2_draw_l90_r2(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002516:	b580      	push	{r7, lr}
 8002518:	b088      	sub	sp, #32
 800251a:	af02      	add	r7, sp, #8
 800251c:	60f8      	str	r0, [r7, #12]
 800251e:	4608      	mov	r0, r1
 8002520:	4611      	mov	r1, r2
 8002522:	461a      	mov	r2, r3
 8002524:	4603      	mov	r3, r0
 8002526:	817b      	strh	r3, [r7, #10]
 8002528:	460b      	mov	r3, r1
 800252a:	813b      	strh	r3, [r7, #8]
 800252c:	4613      	mov	r3, r2
 800252e:	80fb      	strh	r3, [r7, #6]
    yy -= len;
    yy++;
  }
  */

  yy = u8g2->height;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002536:	82bb      	strh	r3, [r7, #20]
  yy -= y;
 8002538:	8aba      	ldrh	r2, [r7, #20]
 800253a:	893b      	ldrh	r3, [r7, #8]
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	82bb      	strh	r3, [r7, #20]
  
  xx = u8g2->width;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002546:	82fb      	strh	r3, [r7, #22]
  xx -= x;
 8002548:	8afa      	ldrh	r2, [r7, #22]
 800254a:	897b      	ldrh	r3, [r7, #10]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	82fb      	strh	r3, [r7, #22]
  
  if ( dir == 0 )
 8002550:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d107      	bne.n	8002568 <u8g2_draw_l90_r2+0x52>
  {
    yy--;
 8002558:	8abb      	ldrh	r3, [r7, #20]
 800255a:	3b01      	subs	r3, #1
 800255c:	82bb      	strh	r3, [r7, #20]
    xx -= len;
 800255e:	8afa      	ldrh	r2, [r7, #22]
 8002560:	88fb      	ldrh	r3, [r7, #6]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	82fb      	strh	r3, [r7, #22]
 8002566:	e00a      	b.n	800257e <u8g2_draw_l90_r2+0x68>
  }
  else if ( dir == 1 )
 8002568:	f897 3020 	ldrb.w	r3, [r7, #32]
 800256c:	2b01      	cmp	r3, #1
 800256e:	d106      	bne.n	800257e <u8g2_draw_l90_r2+0x68>
  {
    xx--;
 8002570:	8afb      	ldrh	r3, [r7, #22]
 8002572:	3b01      	subs	r3, #1
 8002574:	82fb      	strh	r3, [r7, #22]
    yy -= len;
 8002576:	8aba      	ldrh	r2, [r7, #20]
 8002578:	88fb      	ldrh	r3, [r7, #6]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	82bb      	strh	r3, [r7, #20]
  }

  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
 800257e:	88f8      	ldrh	r0, [r7, #6]
 8002580:	8aba      	ldrh	r2, [r7, #20]
 8002582:	8af9      	ldrh	r1, [r7, #22]
 8002584:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002588:	9300      	str	r3, [sp, #0]
 800258a:	4603      	mov	r3, r0
 800258c:	68f8      	ldr	r0, [r7, #12]
 800258e:	f7ff fcb7 	bl	8001f00 <u8g2_draw_hv_line_2dir>
}
 8002592:	bf00      	nop
 8002594:	3718      	adds	r7, #24
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 800259a:	b480      	push	{r7}
 800259c:	b083      	sub	sp, #12
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
}
 80025aa:	bf00      	nop
 80025ac:	370c      	adds	r7, #12
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr

080025b6 <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 80025b6:	b480      	push	{r7}
 80025b8:	b083      	sub	sp, #12
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	6078      	str	r0, [r7, #4]
 80025be:	460b      	mov	r3, r1
 80025c0:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 80025c2:	78fb      	ldrb	r3, [r7, #3]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d002      	beq.n	80025ce <u8x8_ascii_next+0x18>
 80025c8:	78fb      	ldrb	r3, [r7, #3]
 80025ca:	2b0a      	cmp	r3, #10
 80025cc:	d102      	bne.n	80025d4 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 80025ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80025d2:	e001      	b.n	80025d8 <u8x8_ascii_next+0x22>
  return b;
 80025d4:	78fb      	ldrb	r3, [r7, #3]
 80025d6:	b29b      	uxth	r3, r3
}
 80025d8:	4618      	mov	r0, r3
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 80025e4:	b590      	push	{r4, r7, lr}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	460b      	mov	r3, r1
 80025ee:	70fb      	strb	r3, [r7, #3]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	691c      	ldr	r4, [r3, #16]
 80025f4:	78fa      	ldrb	r2, [r7, #3]
 80025f6:	2300      	movs	r3, #0
 80025f8:	2120      	movs	r1, #32
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	47a0      	blx	r4
 80025fe:	4603      	mov	r3, r0
}
 8002600:	4618      	mov	r0, r3
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	bd90      	pop	{r4, r7, pc}

08002608 <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8002608:	b590      	push	{r4, r7, lr}
 800260a:	b085      	sub	sp, #20
 800260c:	af00      	add	r7, sp, #0
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	460b      	mov	r3, r1
 8002612:	607a      	str	r2, [r7, #4]
 8002614:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	691c      	ldr	r4, [r3, #16]
 800261a:	7afa      	ldrb	r2, [r7, #11]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2117      	movs	r1, #23
 8002620:	68f8      	ldr	r0, [r7, #12]
 8002622:	47a0      	blx	r4
 8002624:	4603      	mov	r3, r0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3714      	adds	r7, #20
 800262a:	46bd      	mov	sp, r7
 800262c:	bd90      	pop	{r4, r7, pc}

0800262e <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 800262e:	b580      	push	{r7, lr}
 8002630:	b082      	sub	sp, #8
 8002632:	af00      	add	r7, sp, #0
 8002634:	6078      	str	r0, [r7, #4]
 8002636:	460b      	mov	r3, r1
 8002638:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 800263a:	1cfb      	adds	r3, r7, #3
 800263c:	461a      	mov	r2, r3
 800263e:	2101      	movs	r1, #1
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f7ff ffe1 	bl	8002608 <u8x8_byte_SendBytes>
 8002646:	4603      	mov	r3, r0
}
 8002648:	4618      	mov	r0, r3
 800264a:	3708      	adds	r7, #8
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}

08002650 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 8002650:	b590      	push	{r4, r7, lr}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	460b      	mov	r3, r1
 800265a:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	68dc      	ldr	r4, [r3, #12]
 8002660:	78fa      	ldrb	r2, [r7, #3]
 8002662:	2300      	movs	r3, #0
 8002664:	2115      	movs	r1, #21
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	47a0      	blx	r4
 800266a:	4603      	mov	r3, r0
}
 800266c:	4618      	mov	r0, r3
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	bd90      	pop	{r4, r7, pc}

08002674 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 8002674:	b590      	push	{r4, r7, lr}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
 800267c:	460b      	mov	r3, r1
 800267e:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	68dc      	ldr	r4, [r3, #12]
 8002684:	78fa      	ldrb	r2, [r7, #3]
 8002686:	2300      	movs	r3, #0
 8002688:	2116      	movs	r1, #22
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	47a0      	blx	r4
 800268e:	4603      	mov	r3, r0
}
 8002690:	4618      	mov	r0, r3
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	bd90      	pop	{r4, r7, pc}

08002698 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8002698:	b590      	push	{r4, r7, lr}
 800269a:	b085      	sub	sp, #20
 800269c:	af00      	add	r7, sp, #0
 800269e:	60f8      	str	r0, [r7, #12]
 80026a0:	460b      	mov	r3, r1
 80026a2:	607a      	str	r2, [r7, #4]
 80026a4:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	68dc      	ldr	r4, [r3, #12]
 80026aa:	7afa      	ldrb	r2, [r7, #11]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2117      	movs	r1, #23
 80026b0:	68f8      	ldr	r0, [r7, #12]
 80026b2:	47a0      	blx	r4
 80026b4:	4603      	mov	r3, r0
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3714      	adds	r7, #20
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd90      	pop	{r4, r7, pc}

080026be <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 80026be:	b590      	push	{r4, r7, lr}
 80026c0:	b083      	sub	sp, #12
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	68dc      	ldr	r4, [r3, #12]
 80026ca:	2300      	movs	r3, #0
 80026cc:	2200      	movs	r2, #0
 80026ce:	2118      	movs	r1, #24
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	47a0      	blx	r4
 80026d4:	4603      	mov	r3, r0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	370c      	adds	r7, #12
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd90      	pop	{r4, r7, pc}

080026de <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 80026de:	b590      	push	{r4, r7, lr}
 80026e0:	b083      	sub	sp, #12
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	68dc      	ldr	r4, [r3, #12]
 80026ea:	2300      	movs	r3, #0
 80026ec:	2200      	movs	r2, #0
 80026ee:	2119      	movs	r1, #25
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	47a0      	blx	r4
 80026f4:	4603      	mov	r3, r0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	370c      	adds	r7, #12
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd90      	pop	{r4, r7, pc}

080026fe <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 80026fe:	b590      	push	{r4, r7, lr}
 8002700:	b085      	sub	sp, #20
 8002702:	af00      	add	r7, sp, #0
 8002704:	6078      	str	r0, [r7, #4]
 8002706:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	73fb      	strb	r3, [r7, #15]
    data++;
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	3301      	adds	r3, #1
 8002712:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8002714:	7bfb      	ldrb	r3, [r7, #15]
 8002716:	2bfe      	cmp	r3, #254	@ 0xfe
 8002718:	d031      	beq.n	800277e <u8x8_cad_SendSequence+0x80>
 800271a:	2bfe      	cmp	r3, #254	@ 0xfe
 800271c:	dc3d      	bgt.n	800279a <u8x8_cad_SendSequence+0x9c>
 800271e:	2b19      	cmp	r3, #25
 8002720:	dc3b      	bgt.n	800279a <u8x8_cad_SendSequence+0x9c>
 8002722:	2b18      	cmp	r3, #24
 8002724:	da23      	bge.n	800276e <u8x8_cad_SendSequence+0x70>
 8002726:	2b16      	cmp	r3, #22
 8002728:	dc02      	bgt.n	8002730 <u8x8_cad_SendSequence+0x32>
 800272a:	2b15      	cmp	r3, #21
 800272c:	da03      	bge.n	8002736 <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 800272e:	e034      	b.n	800279a <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 8002730:	2b17      	cmp	r3, #23
 8002732:	d00e      	beq.n	8002752 <u8x8_cad_SendSequence+0x54>
	return;
 8002734:	e031      	b.n	800279a <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	68dc      	ldr	r4, [r3, #12]
 8002740:	7bba      	ldrb	r2, [r7, #14]
 8002742:	7bf9      	ldrb	r1, [r7, #15]
 8002744:	2300      	movs	r3, #0
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	47a0      	blx	r4
	  data++;
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	3301      	adds	r3, #1
 800274e:	603b      	str	r3, [r7, #0]
	  break;
 8002750:	e022      	b.n	8002798 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8002758:	f107 030e 	add.w	r3, r7, #14
 800275c:	461a      	mov	r2, r3
 800275e:	2101      	movs	r1, #1
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f7ff ff99 	bl	8002698 <u8x8_cad_SendData>
	  data++;
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	3301      	adds	r3, #1
 800276a:	603b      	str	r3, [r7, #0]
	  break;
 800276c:	e014      	b.n	8002798 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	68dc      	ldr	r4, [r3, #12]
 8002772:	7bf9      	ldrb	r1, [r7, #15]
 8002774:	2300      	movs	r3, #0
 8002776:	2200      	movs	r2, #0
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	47a0      	blx	r4
	  break;
 800277c:	e00c      	b.n	8002798 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8002784:	7bbb      	ldrb	r3, [r7, #14]
 8002786:	461a      	mov	r2, r3
 8002788:	2129      	movs	r1, #41	@ 0x29
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f000 f9ee 	bl	8002b6c <u8x8_gpio_call>
	  data++;
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	3301      	adds	r3, #1
 8002794:	603b      	str	r3, [r7, #0]
	  break;
 8002796:	bf00      	nop
    cmd = *data;
 8002798:	e7b6      	b.n	8002708 <u8x8_cad_SendSequence+0xa>
	return;
 800279a:	bf00      	nop
    }
  }
}
 800279c:	3714      	adds	r7, #20
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd90      	pop	{r4, r7, pc}
	...

080027a4 <u8x8_cad_001>:
  convert to bytes by using 
    dc = 0 for commands and args and
    dc = 1 for data
*/
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80027a4:	b590      	push	{r4, r7, lr}
 80027a6:	b085      	sub	sp, #20
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	607b      	str	r3, [r7, #4]
 80027ae:	460b      	mov	r3, r1
 80027b0:	72fb      	strb	r3, [r7, #11]
 80027b2:	4613      	mov	r3, r2
 80027b4:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 80027b6:	7afb      	ldrb	r3, [r7, #11]
 80027b8:	3b14      	subs	r3, #20
 80027ba:	2b05      	cmp	r3, #5
 80027bc:	d82f      	bhi.n	800281e <u8x8_cad_001+0x7a>
 80027be:	a201      	add	r2, pc, #4	@ (adr r2, 80027c4 <u8x8_cad_001+0x20>)
 80027c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027c4:	0800280d 	.word	0x0800280d
 80027c8:	080027dd 	.word	0x080027dd
 80027cc:	080027f1 	.word	0x080027f1
 80027d0:	08002805 	.word	0x08002805
 80027d4:	0800280d 	.word	0x0800280d
 80027d8:	0800280d 	.word	0x0800280d
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 80027dc:	2100      	movs	r1, #0
 80027de:	68f8      	ldr	r0, [r7, #12]
 80027e0:	f7ff ff00 	bl	80025e4 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 80027e4:	7abb      	ldrb	r3, [r7, #10]
 80027e6:	4619      	mov	r1, r3
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f7ff ff20 	bl	800262e <u8x8_byte_SendByte>
      break;
 80027ee:	e018      	b.n	8002822 <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 0);
 80027f0:	2100      	movs	r1, #0
 80027f2:	68f8      	ldr	r0, [r7, #12]
 80027f4:	f7ff fef6 	bl	80025e4 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 80027f8:	7abb      	ldrb	r3, [r7, #10]
 80027fa:	4619      	mov	r1, r3
 80027fc:	68f8      	ldr	r0, [r7, #12]
 80027fe:	f7ff ff16 	bl	800262e <u8x8_byte_SendByte>
      break;
 8002802:	e00e      	b.n	8002822 <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 8002804:	2101      	movs	r1, #1
 8002806:	68f8      	ldr	r0, [r7, #12]
 8002808:	f7ff feec 	bl	80025e4 <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	691c      	ldr	r4, [r3, #16]
 8002810:	7aba      	ldrb	r2, [r7, #10]
 8002812:	7af9      	ldrb	r1, [r7, #11]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	68f8      	ldr	r0, [r7, #12]
 8002818:	47a0      	blx	r4
 800281a:	4603      	mov	r3, r0
 800281c:	e002      	b.n	8002824 <u8x8_cad_001+0x80>
    default:
      return 0;
 800281e:	2300      	movs	r3, #0
 8002820:	e000      	b.n	8002824 <u8x8_cad_001+0x80>
  }
  return 1;
 8002822:	2301      	movs	r3, #1
}
 8002824:	4618      	mov	r0, r3
 8002826:	3714      	adds	r7, #20
 8002828:	46bd      	mov	sp, r7
 800282a:	bd90      	pop	{r4, r7, pc}

0800282c <u8x8_d_st7565_common>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b086      	sub	sp, #24
 8002830:	af00      	add	r7, sp, #0
 8002832:	60f8      	str	r0, [r7, #12]
 8002834:	607b      	str	r3, [r7, #4]
 8002836:	460b      	mov	r3, r1
 8002838:	72fb      	strb	r3, [r7, #11]
 800283a:	4613      	mov	r3, r2
 800283c:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 800283e:	7afb      	ldrb	r3, [r7, #11]
 8002840:	2b0f      	cmp	r3, #15
 8002842:	d006      	beq.n	8002852 <u8x8_d_st7565_common+0x26>
 8002844:	2b0f      	cmp	r3, #15
 8002846:	dc71      	bgt.n	800292c <u8x8_d_st7565_common+0x100>
 8002848:	2b0b      	cmp	r3, #11
 800284a:	d050      	beq.n	80028ee <u8x8_d_st7565_common+0xc2>
 800284c:	2b0e      	cmp	r3, #14
 800284e:	d05b      	beq.n	8002908 <u8x8_d_st7565_common+0xdc>
 8002850:	e06c      	b.n	800292c <u8x8_d_st7565_common+0x100>
  {
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 8002852:	68f8      	ldr	r0, [r7, #12]
 8002854:	f7ff ff33 	bl	80026be <u8x8_cad_StartTransfer>
    
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	795b      	ldrb	r3, [r3, #5]
 800285c:	75bb      	strb	r3, [r7, #22]
      x *= 8;
 800285e:	7dbb      	ldrb	r3, [r7, #22]
 8002860:	00db      	lsls	r3, r3, #3
 8002862:	75bb      	strb	r3, [r7, #22]
      x += u8x8->x_offset;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 800286a:	7dbb      	ldrb	r3, [r7, #22]
 800286c:	4413      	add	r3, r2
 800286e:	75bb      	strb	r3, [r7, #22]
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 8002870:	7dbb      	ldrb	r3, [r7, #22]
 8002872:	091b      	lsrs	r3, r3, #4
 8002874:	b2db      	uxtb	r3, r3
 8002876:	f043 0310 	orr.w	r3, r3, #16
 800287a:	b2db      	uxtb	r3, r3
 800287c:	4619      	mov	r1, r3
 800287e:	68f8      	ldr	r0, [r7, #12]
 8002880:	f7ff fee6 	bl	8002650 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x000 | ((x&15)));
 8002884:	7dbb      	ldrb	r3, [r7, #22]
 8002886:	f003 030f 	and.w	r3, r3, #15
 800288a:	b2db      	uxtb	r3, r3
 800288c:	4619      	mov	r1, r3
 800288e:	68f8      	ldr	r0, [r7, #12]
 8002890:	f7ff fede 	bl	8002650 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	799b      	ldrb	r3, [r3, #6]
 8002898:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 800289c:	b2db      	uxtb	r3, r3
 800289e:	4619      	mov	r1, r3
 80028a0:	68f8      	ldr	r0, [r7, #12]
 80028a2:	f7ff fed5 	bl	8002650 <u8x8_cad_SendCmd>
    
      c = ((u8x8_tile_t *)arg_ptr)->cnt;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	791b      	ldrb	r3, [r3, #4]
 80028aa:	75fb      	strb	r3, [r7, #23]
      c *= 8;
 80028ac:	7dfb      	ldrb	r3, [r7, #23]
 80028ae:	00db      	lsls	r3, r3, #3
 80028b0:	75fb      	strb	r3, [r7, #23]
      ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	613b      	str	r3, [r7, #16]
      /* 
	The following if condition checks the hardware limits of the st7565 
	controller: It is not allowed to write beyond the display limits.
	This is in fact an issue within flip mode.
      */
      if ( c + x > 132u )
 80028b8:	7dfa      	ldrb	r2, [r7, #23]
 80028ba:	7dbb      	ldrb	r3, [r7, #22]
 80028bc:	4413      	add	r3, r2
 80028be:	2b84      	cmp	r3, #132	@ 0x84
 80028c0:	d905      	bls.n	80028ce <u8x8_d_st7565_common+0xa2>
      {
	c = 132u;
 80028c2:	2384      	movs	r3, #132	@ 0x84
 80028c4:	75fb      	strb	r3, [r7, #23]
	c -= x;
 80028c6:	7dfa      	ldrb	r2, [r7, #23]
 80028c8:	7dbb      	ldrb	r3, [r7, #22]
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	75fb      	strb	r3, [r7, #23]
      }
      do
      {
	u8x8_cad_SendData(u8x8, c, ptr);	/* note: SendData can not handle more than 255 bytes */
 80028ce:	7dfb      	ldrb	r3, [r7, #23]
 80028d0:	693a      	ldr	r2, [r7, #16]
 80028d2:	4619      	mov	r1, r3
 80028d4:	68f8      	ldr	r0, [r7, #12]
 80028d6:	f7ff fedf 	bl	8002698 <u8x8_cad_SendData>
	arg_int--;
 80028da:	7abb      	ldrb	r3, [r7, #10]
 80028dc:	3b01      	subs	r3, #1
 80028de:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 80028e0:	7abb      	ldrb	r3, [r7, #10]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f3      	bne.n	80028ce <u8x8_d_st7565_common+0xa2>
      
      u8x8_cad_EndTransfer(u8x8);
 80028e6:	68f8      	ldr	r0, [r7, #12]
 80028e8:	f7ff fef9 	bl	80026de <u8x8_cad_EndTransfer>
      break;
 80028ec:	e020      	b.n	8002930 <u8x8_d_st7565_common+0x104>
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_uc1701_dogs102_init_seq);
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 80028ee:	7abb      	ldrb	r3, [r7, #10]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d104      	bne.n	80028fe <u8x8_d_st7565_common+0xd2>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave0_seq);
 80028f4:	4911      	ldr	r1, [pc, #68]	@ (800293c <u8x8_d_st7565_common+0x110>)
 80028f6:	68f8      	ldr	r0, [r7, #12]
 80028f8:	f7ff ff01 	bl	80026fe <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
      break;
 80028fc:	e018      	b.n	8002930 <u8x8_d_st7565_common+0x104>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
 80028fe:	4910      	ldr	r1, [pc, #64]	@ (8002940 <u8x8_d_st7565_common+0x114>)
 8002900:	68f8      	ldr	r0, [r7, #12]
 8002902:	f7ff fefc 	bl	80026fe <u8x8_cad_SendSequence>
      break;
 8002906:	e013      	b.n	8002930 <u8x8_d_st7565_common+0x104>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 8002908:	68f8      	ldr	r0, [r7, #12]
 800290a:	f7ff fed8 	bl	80026be <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 800290e:	2181      	movs	r1, #129	@ 0x81
 8002910:	68f8      	ldr	r0, [r7, #12]
 8002912:	f7ff fe9d 	bl	8002650 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int >> 2 );	/* st7565 has range from 0 to 63 */
 8002916:	7abb      	ldrb	r3, [r7, #10]
 8002918:	089b      	lsrs	r3, r3, #2
 800291a:	b2db      	uxtb	r3, r3
 800291c:	4619      	mov	r1, r3
 800291e:	68f8      	ldr	r0, [r7, #12]
 8002920:	f7ff fea8 	bl	8002674 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 8002924:	68f8      	ldr	r0, [r7, #12]
 8002926:	f7ff feda 	bl	80026de <u8x8_cad_EndTransfer>
      break;
 800292a:	e001      	b.n	8002930 <u8x8_d_st7565_common+0x104>
#endif
    default:
      return 0;
 800292c:	2300      	movs	r3, #0
 800292e:	e000      	b.n	8002932 <u8x8_d_st7565_common+0x106>
  }
  return 1;
 8002930:	2301      	movs	r3, #1
}
 8002932:	4618      	mov	r0, r3
 8002934:	3718      	adds	r7, #24
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	08008620 	.word	0x08008620
 8002940:	08008628 	.word	0x08008628

08002944 <u8x8_d_st7565_64128n>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_64128n(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	607b      	str	r3, [r7, #4]
 800294e:	460b      	mov	r3, r1
 8002950:	72fb      	strb	r3, [r7, #11]
 8002952:	4613      	mov	r3, r2
 8002954:	72bb      	strb	r3, [r7, #10]
  /* call common procedure first and handle messages there */
  if ( u8x8_d_st7565_common(u8x8, msg, arg_int, arg_ptr) == 0 )
 8002956:	7aba      	ldrb	r2, [r7, #10]
 8002958:	7af9      	ldrb	r1, [r7, #11]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	68f8      	ldr	r0, [r7, #12]
 800295e:	f7ff ff65 	bl	800282c <u8x8_d_st7565_common>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d131      	bne.n	80029cc <u8x8_d_st7565_64128n+0x88>
  {
    /* msg not handled, then try here */
    switch(msg)
 8002968:	7afb      	ldrb	r3, [r7, #11]
 800296a:	2b0d      	cmp	r3, #13
 800296c:	d013      	beq.n	8002996 <u8x8_d_st7565_64128n+0x52>
 800296e:	2b0d      	cmp	r3, #13
 8002970:	dc2a      	bgt.n	80029c8 <u8x8_d_st7565_64128n+0x84>
 8002972:	2b09      	cmp	r3, #9
 8002974:	d002      	beq.n	800297c <u8x8_d_st7565_64128n+0x38>
 8002976:	2b0a      	cmp	r3, #10
 8002978:	d005      	beq.n	8002986 <u8x8_d_st7565_64128n+0x42>
 800297a:	e025      	b.n	80029c8 <u8x8_d_st7565_64128n+0x84>
    {
      case U8X8_MSG_DISPLAY_SETUP_MEMORY:
	u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7565_64128n_display_info);
 800297c:	4916      	ldr	r1, [pc, #88]	@ (80029d8 <u8x8_d_st7565_64128n+0x94>)
 800297e:	68f8      	ldr	r0, [r7, #12]
 8002980:	f000 f832 	bl	80029e8 <u8x8_d_helper_display_setup_memory>
	break;
 8002984:	e022      	b.n	80029cc <u8x8_d_st7565_64128n+0x88>
      case U8X8_MSG_DISPLAY_INIT:
	u8x8_d_helper_display_init(u8x8);
 8002986:	68f8      	ldr	r0, [r7, #12]
 8002988:	f000 f842 	bl	8002a10 <u8x8_d_helper_display_init>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_64128n_init_seq);
 800298c:	4913      	ldr	r1, [pc, #76]	@ (80029dc <u8x8_d_st7565_64128n+0x98>)
 800298e:	68f8      	ldr	r0, [r7, #12]
 8002990:	f7ff feb5 	bl	80026fe <u8x8_cad_SendSequence>
	break;
 8002994:	e01a      	b.n	80029cc <u8x8_d_st7565_64128n+0x88>
      case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
	if ( arg_int == 0 )
 8002996:	7abb      	ldrb	r3, [r7, #10]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d10a      	bne.n	80029b2 <u8x8_d_st7565_64128n+0x6e>
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip0_seq);
 800299c:	4910      	ldr	r1, [pc, #64]	@ (80029e0 <u8x8_d_st7565_64128n+0x9c>)
 800299e:	68f8      	ldr	r0, [r7, #12]
 80029a0:	f7ff fead 	bl	80026fe <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->default_x_offset;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	7c9a      	ldrb	r2, [r3, #18]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	else
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
	}	
	break;
 80029b0:	e00c      	b.n	80029cc <u8x8_d_st7565_64128n+0x88>
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
 80029b2:	490c      	ldr	r1, [pc, #48]	@ (80029e4 <u8x8_d_st7565_64128n+0xa0>)
 80029b4:	68f8      	ldr	r0, [r7, #12]
 80029b6:	f7ff fea2 	bl	80026fe <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	7cda      	ldrb	r2, [r3, #19]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	break;
 80029c6:	e001      	b.n	80029cc <u8x8_d_st7565_64128n+0x88>
      default:
	return 0;		/* msg unknown */
 80029c8:	2300      	movs	r3, #0
 80029ca:	e000      	b.n	80029ce <u8x8_d_st7565_64128n+0x8a>
    }
  }
  return 1;
 80029cc:	2301      	movs	r3, #1
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	08008660 	.word	0x08008660
 80029dc:	08008640 	.word	0x08008640
 80029e0:	08008630 	.word	0x08008630
 80029e4:	08008638 	.word	0x08008638

080029e8 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	683a      	ldr	r2, [r7, #0]
 80029f6:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	7c9a      	ldrb	r2, [r3, #18]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8002a04:	bf00      	nop
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 8002a10:	b590      	push	{r4, r7, lr}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	695c      	ldr	r4, [r3, #20]
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	2200      	movs	r2, #0
 8002a20:	2128      	movs	r1, #40	@ 0x28
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	68dc      	ldr	r4, [r3, #12]
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	2114      	movs	r1, #20
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8002a34:	2201      	movs	r2, #1
 8002a36:	214b      	movs	r1, #75	@ 0x4b
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f000 f897 	bl	8002b6c <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	791b      	ldrb	r3, [r3, #4]
 8002a44:	461a      	mov	r2, r3
 8002a46:	2129      	movs	r1, #41	@ 0x29
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f000 f88f 	bl	8002b6c <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8002a4e:	2200      	movs	r2, #0
 8002a50:	214b      	movs	r1, #75	@ 0x4b
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f000 f88a 	bl	8002b6c <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	791b      	ldrb	r3, [r3, #4]
 8002a5e:	461a      	mov	r2, r3
 8002a60:	2129      	movs	r1, #41	@ 0x29
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f000 f882 	bl	8002b6c <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8002a68:	2201      	movs	r2, #1
 8002a6a:	214b      	movs	r1, #75	@ 0x4b
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f000 f87d 	bl	8002b6c <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	795b      	ldrb	r3, [r3, #5]
 8002a78:	461a      	mov	r2, r3
 8002a7a:	2129      	movs	r1, #41	@ 0x29
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f000 f875 	bl	8002b6c <u8x8_gpio_call>
}    
 8002a82:	bf00      	nop
 8002a84:	370c      	adds	r7, #12
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd90      	pop	{r4, r7, pc}

08002a8a <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8002a8a:	b590      	push	{r4, r7, lr}
 8002a8c:	b085      	sub	sp, #20
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	6078      	str	r0, [r7, #4]
 8002a92:	4608      	mov	r0, r1
 8002a94:	4611      	mov	r1, r2
 8002a96:	461a      	mov	r2, r3
 8002a98:	4603      	mov	r3, r0
 8002a9a:	70fb      	strb	r3, [r7, #3]
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	70bb      	strb	r3, [r7, #2]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 8002aa4:	78fb      	ldrb	r3, [r7, #3]
 8002aa6:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 8002aa8:	78bb      	ldrb	r3, [r7, #2]
 8002aaa:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 8002aac:	787b      	ldrb	r3, [r7, #1]
 8002aae:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8002ab0:	6a3b      	ldr	r3, [r7, #32]
 8002ab2:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	689c      	ldr	r4, [r3, #8]
 8002ab8:	f107 0308 	add.w	r3, r7, #8
 8002abc:	2201      	movs	r2, #1
 8002abe:	210f      	movs	r1, #15
 8002ac0:	6878      	ldr	r0, [r7, #4]
 8002ac2:	47a0      	blx	r4
 8002ac4:	4603      	mov	r3, r0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3714      	adds	r7, #20
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd90      	pop	{r4, r7, pc}

08002ace <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8002ace:	b590      	push	{r4, r7, lr}
 8002ad0:	b083      	sub	sp, #12
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	689c      	ldr	r4, [r3, #8]
 8002ada:	2300      	movs	r3, #0
 8002adc:	2200      	movs	r2, #0
 8002ade:	2109      	movs	r1, #9
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	47a0      	blx	r4
}
 8002ae4:	bf00      	nop
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd90      	pop	{r4, r7, pc}

08002aec <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8002aec:	b590      	push	{r4, r7, lr}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	689c      	ldr	r4, [r3, #8]
 8002af8:	2300      	movs	r3, #0
 8002afa:	2200      	movs	r2, #0
 8002afc:	210a      	movs	r1, #10
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 8002b02:	bf00      	nop
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd90      	pop	{r4, r7, pc}

08002b0a <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 8002b0a:	b590      	push	{r4, r7, lr}
 8002b0c:	b083      	sub	sp, #12
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	6078      	str	r0, [r7, #4]
 8002b12:	460b      	mov	r3, r1
 8002b14:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	689c      	ldr	r4, [r3, #8]
 8002b1a:	78fa      	ldrb	r2, [r7, #3]
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	210b      	movs	r1, #11
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	47a0      	blx	r4
}
 8002b24:	bf00      	nop
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd90      	pop	{r4, r7, pc}

08002b2c <u8x8_SetContrast>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, mode, NULL);  
}

void u8x8_SetContrast(u8x8_t *u8x8, uint8_t value)
{
 8002b2c:	b590      	push	{r4, r7, lr}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	460b      	mov	r3, r1
 8002b36:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	689c      	ldr	r4, [r3, #8]
 8002b3c:	78fa      	ldrb	r2, [r7, #3]
 8002b3e:	2300      	movs	r3, #0
 8002b40:	210e      	movs	r1, #14
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	47a0      	blx	r4
}
 8002b46:	bf00      	nop
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd90      	pop	{r4, r7, pc}

08002b4e <u8x8_RefreshDisplay>:

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 8002b4e:	b590      	push	{r4, r7, lr}
 8002b50:	b083      	sub	sp, #12
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	689c      	ldr	r4, [r3, #8]
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	2110      	movs	r1, #16
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	47a0      	blx	r4
}
 8002b64:	bf00      	nop
 8002b66:	370c      	adds	r7, #12
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd90      	pop	{r4, r7, pc}

08002b6c <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 8002b6c:	b590      	push	{r4, r7, lr}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	460b      	mov	r3, r1
 8002b76:	70fb      	strb	r3, [r7, #3]
 8002b78:	4613      	mov	r3, r2
 8002b7a:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	695c      	ldr	r4, [r3, #20]
 8002b80:	78ba      	ldrb	r2, [r7, #2]
 8002b82:	78f9      	ldrb	r1, [r7, #3]
 8002b84:	2300      	movs	r3, #0
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	47a0      	blx	r4
}
 8002b8a:	bf00      	nop
 8002b8c:	370c      	adds	r7, #12
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd90      	pop	{r4, r7, pc}

08002b92 <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 8002b92:	b480      	push	{r7}
 8002b94:	b085      	sub	sp, #20
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	60f8      	str	r0, [r7, #12]
 8002b9a:	607b      	str	r3, [r7, #4]
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	72fb      	strb	r3, [r7, #11]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3714      	adds	r7, #20
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
	...

08002bb4 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a11      	ldr	r2, [pc, #68]	@ (8002c0c <u8x8_SetupDefaults+0x58>)
 8002bc6:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	4a10      	ldr	r2, [pc, #64]	@ (8002c0c <u8x8_SetupDefaults+0x58>)
 8002bcc:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4a0e      	ldr	r2, [pc, #56]	@ (8002c0c <u8x8_SetupDefaults+0x58>)
 8002bd2:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4a0d      	ldr	r2, [pc, #52]	@ (8002c0c <u8x8_SetupDefaults+0x58>)
 8002bd8:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	22ff      	movs	r2, #255	@ 0xff
 8002bf4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	22ff      	movs	r2, #255	@ 0xff
 8002bfc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8002c00:	bf00      	nop
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr
 8002c0c:	08002b93 	.word	0x08002b93

08002c10 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
 8002c1c:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8002c1e:	68f8      	ldr	r0, [r7, #12]
 8002c20:	f7ff ffc8 	bl	8002bb4 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	68ba      	ldr	r2, [r7, #8]
 8002c28:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	683a      	ldr	r2, [r7, #0]
 8002c34:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	69ba      	ldr	r2, [r7, #24]
 8002c3a:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	f7ff ff46 	bl	8002ace <u8x8_SetupMemory>
}
 8002c42:	bf00      	nop
 8002c44:	3710      	adds	r7, #16
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
	...

08002c4c <INA229_readReg>:
/*
 *  ======== INA229_readReg ========
 *  Read register
 */
uint64_t INA229_readReg(INA229_Handle sensor, uint8_t regAddr)
{
 8002c4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002c50:	b08b      	sub	sp, #44	@ 0x2c
 8002c52:	af02      	add	r7, sp, #8
 8002c54:	6078      	str	r0, [r7, #4]
 8002c56:	460b      	mov	r3, r1
 8002c58:	70fb      	strb	r3, [r7, #3]
    uint64_t value;
    int i;
    
    uint8_t txBuf[1] = {0};
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	743b      	strb	r3, [r7, #16]
    uint8_t rxBuf[6] = {0}; //max buffer size
 8002c5e:	2300      	movs	r3, #0
 8002c60:	60bb      	str	r3, [r7, #8]
 8002c62:	2300      	movs	r3, #0
 8002c64:	81bb      	strh	r3, [r7, #12]

    txBuf[0] = (regAddr << 2 ) | 0x01; //Address + read bit (ending in 1)
 8002c66:	78fb      	ldrb	r3, [r7, #3]
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	b25b      	sxtb	r3, r3
 8002c6c:	f043 0301 	orr.w	r3, r3, #1
 8002c70:	b25b      	sxtb	r3, r3
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	743b      	strb	r3, [r7, #16]

    //Read register
    mcu_spiTransfer(sensor->busId, sensor->devCS, INA229_regSize[regAddr]+1, txBuf, rxBuf);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	7f18      	ldrb	r0, [r3, #28]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	7f59      	ldrb	r1, [r3, #29]
 8002c7e:	78fb      	ldrb	r3, [r7, #3]
 8002c80:	4a1f      	ldr	r2, [pc, #124]	@ (8002d00 <INA229_readReg+0xb4>)
 8002c82:	5cd3      	ldrb	r3, [r2, r3]
 8002c84:	3301      	adds	r3, #1
 8002c86:	b2da      	uxtb	r2, r3
 8002c88:	f107 0610 	add.w	r6, r7, #16
 8002c8c:	f107 0308 	add.w	r3, r7, #8
 8002c90:	9300      	str	r3, [sp, #0]
 8002c92:	4633      	mov	r3, r6
 8002c94:	f001 ff86 	bl	8004ba4 <mcu_spiTransfer>

    //Combine bytes
    value = 0; // initialize to 0, toss rxBuf[0];
 8002c98:	f04f 0200 	mov.w	r2, #0
 8002c9c:	f04f 0300 	mov.w	r3, #0
 8002ca0:	e9c7 2306 	strd	r2, r3, [r7, #24]

    for(i = 1; i < INA229_regSize[regAddr]+1; i++)
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	617b      	str	r3, [r7, #20]
 8002ca8:	e01b      	b.n	8002ce2 <INA229_readReg+0x96>
    {
        value = (value << 8) | rxBuf[i];
 8002caa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002cae:	f04f 0200 	mov.w	r2, #0
 8002cb2:	f04f 0300 	mov.w	r3, #0
 8002cb6:	020b      	lsls	r3, r1, #8
 8002cb8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002cbc:	0202      	lsls	r2, r0, #8
 8002cbe:	f107 0008 	add.w	r0, r7, #8
 8002cc2:	6979      	ldr	r1, [r7, #20]
 8002cc4:	4401      	add	r1, r0
 8002cc6:	7809      	ldrb	r1, [r1, #0]
 8002cc8:	b2c9      	uxtb	r1, r1
 8002cca:	2000      	movs	r0, #0
 8002ccc:	460c      	mov	r4, r1
 8002cce:	4605      	mov	r5, r0
 8002cd0:	ea42 0804 	orr.w	r8, r2, r4
 8002cd4:	ea43 0905 	orr.w	r9, r3, r5
 8002cd8:	e9c7 8906 	strd	r8, r9, [r7, #24]
    for(i = 1; i < INA229_regSize[regAddr]+1; i++)
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	3301      	adds	r3, #1
 8002ce0:	617b      	str	r3, [r7, #20]
 8002ce2:	78fb      	ldrb	r3, [r7, #3]
 8002ce4:	4a06      	ldr	r2, [pc, #24]	@ (8002d00 <INA229_readReg+0xb4>)
 8002ce6:	5cd3      	ldrb	r3, [r2, r3]
 8002ce8:	461a      	mov	r2, r3
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	4293      	cmp	r3, r2
 8002cee:	dddc      	ble.n	8002caa <INA229_readReg+0x5e>
    }

    return value;
 8002cf0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 8002cf4:	4610      	mov	r0, r2
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	3724      	adds	r7, #36	@ 0x24
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002d00:	08008678 	.word	0x08008678
 8002d04:	00000000 	.word	0x00000000

08002d08 <INA229_getVBUS_V>:
/*
 *  ======== INA229_getVBUS_V ========
 *  Get VBUS value (V)
 */
float INA229_getVBUS_V(INA229_Handle sensor)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b086      	sub	sp, #24
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
    uint64_t value = INA229_readReg(sensor, INA229_vbus_register);
 8002d10:	2105      	movs	r1, #5
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f7ff ff9a 	bl	8002c4c <INA229_readReg>
 8002d18:	e9c7 0102 	strd	r0, r1, [r7, #8]
    float data;

    //Remove reserved bits
    value = value >> 4;
 8002d1c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d20:	f04f 0200 	mov.w	r2, #0
 8002d24:	f04f 0300 	mov.w	r3, #0
 8002d28:	0902      	lsrs	r2, r0, #4
 8002d2a:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 8002d2e:	090b      	lsrs	r3, r1, #4
 8002d30:	e9c7 2302 	strd	r2, r3, [r7, #8]

    //Convert for 2's compliment and signed value (though always positive)
    if(value > 0x7FFFF)
 8002d34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d38:	f5b2 2f00 	cmp.w	r2, #524288	@ 0x80000
 8002d3c:	f173 0300 	sbcs.w	r3, r3, #0
 8002d40:	d30c      	bcc.n	8002d5c <INA229_getVBUS_V+0x54>
    {
        data = (float)value - 0x100000; //left for redundancy and error checking, should never get used
 8002d42:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d46:	f7fd ff61 	bl	8000c0c <__aeabi_ul2f>
 8002d4a:	ee07 0a10 	vmov	s14, r0
 8002d4e:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 8002dc0 <INA229_getVBUS_V+0xb8>
 8002d52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d56:	edc7 7a05 	vstr	s15, [r7, #20]
 8002d5a:	e005      	b.n	8002d68 <INA229_getVBUS_V+0x60>
    }
    else
    {
        data = (float)value;
 8002d5c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d60:	f7fd ff54 	bl	8000c0c <__aeabi_ul2f>
 8002d64:	4603      	mov	r3, r0
 8002d66:	617b      	str	r3, [r7, #20]
    }

    //Convert to V
    data = (data * 195.3125) / 1000000;
 8002d68:	6978      	ldr	r0, [r7, #20]
 8002d6a:	f7fd fba5 	bl	80004b8 <__aeabi_f2d>
 8002d6e:	a310      	add	r3, pc, #64	@ (adr r3, 8002db0 <INA229_getVBUS_V+0xa8>)
 8002d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d74:	f7fd fbf8 	bl	8000568 <__aeabi_dmul>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	460b      	mov	r3, r1
 8002d7c:	4610      	mov	r0, r2
 8002d7e:	4619      	mov	r1, r3
 8002d80:	a30d      	add	r3, pc, #52	@ (adr r3, 8002db8 <INA229_getVBUS_V+0xb0>)
 8002d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d86:	f7fd fd19 	bl	80007bc <__aeabi_ddiv>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	4610      	mov	r0, r2
 8002d90:	4619      	mov	r1, r3
 8002d92:	f7fd fe23 	bl	80009dc <__aeabi_d2f>
 8002d96:	4603      	mov	r3, r0
 8002d98:	617b      	str	r3, [r7, #20]

    return data;
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	ee07 3a90 	vmov	s15, r3
}
 8002da0:	eeb0 0a67 	vmov.f32	s0, s15
 8002da4:	3718      	adds	r7, #24
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	f3af 8000 	nop.w
 8002db0:	00000000 	.word	0x00000000
 8002db4:	40686a00 	.word	0x40686a00
 8002db8:	00000000 	.word	0x00000000
 8002dbc:	412e8480 	.word	0x412e8480
 8002dc0:	49800000 	.word	0x49800000

08002dc4 <INA229_getDIETEMP_C>:
/*
 *  ======== INA229_getDIETEMP_C ========
 *  Get DIETMEP value (C)
 */
float INA229_getDIETEMP_C(INA229_Handle sensor)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b086      	sub	sp, #24
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
    uint64_t value = INA229_readReg(sensor, INA229_dietemp_register);
 8002dcc:	2106      	movs	r1, #6
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f7ff ff3c 	bl	8002c4c <INA229_readReg>
 8002dd4:	e9c7 0102 	strd	r0, r1, [r7, #8]
    float data;

    //Convert for 2's compliment and signed value
    if(value > 0x7FFF)
 8002dd8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ddc:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8002de0:	f173 0300 	sbcs.w	r3, r3, #0
 8002de4:	d30c      	bcc.n	8002e00 <INA229_getDIETEMP_C+0x3c>
    {
        data = (float)value - 0x10000; 
 8002de6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002dea:	f7fd ff0f 	bl	8000c0c <__aeabi_ul2f>
 8002dee:	ee07 0a10 	vmov	s14, r0
 8002df2:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8002e50 <INA229_getDIETEMP_C+0x8c>
 8002df6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dfa:	edc7 7a05 	vstr	s15, [r7, #20]
 8002dfe:	e005      	b.n	8002e0c <INA229_getDIETEMP_C+0x48>
    }
    else
    {
        data = (float)value;
 8002e00:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002e04:	f7fd ff02 	bl	8000c0c <__aeabi_ul2f>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	617b      	str	r3, [r7, #20]
    }

    //Convert to C
    data = (data * 7.8125) / 1000;
 8002e0c:	6978      	ldr	r0, [r7, #20]
 8002e0e:	f7fd fb53 	bl	80004b8 <__aeabi_f2d>
 8002e12:	f04f 0200 	mov.w	r2, #0
 8002e16:	4b0f      	ldr	r3, [pc, #60]	@ (8002e54 <INA229_getDIETEMP_C+0x90>)
 8002e18:	f7fd fba6 	bl	8000568 <__aeabi_dmul>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	460b      	mov	r3, r1
 8002e20:	4610      	mov	r0, r2
 8002e22:	4619      	mov	r1, r3
 8002e24:	f04f 0200 	mov.w	r2, #0
 8002e28:	4b0b      	ldr	r3, [pc, #44]	@ (8002e58 <INA229_getDIETEMP_C+0x94>)
 8002e2a:	f7fd fcc7 	bl	80007bc <__aeabi_ddiv>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	460b      	mov	r3, r1
 8002e32:	4610      	mov	r0, r2
 8002e34:	4619      	mov	r1, r3
 8002e36:	f7fd fdd1 	bl	80009dc <__aeabi_d2f>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	617b      	str	r3, [r7, #20]

    return data;
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	ee07 3a90 	vmov	s15, r3
}
 8002e44:	eeb0 0a67 	vmov.f32	s0, s15
 8002e48:	3718      	adds	r7, #24
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	47800000 	.word	0x47800000
 8002e54:	401f4000 	.word	0x401f4000
 8002e58:	408f4000 	.word	0x408f4000

08002e5c <intToBinary>:
uint8_t misoCell11Res1 [2];
uint8_t misoCell11Res2 [2];
uint8_t misoCell11Res3 [2];


void intToBinary(int num, int *binaryArray) {
 8002e5c:	b480      	push	{r7}
 8002e5e:	b085      	sub	sp, #20
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	6039      	str	r1, [r7, #0]
		    for (int i = 0; i < 10; i++) {
 8002e66:	2300      	movs	r3, #0
 8002e68:	60fb      	str	r3, [r7, #12]
 8002e6a:	e00e      	b.n	8002e8a <intToBinary+0x2e>
		        binaryArray[15 - i] = (num >> i) & 1;
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	411a      	asrs	r2, r3
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	f1c3 030f 	rsb	r3, r3, #15
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	6839      	ldr	r1, [r7, #0]
 8002e7c:	440b      	add	r3, r1
 8002e7e:	f002 0201 	and.w	r2, r2, #1
 8002e82:	601a      	str	r2, [r3, #0]
		    for (int i = 0; i < 10; i++) {
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	3301      	adds	r3, #1
 8002e88:	60fb      	str	r3, [r7, #12]
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2b09      	cmp	r3, #9
 8002e8e:	dded      	ble.n	8002e6c <intToBinary+0x10>
		    }
		}
 8002e90:	bf00      	nop
 8002e92:	bf00      	nop
 8002e94:	3714      	adds	r7, #20
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr

08002e9e <assignBytes>:

void assignBytes(int *resArray, uint8_t *r) {
 8002e9e:	b480      	push	{r7}
 8002ea0:	b085      	sub	sp, #20
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
 8002ea6:	6039      	str	r1, [r7, #0]
		    r[0] = 0;
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	701a      	strb	r2, [r3, #0]
		    r[1] = 0;
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	701a      	strb	r2, [r3, #0]

		    for (int i = 0; i < 8; i++) {
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	60fb      	str	r3, [r7, #12]
 8002eba:	e02b      	b.n	8002f14 <assignBytes+0x76>

		        r[0] |= (resArray[i] << (7 - i));
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	b25a      	sxtb	r2, r3
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	6879      	ldr	r1, [r7, #4]
 8002ec8:	440b      	add	r3, r1
 8002eca:	6819      	ldr	r1, [r3, #0]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f1c3 0307 	rsb	r3, r3, #7
 8002ed2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ed6:	b25b      	sxtb	r3, r3
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	b25b      	sxtb	r3, r3
 8002edc:	b2da      	uxtb	r2, r3
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	701a      	strb	r2, [r3, #0]
		        r[1] |= (resArray[i + 8] << (7 - i));
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	3301      	adds	r3, #1
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	b25a      	sxtb	r2, r3
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	3308      	adds	r3, #8
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	6879      	ldr	r1, [r7, #4]
 8002ef2:	440b      	add	r3, r1
 8002ef4:	6819      	ldr	r1, [r3, #0]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	f1c3 0307 	rsb	r3, r3, #7
 8002efc:	fa01 f303 	lsl.w	r3, r1, r3
 8002f00:	b25b      	sxtb	r3, r3
 8002f02:	4313      	orrs	r3, r2
 8002f04:	b25a      	sxtb	r2, r3
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	3301      	adds	r3, #1
 8002f0a:	b2d2      	uxtb	r2, r2
 8002f0c:	701a      	strb	r2, [r3, #0]
		    for (int i = 0; i < 8; i++) {
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	3301      	adds	r3, #1
 8002f12:	60fb      	str	r3, [r7, #12]
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2b07      	cmp	r3, #7
 8002f18:	ddd0      	ble.n	8002ebc <assignBytes+0x1e>
		    }
		}
 8002f1a:	bf00      	nop
 8002f1c:	bf00      	nop
 8002f1e:	3714      	adds	r7, #20
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr

08002f28 <cell12_Temp_01_Set>:
		}
		return true;

	}

void cell12_Temp_01_Set(float resistance){
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b096      	sub	sp, #88	@ 0x58
 8002f2c:	af02      	add	r7, sp, #8
 8002f2e:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f7fd fac0 	bl	80004b8 <__aeabi_f2d>
 8002f38:	f04f 0200 	mov.w	r2, #0
 8002f3c:	4b4c      	ldr	r3, [pc, #304]	@ (8003070 <cell12_Temp_01_Set+0x148>)
 8002f3e:	f7fd fc3d 	bl	80007bc <__aeabi_ddiv>
 8002f42:	4602      	mov	r2, r0
 8002f44:	460b      	mov	r3, r1
 8002f46:	4610      	mov	r0, r2
 8002f48:	4619      	mov	r1, r3
 8002f4a:	f04f 0200 	mov.w	r2, #0
 8002f4e:	4b49      	ldr	r3, [pc, #292]	@ (8003074 <cell12_Temp_01_Set+0x14c>)
 8002f50:	f7fd fb0a 	bl	8000568 <__aeabi_dmul>
 8002f54:	4602      	mov	r2, r0
 8002f56:	460b      	mov	r3, r1
 8002f58:	4610      	mov	r0, r2
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	f7fd fd16 	bl	800098c <__aeabi_d2iz>
 8002f60:	4603      	mov	r3, r0
 8002f62:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8002f64:	f107 030c 	add.w	r3, r7, #12
 8002f68:	2240      	movs	r2, #64	@ 0x40
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f004 fcc1 	bl	80078f4 <memset>
 8002f72:	2301      	movs	r3, #1
 8002f74:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 8002f76:	f107 030c 	add.w	r3, r7, #12
 8002f7a:	4619      	mov	r1, r3
 8002f7c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8002f7e:	f7ff ff6d 	bl	8002e5c <intToBinary>
	assignBytes(resArray, resByteArray);
 8002f82:	f107 0208 	add.w	r2, r7, #8
 8002f86:	f107 030c 	add.w	r3, r7, #12
 8002f8a:	4611      	mov	r1, r2
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f7ff ff86 	bl	8002e9e <assignBytes>
	HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_SET);
 8002f92:	2201      	movs	r2, #1
 8002f94:	2101      	movs	r1, #1
 8002f96:	4838      	ldr	r0, [pc, #224]	@ (8003078 <cell12_Temp_01_Set+0x150>)
 8002f98:	f002 fb0c 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002f9c:	2064      	movs	r0, #100	@ 0x64
 8002f9e:	f002 f853 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	2102      	movs	r1, #2
 8002fa6:	4835      	ldr	r0, [pc, #212]	@ (800307c <cell12_Temp_01_Set+0x154>)
 8002fa8:	f002 fb04 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002fac:	2064      	movs	r0, #100	@ 0x64
 8002fae:	f002 f84b 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	2102      	movs	r1, #2
 8002fb6:	4831      	ldr	r0, [pc, #196]	@ (800307c <cell12_Temp_01_Set+0x154>)
 8002fb8:	f002 fafc 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 8002fbc:	f04f 33ff 	mov.w	r3, #4294967295
 8002fc0:	2202      	movs	r2, #2
 8002fc2:	492f      	ldr	r1, [pc, #188]	@ (8003080 <cell12_Temp_01_Set+0x158>)
 8002fc4:	482f      	ldr	r0, [pc, #188]	@ (8003084 <cell12_Temp_01_Set+0x15c>)
 8002fc6:	f004 f8cc 	bl	8007162 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8002fca:	2201      	movs	r2, #1
 8002fcc:	2102      	movs	r1, #2
 8002fce:	482b      	ldr	r0, [pc, #172]	@ (800307c <cell12_Temp_01_Set+0x154>)
 8002fd0:	f002 faf0 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002fd4:	2064      	movs	r0, #100	@ 0x64
 8002fd6:	f002 f837 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8002fda:	2200      	movs	r2, #0
 8002fdc:	2102      	movs	r1, #2
 8002fde:	4827      	ldr	r0, [pc, #156]	@ (800307c <cell12_Temp_01_Set+0x154>)
 8002fe0:	f002 fae8 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 8002fe4:	f04f 33ff 	mov.w	r3, #4294967295
 8002fe8:	2202      	movs	r2, #2
 8002fea:	4927      	ldr	r1, [pc, #156]	@ (8003088 <cell12_Temp_01_Set+0x160>)
 8002fec:	4825      	ldr	r0, [pc, #148]	@ (8003084 <cell12_Temp_01_Set+0x15c>)
 8002fee:	f004 f8b8 	bl	8007162 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	2102      	movs	r1, #2
 8002ff6:	4821      	ldr	r0, [pc, #132]	@ (800307c <cell12_Temp_01_Set+0x154>)
 8002ff8:	f002 fadc 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002ffc:	2064      	movs	r0, #100	@ 0x64
 8002ffe:	f002 f823 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8003002:	2200      	movs	r2, #0
 8003004:	2102      	movs	r1, #2
 8003006:	481d      	ldr	r0, [pc, #116]	@ (800307c <cell12_Temp_01_Set+0x154>)
 8003008:	f002 fad4 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 800300c:	f107 0108 	add.w	r1, r7, #8
 8003010:	f04f 33ff 	mov.w	r3, #4294967295
 8003014:	2202      	movs	r2, #2
 8003016:	481b      	ldr	r0, [pc, #108]	@ (8003084 <cell12_Temp_01_Set+0x15c>)
 8003018:	f004 f8a3 	bl	8007162 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 800301c:	2201      	movs	r2, #1
 800301e:	2102      	movs	r1, #2
 8003020:	4816      	ldr	r0, [pc, #88]	@ (800307c <cell12_Temp_01_Set+0x154>)
 8003022:	f002 fac7 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003026:	2064      	movs	r0, #100	@ 0x64
 8003028:	f002 f80e 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 800302c:	2200      	movs	r2, #0
 800302e:	2102      	movs	r1, #2
 8003030:	4812      	ldr	r0, [pc, #72]	@ (800307c <cell12_Temp_01_Set+0x154>)
 8003032:	f002 fabf 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8003036:	f04f 33ff 	mov.w	r3, #4294967295
 800303a:	9300      	str	r3, [sp, #0]
 800303c:	2302      	movs	r3, #2
 800303e:	4a13      	ldr	r2, [pc, #76]	@ (800308c <cell12_Temp_01_Set+0x164>)
 8003040:	4913      	ldr	r1, [pc, #76]	@ (8003090 <cell12_Temp_01_Set+0x168>)
 8003042:	4810      	ldr	r0, [pc, #64]	@ (8003084 <cell12_Temp_01_Set+0x15c>)
 8003044:	f004 f9d1 	bl	80073ea <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8003048:	2201      	movs	r2, #1
 800304a:	2102      	movs	r1, #2
 800304c:	480b      	ldr	r0, [pc, #44]	@ (800307c <cell12_Temp_01_Set+0x154>)
 800304e:	f002 fab1 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003052:	2064      	movs	r0, #100	@ 0x64
 8003054:	f001 fff8 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_RESET);
 8003058:	2200      	movs	r2, #0
 800305a:	2101      	movs	r1, #1
 800305c:	4806      	ldr	r0, [pc, #24]	@ (8003078 <cell12_Temp_01_Set+0x150>)
 800305e:	f002 faa9 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003062:	2064      	movs	r0, #100	@ 0x64
 8003064:	f001 fff0 	bl	8005048 <HAL_Delay>

}
 8003068:	bf00      	nop
 800306a:	3750      	adds	r7, #80	@ 0x50
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}
 8003070:	40490000 	.word	0x40490000
 8003074:	40900000 	.word	0x40900000
 8003078:	40020000 	.word	0x40020000
 800307c:	40020800 	.word	0x40020800
 8003080:	200008a8 	.word	0x200008a8
 8003084:	200009f4 	.word	0x200009f4
 8003088:	20000000 	.word	0x20000000
 800308c:	200008ac 	.word	0x200008ac
 8003090:	20000004 	.word	0x20000004

08003094 <cell12_Temp_02_Set>:

void cell12_Temp_02_Set(float resistance){
 8003094:	b580      	push	{r7, lr}
 8003096:	b096      	sub	sp, #88	@ 0x58
 8003098:	af02      	add	r7, sp, #8
 800309a:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f7fd fa0a 	bl	80004b8 <__aeabi_f2d>
 80030a4:	f04f 0200 	mov.w	r2, #0
 80030a8:	4b51      	ldr	r3, [pc, #324]	@ (80031f0 <cell12_Temp_02_Set+0x15c>)
 80030aa:	f7fd fb87 	bl	80007bc <__aeabi_ddiv>
 80030ae:	4602      	mov	r2, r0
 80030b0:	460b      	mov	r3, r1
 80030b2:	4610      	mov	r0, r2
 80030b4:	4619      	mov	r1, r3
 80030b6:	f04f 0200 	mov.w	r2, #0
 80030ba:	4b4e      	ldr	r3, [pc, #312]	@ (80031f4 <cell12_Temp_02_Set+0x160>)
 80030bc:	f7fd fa54 	bl	8000568 <__aeabi_dmul>
 80030c0:	4602      	mov	r2, r0
 80030c2:	460b      	mov	r3, r1
 80030c4:	4610      	mov	r0, r2
 80030c6:	4619      	mov	r1, r3
 80030c8:	f7fd fc60 	bl	800098c <__aeabi_d2iz>
 80030cc:	4603      	mov	r3, r0
 80030ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 80030d0:	f107 030c 	add.w	r3, r7, #12
 80030d4:	2240      	movs	r2, #64	@ 0x40
 80030d6:	2100      	movs	r1, #0
 80030d8:	4618      	mov	r0, r3
 80030da:	f004 fc0b 	bl	80078f4 <memset>
 80030de:	2301      	movs	r3, #1
 80030e0:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 80030e2:	f107 030c 	add.w	r3, r7, #12
 80030e6:	4619      	mov	r1, r3
 80030e8:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80030ea:	f7ff feb7 	bl	8002e5c <intToBinary>
	assignBytes(resArray, resByteArray);
 80030ee:	f107 0208 	add.w	r2, r7, #8
 80030f2:	f107 030c 	add.w	r3, r7, #12
 80030f6:	4611      	mov	r1, r2
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7ff fed0 	bl	8002e9e <assignBytes>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_02_LED_Pin, GPIO_PIN_SET);
 80030fe:	2201      	movs	r2, #1
 8003100:	2101      	movs	r1, #1
 8003102:	483d      	ldr	r0, [pc, #244]	@ (80031f8 <cell12_Temp_02_Set+0x164>)
 8003104:	f002 fa56 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003108:	2064      	movs	r0, #100	@ 0x64
 800310a:	f001 ff9d 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 800310e:	2201      	movs	r2, #1
 8003110:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003114:	4839      	ldr	r0, [pc, #228]	@ (80031fc <cell12_Temp_02_Set+0x168>)
 8003116:	f002 fa4d 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800311a:	2064      	movs	r0, #100	@ 0x64
 800311c:	f001 ff94 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8003120:	2200      	movs	r2, #0
 8003122:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003126:	4835      	ldr	r0, [pc, #212]	@ (80031fc <cell12_Temp_02_Set+0x168>)
 8003128:	f002 fa44 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 800312c:	f04f 33ff 	mov.w	r3, #4294967295
 8003130:	2202      	movs	r2, #2
 8003132:	4933      	ldr	r1, [pc, #204]	@ (8003200 <cell12_Temp_02_Set+0x16c>)
 8003134:	4833      	ldr	r0, [pc, #204]	@ (8003204 <cell12_Temp_02_Set+0x170>)
 8003136:	f004 f814 	bl	8007162 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 800313a:	2201      	movs	r2, #1
 800313c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003140:	482e      	ldr	r0, [pc, #184]	@ (80031fc <cell12_Temp_02_Set+0x168>)
 8003142:	f002 fa37 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003146:	2064      	movs	r0, #100	@ 0x64
 8003148:	f001 ff7e 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 800314c:	2200      	movs	r2, #0
 800314e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003152:	482a      	ldr	r0, [pc, #168]	@ (80031fc <cell12_Temp_02_Set+0x168>)
 8003154:	f002 fa2e 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 8003158:	f04f 33ff 	mov.w	r3, #4294967295
 800315c:	2202      	movs	r2, #2
 800315e:	492a      	ldr	r1, [pc, #168]	@ (8003208 <cell12_Temp_02_Set+0x174>)
 8003160:	4828      	ldr	r0, [pc, #160]	@ (8003204 <cell12_Temp_02_Set+0x170>)
 8003162:	f003 fffe 	bl	8007162 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8003166:	2201      	movs	r2, #1
 8003168:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800316c:	4823      	ldr	r0, [pc, #140]	@ (80031fc <cell12_Temp_02_Set+0x168>)
 800316e:	f002 fa21 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003172:	2064      	movs	r0, #100	@ 0x64
 8003174:	f001 ff68 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8003178:	2200      	movs	r2, #0
 800317a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800317e:	481f      	ldr	r0, [pc, #124]	@ (80031fc <cell12_Temp_02_Set+0x168>)
 8003180:	f002 fa18 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8003184:	f107 0108 	add.w	r1, r7, #8
 8003188:	f04f 33ff 	mov.w	r3, #4294967295
 800318c:	2202      	movs	r2, #2
 800318e:	481d      	ldr	r0, [pc, #116]	@ (8003204 <cell12_Temp_02_Set+0x170>)
 8003190:	f003 ffe7 	bl	8007162 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8003194:	2201      	movs	r2, #1
 8003196:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800319a:	4818      	ldr	r0, [pc, #96]	@ (80031fc <cell12_Temp_02_Set+0x168>)
 800319c:	f002 fa0a 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80031a0:	2064      	movs	r0, #100	@ 0x64
 80031a2:	f001 ff51 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 80031a6:	2200      	movs	r2, #0
 80031a8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80031ac:	4813      	ldr	r0, [pc, #76]	@ (80031fc <cell12_Temp_02_Set+0x168>)
 80031ae:	f002 fa01 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 80031b2:	f04f 33ff 	mov.w	r3, #4294967295
 80031b6:	9300      	str	r3, [sp, #0]
 80031b8:	2302      	movs	r3, #2
 80031ba:	4a14      	ldr	r2, [pc, #80]	@ (800320c <cell12_Temp_02_Set+0x178>)
 80031bc:	4914      	ldr	r1, [pc, #80]	@ (8003210 <cell12_Temp_02_Set+0x17c>)
 80031be:	4811      	ldr	r0, [pc, #68]	@ (8003204 <cell12_Temp_02_Set+0x170>)
 80031c0:	f004 f913 	bl	80073ea <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80031c4:	2201      	movs	r2, #1
 80031c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80031ca:	480c      	ldr	r0, [pc, #48]	@ (80031fc <cell12_Temp_02_Set+0x168>)
 80031cc:	f002 f9f2 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80031d0:	2064      	movs	r0, #100	@ 0x64
 80031d2:	f001 ff39 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_02_LED_Pin, GPIO_PIN_RESET);
 80031d6:	2200      	movs	r2, #0
 80031d8:	2101      	movs	r1, #1
 80031da:	4807      	ldr	r0, [pc, #28]	@ (80031f8 <cell12_Temp_02_Set+0x164>)
 80031dc:	f002 f9ea 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80031e0:	2064      	movs	r0, #100	@ 0x64
 80031e2:	f001 ff31 	bl	8005048 <HAL_Delay>

}
 80031e6:	bf00      	nop
 80031e8:	3750      	adds	r7, #80	@ 0x50
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	40490000 	.word	0x40490000
 80031f4:	40900000 	.word	0x40900000
 80031f8:	40020800 	.word	0x40020800
 80031fc:	40021400 	.word	0x40021400
 8003200:	200008a8 	.word	0x200008a8
 8003204:	200009f4 	.word	0x200009f4
 8003208:	20000000 	.word	0x20000000
 800320c:	200008ac 	.word	0x200008ac
 8003210:	20000004 	.word	0x20000004

08003214 <cell12_Temp_03_Set>:

void cell12_Temp_03_Set(float resistance){
 8003214:	b580      	push	{r7, lr}
 8003216:	b096      	sub	sp, #88	@ 0x58
 8003218:	af02      	add	r7, sp, #8
 800321a:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f7fd f94a 	bl	80004b8 <__aeabi_f2d>
 8003224:	f04f 0200 	mov.w	r2, #0
 8003228:	4b4d      	ldr	r3, [pc, #308]	@ (8003360 <cell12_Temp_03_Set+0x14c>)
 800322a:	f7fd fac7 	bl	80007bc <__aeabi_ddiv>
 800322e:	4602      	mov	r2, r0
 8003230:	460b      	mov	r3, r1
 8003232:	4610      	mov	r0, r2
 8003234:	4619      	mov	r1, r3
 8003236:	f04f 0200 	mov.w	r2, #0
 800323a:	4b4a      	ldr	r3, [pc, #296]	@ (8003364 <cell12_Temp_03_Set+0x150>)
 800323c:	f7fd f994 	bl	8000568 <__aeabi_dmul>
 8003240:	4602      	mov	r2, r0
 8003242:	460b      	mov	r3, r1
 8003244:	4610      	mov	r0, r2
 8003246:	4619      	mov	r1, r3
 8003248:	f7fd fba0 	bl	800098c <__aeabi_d2iz>
 800324c:	4603      	mov	r3, r0
 800324e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8003250:	f107 030c 	add.w	r3, r7, #12
 8003254:	2240      	movs	r2, #64	@ 0x40
 8003256:	2100      	movs	r1, #0
 8003258:	4618      	mov	r0, r3
 800325a:	f004 fb4b 	bl	80078f4 <memset>
 800325e:	2301      	movs	r3, #1
 8003260:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 8003262:	f107 030c 	add.w	r3, r7, #12
 8003266:	4619      	mov	r1, r3
 8003268:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800326a:	f7ff fdf7 	bl	8002e5c <intToBinary>
	assignBytes(resArray, resByteArray);
 800326e:	f107 0208 	add.w	r2, r7, #8
 8003272:	f107 030c 	add.w	r3, r7, #12
 8003276:	4611      	mov	r1, r2
 8003278:	4618      	mov	r0, r3
 800327a:	f7ff fe10 	bl	8002e9e <assignBytes>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_LED_Pin, GPIO_PIN_SET);
 800327e:	2201      	movs	r2, #1
 8003280:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003284:	4838      	ldr	r0, [pc, #224]	@ (8003368 <cell12_Temp_03_Set+0x154>)
 8003286:	f002 f995 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800328a:	2064      	movs	r0, #100	@ 0x64
 800328c:	f001 fedc 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8003290:	2201      	movs	r2, #1
 8003292:	2140      	movs	r1, #64	@ 0x40
 8003294:	4834      	ldr	r0, [pc, #208]	@ (8003368 <cell12_Temp_03_Set+0x154>)
 8003296:	f002 f98d 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800329a:	2064      	movs	r0, #100	@ 0x64
 800329c:	f001 fed4 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 80032a0:	2200      	movs	r2, #0
 80032a2:	2140      	movs	r1, #64	@ 0x40
 80032a4:	4830      	ldr	r0, [pc, #192]	@ (8003368 <cell12_Temp_03_Set+0x154>)
 80032a6:	f002 f985 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 80032aa:	f04f 33ff 	mov.w	r3, #4294967295
 80032ae:	2202      	movs	r2, #2
 80032b0:	492e      	ldr	r1, [pc, #184]	@ (800336c <cell12_Temp_03_Set+0x158>)
 80032b2:	482f      	ldr	r0, [pc, #188]	@ (8003370 <cell12_Temp_03_Set+0x15c>)
 80032b4:	f003 ff55 	bl	8007162 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80032b8:	2201      	movs	r2, #1
 80032ba:	2140      	movs	r1, #64	@ 0x40
 80032bc:	482a      	ldr	r0, [pc, #168]	@ (8003368 <cell12_Temp_03_Set+0x154>)
 80032be:	f002 f979 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80032c2:	2064      	movs	r0, #100	@ 0x64
 80032c4:	f001 fec0 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 80032c8:	2200      	movs	r2, #0
 80032ca:	2140      	movs	r1, #64	@ 0x40
 80032cc:	4826      	ldr	r0, [pc, #152]	@ (8003368 <cell12_Temp_03_Set+0x154>)
 80032ce:	f002 f971 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 80032d2:	f04f 33ff 	mov.w	r3, #4294967295
 80032d6:	2202      	movs	r2, #2
 80032d8:	4926      	ldr	r1, [pc, #152]	@ (8003374 <cell12_Temp_03_Set+0x160>)
 80032da:	4825      	ldr	r0, [pc, #148]	@ (8003370 <cell12_Temp_03_Set+0x15c>)
 80032dc:	f003 ff41 	bl	8007162 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80032e0:	2201      	movs	r2, #1
 80032e2:	2140      	movs	r1, #64	@ 0x40
 80032e4:	4820      	ldr	r0, [pc, #128]	@ (8003368 <cell12_Temp_03_Set+0x154>)
 80032e6:	f002 f965 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80032ea:	2064      	movs	r0, #100	@ 0x64
 80032ec:	f001 feac 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 80032f0:	2200      	movs	r2, #0
 80032f2:	2140      	movs	r1, #64	@ 0x40
 80032f4:	481c      	ldr	r0, [pc, #112]	@ (8003368 <cell12_Temp_03_Set+0x154>)
 80032f6:	f002 f95d 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 80032fa:	f107 0108 	add.w	r1, r7, #8
 80032fe:	f04f 33ff 	mov.w	r3, #4294967295
 8003302:	2202      	movs	r2, #2
 8003304:	481a      	ldr	r0, [pc, #104]	@ (8003370 <cell12_Temp_03_Set+0x15c>)
 8003306:	f003 ff2c 	bl	8007162 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 800330a:	2201      	movs	r2, #1
 800330c:	2140      	movs	r1, #64	@ 0x40
 800330e:	4816      	ldr	r0, [pc, #88]	@ (8003368 <cell12_Temp_03_Set+0x154>)
 8003310:	f002 f950 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003314:	2064      	movs	r0, #100	@ 0x64
 8003316:	f001 fe97 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 800331a:	2200      	movs	r2, #0
 800331c:	2140      	movs	r1, #64	@ 0x40
 800331e:	4812      	ldr	r0, [pc, #72]	@ (8003368 <cell12_Temp_03_Set+0x154>)
 8003320:	f002 f948 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8003324:	f04f 33ff 	mov.w	r3, #4294967295
 8003328:	9300      	str	r3, [sp, #0]
 800332a:	2302      	movs	r3, #2
 800332c:	4a12      	ldr	r2, [pc, #72]	@ (8003378 <cell12_Temp_03_Set+0x164>)
 800332e:	4913      	ldr	r1, [pc, #76]	@ (800337c <cell12_Temp_03_Set+0x168>)
 8003330:	480f      	ldr	r0, [pc, #60]	@ (8003370 <cell12_Temp_03_Set+0x15c>)
 8003332:	f004 f85a 	bl	80073ea <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8003336:	2201      	movs	r2, #1
 8003338:	2140      	movs	r1, #64	@ 0x40
 800333a:	480b      	ldr	r0, [pc, #44]	@ (8003368 <cell12_Temp_03_Set+0x154>)
 800333c:	f002 f93a 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003340:	2064      	movs	r0, #100	@ 0x64
 8003342:	f001 fe81 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_LED_Pin, GPIO_PIN_RESET);
 8003346:	2200      	movs	r2, #0
 8003348:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800334c:	4806      	ldr	r0, [pc, #24]	@ (8003368 <cell12_Temp_03_Set+0x154>)
 800334e:	f002 f931 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003352:	2064      	movs	r0, #100	@ 0x64
 8003354:	f001 fe78 	bl	8005048 <HAL_Delay>

}
 8003358:	bf00      	nop
 800335a:	3750      	adds	r7, #80	@ 0x50
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}
 8003360:	40490000 	.word	0x40490000
 8003364:	40900000 	.word	0x40900000
 8003368:	40021400 	.word	0x40021400
 800336c:	200008a8 	.word	0x200008a8
 8003370:	200009f4 	.word	0x200009f4
 8003374:	20000000 	.word	0x20000000
 8003378:	200008ac 	.word	0x200008ac
 800337c:	20000004 	.word	0x20000004

08003380 <cell11_Temp_01_Set>:

void cell11_Temp_01_Set(float resistance){
 8003380:	b580      	push	{r7, lr}
 8003382:	b096      	sub	sp, #88	@ 0x58
 8003384:	af02      	add	r7, sp, #8
 8003386:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f7fd f894 	bl	80004b8 <__aeabi_f2d>
 8003390:	f04f 0200 	mov.w	r2, #0
 8003394:	4b52      	ldr	r3, [pc, #328]	@ (80034e0 <cell11_Temp_01_Set+0x160>)
 8003396:	f7fd fa11 	bl	80007bc <__aeabi_ddiv>
 800339a:	4602      	mov	r2, r0
 800339c:	460b      	mov	r3, r1
 800339e:	4610      	mov	r0, r2
 80033a0:	4619      	mov	r1, r3
 80033a2:	f04f 0200 	mov.w	r2, #0
 80033a6:	4b4f      	ldr	r3, [pc, #316]	@ (80034e4 <cell11_Temp_01_Set+0x164>)
 80033a8:	f7fd f8de 	bl	8000568 <__aeabi_dmul>
 80033ac:	4602      	mov	r2, r0
 80033ae:	460b      	mov	r3, r1
 80033b0:	4610      	mov	r0, r2
 80033b2:	4619      	mov	r1, r3
 80033b4:	f7fd faea 	bl	800098c <__aeabi_d2iz>
 80033b8:	4603      	mov	r3, r0
 80033ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 80033bc:	f107 030c 	add.w	r3, r7, #12
 80033c0:	2240      	movs	r2, #64	@ 0x40
 80033c2:	2100      	movs	r1, #0
 80033c4:	4618      	mov	r0, r3
 80033c6:	f004 fa95 	bl	80078f4 <memset>
 80033ca:	2301      	movs	r3, #1
 80033cc:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 80033ce:	f107 030c 	add.w	r3, r7, #12
 80033d2:	4619      	mov	r1, r3
 80033d4:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80033d6:	f7ff fd41 	bl	8002e5c <intToBinary>
	assignBytes(resArray, resByteArray);
 80033da:	f107 0208 	add.w	r2, r7, #8
 80033de:	f107 030c 	add.w	r3, r7, #12
 80033e2:	4611      	mov	r1, r2
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7ff fd5a 	bl	8002e9e <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_LED_Pin, GPIO_PIN_SET);
 80033ea:	2201      	movs	r2, #1
 80033ec:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80033f0:	483d      	ldr	r0, [pc, #244]	@ (80034e8 <cell11_Temp_01_Set+0x168>)
 80033f2:	f002 f8df 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80033f6:	2064      	movs	r0, #100	@ 0x64
 80033f8:	f001 fe26 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 80033fc:	2201      	movs	r2, #1
 80033fe:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003402:	4839      	ldr	r0, [pc, #228]	@ (80034e8 <cell11_Temp_01_Set+0x168>)
 8003404:	f002 f8d6 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003408:	2064      	movs	r0, #100	@ 0x64
 800340a:	f001 fe1d 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 800340e:	2200      	movs	r2, #0
 8003410:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003414:	4834      	ldr	r0, [pc, #208]	@ (80034e8 <cell11_Temp_01_Set+0x168>)
 8003416:	f002 f8cd 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 800341a:	f04f 33ff 	mov.w	r3, #4294967295
 800341e:	2202      	movs	r2, #2
 8003420:	4932      	ldr	r1, [pc, #200]	@ (80034ec <cell11_Temp_01_Set+0x16c>)
 8003422:	4833      	ldr	r0, [pc, #204]	@ (80034f0 <cell11_Temp_01_Set+0x170>)
 8003424:	f003 fe9d 	bl	8007162 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8003428:	2201      	movs	r2, #1
 800342a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800342e:	482e      	ldr	r0, [pc, #184]	@ (80034e8 <cell11_Temp_01_Set+0x168>)
 8003430:	f002 f8c0 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003434:	2064      	movs	r0, #100	@ 0x64
 8003436:	f001 fe07 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 800343a:	2200      	movs	r2, #0
 800343c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003440:	4829      	ldr	r0, [pc, #164]	@ (80034e8 <cell11_Temp_01_Set+0x168>)
 8003442:	f002 f8b7 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 8003446:	f04f 33ff 	mov.w	r3, #4294967295
 800344a:	2202      	movs	r2, #2
 800344c:	4929      	ldr	r1, [pc, #164]	@ (80034f4 <cell11_Temp_01_Set+0x174>)
 800344e:	4828      	ldr	r0, [pc, #160]	@ (80034f0 <cell11_Temp_01_Set+0x170>)
 8003450:	f003 fe87 	bl	8007162 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8003454:	2201      	movs	r2, #1
 8003456:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800345a:	4823      	ldr	r0, [pc, #140]	@ (80034e8 <cell11_Temp_01_Set+0x168>)
 800345c:	f002 f8aa 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003460:	2064      	movs	r0, #100	@ 0x64
 8003462:	f001 fdf1 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8003466:	2200      	movs	r2, #0
 8003468:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800346c:	481e      	ldr	r0, [pc, #120]	@ (80034e8 <cell11_Temp_01_Set+0x168>)
 800346e:	f002 f8a1 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8003472:	f107 0108 	add.w	r1, r7, #8
 8003476:	f04f 33ff 	mov.w	r3, #4294967295
 800347a:	2202      	movs	r2, #2
 800347c:	481c      	ldr	r0, [pc, #112]	@ (80034f0 <cell11_Temp_01_Set+0x170>)
 800347e:	f003 fe70 	bl	8007162 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8003482:	2201      	movs	r2, #1
 8003484:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003488:	4817      	ldr	r0, [pc, #92]	@ (80034e8 <cell11_Temp_01_Set+0x168>)
 800348a:	f002 f893 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800348e:	2064      	movs	r0, #100	@ 0x64
 8003490:	f001 fdda 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8003494:	2200      	movs	r2, #0
 8003496:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800349a:	4813      	ldr	r0, [pc, #76]	@ (80034e8 <cell11_Temp_01_Set+0x168>)
 800349c:	f002 f88a 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 80034a0:	f04f 33ff 	mov.w	r3, #4294967295
 80034a4:	9300      	str	r3, [sp, #0]
 80034a6:	2302      	movs	r3, #2
 80034a8:	4a13      	ldr	r2, [pc, #76]	@ (80034f8 <cell11_Temp_01_Set+0x178>)
 80034aa:	4914      	ldr	r1, [pc, #80]	@ (80034fc <cell11_Temp_01_Set+0x17c>)
 80034ac:	4810      	ldr	r0, [pc, #64]	@ (80034f0 <cell11_Temp_01_Set+0x170>)
 80034ae:	f003 ff9c 	bl	80073ea <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 80034b2:	2201      	movs	r2, #1
 80034b4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80034b8:	480b      	ldr	r0, [pc, #44]	@ (80034e8 <cell11_Temp_01_Set+0x168>)
 80034ba:	f002 f87b 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80034be:	2064      	movs	r0, #100	@ 0x64
 80034c0:	f001 fdc2 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_LED_Pin, GPIO_PIN_RESET);
 80034c4:	2200      	movs	r2, #0
 80034c6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80034ca:	4807      	ldr	r0, [pc, #28]	@ (80034e8 <cell11_Temp_01_Set+0x168>)
 80034cc:	f002 f872 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80034d0:	2064      	movs	r0, #100	@ 0x64
 80034d2:	f001 fdb9 	bl	8005048 <HAL_Delay>

}
 80034d6:	bf00      	nop
 80034d8:	3750      	adds	r7, #80	@ 0x50
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	40490000 	.word	0x40490000
 80034e4:	40900000 	.word	0x40900000
 80034e8:	40021c00 	.word	0x40021c00
 80034ec:	200008a8 	.word	0x200008a8
 80034f0:	20000a4c 	.word	0x20000a4c
 80034f4:	20000000 	.word	0x20000000
 80034f8:	200008ac 	.word	0x200008ac
 80034fc:	20000004 	.word	0x20000004

08003500 <cell11_Temp_02_Set>:

void cell11_Temp_02_Set(float resistance){
 8003500:	b580      	push	{r7, lr}
 8003502:	b096      	sub	sp, #88	@ 0x58
 8003504:	af02      	add	r7, sp, #8
 8003506:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f7fc ffd4 	bl	80004b8 <__aeabi_f2d>
 8003510:	f04f 0200 	mov.w	r2, #0
 8003514:	4b52      	ldr	r3, [pc, #328]	@ (8003660 <cell11_Temp_02_Set+0x160>)
 8003516:	f7fd f951 	bl	80007bc <__aeabi_ddiv>
 800351a:	4602      	mov	r2, r0
 800351c:	460b      	mov	r3, r1
 800351e:	4610      	mov	r0, r2
 8003520:	4619      	mov	r1, r3
 8003522:	f04f 0200 	mov.w	r2, #0
 8003526:	4b4f      	ldr	r3, [pc, #316]	@ (8003664 <cell11_Temp_02_Set+0x164>)
 8003528:	f7fd f81e 	bl	8000568 <__aeabi_dmul>
 800352c:	4602      	mov	r2, r0
 800352e:	460b      	mov	r3, r1
 8003530:	4610      	mov	r0, r2
 8003532:	4619      	mov	r1, r3
 8003534:	f7fd fa2a 	bl	800098c <__aeabi_d2iz>
 8003538:	4603      	mov	r3, r0
 800353a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 800353c:	f107 030c 	add.w	r3, r7, #12
 8003540:	2240      	movs	r2, #64	@ 0x40
 8003542:	2100      	movs	r1, #0
 8003544:	4618      	mov	r0, r3
 8003546:	f004 f9d5 	bl	80078f4 <memset>
 800354a:	2301      	movs	r3, #1
 800354c:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 800354e:	f107 030c 	add.w	r3, r7, #12
 8003552:	4619      	mov	r1, r3
 8003554:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8003556:	f7ff fc81 	bl	8002e5c <intToBinary>
	assignBytes(resArray, resByteArray);
 800355a:	f107 0208 	add.w	r2, r7, #8
 800355e:	f107 030c 	add.w	r3, r7, #12
 8003562:	4611      	mov	r1, r2
 8003564:	4618      	mov	r0, r3
 8003566:	f7ff fc9a 	bl	8002e9e <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_LED_Pin, GPIO_PIN_SET);
 800356a:	2201      	movs	r2, #1
 800356c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003570:	483d      	ldr	r0, [pc, #244]	@ (8003668 <cell11_Temp_02_Set+0x168>)
 8003572:	f002 f81f 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003576:	2064      	movs	r0, #100	@ 0x64
 8003578:	f001 fd66 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 800357c:	2201      	movs	r2, #1
 800357e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003582:	4839      	ldr	r0, [pc, #228]	@ (8003668 <cell11_Temp_02_Set+0x168>)
 8003584:	f002 f816 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003588:	2064      	movs	r0, #100	@ 0x64
 800358a:	f001 fd5d 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 800358e:	2200      	movs	r2, #0
 8003590:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003594:	4834      	ldr	r0, [pc, #208]	@ (8003668 <cell11_Temp_02_Set+0x168>)
 8003596:	f002 f80d 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 800359a:	f04f 33ff 	mov.w	r3, #4294967295
 800359e:	2202      	movs	r2, #2
 80035a0:	4932      	ldr	r1, [pc, #200]	@ (800366c <cell11_Temp_02_Set+0x16c>)
 80035a2:	4833      	ldr	r0, [pc, #204]	@ (8003670 <cell11_Temp_02_Set+0x170>)
 80035a4:	f003 fddd 	bl	8007162 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80035a8:	2201      	movs	r2, #1
 80035aa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80035ae:	482e      	ldr	r0, [pc, #184]	@ (8003668 <cell11_Temp_02_Set+0x168>)
 80035b0:	f002 f800 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80035b4:	2064      	movs	r0, #100	@ 0x64
 80035b6:	f001 fd47 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 80035ba:	2200      	movs	r2, #0
 80035bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80035c0:	4829      	ldr	r0, [pc, #164]	@ (8003668 <cell11_Temp_02_Set+0x168>)
 80035c2:	f001 fff7 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 80035c6:	f04f 33ff 	mov.w	r3, #4294967295
 80035ca:	2202      	movs	r2, #2
 80035cc:	4929      	ldr	r1, [pc, #164]	@ (8003674 <cell11_Temp_02_Set+0x174>)
 80035ce:	4828      	ldr	r0, [pc, #160]	@ (8003670 <cell11_Temp_02_Set+0x170>)
 80035d0:	f003 fdc7 	bl	8007162 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80035d4:	2201      	movs	r2, #1
 80035d6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80035da:	4823      	ldr	r0, [pc, #140]	@ (8003668 <cell11_Temp_02_Set+0x168>)
 80035dc:	f001 ffea 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80035e0:	2064      	movs	r0, #100	@ 0x64
 80035e2:	f001 fd31 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 80035e6:	2200      	movs	r2, #0
 80035e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80035ec:	481e      	ldr	r0, [pc, #120]	@ (8003668 <cell11_Temp_02_Set+0x168>)
 80035ee:	f001 ffe1 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 80035f2:	f107 0108 	add.w	r1, r7, #8
 80035f6:	f04f 33ff 	mov.w	r3, #4294967295
 80035fa:	2202      	movs	r2, #2
 80035fc:	481c      	ldr	r0, [pc, #112]	@ (8003670 <cell11_Temp_02_Set+0x170>)
 80035fe:	f003 fdb0 	bl	8007162 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8003602:	2201      	movs	r2, #1
 8003604:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003608:	4817      	ldr	r0, [pc, #92]	@ (8003668 <cell11_Temp_02_Set+0x168>)
 800360a:	f001 ffd3 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800360e:	2064      	movs	r0, #100	@ 0x64
 8003610:	f001 fd1a 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8003614:	2200      	movs	r2, #0
 8003616:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800361a:	4813      	ldr	r0, [pc, #76]	@ (8003668 <cell11_Temp_02_Set+0x168>)
 800361c:	f001 ffca 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8003620:	f04f 33ff 	mov.w	r3, #4294967295
 8003624:	9300      	str	r3, [sp, #0]
 8003626:	2302      	movs	r3, #2
 8003628:	4a13      	ldr	r2, [pc, #76]	@ (8003678 <cell11_Temp_02_Set+0x178>)
 800362a:	4914      	ldr	r1, [pc, #80]	@ (800367c <cell11_Temp_02_Set+0x17c>)
 800362c:	4810      	ldr	r0, [pc, #64]	@ (8003670 <cell11_Temp_02_Set+0x170>)
 800362e:	f003 fedc 	bl	80073ea <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8003632:	2201      	movs	r2, #1
 8003634:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003638:	480b      	ldr	r0, [pc, #44]	@ (8003668 <cell11_Temp_02_Set+0x168>)
 800363a:	f001 ffbb 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800363e:	2064      	movs	r0, #100	@ 0x64
 8003640:	f001 fd02 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_LED_Pin, GPIO_PIN_RESET);
 8003644:	2200      	movs	r2, #0
 8003646:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800364a:	4807      	ldr	r0, [pc, #28]	@ (8003668 <cell11_Temp_02_Set+0x168>)
 800364c:	f001 ffb2 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003650:	2064      	movs	r0, #100	@ 0x64
 8003652:	f001 fcf9 	bl	8005048 <HAL_Delay>

}
 8003656:	bf00      	nop
 8003658:	3750      	adds	r7, #80	@ 0x50
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	40490000 	.word	0x40490000
 8003664:	40900000 	.word	0x40900000
 8003668:	40021c00 	.word	0x40021c00
 800366c:	200008a8 	.word	0x200008a8
 8003670:	20000a4c 	.word	0x20000a4c
 8003674:	20000000 	.word	0x20000000
 8003678:	200008ac 	.word	0x200008ac
 800367c:	20000004 	.word	0x20000004

08003680 <cell11_Temp_03_Set>:

void cell11_Temp_03_Set(float resistance){
 8003680:	b580      	push	{r7, lr}
 8003682:	b096      	sub	sp, #88	@ 0x58
 8003684:	af02      	add	r7, sp, #8
 8003686:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f7fc ff14 	bl	80004b8 <__aeabi_f2d>
 8003690:	f04f 0200 	mov.w	r2, #0
 8003694:	4b51      	ldr	r3, [pc, #324]	@ (80037dc <cell11_Temp_03_Set+0x15c>)
 8003696:	f7fd f891 	bl	80007bc <__aeabi_ddiv>
 800369a:	4602      	mov	r2, r0
 800369c:	460b      	mov	r3, r1
 800369e:	4610      	mov	r0, r2
 80036a0:	4619      	mov	r1, r3
 80036a2:	f04f 0200 	mov.w	r2, #0
 80036a6:	4b4e      	ldr	r3, [pc, #312]	@ (80037e0 <cell11_Temp_03_Set+0x160>)
 80036a8:	f7fc ff5e 	bl	8000568 <__aeabi_dmul>
 80036ac:	4602      	mov	r2, r0
 80036ae:	460b      	mov	r3, r1
 80036b0:	4610      	mov	r0, r2
 80036b2:	4619      	mov	r1, r3
 80036b4:	f7fd f96a 	bl	800098c <__aeabi_d2iz>
 80036b8:	4603      	mov	r3, r0
 80036ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 80036bc:	f107 030c 	add.w	r3, r7, #12
 80036c0:	2240      	movs	r2, #64	@ 0x40
 80036c2:	2100      	movs	r1, #0
 80036c4:	4618      	mov	r0, r3
 80036c6:	f004 f915 	bl	80078f4 <memset>
 80036ca:	2301      	movs	r3, #1
 80036cc:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 80036ce:	f107 030c 	add.w	r3, r7, #12
 80036d2:	4619      	mov	r1, r3
 80036d4:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80036d6:	f7ff fbc1 	bl	8002e5c <intToBinary>
	assignBytes(resArray, resByteArray);
 80036da:	f107 0208 	add.w	r2, r7, #8
 80036de:	f107 030c 	add.w	r3, r7, #12
 80036e2:	4611      	mov	r1, r2
 80036e4:	4618      	mov	r0, r3
 80036e6:	f7ff fbda 	bl	8002e9e <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin, GPIO_PIN_SET);
 80036ea:	2201      	movs	r2, #1
 80036ec:	2140      	movs	r1, #64	@ 0x40
 80036ee:	483d      	ldr	r0, [pc, #244]	@ (80037e4 <cell11_Temp_03_Set+0x164>)
 80036f0:	f001 ff60 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80036f4:	2064      	movs	r0, #100	@ 0x64
 80036f6:	f001 fca7 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80036fa:	2201      	movs	r2, #1
 80036fc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003700:	4839      	ldr	r0, [pc, #228]	@ (80037e8 <cell11_Temp_03_Set+0x168>)
 8003702:	f001 ff57 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003706:	2064      	movs	r0, #100	@ 0x64
 8003708:	f001 fc9e 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 800370c:	2200      	movs	r2, #0
 800370e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003712:	4835      	ldr	r0, [pc, #212]	@ (80037e8 <cell11_Temp_03_Set+0x168>)
 8003714:	f001 ff4e 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 8003718:	f04f 33ff 	mov.w	r3, #4294967295
 800371c:	2202      	movs	r2, #2
 800371e:	4933      	ldr	r1, [pc, #204]	@ (80037ec <cell11_Temp_03_Set+0x16c>)
 8003720:	4833      	ldr	r0, [pc, #204]	@ (80037f0 <cell11_Temp_03_Set+0x170>)
 8003722:	f003 fd1e 	bl	8007162 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8003726:	2201      	movs	r2, #1
 8003728:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800372c:	482e      	ldr	r0, [pc, #184]	@ (80037e8 <cell11_Temp_03_Set+0x168>)
 800372e:	f001 ff41 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003732:	2064      	movs	r0, #100	@ 0x64
 8003734:	f001 fc88 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8003738:	2200      	movs	r2, #0
 800373a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800373e:	482a      	ldr	r0, [pc, #168]	@ (80037e8 <cell11_Temp_03_Set+0x168>)
 8003740:	f001 ff38 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 8003744:	f04f 33ff 	mov.w	r3, #4294967295
 8003748:	2202      	movs	r2, #2
 800374a:	492a      	ldr	r1, [pc, #168]	@ (80037f4 <cell11_Temp_03_Set+0x174>)
 800374c:	4828      	ldr	r0, [pc, #160]	@ (80037f0 <cell11_Temp_03_Set+0x170>)
 800374e:	f003 fd08 	bl	8007162 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8003752:	2201      	movs	r2, #1
 8003754:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003758:	4823      	ldr	r0, [pc, #140]	@ (80037e8 <cell11_Temp_03_Set+0x168>)
 800375a:	f001 ff2b 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800375e:	2064      	movs	r0, #100	@ 0x64
 8003760:	f001 fc72 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8003764:	2200      	movs	r2, #0
 8003766:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800376a:	481f      	ldr	r0, [pc, #124]	@ (80037e8 <cell11_Temp_03_Set+0x168>)
 800376c:	f001 ff22 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8003770:	f107 0108 	add.w	r1, r7, #8
 8003774:	f04f 33ff 	mov.w	r3, #4294967295
 8003778:	2202      	movs	r2, #2
 800377a:	481d      	ldr	r0, [pc, #116]	@ (80037f0 <cell11_Temp_03_Set+0x170>)
 800377c:	f003 fcf1 	bl	8007162 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8003780:	2201      	movs	r2, #1
 8003782:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003786:	4818      	ldr	r0, [pc, #96]	@ (80037e8 <cell11_Temp_03_Set+0x168>)
 8003788:	f001 ff14 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800378c:	2064      	movs	r0, #100	@ 0x64
 800378e:	f001 fc5b 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8003792:	2200      	movs	r2, #0
 8003794:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003798:	4813      	ldr	r0, [pc, #76]	@ (80037e8 <cell11_Temp_03_Set+0x168>)
 800379a:	f001 ff0b 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 800379e:	f04f 33ff 	mov.w	r3, #4294967295
 80037a2:	9300      	str	r3, [sp, #0]
 80037a4:	2302      	movs	r3, #2
 80037a6:	4a14      	ldr	r2, [pc, #80]	@ (80037f8 <cell11_Temp_03_Set+0x178>)
 80037a8:	4914      	ldr	r1, [pc, #80]	@ (80037fc <cell11_Temp_03_Set+0x17c>)
 80037aa:	4811      	ldr	r0, [pc, #68]	@ (80037f0 <cell11_Temp_03_Set+0x170>)
 80037ac:	f003 fe1d 	bl	80073ea <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80037b0:	2201      	movs	r2, #1
 80037b2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80037b6:	480c      	ldr	r0, [pc, #48]	@ (80037e8 <cell11_Temp_03_Set+0x168>)
 80037b8:	f001 fefc 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80037bc:	2064      	movs	r0, #100	@ 0x64
 80037be:	f001 fc43 	bl	8005048 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin, GPIO_PIN_SET);
 80037c2:	2201      	movs	r2, #1
 80037c4:	2140      	movs	r1, #64	@ 0x40
 80037c6:	4807      	ldr	r0, [pc, #28]	@ (80037e4 <cell11_Temp_03_Set+0x164>)
 80037c8:	f001 fef4 	bl	80055b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80037cc:	2064      	movs	r0, #100	@ 0x64
 80037ce:	f001 fc3b 	bl	8005048 <HAL_Delay>

}
 80037d2:	bf00      	nop
 80037d4:	3750      	adds	r7, #80	@ 0x50
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	40490000 	.word	0x40490000
 80037e0:	40900000 	.word	0x40900000
 80037e4:	40021c00 	.word	0x40021c00
 80037e8:	40020400 	.word	0x40020400
 80037ec:	200008a8 	.word	0x200008a8
 80037f0:	20000a4c 	.word	0x20000a4c
 80037f4:	20000000 	.word	0x20000000
 80037f8:	200008ac 	.word	0x200008ac
 80037fc:	20000004 	.word	0x20000004

08003800 <u8x8_stm32_gpio_and_delay>:
 */
static uint8_t u8x8_stm32_gpio_and_delay(u8x8_t * const u8x8,
                                           uint8_t msg,
                                           uint8_t arg_int,
                                           void * const arg_ptr)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	607b      	str	r3, [r7, #4]
 800380a:	460b      	mov	r3, r1
 800380c:	72fb      	strb	r3, [r7, #11]
 800380e:	4613      	mov	r3, r2
 8003810:	72bb      	strb	r3, [r7, #10]
    /* Suppress unused parameter warnings */
    (void)u8x8;
    (void)arg_ptr;

    switch (msg)
 8003812:	7afb      	ldrb	r3, [r7, #11]
 8003814:	2b4b      	cmp	r3, #75	@ 0x4b
 8003816:	d01a      	beq.n	800384e <u8x8_stm32_gpio_and_delay+0x4e>
 8003818:	2b4b      	cmp	r3, #75	@ 0x4b
 800381a:	dc1f      	bgt.n	800385c <u8x8_stm32_gpio_and_delay+0x5c>
 800381c:	2b4a      	cmp	r3, #74	@ 0x4a
 800381e:	d00f      	beq.n	8003840 <u8x8_stm32_gpio_and_delay+0x40>
 8003820:	2b4a      	cmp	r3, #74	@ 0x4a
 8003822:	dc1b      	bgt.n	800385c <u8x8_stm32_gpio_and_delay+0x5c>
 8003824:	2b28      	cmp	r3, #40	@ 0x28
 8003826:	d002      	beq.n	800382e <u8x8_stm32_gpio_and_delay+0x2e>
 8003828:	2b29      	cmp	r3, #41	@ 0x29
 800382a:	d004      	beq.n	8003836 <u8x8_stm32_gpio_and_delay+0x36>
        case U8X8_MSG_GPIO_RESET:
            HAL_GPIO_WritePin(DISPLAY_IO_1_GPIO_Port, DISPLAY_IO_1_Pin, (GPIO_PinState)arg_int);
            break;
        default:
            /* No action */
            break;
 800382c:	e016      	b.n	800385c <u8x8_stm32_gpio_and_delay+0x5c>
            HAL_Delay(DISPLAY_UPDATE_DELAY_U32);
 800382e:	2002      	movs	r0, #2
 8003830:	f001 fc0a 	bl	8005048 <HAL_Delay>
            break;
 8003834:	e013      	b.n	800385e <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_Delay(arg_int);
 8003836:	7abb      	ldrb	r3, [r7, #10]
 8003838:	4618      	mov	r0, r3
 800383a:	f001 fc05 	bl	8005048 <HAL_Delay>
            break;
 800383e:	e00e      	b.n	800385e <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_GPIO_WritePin(DISPLAY_IO_2_GPIO_Port, DISPLAY_IO_2_Pin, (GPIO_PinState)arg_int);
 8003840:	7abb      	ldrb	r3, [r7, #10]
 8003842:	461a      	mov	r2, r3
 8003844:	2108      	movs	r1, #8
 8003846:	4808      	ldr	r0, [pc, #32]	@ (8003868 <u8x8_stm32_gpio_and_delay+0x68>)
 8003848:	f001 feb4 	bl	80055b4 <HAL_GPIO_WritePin>
            break;
 800384c:	e007      	b.n	800385e <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_GPIO_WritePin(DISPLAY_IO_1_GPIO_Port, DISPLAY_IO_1_Pin, (GPIO_PinState)arg_int);
 800384e:	7abb      	ldrb	r3, [r7, #10]
 8003850:	461a      	mov	r2, r3
 8003852:	2104      	movs	r1, #4
 8003854:	4804      	ldr	r0, [pc, #16]	@ (8003868 <u8x8_stm32_gpio_and_delay+0x68>)
 8003856:	f001 fead 	bl	80055b4 <HAL_GPIO_WritePin>
            break;
 800385a:	e000      	b.n	800385e <u8x8_stm32_gpio_and_delay+0x5e>
            break;
 800385c:	bf00      	nop
    }
    return 1U;
 800385e:	2301      	movs	r3, #1
}
 8003860:	4618      	mov	r0, r3
 8003862:	3710      	adds	r7, #16
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}
 8003868:	40021800 	.word	0x40021800

0800386c <u8x8_byte_4wire_hw_spi>:
 */
static uint8_t u8x8_byte_4wire_hw_spi(u8x8_t * const u8x8,
                                      uint8_t msg,
                                      uint8_t arg_int,
                                      void * const arg_ptr)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b086      	sub	sp, #24
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	607b      	str	r3, [r7, #4]
 8003876:	460b      	mov	r3, r1
 8003878:	72fb      	strb	r3, [r7, #11]
 800387a:	4613      	mov	r3, r2
 800387c:	72bb      	strb	r3, [r7, #10]
    uint8_t retVal = 1U;
 800387e:	2301      	movs	r3, #1
 8003880:	75fb      	strb	r3, [r7, #23]

    switch (msg)
 8003882:	7afb      	ldrb	r3, [r7, #11]
 8003884:	3b14      	subs	r3, #20
 8003886:	2b0c      	cmp	r3, #12
 8003888:	d83e      	bhi.n	8003908 <u8x8_byte_4wire_hw_spi+0x9c>
 800388a:	a201      	add	r2, pc, #4	@ (adr r2, 8003890 <u8x8_byte_4wire_hw_spi+0x24>)
 800388c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003890:	0800390f 	.word	0x0800390f
 8003894:	08003909 	.word	0x08003909
 8003898:	08003909 	.word	0x08003909
 800389c:	080038c5 	.word	0x080038c5
 80038a0:	080038e5 	.word	0x080038e5
 80038a4:	080038f7 	.word	0x080038f7
 80038a8:	08003909 	.word	0x08003909
 80038ac:	08003909 	.word	0x08003909
 80038b0:	08003909 	.word	0x08003909
 80038b4:	08003909 	.word	0x08003909
 80038b8:	08003909 	.word	0x08003909
 80038bc:	08003909 	.word	0x08003909
 80038c0:	080038d7 	.word	0x080038d7
    {
        case U8X8_MSG_BYTE_SEND:
            (void)HAL_SPI_Transmit(&hspi3, (uint8_t *)arg_ptr, arg_int, SPI_TIMEOUT_U32);
 80038c4:	7abb      	ldrb	r3, [r7, #10]
 80038c6:	b29a      	uxth	r2, r3
 80038c8:	f242 7310 	movw	r3, #10000	@ 0x2710
 80038cc:	6879      	ldr	r1, [r7, #4]
 80038ce:	4813      	ldr	r0, [pc, #76]	@ (800391c <u8x8_byte_4wire_hw_spi+0xb0>)
 80038d0:	f003 fc47 	bl	8007162 <HAL_SPI_Transmit>
            break;
 80038d4:	e01c      	b.n	8003910 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_INIT:
            break;
        case U8X8_MSG_BYTE_SET_DC:
            HAL_GPIO_WritePin(DISPLAY_IO_2_GPIO_Port, DISPLAY_IO_2_Pin, (GPIO_PinState)arg_int);
 80038d6:	7abb      	ldrb	r3, [r7, #10]
 80038d8:	461a      	mov	r2, r3
 80038da:	2108      	movs	r1, #8
 80038dc:	4810      	ldr	r0, [pc, #64]	@ (8003920 <u8x8_byte_4wire_hw_spi+0xb4>)
 80038de:	f001 fe69 	bl	80055b4 <HAL_GPIO_WritePin>
            break;
 80038e2:	e015      	b.n	8003910 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_START_TRANSFER:
            HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, u8x8->display_info->chip_enable_level);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	781b      	ldrb	r3, [r3, #0]
 80038ea:	461a      	mov	r2, r3
 80038ec:	2104      	movs	r1, #4
 80038ee:	480d      	ldr	r0, [pc, #52]	@ (8003924 <u8x8_byte_4wire_hw_spi+0xb8>)
 80038f0:	f001 fe60 	bl	80055b4 <HAL_GPIO_WritePin>
            break;
 80038f4:	e00c      	b.n	8003910 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_END_TRANSFER:
            HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, u8x8->display_info->chip_disable_level);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	785b      	ldrb	r3, [r3, #1]
 80038fc:	461a      	mov	r2, r3
 80038fe:	2104      	movs	r1, #4
 8003900:	4808      	ldr	r0, [pc, #32]	@ (8003924 <u8x8_byte_4wire_hw_spi+0xb8>)
 8003902:	f001 fe57 	bl	80055b4 <HAL_GPIO_WritePin>
            break;
 8003906:	e003      	b.n	8003910 <u8x8_byte_4wire_hw_spi+0xa4>
        default:
            retVal = 0U;
 8003908:	2300      	movs	r3, #0
 800390a:	75fb      	strb	r3, [r7, #23]
            break;
 800390c:	e000      	b.n	8003910 <u8x8_byte_4wire_hw_spi+0xa4>
            break;
 800390e:	bf00      	nop
    }
    return retVal;
 8003910:	7dfb      	ldrb	r3, [r7, #23]
}
 8003912:	4618      	mov	r0, r3
 8003914:	3718      	adds	r7, #24
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	20000aa4 	.word	0x20000aa4
 8003920:	40021800 	.word	0x40021800
 8003924:	40020c00 	.word	0x40020c00

08003928 <Display_Init>:

/**
 * @brief Initializes the display hardware and u8g2 library.
 */
void Display_Init(void)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	af00      	add	r7, sp, #0
    /* Turn on the backlight */
    HAL_GPIO_WritePin(BACKLIGHT_1_GPIO_Port, BACKLIGHT_1_Pin, GPIO_PIN_SET);
 800392c:	2201      	movs	r2, #1
 800392e:	2110      	movs	r1, #16
 8003930:	480c      	ldr	r0, [pc, #48]	@ (8003964 <Display_Init+0x3c>)
 8003932:	f001 fe3f 	bl	80055b4 <HAL_GPIO_WritePin>

    /* Setup u8g2 for the ST7565 display.
       Adjust the setup function if your display type differs. */
    u8g2_Setup_st7565_64128n_f(&u8g2, U8G2_R2, u8x8_byte_4wire_hw_spi, u8x8_stm32_gpio_and_delay);
 8003936:	4b0c      	ldr	r3, [pc, #48]	@ (8003968 <Display_Init+0x40>)
 8003938:	4a0c      	ldr	r2, [pc, #48]	@ (800396c <Display_Init+0x44>)
 800393a:	490d      	ldr	r1, [pc, #52]	@ (8003970 <Display_Init+0x48>)
 800393c:	480d      	ldr	r0, [pc, #52]	@ (8003974 <Display_Init+0x4c>)
 800393e:	f7fd fcc7 	bl	80012d0 <u8g2_Setup_st7565_64128n_f>
    u8g2_InitDisplay(&u8g2);
 8003942:	480c      	ldr	r0, [pc, #48]	@ (8003974 <Display_Init+0x4c>)
 8003944:	f7ff f8d2 	bl	8002aec <u8x8_InitDisplay>
    u8g2_SetPowerSave(&u8g2, 0);
 8003948:	2100      	movs	r1, #0
 800394a:	480a      	ldr	r0, [pc, #40]	@ (8003974 <Display_Init+0x4c>)
 800394c:	f7ff f8dd 	bl	8002b0a <u8x8_SetPowerSave>
    u8g2_ClearDisplay(&u8g2);
 8003950:	4808      	ldr	r0, [pc, #32]	@ (8003974 <Display_Init+0x4c>)
 8003952:	f7fd fc97 	bl	8001284 <u8g2_ClearDisplay>
    u8g2_SetContrast(&u8g2, CONTRAST_VALUE_U8);
 8003956:	2178      	movs	r1, #120	@ 0x78
 8003958:	4806      	ldr	r0, [pc, #24]	@ (8003974 <Display_Init+0x4c>)
 800395a:	f7ff f8e7 	bl	8002b2c <u8x8_SetContrast>
}
 800395e:	bf00      	nop
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	40021800 	.word	0x40021800
 8003968:	08003801 	.word	0x08003801
 800396c:	0800386d 	.word	0x0800386d
 8003970:	08008614 	.word	0x08008614
 8003974:	200008b0 	.word	0x200008b0

08003978 <Display_MainTitlePage>:
 * @brief Displays the main title page.
 *
 * This function draws the main title page with a logo and text.
 */
void Display_MainTitlePage(void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b082      	sub	sp, #8
 800397c:	af02      	add	r7, sp, #8
    do
    {
        /* Begin a new page */
        u8g2_FirstPage(&u8g2);
 800397e:	4824      	ldr	r0, [pc, #144]	@ (8003a10 <Display_MainTitlePage+0x98>)
 8003980:	f7fd fc3e 	bl	8001200 <u8g2_FirstPage>
        do
        {
            /* Draw the logo image */
            u8g2_DrawXBM(&u8g2, 0, 0, 128, 64, logo);
 8003984:	4b23      	ldr	r3, [pc, #140]	@ (8003a14 <Display_MainTitlePage+0x9c>)
 8003986:	9301      	str	r3, [sp, #4]
 8003988:	2340      	movs	r3, #64	@ 0x40
 800398a:	9300      	str	r3, [sp, #0]
 800398c:	2380      	movs	r3, #128	@ 0x80
 800398e:	2200      	movs	r2, #0
 8003990:	2100      	movs	r1, #0
 8003992:	481f      	ldr	r0, [pc, #124]	@ (8003a10 <Display_MainTitlePage+0x98>)
 8003994:	f7fd fb66 	bl	8001064 <u8g2_DrawXBM>
        }
        while (u8g2_NextPage(&u8g2) != 0U);
 8003998:	481d      	ldr	r0, [pc, #116]	@ (8003a10 <Display_MainTitlePage+0x98>)
 800399a:	f7fd fc45 	bl	8001228 <u8g2_NextPage>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d1ef      	bne.n	8003984 <Display_MainTitlePage+0xc>

        HAL_Delay(PAGE_DELAY_U32);
 80039a4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80039a8:	f001 fb4e 	bl	8005048 <HAL_Delay>

        /* Clear the buffer and draw title text */
        u8g2_ClearBuffer(&u8g2);
 80039ac:	4818      	ldr	r0, [pc, #96]	@ (8003a10 <Display_MainTitlePage+0x98>)
 80039ae:	f7fd fb9c 	bl	80010ea <u8g2_ClearBuffer>
        u8g2_SetFont(&u8g2, u8g2_font_fub11_tf);
 80039b2:	4919      	ldr	r1, [pc, #100]	@ (8003a18 <Display_MainTitlePage+0xa0>)
 80039b4:	4816      	ldr	r0, [pc, #88]	@ (8003a10 <Display_MainTitlePage+0x98>)
 80039b6:	f7fe fa3b 	bl	8001e30 <u8g2_SetFont>
        u8g2_DrawStr(&u8g2, 42, 16, "VEGA");
 80039ba:	4b18      	ldr	r3, [pc, #96]	@ (8003a1c <Display_MainTitlePage+0xa4>)
 80039bc:	2210      	movs	r2, #16
 80039be:	212a      	movs	r1, #42	@ 0x2a
 80039c0:	4813      	ldr	r0, [pc, #76]	@ (8003a10 <Display_MainTitlePage+0x98>)
 80039c2:	f7fe f993 	bl	8001cec <u8g2_DrawStr>
        u8g2_SetFont(&u8g2, u8g2_font_fub11_tf);
 80039c6:	4914      	ldr	r1, [pc, #80]	@ (8003a18 <Display_MainTitlePage+0xa0>)
 80039c8:	4811      	ldr	r0, [pc, #68]	@ (8003a10 <Display_MainTitlePage+0x98>)
 80039ca:	f7fe fa31 	bl	8001e30 <u8g2_SetFont>
        u8g2_DrawStr(&u8g2, 6, 33, "INNOVATIONS");
 80039ce:	4b14      	ldr	r3, [pc, #80]	@ (8003a20 <Display_MainTitlePage+0xa8>)
 80039d0:	2221      	movs	r2, #33	@ 0x21
 80039d2:	2106      	movs	r1, #6
 80039d4:	480e      	ldr	r0, [pc, #56]	@ (8003a10 <Display_MainTitlePage+0x98>)
 80039d6:	f7fe f989 	bl	8001cec <u8g2_DrawStr>
        HAL_Delay(TEXT_DELAY_U32);
 80039da:	200a      	movs	r0, #10
 80039dc:	f001 fb34 	bl	8005048 <HAL_Delay>
        u8g2_ClearBuffer(&u8g2);
 80039e0:	480b      	ldr	r0, [pc, #44]	@ (8003a10 <Display_MainTitlePage+0x98>)
 80039e2:	f7fd fb82 	bl	80010ea <u8g2_ClearBuffer>
    }
    while (u8g2_NextPage(&u8g2) != 0U);
 80039e6:	480a      	ldr	r0, [pc, #40]	@ (8003a10 <Display_MainTitlePage+0x98>)
 80039e8:	f7fd fc1e 	bl	8001228 <u8g2_NextPage>
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1c5      	bne.n	800397e <Display_MainTitlePage+0x6>

    HAL_Delay(FINAL_PAGE_DELAY_U32);
 80039f2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80039f6:	f001 fb27 	bl	8005048 <HAL_Delay>

    u8g2_ClearBuffer(&u8g2);
 80039fa:	4805      	ldr	r0, [pc, #20]	@ (8003a10 <Display_MainTitlePage+0x98>)
 80039fc:	f7fd fb75 	bl	80010ea <u8g2_ClearBuffer>

    HAL_GPIO_WritePin(BACKLIGHT_1_GPIO_Port, BACKLIGHT_1_Pin, GPIO_PIN_RESET);
 8003a00:	2200      	movs	r2, #0
 8003a02:	2110      	movs	r1, #16
 8003a04:	4807      	ldr	r0, [pc, #28]	@ (8003a24 <Display_MainTitlePage+0xac>)
 8003a06:	f001 fdd5 	bl	80055b4 <HAL_GPIO_WritePin>
}
 8003a0a:	bf00      	nop
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}
 8003a10:	200008b0 	.word	0x200008b0
 8003a14:	20000028 	.word	0x20000028
 8003a18:	080079bc 	.word	0x080079bc
 8003a1c:	08007964 	.word	0x08007964
 8003a20:	0800796c 	.word	0x0800796c
 8003a24:	40021800 	.word	0x40021800

08003a28 <Expander_InitPinDirections>:
 * @param hi2c          Pointer to the I2C handle.
 * @param deviceAddress I2C address of the expander.
 * @return HAL_StatusTypeDef HAL_OK if successful, or an error code.
 */
HAL_StatusTypeDef Expander_InitPinDirections(I2C_HandleTypeDef *hi2c, uint8_t deviceAddress)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b088      	sub	sp, #32
 8003a2c:	af04      	add	r7, sp, #16
 8003a2e:	6078      	str	r0, [r7, #4]
 8003a30:	460b      	mov	r3, r1
 8003a32:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef status;
    uint8_t port0_config = 0;
 8003a34:	2300      	movs	r3, #0
 8003a36:	73bb      	strb	r3, [r7, #14]

    // Build Port 0 configuration mask using the defined direction macros:
    port0_config |= (ALERT_PIN_CELL_01_DIR == PIN_INPUT) ? ALERT_PIN_CELL_01 : 0;
 8003a38:	7bbb      	ldrb	r3, [r7, #14]
 8003a3a:	f043 0301 	orr.w	r3, r3, #1
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_01_DIR == PIN_INPUT) ? CELL_01_VOLTAGE_01 : 0;
 8003a42:	7bbb      	ldrb	r3, [r7, #14]
 8003a44:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_02_DIR == PIN_INPUT) ? CELL_01_VOLTAGE_02 : 0;
 8003a46:	7bbb      	ldrb	r3, [r7, #14]
 8003a48:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_03_DIR == PIN_INPUT) ? CELL_01_VOLTAGE_03 : 0;
 8003a4a:	7bbb      	ldrb	r3, [r7, #14]
 8003a4c:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_LED_01_DIR       == PIN_INPUT) ? CELL_01_LED_01       : 0;
 8003a4e:	7bbb      	ldrb	r3, [r7, #14]
 8003a50:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_03_DIR == PIN_INPUT) ? CELL_02_VOLTAGE_03 : 0;
 8003a52:	7bbb      	ldrb	r3, [r7, #14]
 8003a54:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_02_DIR == PIN_INPUT) ? CELL_02_VOLTAGE_02 : 0;
 8003a56:	7bbb      	ldrb	r3, [r7, #14]
 8003a58:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_01_DIR == PIN_INPUT) ? CELL_02_VOLTAGE_01 : 0;
 8003a5a:	7bbb      	ldrb	r3, [r7, #14]
 8003a5c:	73bb      	strb	r3, [r7, #14]

    // For Port 1, use the corresponding direction macros if needed.
    // In this example, we build Port 1 configuration mask similarly:
    uint8_t port1_config = 0;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	737b      	strb	r3, [r7, #13]
    port1_config |= (ALERT_PIN_CELL_02_DIR   == PIN_INPUT) ? (1U << 0) : 0;
 8003a62:	7b7b      	ldrb	r3, [r7, #13]
 8003a64:	f043 0301 	orr.w	r3, r3, #1
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_02_LED_01_DIR      == PIN_INPUT) ? (1U << 1) : 0;
 8003a6c:	7b7b      	ldrb	r3, [r7, #13]
 8003a6e:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_LED_01_DIR      == PIN_INPUT) ? (1U << 2) : 0;
 8003a70:	7b7b      	ldrb	r3, [r7, #13]
 8003a72:	737b      	strb	r3, [r7, #13]
    port1_config |= (EXPANDER_FAN_CTRL_DIR   == PIN_INPUT) ? (1U << 3) : 0;
 8003a74:	7b7b      	ldrb	r3, [r7, #13]
 8003a76:	f043 0308 	orr.w	r3, r3, #8
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_03_DIR  == PIN_INPUT) ? (1U << 4) : 0;
 8003a7e:	7b7b      	ldrb	r3, [r7, #13]
 8003a80:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_02_DIR  == PIN_INPUT) ? (1U << 5) : 0;
 8003a82:	7b7b      	ldrb	r3, [r7, #13]
 8003a84:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_01_DIR  == PIN_INPUT) ? (1U << 6) : 0;
 8003a86:	7b7b      	ldrb	r3, [r7, #13]
 8003a88:	737b      	strb	r3, [r7, #13]
    port1_config |= (ALERT_PIN_CELL_03_DIR   == PIN_INPUT) ? (1U << 7) : 0;
 8003a8a:	7b7b      	ldrb	r3, [r7, #13]
 8003a8c:	737b      	strb	r3, [r7, #13]

    // Write configuration to Port 0 register.
    status = HAL_I2C_Mem_Write(hi2c,
 8003a8e:	78fb      	ldrb	r3, [r7, #3]
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	005b      	lsls	r3, r3, #1
 8003a94:	b299      	uxth	r1, r3
 8003a96:	2364      	movs	r3, #100	@ 0x64
 8003a98:	9302      	str	r3, [sp, #8]
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	9301      	str	r3, [sp, #4]
 8003a9e:	f107 030e 	add.w	r3, r7, #14
 8003aa2:	9300      	str	r3, [sp, #0]
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	2206      	movs	r2, #6
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f001 fee1 	bl	8005870 <HAL_I2C_Mem_Write>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	73fb      	strb	r3, [r7, #15]
                               PCA9535_REG_CONFIG_PORT0,
                               I2C_MEMADD_SIZE_8BIT,
                               &port0_config,
                               1,
                               EXPANDER_I2C_TIMEOUT);
    if (status != HAL_OK)
 8003ab2:	7bfb      	ldrb	r3, [r7, #15]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d001      	beq.n	8003abc <Expander_InitPinDirections+0x94>
    {
        return status;
 8003ab8:	7bfb      	ldrb	r3, [r7, #15]
 8003aba:	e012      	b.n	8003ae2 <Expander_InitPinDirections+0xba>
    }

    // Write configuration to Port 1 register.
    status = HAL_I2C_Mem_Write(hi2c,
 8003abc:	78fb      	ldrb	r3, [r7, #3]
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	005b      	lsls	r3, r3, #1
 8003ac2:	b299      	uxth	r1, r3
 8003ac4:	2364      	movs	r3, #100	@ 0x64
 8003ac6:	9302      	str	r3, [sp, #8]
 8003ac8:	2301      	movs	r3, #1
 8003aca:	9301      	str	r3, [sp, #4]
 8003acc:	f107 030d 	add.w	r3, r7, #13
 8003ad0:	9300      	str	r3, [sp, #0]
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	2207      	movs	r2, #7
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f001 feca 	bl	8005870 <HAL_I2C_Mem_Write>
 8003adc:	4603      	mov	r3, r0
 8003ade:	73fb      	strb	r3, [r7, #15]
                               PCA9535_REG_CONFIG_PORT1,
                               I2C_MEMADD_SIZE_8BIT,
                               &port1_config,
                               1,
                               EXPANDER_I2C_TIMEOUT);
    return status;
 8003ae0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3710      	adds	r7, #16
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}

08003aea <Expander_SetPinState>:
 */
HAL_StatusTypeDef Expander_SetPinState(I2C_HandleTypeDef *hi2c,
                                       uint8_t deviceAddress,
                                       uint16_t pin,
                                       uint8_t state)
{
 8003aea:	b580      	push	{r7, lr}
 8003aec:	b088      	sub	sp, #32
 8003aee:	af04      	add	r7, sp, #16
 8003af0:	6078      	str	r0, [r7, #4]
 8003af2:	4608      	mov	r0, r1
 8003af4:	4611      	mov	r1, r2
 8003af6:	461a      	mov	r2, r3
 8003af8:	4603      	mov	r3, r0
 8003afa:	70fb      	strb	r3, [r7, #3]
 8003afc:	460b      	mov	r3, r1
 8003afe:	803b      	strh	r3, [r7, #0]
 8003b00:	4613      	mov	r3, r2
 8003b02:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef status;
    uint8_t regAddress;
    uint8_t currentOutput;

    // Determine which port the pin belongs to.
    if ((pin & 0xFF00) == 0)
 8003b04:	883b      	ldrh	r3, [r7, #0]
 8003b06:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d142      	bne.n	8003b94 <Expander_SetPinState+0xaa>
    {
        // Pin belongs to Port 0.
        regAddress = PCA9535_REG_OUTPUT_PORT0;
 8003b0e:	2302      	movs	r3, #2
 8003b10:	73fb      	strb	r3, [r7, #15]
        status = HAL_I2C_Mem_Read(hi2c,
 8003b12:	78fb      	ldrb	r3, [r7, #3]
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	005b      	lsls	r3, r3, #1
 8003b18:	b299      	uxth	r1, r3
 8003b1a:	7bfb      	ldrb	r3, [r7, #15]
 8003b1c:	b29a      	uxth	r2, r3
 8003b1e:	2364      	movs	r3, #100	@ 0x64
 8003b20:	9302      	str	r3, [sp, #8]
 8003b22:	2301      	movs	r3, #1
 8003b24:	9301      	str	r3, [sp, #4]
 8003b26:	f107 030c 	add.w	r3, r7, #12
 8003b2a:	9300      	str	r3, [sp, #0]
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f001 ff98 	bl	8005a64 <HAL_I2C_Mem_Read>
 8003b34:	4603      	mov	r3, r0
 8003b36:	73bb      	strb	r3, [r7, #14]
                                  regAddress,
                                  I2C_MEMADD_SIZE_8BIT,
                                  &currentOutput,
                                  1,
                                  EXPANDER_I2C_TIMEOUT);
        if (status != HAL_OK) {
 8003b38:	7bbb      	ldrb	r3, [r7, #14]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d001      	beq.n	8003b42 <Expander_SetPinState+0x58>
            return status;
 8003b3e:	7bbb      	ldrb	r3, [r7, #14]
 8003b40:	e073      	b.n	8003c2a <Expander_SetPinState+0x140>
        }
        if (state == HIGH) {
 8003b42:	78bb      	ldrb	r3, [r7, #2]
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d106      	bne.n	8003b56 <Expander_SetPinState+0x6c>
            currentOutput |= (uint8_t)pin;
 8003b48:	883b      	ldrh	r3, [r7, #0]
 8003b4a:	b2da      	uxtb	r2, r3
 8003b4c:	7b3b      	ldrb	r3, [r7, #12]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	733b      	strb	r3, [r7, #12]
 8003b54:	e009      	b.n	8003b6a <Expander_SetPinState+0x80>
        } else {
            currentOutput &= ~(uint8_t)pin;
 8003b56:	883b      	ldrh	r3, [r7, #0]
 8003b58:	b25b      	sxtb	r3, r3
 8003b5a:	43db      	mvns	r3, r3
 8003b5c:	b25a      	sxtb	r2, r3
 8003b5e:	7b3b      	ldrb	r3, [r7, #12]
 8003b60:	b25b      	sxtb	r3, r3
 8003b62:	4013      	ands	r3, r2
 8003b64:	b25b      	sxtb	r3, r3
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	733b      	strb	r3, [r7, #12]
        }
        status = HAL_I2C_Mem_Write(hi2c,
 8003b6a:	78fb      	ldrb	r3, [r7, #3]
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	005b      	lsls	r3, r3, #1
 8003b70:	b299      	uxth	r1, r3
 8003b72:	7bfb      	ldrb	r3, [r7, #15]
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	2364      	movs	r3, #100	@ 0x64
 8003b78:	9302      	str	r3, [sp, #8]
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	9301      	str	r3, [sp, #4]
 8003b7e:	f107 030c 	add.w	r3, r7, #12
 8003b82:	9300      	str	r3, [sp, #0]
 8003b84:	2301      	movs	r3, #1
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f001 fe72 	bl	8005870 <HAL_I2C_Mem_Write>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	73bb      	strb	r3, [r7, #14]
                                   regAddress,
                                   I2C_MEMADD_SIZE_8BIT,
                                   &currentOutput,
                                   1,
                                   EXPANDER_I2C_TIMEOUT);
        return status;
 8003b90:	7bbb      	ldrb	r3, [r7, #14]
 8003b92:	e04a      	b.n	8003c2a <Expander_SetPinState+0x140>
    }
    else if ((pin & 0x00FF) == 0)
 8003b94:	883b      	ldrh	r3, [r7, #0]
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d145      	bne.n	8003c28 <Expander_SetPinState+0x13e>
    {
        // Pin belongs to Port 1.
        regAddress = PCA9535_REG_OUTPUT_PORT1;
 8003b9c:	2303      	movs	r3, #3
 8003b9e:	73fb      	strb	r3, [r7, #15]
        status = HAL_I2C_Mem_Read(hi2c,
 8003ba0:	78fb      	ldrb	r3, [r7, #3]
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	005b      	lsls	r3, r3, #1
 8003ba6:	b299      	uxth	r1, r3
 8003ba8:	7bfb      	ldrb	r3, [r7, #15]
 8003baa:	b29a      	uxth	r2, r3
 8003bac:	2364      	movs	r3, #100	@ 0x64
 8003bae:	9302      	str	r3, [sp, #8]
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	9301      	str	r3, [sp, #4]
 8003bb4:	f107 030c 	add.w	r3, r7, #12
 8003bb8:	9300      	str	r3, [sp, #0]
 8003bba:	2301      	movs	r3, #1
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f001 ff51 	bl	8005a64 <HAL_I2C_Mem_Read>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	73bb      	strb	r3, [r7, #14]
                                  regAddress,
                                  I2C_MEMADD_SIZE_8BIT,
                                  &currentOutput,
                                  1,
                                  EXPANDER_I2C_TIMEOUT);
        if (status != HAL_OK) {
 8003bc6:	7bbb      	ldrb	r3, [r7, #14]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d001      	beq.n	8003bd0 <Expander_SetPinState+0xe6>
            return status;
 8003bcc:	7bbb      	ldrb	r3, [r7, #14]
 8003bce:	e02c      	b.n	8003c2a <Expander_SetPinState+0x140>
        }
        uint8_t pin_mask = (uint8_t)(pin >> 8);
 8003bd0:	883b      	ldrh	r3, [r7, #0]
 8003bd2:	0a1b      	lsrs	r3, r3, #8
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	737b      	strb	r3, [r7, #13]
        if (state == HIGH) {
 8003bd8:	78bb      	ldrb	r3, [r7, #2]
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d105      	bne.n	8003bea <Expander_SetPinState+0x100>
            currentOutput |= pin_mask;
 8003bde:	7b3a      	ldrb	r2, [r7, #12]
 8003be0:	7b7b      	ldrb	r3, [r7, #13]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	733b      	strb	r3, [r7, #12]
 8003be8:	e009      	b.n	8003bfe <Expander_SetPinState+0x114>
        } else {
            currentOutput &= ~pin_mask;
 8003bea:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8003bee:	43db      	mvns	r3, r3
 8003bf0:	b25a      	sxtb	r2, r3
 8003bf2:	7b3b      	ldrb	r3, [r7, #12]
 8003bf4:	b25b      	sxtb	r3, r3
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	b25b      	sxtb	r3, r3
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	733b      	strb	r3, [r7, #12]
        }
        status = HAL_I2C_Mem_Write(hi2c,
 8003bfe:	78fb      	ldrb	r3, [r7, #3]
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	005b      	lsls	r3, r3, #1
 8003c04:	b299      	uxth	r1, r3
 8003c06:	7bfb      	ldrb	r3, [r7, #15]
 8003c08:	b29a      	uxth	r2, r3
 8003c0a:	2364      	movs	r3, #100	@ 0x64
 8003c0c:	9302      	str	r3, [sp, #8]
 8003c0e:	2301      	movs	r3, #1
 8003c10:	9301      	str	r3, [sp, #4]
 8003c12:	f107 030c 	add.w	r3, r7, #12
 8003c16:	9300      	str	r3, [sp, #0]
 8003c18:	2301      	movs	r3, #1
 8003c1a:	6878      	ldr	r0, [r7, #4]
 8003c1c:	f001 fe28 	bl	8005870 <HAL_I2C_Mem_Write>
 8003c20:	4603      	mov	r3, r0
 8003c22:	73bb      	strb	r3, [r7, #14]
                                   regAddress,
                                   I2C_MEMADD_SIZE_8BIT,
                                   &currentOutput,
                                   1,
                                   EXPANDER_I2C_TIMEOUT);
        return status;
 8003c24:	7bbb      	ldrb	r3, [r7, #14]
 8003c26:	e000      	b.n	8003c2a <Expander_SetPinState+0x140>
    }
    else {
        // Invalid pin mask.
        return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
    }
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3710      	adds	r7, #16
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
	...

08003c34 <Expander_InitAllDevices>:
 *
 * @param hi2c Pointer to the I2C handle.
 * @return HAL_StatusTypeDef HAL_OK if all devices are initialized successfully, or an error code.
 */
HAL_StatusTypeDef Expander_InitAllDevices(I2C_HandleTypeDef *hi2c)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b086      	sub	sp, #24
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;

    // List of expander addresses.
    uint8_t addresses[] = {
 8003c3c:	4b11      	ldr	r3, [pc, #68]	@ (8003c84 <Expander_InitAllDevices+0x50>)
 8003c3e:	60bb      	str	r3, [r7, #8]
        GPIO_EXPANDER_ID_02,
        GPIO_EXPANDER_ID_03,
        GPIO_EXPANDER_ID_04
    };

    size_t count = sizeof(addresses) / sizeof(addresses[0]);
 8003c40:	2304      	movs	r3, #4
 8003c42:	613b      	str	r3, [r7, #16]
    for (size_t i = 0; i < count; i++)
 8003c44:	2300      	movs	r3, #0
 8003c46:	617b      	str	r3, [r7, #20]
 8003c48:	e012      	b.n	8003c70 <Expander_InitAllDevices+0x3c>
    {
        status = Expander_InitPinDirections(hi2c, addresses[i]);
 8003c4a:	f107 0208 	add.w	r2, r7, #8
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	4413      	add	r3, r2
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	4619      	mov	r1, r3
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f7ff fee6 	bl	8003a28 <Expander_InitPinDirections>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 8003c60:	7bfb      	ldrb	r3, [r7, #15]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d001      	beq.n	8003c6a <Expander_InitAllDevices+0x36>
        {
            return status;
 8003c66:	7bfb      	ldrb	r3, [r7, #15]
 8003c68:	e007      	b.n	8003c7a <Expander_InitAllDevices+0x46>
    for (size_t i = 0; i < count; i++)
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	3301      	adds	r3, #1
 8003c6e:	617b      	str	r3, [r7, #20]
 8003c70:	697a      	ldr	r2, [r7, #20]
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d3e8      	bcc.n	8003c4a <Expander_InitAllDevices+0x16>
        }
    }
    return HAL_OK;
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3718      	adds	r7, #24
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	bf00      	nop
 8003c84:	24232221 	.word	0x24232221

08003c88 <get_voltage_map>:


// In this example all cells share the same voltage mapping.
static VoltageMap* get_voltage_map(CellID cell)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	4603      	mov	r3, r0
 8003c90:	71fb      	strb	r3, [r7, #7]
    (void)cell;  // Unused since mapping is the same for all cells.
    return default_map;
 8003c92:	4b03      	ldr	r3, [pc, #12]	@ (8003ca0 <get_voltage_map+0x18>)
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr
 8003ca0:	20000428 	.word	0x20000428

08003ca4 <get_cell_control_params>:

// Helper function to get the expander address and MUX control pin definitions for a given cell.
// Each cell has three control pins (S0, S1, S2) that drive your MUX select lines.
static void get_cell_control_params(CellID cell, uint8_t *expanderAddr, uint16_t *sel0, uint16_t *sel1, uint16_t *sel2)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b085      	sub	sp, #20
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	60b9      	str	r1, [r7, #8]
 8003cac:	607a      	str	r2, [r7, #4]
 8003cae:	603b      	str	r3, [r7, #0]
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	73fb      	strb	r3, [r7, #15]
    switch(cell)
 8003cb4:	7bfb      	ldrb	r3, [r7, #15]
 8003cb6:	2b0b      	cmp	r3, #11
 8003cb8:	f200 80c4 	bhi.w	8003e44 <get_cell_control_params+0x1a0>
 8003cbc:	a201      	add	r2, pc, #4	@ (adr r2, 8003cc4 <get_cell_control_params+0x20>)
 8003cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cc2:	bf00      	nop
 8003cc4:	08003cf5 	.word	0x08003cf5
 8003cc8:	08003d0f 	.word	0x08003d0f
 8003ccc:	08003d29 	.word	0x08003d29
 8003cd0:	08003d49 	.word	0x08003d49
 8003cd4:	08003d63 	.word	0x08003d63
 8003cd8:	08003d7d 	.word	0x08003d7d
 8003cdc:	08003d9d 	.word	0x08003d9d
 8003ce0:	08003db7 	.word	0x08003db7
 8003ce4:	08003dd1 	.word	0x08003dd1
 8003ce8:	08003df1 	.word	0x08003df1
 8003cec:	08003e0b 	.word	0x08003e0b
 8003cf0:	08003e25 	.word	0x08003e25
    {
        case CELL_1:
            *expanderAddr = GPIO_EXPANDER_ID_01;
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	2221      	movs	r2, #33	@ 0x21
 8003cf8:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_01_VOLTAGE_01;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2202      	movs	r2, #2
 8003cfe:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_01_VOLTAGE_02;
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	2204      	movs	r2, #4
 8003d04:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_01_VOLTAGE_03;
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	2208      	movs	r2, #8
 8003d0a:	801a      	strh	r2, [r3, #0]
            break;
 8003d0c:	e0a7      	b.n	8003e5e <get_cell_control_params+0x1ba>
        case CELL_2:
            *expanderAddr = GPIO_EXPANDER_ID_01;
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	2221      	movs	r2, #33	@ 0x21
 8003d12:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_02_VOLTAGE_01;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2280      	movs	r2, #128	@ 0x80
 8003d18:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_02_VOLTAGE_02;
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	2240      	movs	r2, #64	@ 0x40
 8003d1e:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_02_VOLTAGE_03;
 8003d20:	69bb      	ldr	r3, [r7, #24]
 8003d22:	2220      	movs	r2, #32
 8003d24:	801a      	strh	r2, [r3, #0]
            break;
 8003d26:	e09a      	b.n	8003e5e <get_cell_control_params+0x1ba>
        case CELL_3:
            *expanderAddr = GPIO_EXPANDER_ID_01;
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	2221      	movs	r2, #33	@ 0x21
 8003d2c:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_03_VOLTAGE_01;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003d34:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_03_VOLTAGE_02;
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003d3c:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_03_VOLTAGE_03;
 8003d3e:	69bb      	ldr	r3, [r7, #24]
 8003d40:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003d44:	801a      	strh	r2, [r3, #0]
            break;
 8003d46:	e08a      	b.n	8003e5e <get_cell_control_params+0x1ba>
        case CELL_4:
            *expanderAddr = GPIO_EXPANDER_ID_02;
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	2222      	movs	r2, #34	@ 0x22
 8003d4c:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_01_VOLTAGE_01;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2202      	movs	r2, #2
 8003d52:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_01_VOLTAGE_02;
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	2204      	movs	r2, #4
 8003d58:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_01_VOLTAGE_03;
 8003d5a:	69bb      	ldr	r3, [r7, #24]
 8003d5c:	2208      	movs	r2, #8
 8003d5e:	801a      	strh	r2, [r3, #0]
            break;
 8003d60:	e07d      	b.n	8003e5e <get_cell_control_params+0x1ba>
        case CELL_5:
            *expanderAddr = GPIO_EXPANDER_ID_02;
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	2222      	movs	r2, #34	@ 0x22
 8003d66:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_02_VOLTAGE_01;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2280      	movs	r2, #128	@ 0x80
 8003d6c:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_02_VOLTAGE_02;
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	2240      	movs	r2, #64	@ 0x40
 8003d72:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_02_VOLTAGE_03;
 8003d74:	69bb      	ldr	r3, [r7, #24]
 8003d76:	2220      	movs	r2, #32
 8003d78:	801a      	strh	r2, [r3, #0]
            break;
 8003d7a:	e070      	b.n	8003e5e <get_cell_control_params+0x1ba>
        case CELL_6:
            *expanderAddr = GPIO_EXPANDER_ID_02;
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	2222      	movs	r2, #34	@ 0x22
 8003d80:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_03_VOLTAGE_01;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003d88:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_03_VOLTAGE_02;
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003d90:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_03_VOLTAGE_03;
 8003d92:	69bb      	ldr	r3, [r7, #24]
 8003d94:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003d98:	801a      	strh	r2, [r3, #0]
            break;
 8003d9a:	e060      	b.n	8003e5e <get_cell_control_params+0x1ba>
        case CELL_7:
            *expanderAddr = GPIO_EXPANDER_ID_03;
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	2223      	movs	r2, #35	@ 0x23
 8003da0:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_01_VOLTAGE_01;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2202      	movs	r2, #2
 8003da6:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_01_VOLTAGE_02;
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	2204      	movs	r2, #4
 8003dac:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_01_VOLTAGE_03;
 8003dae:	69bb      	ldr	r3, [r7, #24]
 8003db0:	2208      	movs	r2, #8
 8003db2:	801a      	strh	r2, [r3, #0]
            break;
 8003db4:	e053      	b.n	8003e5e <get_cell_control_params+0x1ba>
        case CELL_8:
            *expanderAddr = GPIO_EXPANDER_ID_03;
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	2223      	movs	r2, #35	@ 0x23
 8003dba:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_02_VOLTAGE_01;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2280      	movs	r2, #128	@ 0x80
 8003dc0:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_02_VOLTAGE_02;
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	2240      	movs	r2, #64	@ 0x40
 8003dc6:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_02_VOLTAGE_03;
 8003dc8:	69bb      	ldr	r3, [r7, #24]
 8003dca:	2220      	movs	r2, #32
 8003dcc:	801a      	strh	r2, [r3, #0]
            break;
 8003dce:	e046      	b.n	8003e5e <get_cell_control_params+0x1ba>
        case CELL_9:
            *expanderAddr = GPIO_EXPANDER_ID_03;
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	2223      	movs	r2, #35	@ 0x23
 8003dd4:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_03_VOLTAGE_01;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003ddc:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_03_VOLTAGE_02;
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003de4:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_03_VOLTAGE_03;
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003dec:	801a      	strh	r2, [r3, #0]
            break;
 8003dee:	e036      	b.n	8003e5e <get_cell_control_params+0x1ba>
        case CELL_10:
            *expanderAddr = GPIO_EXPANDER_ID_04;
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	2224      	movs	r2, #36	@ 0x24
 8003df4:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_01_VOLTAGE_01;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2202      	movs	r2, #2
 8003dfa:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_01_VOLTAGE_02;
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	2204      	movs	r2, #4
 8003e00:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_01_VOLTAGE_03;
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	2208      	movs	r2, #8
 8003e06:	801a      	strh	r2, [r3, #0]
            break;
 8003e08:	e029      	b.n	8003e5e <get_cell_control_params+0x1ba>
        case CELL_11:
            *expanderAddr = GPIO_EXPANDER_ID_04;
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	2224      	movs	r2, #36	@ 0x24
 8003e0e:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_02_VOLTAGE_01;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2280      	movs	r2, #128	@ 0x80
 8003e14:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_02_VOLTAGE_02;
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	2240      	movs	r2, #64	@ 0x40
 8003e1a:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_02_VOLTAGE_03;
 8003e1c:	69bb      	ldr	r3, [r7, #24]
 8003e1e:	2220      	movs	r2, #32
 8003e20:	801a      	strh	r2, [r3, #0]
            break;
 8003e22:	e01c      	b.n	8003e5e <get_cell_control_params+0x1ba>
        case CELL_12:
            *expanderAddr = GPIO_EXPANDER_ID_04;
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	2224      	movs	r2, #36	@ 0x24
 8003e28:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_03_VOLTAGE_01;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003e30:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_03_VOLTAGE_02;
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003e38:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_03_VOLTAGE_03;
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003e40:	801a      	strh	r2, [r3, #0]
            break;
 8003e42:	e00c      	b.n	8003e5e <get_cell_control_params+0x1ba>
        default:
            // Default to CELL_1 if an invalid cell is specified
            *expanderAddr = GPIO_EXPANDER_ID_01;
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	2221      	movs	r2, #33	@ 0x21
 8003e48:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_01_VOLTAGE_01;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2202      	movs	r2, #2
 8003e4e:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_01_VOLTAGE_02;
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	2204      	movs	r2, #4
 8003e54:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_01_VOLTAGE_03;
 8003e56:	69bb      	ldr	r3, [r7, #24]
 8003e58:	2208      	movs	r2, #8
 8003e5a:	801a      	strh	r2, [r3, #0]
            break;
 8003e5c:	bf00      	nop
    }
}
 8003e5e:	bf00      	nop
 8003e60:	3714      	adds	r7, #20
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop

08003e6c <Set_Output_Voltage>:

// Function to set the output voltage for a given cell by selecting the appropriate MUX channel.
// Example usage: Set_Output_Voltage(&hi2c2, CELL_1, 2.5f);
void Set_Output_Voltage(I2C_HandleTypeDef *hi2c, CellID cell, float voltage)
{
 8003e6c:	b590      	push	{r4, r7, lr}
 8003e6e:	b08d      	sub	sp, #52	@ 0x34
 8003e70:	af02      	add	r7, sp, #8
 8003e72:	60f8      	str	r0, [r7, #12]
 8003e74:	460b      	mov	r3, r1
 8003e76:	ed87 0a01 	vstr	s0, [r7, #4]
 8003e7a:	72fb      	strb	r3, [r7, #11]
    // Get the voltage mapping for this cell (all cells share the same mapping in this example)
    VoltageMap *map = get_voltage_map(cell);
 8003e7c:	7afb      	ldrb	r3, [r7, #11]
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f7ff ff02 	bl	8003c88 <get_voltage_map>
 8003e84:	61f8      	str	r0, [r7, #28]
    if (map == NULL) return;
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d057      	beq.n	8003f3c <Set_Output_Voltage+0xd0>

    // Look up the MUX channel for the desired voltage.
    uint8_t mux_channel = 0xFF;
 8003e8c:	23ff      	movs	r3, #255	@ 0xff
 8003e8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    for (int i = 0; i < 8; i++) {
 8003e92:	2300      	movs	r3, #0
 8003e94:	623b      	str	r3, [r7, #32]
 8003e96:	e017      	b.n	8003ec8 <Set_Output_Voltage+0x5c>
        if (map[i].voltage == voltage) {
 8003e98:	6a3b      	ldr	r3, [r7, #32]
 8003e9a:	00db      	lsls	r3, r3, #3
 8003e9c:	69fa      	ldr	r2, [r7, #28]
 8003e9e:	4413      	add	r3, r2
 8003ea0:	edd3 7a00 	vldr	s15, [r3]
 8003ea4:	ed97 7a01 	vldr	s14, [r7, #4]
 8003ea8:	eeb4 7a67 	vcmp.f32	s14, s15
 8003eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003eb0:	d107      	bne.n	8003ec2 <Set_Output_Voltage+0x56>
            mux_channel = map[i].mux_channel;
 8003eb2:	6a3b      	ldr	r3, [r7, #32]
 8003eb4:	00db      	lsls	r3, r3, #3
 8003eb6:	69fa      	ldr	r2, [r7, #28]
 8003eb8:	4413      	add	r3, r2
 8003eba:	791b      	ldrb	r3, [r3, #4]
 8003ebc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8003ec0:	e005      	b.n	8003ece <Set_Output_Voltage+0x62>
    for (int i = 0; i < 8; i++) {
 8003ec2:	6a3b      	ldr	r3, [r7, #32]
 8003ec4:	3301      	adds	r3, #1
 8003ec6:	623b      	str	r3, [r7, #32]
 8003ec8:	6a3b      	ldr	r3, [r7, #32]
 8003eca:	2b07      	cmp	r3, #7
 8003ecc:	dde4      	ble.n	8003e98 <Set_Output_Voltage+0x2c>
        }
    }
    if (mux_channel == 0xFF) return; // Voltage not found
 8003ece:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ed2:	2bff      	cmp	r3, #255	@ 0xff
 8003ed4:	d034      	beq.n	8003f40 <Set_Output_Voltage+0xd4>

    // Convert mux_channel into its 3 select bits.
    uint8_t s0 = (mux_channel >> 0) & 0x01;
 8003ed6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003eda:	f003 0301 	and.w	r3, r3, #1
 8003ede:	76fb      	strb	r3, [r7, #27]
    uint8_t s1 = (mux_channel >> 1) & 0x01;
 8003ee0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ee4:	085b      	lsrs	r3, r3, #1
 8003ee6:	b2db      	uxtb	r3, r3
 8003ee8:	f003 0301 	and.w	r3, r3, #1
 8003eec:	76bb      	strb	r3, [r7, #26]
    uint8_t s2 = (mux_channel >> 2) & 0x01;
 8003eee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ef2:	089b      	lsrs	r3, r3, #2
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	f003 0301 	and.w	r3, r3, #1
 8003efa:	767b      	strb	r3, [r7, #25]

    // Get the expander address and control pins for this cell.
    uint8_t expanderAddr;
    uint16_t sel0, sel1, sel2;
    get_cell_control_params(cell, &expanderAddr, &sel0, &sel1, &sel2);
 8003efc:	f107 0414 	add.w	r4, r7, #20
 8003f00:	f107 0216 	add.w	r2, r7, #22
 8003f04:	f107 0118 	add.w	r1, r7, #24
 8003f08:	7af8      	ldrb	r0, [r7, #11]
 8003f0a:	f107 0312 	add.w	r3, r7, #18
 8003f0e:	9300      	str	r3, [sp, #0]
 8003f10:	4623      	mov	r3, r4
 8003f12:	f7ff fec7 	bl	8003ca4 <get_cell_control_params>

    // Set the multiplexer select lines accordingly.
    Expander_SetPinState(hi2c, expanderAddr, sel0, s0);
 8003f16:	7e39      	ldrb	r1, [r7, #24]
 8003f18:	8afa      	ldrh	r2, [r7, #22]
 8003f1a:	7efb      	ldrb	r3, [r7, #27]
 8003f1c:	68f8      	ldr	r0, [r7, #12]
 8003f1e:	f7ff fde4 	bl	8003aea <Expander_SetPinState>
    Expander_SetPinState(hi2c, expanderAddr, sel1, s1);
 8003f22:	7e39      	ldrb	r1, [r7, #24]
 8003f24:	8aba      	ldrh	r2, [r7, #20]
 8003f26:	7ebb      	ldrb	r3, [r7, #26]
 8003f28:	68f8      	ldr	r0, [r7, #12]
 8003f2a:	f7ff fdde 	bl	8003aea <Expander_SetPinState>
    Expander_SetPinState(hi2c, expanderAddr, sel2, s2);
 8003f2e:	7e39      	ldrb	r1, [r7, #24]
 8003f30:	8a7a      	ldrh	r2, [r7, #18]
 8003f32:	7e7b      	ldrb	r3, [r7, #25]
 8003f34:	68f8      	ldr	r0, [r7, #12]
 8003f36:	f7ff fdd8 	bl	8003aea <Expander_SetPinState>
 8003f3a:	e002      	b.n	8003f42 <Set_Output_Voltage+0xd6>
    if (map == NULL) return;
 8003f3c:	bf00      	nop
 8003f3e:	e000      	b.n	8003f42 <Set_Output_Voltage+0xd6>
    if (mux_channel == 0xFF) return; // Voltage not found
 8003f40:	bf00      	nop
}
 8003f42:	372c      	adds	r7, #44	@ 0x2c
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd90      	pop	{r4, r7, pc}

08003f48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003f4c:	f001 f80a 	bl	8004f64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003f50:	f000 fa6c 	bl	800442c <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003f54:	f000 fbfc 	bl	8004750 <MX_GPIO_Init>
  MX_SPI1_Init();
 8003f58:	f000 fb58 	bl	800460c <MX_SPI1_Init>
  MX_SPI2_Init();
 8003f5c:	f000 fb8c 	bl	8004678 <MX_SPI2_Init>
  MX_I2C2_Init();
 8003f60:	f000 fad4 	bl	800450c <MX_I2C2_Init>
  MX_I2C3_Init();
 8003f64:	f000 fb12 	bl	800458c <MX_I2C3_Init>
  MX_SPI3_Init();
 8003f68:	f000 fbbc 	bl	80046e4 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  /* Initialize the display module */
  Display_Init();
 8003f6c:	f7ff fcdc 	bl	8003928 <Display_Init>

  /* Display the main title page */
  Display_MainTitlePage();
 8003f70:	f7ff fd02 	bl	8003978 <Display_MainTitlePage>

  /* Initialize the expander at address 0x20 by configuring all its pins as outputs */
  Expander_InitAllDevices(&hi2c2);
 8003f74:	48de      	ldr	r0, [pc, #888]	@ (80042f0 <main+0x3a8>)
 8003f76:	f7ff fe5d 	bl	8003c34 <Expander_InitAllDevices>
  Expander_InitAllDevices(&hi2c3);
 8003f7a:	48de      	ldr	r0, [pc, #888]	@ (80042f4 <main+0x3ac>)
 8003f7c:	f7ff fe5a 	bl	8003c34 <Expander_InitAllDevices>

//	   Scan_I2C_Bus();
//	   Display_MainTitlePage();


	  Set_Output_Voltage(&hi2c2, CELL_1, 2.0f);
 8003f80:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8003f84:	2100      	movs	r1, #0
 8003f86:	48da      	ldr	r0, [pc, #872]	@ (80042f0 <main+0x3a8>)
 8003f88:	f7ff ff70 	bl	8003e6c <Set_Output_Voltage>
	  HAL_Delay(1000);
 8003f8c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003f90:	f001 f85a 	bl	8005048 <HAL_Delay>
	  Set_Output_Voltage(&hi2c2, CELL_1, 2.5f);
 8003f94:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8003f98:	2100      	movs	r1, #0
 8003f9a:	48d5      	ldr	r0, [pc, #852]	@ (80042f0 <main+0x3a8>)
 8003f9c:	f7ff ff66 	bl	8003e6c <Set_Output_Voltage>
	  HAL_Delay(1000);
 8003fa0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003fa4:	f001 f850 	bl	8005048 <HAL_Delay>
	  Set_Output_Voltage(&hi2c2, CELL_1, 2.8f);
 8003fa8:	ed9f 0ad3 	vldr	s0, [pc, #844]	@ 80042f8 <main+0x3b0>
 8003fac:	2100      	movs	r1, #0
 8003fae:	48d0      	ldr	r0, [pc, #832]	@ (80042f0 <main+0x3a8>)
 8003fb0:	f7ff ff5c 	bl	8003e6c <Set_Output_Voltage>
	  HAL_Delay(1000);
 8003fb4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003fb8:	f001 f846 	bl	8005048 <HAL_Delay>
	  Set_Output_Voltage(&hi2c2, CELL_1, 3.3f);
 8003fbc:	ed9f 0acf 	vldr	s0, [pc, #828]	@ 80042fc <main+0x3b4>
 8003fc0:	2100      	movs	r1, #0
 8003fc2:	48cb      	ldr	r0, [pc, #812]	@ (80042f0 <main+0x3a8>)
 8003fc4:	f7ff ff52 	bl	8003e6c <Set_Output_Voltage>
	  HAL_Delay(1000);
 8003fc8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003fcc:	f001 f83c 	bl	8005048 <HAL_Delay>
	  Set_Output_Voltage(&hi2c2, CELL_1, 3.4f);
 8003fd0:	ed9f 0acb 	vldr	s0, [pc, #812]	@ 8004300 <main+0x3b8>
 8003fd4:	2100      	movs	r1, #0
 8003fd6:	48c6      	ldr	r0, [pc, #792]	@ (80042f0 <main+0x3a8>)
 8003fd8:	f7ff ff48 	bl	8003e6c <Set_Output_Voltage>
	  HAL_Delay(1000);
 8003fdc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003fe0:	f001 f832 	bl	8005048 <HAL_Delay>
	  Set_Output_Voltage(&hi2c2, CELL_1, 3.6f);
 8003fe4:	ed9f 0ac7 	vldr	s0, [pc, #796]	@ 8004304 <main+0x3bc>
 8003fe8:	2100      	movs	r1, #0
 8003fea:	48c1      	ldr	r0, [pc, #772]	@ (80042f0 <main+0x3a8>)
 8003fec:	f7ff ff3e 	bl	8003e6c <Set_Output_Voltage>
	  HAL_Delay(1000);
 8003ff0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003ff4:	f001 f828 	bl	8005048 <HAL_Delay>
	  Set_Output_Voltage(&hi2c2, CELL_1, 4.0f);
 8003ff8:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8003ffc:	2100      	movs	r1, #0
 8003ffe:	48bc      	ldr	r0, [pc, #752]	@ (80042f0 <main+0x3a8>)
 8004000:	f7ff ff34 	bl	8003e6c <Set_Output_Voltage>
	  HAL_Delay(1000);
 8004004:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004008:	f001 f81e 	bl	8005048 <HAL_Delay>
	  Set_Output_Voltage(&hi2c2, CELL_1, 4.2f);
 800400c:	ed9f 0abe 	vldr	s0, [pc, #760]	@ 8004308 <main+0x3c0>
 8004010:	2100      	movs	r1, #0
 8004012:	48b7      	ldr	r0, [pc, #732]	@ (80042f0 <main+0x3a8>)
 8004014:	f7ff ff2a 	bl	8003e6c <Set_Output_Voltage>



	  Set_Output_Voltage(&hi2c3, CELL_1, 2.0f);
 8004018:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 800401c:	2100      	movs	r1, #0
 800401e:	48b5      	ldr	r0, [pc, #724]	@ (80042f4 <main+0x3ac>)
 8004020:	f7ff ff24 	bl	8003e6c <Set_Output_Voltage>
	  HAL_Delay(1000);
 8004024:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004028:	f001 f80e 	bl	8005048 <HAL_Delay>
	  Set_Output_Voltage(&hi2c3, CELL_1, 2.5f);
 800402c:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8004030:	2100      	movs	r1, #0
 8004032:	48b0      	ldr	r0, [pc, #704]	@ (80042f4 <main+0x3ac>)
 8004034:	f7ff ff1a 	bl	8003e6c <Set_Output_Voltage>
	  HAL_Delay(1000);
 8004038:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800403c:	f001 f804 	bl	8005048 <HAL_Delay>
	  Set_Output_Voltage(&hi2c3, CELL_1, 2.8f);
 8004040:	ed9f 0aad 	vldr	s0, [pc, #692]	@ 80042f8 <main+0x3b0>
 8004044:	2100      	movs	r1, #0
 8004046:	48ab      	ldr	r0, [pc, #684]	@ (80042f4 <main+0x3ac>)
 8004048:	f7ff ff10 	bl	8003e6c <Set_Output_Voltage>
	  HAL_Delay(1000);
 800404c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004050:	f000 fffa 	bl	8005048 <HAL_Delay>
	  Set_Output_Voltage(&hi2c3, CELL_1, 3.3f);
 8004054:	ed9f 0aa9 	vldr	s0, [pc, #676]	@ 80042fc <main+0x3b4>
 8004058:	2100      	movs	r1, #0
 800405a:	48a6      	ldr	r0, [pc, #664]	@ (80042f4 <main+0x3ac>)
 800405c:	f7ff ff06 	bl	8003e6c <Set_Output_Voltage>
	  HAL_Delay(1000);
 8004060:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004064:	f000 fff0 	bl	8005048 <HAL_Delay>
	  Set_Output_Voltage(&hi2c3, CELL_1, 3.4f);
 8004068:	ed9f 0aa5 	vldr	s0, [pc, #660]	@ 8004300 <main+0x3b8>
 800406c:	2100      	movs	r1, #0
 800406e:	48a1      	ldr	r0, [pc, #644]	@ (80042f4 <main+0x3ac>)
 8004070:	f7ff fefc 	bl	8003e6c <Set_Output_Voltage>
	  HAL_Delay(1000);
 8004074:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004078:	f000 ffe6 	bl	8005048 <HAL_Delay>
	  Set_Output_Voltage(&hi2c3, CELL_1, 3.6f);
 800407c:	ed9f 0aa1 	vldr	s0, [pc, #644]	@ 8004304 <main+0x3bc>
 8004080:	2100      	movs	r1, #0
 8004082:	489c      	ldr	r0, [pc, #624]	@ (80042f4 <main+0x3ac>)
 8004084:	f7ff fef2 	bl	8003e6c <Set_Output_Voltage>
	  HAL_Delay(1000);
 8004088:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800408c:	f000 ffdc 	bl	8005048 <HAL_Delay>
	  Set_Output_Voltage(&hi2c3, CELL_1, 4.0f);
 8004090:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8004094:	2100      	movs	r1, #0
 8004096:	4897      	ldr	r0, [pc, #604]	@ (80042f4 <main+0x3ac>)
 8004098:	f7ff fee8 	bl	8003e6c <Set_Output_Voltage>
	  HAL_Delay(1000);
 800409c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80040a0:	f000 ffd2 	bl	8005048 <HAL_Delay>
	  Set_Output_Voltage(&hi2c3, CELL_1, 4.2f);
 80040a4:	ed9f 0a98 	vldr	s0, [pc, #608]	@ 8004308 <main+0x3c0>
 80040a8:	2100      	movs	r1, #0
 80040aa:	4892      	ldr	r0, [pc, #584]	@ (80042f4 <main+0x3ac>)
 80040ac:	f7ff fede 	bl	8003e6c <Set_Output_Voltage>

			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , HIGH);
 80040b0:	2301      	movs	r3, #1
 80040b2:	2210      	movs	r2, #16
 80040b4:	2121      	movs	r1, #33	@ 0x21
 80040b6:	488f      	ldr	r0, [pc, #572]	@ (80042f4 <main+0x3ac>)
 80040b8:	f7ff fd17 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_02_LED_01 , HIGH);
 80040bc:	2301      	movs	r3, #1
 80040be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040c2:	2121      	movs	r1, #33	@ 0x21
 80040c4:	488b      	ldr	r0, [pc, #556]	@ (80042f4 <main+0x3ac>)
 80040c6:	f7ff fd10 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_03_LED_01 , HIGH);
 80040ca:	2301      	movs	r3, #1
 80040cc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80040d0:	2121      	movs	r1, #33	@ 0x21
 80040d2:	4888      	ldr	r0, [pc, #544]	@ (80042f4 <main+0x3ac>)
 80040d4:	f7ff fd09 	bl	8003aea <Expander_SetPinState>

			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_01_LED_01 , HIGH);
 80040d8:	2301      	movs	r3, #1
 80040da:	2210      	movs	r2, #16
 80040dc:	2122      	movs	r1, #34	@ 0x22
 80040de:	4885      	ldr	r0, [pc, #532]	@ (80042f4 <main+0x3ac>)
 80040e0:	f7ff fd03 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_02_LED_01 , HIGH);
 80040e4:	2301      	movs	r3, #1
 80040e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040ea:	2122      	movs	r1, #34	@ 0x22
 80040ec:	4881      	ldr	r0, [pc, #516]	@ (80042f4 <main+0x3ac>)
 80040ee:	f7ff fcfc 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_03_LED_01 , HIGH);
 80040f2:	2301      	movs	r3, #1
 80040f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80040f8:	2122      	movs	r1, #34	@ 0x22
 80040fa:	487e      	ldr	r0, [pc, #504]	@ (80042f4 <main+0x3ac>)
 80040fc:	f7ff fcf5 	bl	8003aea <Expander_SetPinState>

			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_01_LED_01 , HIGH);
 8004100:	2301      	movs	r3, #1
 8004102:	2210      	movs	r2, #16
 8004104:	2123      	movs	r1, #35	@ 0x23
 8004106:	487b      	ldr	r0, [pc, #492]	@ (80042f4 <main+0x3ac>)
 8004108:	f7ff fcef 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_02_LED_01 , HIGH);
 800410c:	2301      	movs	r3, #1
 800410e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004112:	2123      	movs	r1, #35	@ 0x23
 8004114:	4877      	ldr	r0, [pc, #476]	@ (80042f4 <main+0x3ac>)
 8004116:	f7ff fce8 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_03_LED_01 , HIGH);
 800411a:	2301      	movs	r3, #1
 800411c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004120:	2123      	movs	r1, #35	@ 0x23
 8004122:	4874      	ldr	r0, [pc, #464]	@ (80042f4 <main+0x3ac>)
 8004124:	f7ff fce1 	bl	8003aea <Expander_SetPinState>

			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_01_LED_01 , HIGH);
 8004128:	2301      	movs	r3, #1
 800412a:	2210      	movs	r2, #16
 800412c:	2124      	movs	r1, #36	@ 0x24
 800412e:	4871      	ldr	r0, [pc, #452]	@ (80042f4 <main+0x3ac>)
 8004130:	f7ff fcdb 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_02_LED_01 , HIGH);
 8004134:	2301      	movs	r3, #1
 8004136:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800413a:	2124      	movs	r1, #36	@ 0x24
 800413c:	486d      	ldr	r0, [pc, #436]	@ (80042f4 <main+0x3ac>)
 800413e:	f7ff fcd4 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_03_LED_01 , HIGH);
 8004142:	2301      	movs	r3, #1
 8004144:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004148:	2124      	movs	r1, #36	@ 0x24
 800414a:	486a      	ldr	r0, [pc, #424]	@ (80042f4 <main+0x3ac>)
 800414c:	f7ff fccd 	bl	8003aea <Expander_SetPinState>

			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , HIGH);
 8004150:	2301      	movs	r3, #1
 8004152:	2210      	movs	r2, #16
 8004154:	2121      	movs	r1, #33	@ 0x21
 8004156:	4866      	ldr	r0, [pc, #408]	@ (80042f0 <main+0x3a8>)
 8004158:	f7ff fcc7 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_02_LED_01 , HIGH);
 800415c:	2301      	movs	r3, #1
 800415e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004162:	2121      	movs	r1, #33	@ 0x21
 8004164:	4862      	ldr	r0, [pc, #392]	@ (80042f0 <main+0x3a8>)
 8004166:	f7ff fcc0 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_03_LED_01 , HIGH);
 800416a:	2301      	movs	r3, #1
 800416c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004170:	2121      	movs	r1, #33	@ 0x21
 8004172:	485f      	ldr	r0, [pc, #380]	@ (80042f0 <main+0x3a8>)
 8004174:	f7ff fcb9 	bl	8003aea <Expander_SetPinState>

			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_01_LED_01 , HIGH);
 8004178:	2301      	movs	r3, #1
 800417a:	2210      	movs	r2, #16
 800417c:	2122      	movs	r1, #34	@ 0x22
 800417e:	485c      	ldr	r0, [pc, #368]	@ (80042f0 <main+0x3a8>)
 8004180:	f7ff fcb3 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_02_LED_01 , HIGH);
 8004184:	2301      	movs	r3, #1
 8004186:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800418a:	2122      	movs	r1, #34	@ 0x22
 800418c:	4858      	ldr	r0, [pc, #352]	@ (80042f0 <main+0x3a8>)
 800418e:	f7ff fcac 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_03_LED_01 , HIGH);
 8004192:	2301      	movs	r3, #1
 8004194:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004198:	2122      	movs	r1, #34	@ 0x22
 800419a:	4855      	ldr	r0, [pc, #340]	@ (80042f0 <main+0x3a8>)
 800419c:	f7ff fca5 	bl	8003aea <Expander_SetPinState>

			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_01_LED_01 , HIGH);
 80041a0:	2301      	movs	r3, #1
 80041a2:	2210      	movs	r2, #16
 80041a4:	2123      	movs	r1, #35	@ 0x23
 80041a6:	4852      	ldr	r0, [pc, #328]	@ (80042f0 <main+0x3a8>)
 80041a8:	f7ff fc9f 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_02_LED_01 , HIGH);
 80041ac:	2301      	movs	r3, #1
 80041ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041b2:	2123      	movs	r1, #35	@ 0x23
 80041b4:	484e      	ldr	r0, [pc, #312]	@ (80042f0 <main+0x3a8>)
 80041b6:	f7ff fc98 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_03_LED_01 , HIGH);
 80041ba:	2301      	movs	r3, #1
 80041bc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80041c0:	2123      	movs	r1, #35	@ 0x23
 80041c2:	484b      	ldr	r0, [pc, #300]	@ (80042f0 <main+0x3a8>)
 80041c4:	f7ff fc91 	bl	8003aea <Expander_SetPinState>

			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_01_LED_01 , HIGH);
 80041c8:	2301      	movs	r3, #1
 80041ca:	2210      	movs	r2, #16
 80041cc:	2124      	movs	r1, #36	@ 0x24
 80041ce:	4848      	ldr	r0, [pc, #288]	@ (80042f0 <main+0x3a8>)
 80041d0:	f7ff fc8b 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_02_LED_01 , HIGH);
 80041d4:	2301      	movs	r3, #1
 80041d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041da:	2124      	movs	r1, #36	@ 0x24
 80041dc:	4844      	ldr	r0, [pc, #272]	@ (80042f0 <main+0x3a8>)
 80041de:	f7ff fc84 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_03_LED_01 , HIGH);
 80041e2:	2301      	movs	r3, #1
 80041e4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80041e8:	2124      	movs	r1, #36	@ 0x24
 80041ea:	4841      	ldr	r0, [pc, #260]	@ (80042f0 <main+0x3a8>)
 80041ec:	f7ff fc7d 	bl	8003aea <Expander_SetPinState>



			  HAL_Delay(1000);
 80041f0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80041f4:	f000 ff28 	bl	8005048 <HAL_Delay>

			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , LOW);
 80041f8:	2300      	movs	r3, #0
 80041fa:	2210      	movs	r2, #16
 80041fc:	2121      	movs	r1, #33	@ 0x21
 80041fe:	483d      	ldr	r0, [pc, #244]	@ (80042f4 <main+0x3ac>)
 8004200:	f7ff fc73 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_02_LED_01 , LOW);
 8004204:	2300      	movs	r3, #0
 8004206:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800420a:	2121      	movs	r1, #33	@ 0x21
 800420c:	4839      	ldr	r0, [pc, #228]	@ (80042f4 <main+0x3ac>)
 800420e:	f7ff fc6c 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_03_LED_01 , LOW);
 8004212:	2300      	movs	r3, #0
 8004214:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004218:	2121      	movs	r1, #33	@ 0x21
 800421a:	4836      	ldr	r0, [pc, #216]	@ (80042f4 <main+0x3ac>)
 800421c:	f7ff fc65 	bl	8003aea <Expander_SetPinState>

			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_01_LED_01 , LOW);
 8004220:	2300      	movs	r3, #0
 8004222:	2210      	movs	r2, #16
 8004224:	2122      	movs	r1, #34	@ 0x22
 8004226:	4833      	ldr	r0, [pc, #204]	@ (80042f4 <main+0x3ac>)
 8004228:	f7ff fc5f 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_02_LED_01 , LOW);
 800422c:	2300      	movs	r3, #0
 800422e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004232:	2122      	movs	r1, #34	@ 0x22
 8004234:	482f      	ldr	r0, [pc, #188]	@ (80042f4 <main+0x3ac>)
 8004236:	f7ff fc58 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_03_LED_01 , LOW);
 800423a:	2300      	movs	r3, #0
 800423c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004240:	2122      	movs	r1, #34	@ 0x22
 8004242:	482c      	ldr	r0, [pc, #176]	@ (80042f4 <main+0x3ac>)
 8004244:	f7ff fc51 	bl	8003aea <Expander_SetPinState>

			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_01_LED_01 , LOW);
 8004248:	2300      	movs	r3, #0
 800424a:	2210      	movs	r2, #16
 800424c:	2123      	movs	r1, #35	@ 0x23
 800424e:	4829      	ldr	r0, [pc, #164]	@ (80042f4 <main+0x3ac>)
 8004250:	f7ff fc4b 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_02_LED_01 , LOW);
 8004254:	2300      	movs	r3, #0
 8004256:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800425a:	2123      	movs	r1, #35	@ 0x23
 800425c:	4825      	ldr	r0, [pc, #148]	@ (80042f4 <main+0x3ac>)
 800425e:	f7ff fc44 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_03_LED_01 , LOW);
 8004262:	2300      	movs	r3, #0
 8004264:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004268:	2123      	movs	r1, #35	@ 0x23
 800426a:	4822      	ldr	r0, [pc, #136]	@ (80042f4 <main+0x3ac>)
 800426c:	f7ff fc3d 	bl	8003aea <Expander_SetPinState>

			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_01_LED_01 , LOW);
 8004270:	2300      	movs	r3, #0
 8004272:	2210      	movs	r2, #16
 8004274:	2124      	movs	r1, #36	@ 0x24
 8004276:	481f      	ldr	r0, [pc, #124]	@ (80042f4 <main+0x3ac>)
 8004278:	f7ff fc37 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_02_LED_01 , LOW);
 800427c:	2300      	movs	r3, #0
 800427e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004282:	2124      	movs	r1, #36	@ 0x24
 8004284:	481b      	ldr	r0, [pc, #108]	@ (80042f4 <main+0x3ac>)
 8004286:	f7ff fc30 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_03_LED_01 , LOW);
 800428a:	2300      	movs	r3, #0
 800428c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004290:	2124      	movs	r1, #36	@ 0x24
 8004292:	4818      	ldr	r0, [pc, #96]	@ (80042f4 <main+0x3ac>)
 8004294:	f7ff fc29 	bl	8003aea <Expander_SetPinState>


			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , LOW);
 8004298:	2300      	movs	r3, #0
 800429a:	2210      	movs	r2, #16
 800429c:	2121      	movs	r1, #33	@ 0x21
 800429e:	4814      	ldr	r0, [pc, #80]	@ (80042f0 <main+0x3a8>)
 80042a0:	f7ff fc23 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_02_LED_01 , LOW);
 80042a4:	2300      	movs	r3, #0
 80042a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042aa:	2121      	movs	r1, #33	@ 0x21
 80042ac:	4810      	ldr	r0, [pc, #64]	@ (80042f0 <main+0x3a8>)
 80042ae:	f7ff fc1c 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_03_LED_01 , LOW);
 80042b2:	2300      	movs	r3, #0
 80042b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80042b8:	2121      	movs	r1, #33	@ 0x21
 80042ba:	480d      	ldr	r0, [pc, #52]	@ (80042f0 <main+0x3a8>)
 80042bc:	f7ff fc15 	bl	8003aea <Expander_SetPinState>

			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_01_LED_01 , LOW);
 80042c0:	2300      	movs	r3, #0
 80042c2:	2210      	movs	r2, #16
 80042c4:	2122      	movs	r1, #34	@ 0x22
 80042c6:	480a      	ldr	r0, [pc, #40]	@ (80042f0 <main+0x3a8>)
 80042c8:	f7ff fc0f 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_02_LED_01 , LOW);
 80042cc:	2300      	movs	r3, #0
 80042ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042d2:	2122      	movs	r1, #34	@ 0x22
 80042d4:	4806      	ldr	r0, [pc, #24]	@ (80042f0 <main+0x3a8>)
 80042d6:	f7ff fc08 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_03_LED_01 , LOW);
 80042da:	2300      	movs	r3, #0
 80042dc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80042e0:	2122      	movs	r1, #34	@ 0x22
 80042e2:	4803      	ldr	r0, [pc, #12]	@ (80042f0 <main+0x3a8>)
 80042e4:	f7ff fc01 	bl	8003aea <Expander_SetPinState>

			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_01_LED_01 , LOW);
 80042e8:	2300      	movs	r3, #0
 80042ea:	2210      	movs	r2, #16
 80042ec:	2123      	movs	r1, #35	@ 0x23
 80042ee:	e00d      	b.n	800430c <main+0x3c4>
 80042f0:	2000094c 	.word	0x2000094c
 80042f4:	200009a0 	.word	0x200009a0
 80042f8:	40333333 	.word	0x40333333
 80042fc:	40533333 	.word	0x40533333
 8004300:	4059999a 	.word	0x4059999a
 8004304:	40666666 	.word	0x40666666
 8004308:	40866666 	.word	0x40866666
 800430c:	4841      	ldr	r0, [pc, #260]	@ (8004414 <main+0x4cc>)
 800430e:	f7ff fbec 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_02_LED_01 , LOW);
 8004312:	2300      	movs	r3, #0
 8004314:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004318:	2123      	movs	r1, #35	@ 0x23
 800431a:	483e      	ldr	r0, [pc, #248]	@ (8004414 <main+0x4cc>)
 800431c:	f7ff fbe5 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_03_LED_01 , LOW);
 8004320:	2300      	movs	r3, #0
 8004322:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004326:	2123      	movs	r1, #35	@ 0x23
 8004328:	483a      	ldr	r0, [pc, #232]	@ (8004414 <main+0x4cc>)
 800432a:	f7ff fbde 	bl	8003aea <Expander_SetPinState>

			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_01_LED_01 , LOW);
 800432e:	2300      	movs	r3, #0
 8004330:	2210      	movs	r2, #16
 8004332:	2124      	movs	r1, #36	@ 0x24
 8004334:	4837      	ldr	r0, [pc, #220]	@ (8004414 <main+0x4cc>)
 8004336:	f7ff fbd8 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_02_LED_01 , LOW);
 800433a:	2300      	movs	r3, #0
 800433c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004340:	2124      	movs	r1, #36	@ 0x24
 8004342:	4834      	ldr	r0, [pc, #208]	@ (8004414 <main+0x4cc>)
 8004344:	f7ff fbd1 	bl	8003aea <Expander_SetPinState>
			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_03_LED_01 , LOW);
 8004348:	2300      	movs	r3, #0
 800434a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800434e:	2124      	movs	r1, #36	@ 0x24
 8004350:	4830      	ldr	r0, [pc, #192]	@ (8004414 <main+0x4cc>)
 8004352:	f7ff fbca 	bl	8003aea <Expander_SetPinState>
//
//	     HAL_Delay(100); // Delay between sequences

		  ////////////////////////////////////////////////////

		  cell12_Temp_01_Set(resistance[0]);
 8004356:	4b30      	ldr	r3, [pc, #192]	@ (8004418 <main+0x4d0>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	ee07 3a90 	vmov	s15, r3
 800435e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004362:	eeb0 0a67 	vmov.f32	s0, s15
 8004366:	f7fe fddf 	bl	8002f28 <cell12_Temp_01_Set>
		  cell12_Temp_02_Set(resistance[1]);
 800436a:	4b2b      	ldr	r3, [pc, #172]	@ (8004418 <main+0x4d0>)
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	ee07 3a90 	vmov	s15, r3
 8004372:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004376:	eeb0 0a67 	vmov.f32	s0, s15
 800437a:	f7fe fe8b 	bl	8003094 <cell12_Temp_02_Set>
		  cell12_Temp_03_Set(resistance[2]);
 800437e:	4b26      	ldr	r3, [pc, #152]	@ (8004418 <main+0x4d0>)
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	ee07 3a90 	vmov	s15, r3
 8004386:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800438a:	eeb0 0a67 	vmov.f32	s0, s15
 800438e:	f7fe ff41 	bl	8003214 <cell12_Temp_03_Set>
		  cell11_Temp_01_Set(resistance[3]);
 8004392:	4b21      	ldr	r3, [pc, #132]	@ (8004418 <main+0x4d0>)
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	ee07 3a90 	vmov	s15, r3
 800439a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800439e:	eeb0 0a67 	vmov.f32	s0, s15
 80043a2:	f7fe ffed 	bl	8003380 <cell11_Temp_01_Set>
		  cell11_Temp_02_Set(resistance[4]);
 80043a6:	4b1c      	ldr	r3, [pc, #112]	@ (8004418 <main+0x4d0>)
 80043a8:	691b      	ldr	r3, [r3, #16]
 80043aa:	ee07 3a90 	vmov	s15, r3
 80043ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80043b2:	eeb0 0a67 	vmov.f32	s0, s15
 80043b6:	f7ff f8a3 	bl	8003500 <cell11_Temp_02_Set>
		  cell11_Temp_03_Set(resistance[5]);
 80043ba:	4b17      	ldr	r3, [pc, #92]	@ (8004418 <main+0x4d0>)
 80043bc:	695b      	ldr	r3, [r3, #20]
 80043be:	ee07 3a90 	vmov	s15, r3
 80043c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80043c6:	eeb0 0a67 	vmov.f32	s0, s15
 80043ca:	f7ff f959 	bl	8003680 <cell11_Temp_03_Set>
//
//		  HAL_Delay(1000);



		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin ,GPIO_PIN_RESET);
 80043ce:	2200      	movs	r2, #0
 80043d0:	2104      	movs	r1, #4
 80043d2:	4812      	ldr	r0, [pc, #72]	@ (800441c <main+0x4d4>)
 80043d4:	f001 f8ee 	bl	80055b4 <HAL_GPIO_WritePin>

//		  busVoltage = INA229_getVBUS_V(INA229_0);

		  busVoltage = INA229_getVBUS_V(INA229_0);
 80043d8:	4b11      	ldr	r3, [pc, #68]	@ (8004420 <main+0x4d8>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4618      	mov	r0, r3
 80043de:	f7fe fc93 	bl	8002d08 <INA229_getVBUS_V>
 80043e2:	eef0 7a40 	vmov.f32	s15, s0
 80043e6:	4b0f      	ldr	r3, [pc, #60]	@ (8004424 <main+0x4dc>)
 80043e8:	edc3 7a00 	vstr	s15, [r3]

		  HAL_Delay(50);
 80043ec:	2032      	movs	r0, #50	@ 0x32
 80043ee:	f000 fe2b 	bl	8005048 <HAL_Delay>

		  temperatureC = INA229_getDIETEMP_C(INA229_0);
 80043f2:	4b0b      	ldr	r3, [pc, #44]	@ (8004420 <main+0x4d8>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7fe fce4 	bl	8002dc4 <INA229_getDIETEMP_C>
 80043fc:	eef0 7a40 	vmov.f32	s15, s0
 8004400:	4b09      	ldr	r3, [pc, #36]	@ (8004428 <main+0x4e0>)
 8004402:	edc3 7a00 	vstr	s15, [r3]


		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 8004406:	2201      	movs	r2, #1
 8004408:	2104      	movs	r1, #4
 800440a:	4804      	ldr	r0, [pc, #16]	@ (800441c <main+0x4d4>)
 800440c:	f001 f8d2 	bl	80055b4 <HAL_GPIO_WritePin>
	  Set_Output_Voltage(&hi2c2, CELL_1, 2.0f);
 8004410:	bf00      	nop
 8004412:	e5b5      	b.n	8003f80 <main+0x38>
 8004414:	2000094c 	.word	0x2000094c
 8004418:	20000468 	.word	0x20000468
 800441c:	40021000 	.word	0x40021000
 8004420:	080086b8 	.word	0x080086b8
 8004424:	20000944 	.word	0x20000944
 8004428:	20000948 	.word	0x20000948

0800442c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b094      	sub	sp, #80	@ 0x50
 8004430:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004432:	f107 0320 	add.w	r3, r7, #32
 8004436:	2230      	movs	r2, #48	@ 0x30
 8004438:	2100      	movs	r1, #0
 800443a:	4618      	mov	r0, r3
 800443c:	f003 fa5a 	bl	80078f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004440:	f107 030c 	add.w	r3, r7, #12
 8004444:	2200      	movs	r2, #0
 8004446:	601a      	str	r2, [r3, #0]
 8004448:	605a      	str	r2, [r3, #4]
 800444a:	609a      	str	r2, [r3, #8]
 800444c:	60da      	str	r2, [r3, #12]
 800444e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004450:	2300      	movs	r3, #0
 8004452:	60bb      	str	r3, [r7, #8]
 8004454:	4b2b      	ldr	r3, [pc, #172]	@ (8004504 <SystemClock_Config+0xd8>)
 8004456:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004458:	4a2a      	ldr	r2, [pc, #168]	@ (8004504 <SystemClock_Config+0xd8>)
 800445a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800445e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004460:	4b28      	ldr	r3, [pc, #160]	@ (8004504 <SystemClock_Config+0xd8>)
 8004462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004464:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004468:	60bb      	str	r3, [r7, #8]
 800446a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800446c:	2300      	movs	r3, #0
 800446e:	607b      	str	r3, [r7, #4]
 8004470:	4b25      	ldr	r3, [pc, #148]	@ (8004508 <SystemClock_Config+0xdc>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a24      	ldr	r2, [pc, #144]	@ (8004508 <SystemClock_Config+0xdc>)
 8004476:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800447a:	6013      	str	r3, [r2, #0]
 800447c:	4b22      	ldr	r3, [pc, #136]	@ (8004508 <SystemClock_Config+0xdc>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004484:	607b      	str	r3, [r7, #4]
 8004486:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004488:	2301      	movs	r3, #1
 800448a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800448c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004490:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004492:	2302      	movs	r3, #2
 8004494:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004496:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800449a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 800449c:	230f      	movs	r3, #15
 800449e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 80044a0:	23d8      	movs	r3, #216	@ 0xd8
 80044a2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80044a4:	2302      	movs	r3, #2
 80044a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80044a8:	2304      	movs	r3, #4
 80044aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80044ac:	f107 0320 	add.w	r3, r7, #32
 80044b0:	4618      	mov	r0, r3
 80044b2:	f002 f989 	bl	80067c8 <HAL_RCC_OscConfig>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d001      	beq.n	80044c0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80044bc:	f000 fb6c 	bl	8004b98 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80044c0:	f002 f932 	bl	8006728 <HAL_PWREx_EnableOverDrive>
 80044c4:	4603      	mov	r3, r0
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d001      	beq.n	80044ce <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80044ca:	f000 fb65 	bl	8004b98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80044ce:	230f      	movs	r3, #15
 80044d0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80044d2:	2302      	movs	r3, #2
 80044d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80044d6:	2300      	movs	r3, #0
 80044d8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80044da:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80044de:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80044e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80044e4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80044e6:	f107 030c 	add.w	r3, r7, #12
 80044ea:	2105      	movs	r1, #5
 80044ec:	4618      	mov	r0, r3
 80044ee:	f002 fbe3 	bl	8006cb8 <HAL_RCC_ClockConfig>
 80044f2:	4603      	mov	r3, r0
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d001      	beq.n	80044fc <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80044f8:	f000 fb4e 	bl	8004b98 <Error_Handler>
  }
}
 80044fc:	bf00      	nop
 80044fe:	3750      	adds	r7, #80	@ 0x50
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}
 8004504:	40023800 	.word	0x40023800
 8004508:	40007000 	.word	0x40007000

0800450c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8004510:	4b1b      	ldr	r3, [pc, #108]	@ (8004580 <MX_I2C2_Init+0x74>)
 8004512:	4a1c      	ldr	r2, [pc, #112]	@ (8004584 <MX_I2C2_Init+0x78>)
 8004514:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8004516:	4b1a      	ldr	r3, [pc, #104]	@ (8004580 <MX_I2C2_Init+0x74>)
 8004518:	4a1b      	ldr	r2, [pc, #108]	@ (8004588 <MX_I2C2_Init+0x7c>)
 800451a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800451c:	4b18      	ldr	r3, [pc, #96]	@ (8004580 <MX_I2C2_Init+0x74>)
 800451e:	2200      	movs	r2, #0
 8004520:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8004522:	4b17      	ldr	r3, [pc, #92]	@ (8004580 <MX_I2C2_Init+0x74>)
 8004524:	2200      	movs	r2, #0
 8004526:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004528:	4b15      	ldr	r3, [pc, #84]	@ (8004580 <MX_I2C2_Init+0x74>)
 800452a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800452e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004530:	4b13      	ldr	r3, [pc, #76]	@ (8004580 <MX_I2C2_Init+0x74>)
 8004532:	2200      	movs	r2, #0
 8004534:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8004536:	4b12      	ldr	r3, [pc, #72]	@ (8004580 <MX_I2C2_Init+0x74>)
 8004538:	2200      	movs	r2, #0
 800453a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800453c:	4b10      	ldr	r3, [pc, #64]	@ (8004580 <MX_I2C2_Init+0x74>)
 800453e:	2200      	movs	r2, #0
 8004540:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004542:	4b0f      	ldr	r3, [pc, #60]	@ (8004580 <MX_I2C2_Init+0x74>)
 8004544:	2200      	movs	r2, #0
 8004546:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004548:	480d      	ldr	r0, [pc, #52]	@ (8004580 <MX_I2C2_Init+0x74>)
 800454a:	f001 f84d 	bl	80055e8 <HAL_I2C_Init>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d001      	beq.n	8004558 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8004554:	f000 fb20 	bl	8004b98 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004558:	2100      	movs	r1, #0
 800455a:	4809      	ldr	r0, [pc, #36]	@ (8004580 <MX_I2C2_Init+0x74>)
 800455c:	f002 f868 	bl	8006630 <HAL_I2CEx_ConfigAnalogFilter>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d001      	beq.n	800456a <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8004566:	f000 fb17 	bl	8004b98 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800456a:	2100      	movs	r1, #0
 800456c:	4804      	ldr	r0, [pc, #16]	@ (8004580 <MX_I2C2_Init+0x74>)
 800456e:	f002 f89b 	bl	80066a8 <HAL_I2CEx_ConfigDigitalFilter>
 8004572:	4603      	mov	r3, r0
 8004574:	2b00      	cmp	r3, #0
 8004576:	d001      	beq.n	800457c <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8004578:	f000 fb0e 	bl	8004b98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800457c:	bf00      	nop
 800457e:	bd80      	pop	{r7, pc}
 8004580:	2000094c 	.word	0x2000094c
 8004584:	40005800 	.word	0x40005800
 8004588:	00061a80 	.word	0x00061a80

0800458c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8004590:	4b1b      	ldr	r3, [pc, #108]	@ (8004600 <MX_I2C3_Init+0x74>)
 8004592:	4a1c      	ldr	r2, [pc, #112]	@ (8004604 <MX_I2C3_Init+0x78>)
 8004594:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8004596:	4b1a      	ldr	r3, [pc, #104]	@ (8004600 <MX_I2C3_Init+0x74>)
 8004598:	4a1b      	ldr	r2, [pc, #108]	@ (8004608 <MX_I2C3_Init+0x7c>)
 800459a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800459c:	4b18      	ldr	r3, [pc, #96]	@ (8004600 <MX_I2C3_Init+0x74>)
 800459e:	2200      	movs	r2, #0
 80045a0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80045a2:	4b17      	ldr	r3, [pc, #92]	@ (8004600 <MX_I2C3_Init+0x74>)
 80045a4:	2200      	movs	r2, #0
 80045a6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80045a8:	4b15      	ldr	r3, [pc, #84]	@ (8004600 <MX_I2C3_Init+0x74>)
 80045aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80045ae:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80045b0:	4b13      	ldr	r3, [pc, #76]	@ (8004600 <MX_I2C3_Init+0x74>)
 80045b2:	2200      	movs	r2, #0
 80045b4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80045b6:	4b12      	ldr	r3, [pc, #72]	@ (8004600 <MX_I2C3_Init+0x74>)
 80045b8:	2200      	movs	r2, #0
 80045ba:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80045bc:	4b10      	ldr	r3, [pc, #64]	@ (8004600 <MX_I2C3_Init+0x74>)
 80045be:	2200      	movs	r2, #0
 80045c0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80045c2:	4b0f      	ldr	r3, [pc, #60]	@ (8004600 <MX_I2C3_Init+0x74>)
 80045c4:	2200      	movs	r2, #0
 80045c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80045c8:	480d      	ldr	r0, [pc, #52]	@ (8004600 <MX_I2C3_Init+0x74>)
 80045ca:	f001 f80d 	bl	80055e8 <HAL_I2C_Init>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d001      	beq.n	80045d8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80045d4:	f000 fae0 	bl	8004b98 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80045d8:	2100      	movs	r1, #0
 80045da:	4809      	ldr	r0, [pc, #36]	@ (8004600 <MX_I2C3_Init+0x74>)
 80045dc:	f002 f828 	bl	8006630 <HAL_I2CEx_ConfigAnalogFilter>
 80045e0:	4603      	mov	r3, r0
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d001      	beq.n	80045ea <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80045e6:	f000 fad7 	bl	8004b98 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80045ea:	2100      	movs	r1, #0
 80045ec:	4804      	ldr	r0, [pc, #16]	@ (8004600 <MX_I2C3_Init+0x74>)
 80045ee:	f002 f85b 	bl	80066a8 <HAL_I2CEx_ConfigDigitalFilter>
 80045f2:	4603      	mov	r3, r0
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d001      	beq.n	80045fc <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80045f8:	f000 face 	bl	8004b98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80045fc:	bf00      	nop
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	200009a0 	.word	0x200009a0
 8004604:	40005c00 	.word	0x40005c00
 8004608:	00061a80 	.word	0x00061a80

0800460c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004610:	4b17      	ldr	r3, [pc, #92]	@ (8004670 <MX_SPI1_Init+0x64>)
 8004612:	4a18      	ldr	r2, [pc, #96]	@ (8004674 <MX_SPI1_Init+0x68>)
 8004614:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004616:	4b16      	ldr	r3, [pc, #88]	@ (8004670 <MX_SPI1_Init+0x64>)
 8004618:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800461c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800461e:	4b14      	ldr	r3, [pc, #80]	@ (8004670 <MX_SPI1_Init+0x64>)
 8004620:	2200      	movs	r2, #0
 8004622:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004624:	4b12      	ldr	r3, [pc, #72]	@ (8004670 <MX_SPI1_Init+0x64>)
 8004626:	2200      	movs	r2, #0
 8004628:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800462a:	4b11      	ldr	r3, [pc, #68]	@ (8004670 <MX_SPI1_Init+0x64>)
 800462c:	2200      	movs	r2, #0
 800462e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004630:	4b0f      	ldr	r3, [pc, #60]	@ (8004670 <MX_SPI1_Init+0x64>)
 8004632:	2201      	movs	r2, #1
 8004634:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004636:	4b0e      	ldr	r3, [pc, #56]	@ (8004670 <MX_SPI1_Init+0x64>)
 8004638:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800463c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800463e:	4b0c      	ldr	r3, [pc, #48]	@ (8004670 <MX_SPI1_Init+0x64>)
 8004640:	2218      	movs	r2, #24
 8004642:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004644:	4b0a      	ldr	r3, [pc, #40]	@ (8004670 <MX_SPI1_Init+0x64>)
 8004646:	2200      	movs	r2, #0
 8004648:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800464a:	4b09      	ldr	r3, [pc, #36]	@ (8004670 <MX_SPI1_Init+0x64>)
 800464c:	2200      	movs	r2, #0
 800464e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004650:	4b07      	ldr	r3, [pc, #28]	@ (8004670 <MX_SPI1_Init+0x64>)
 8004652:	2200      	movs	r2, #0
 8004654:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004656:	4b06      	ldr	r3, [pc, #24]	@ (8004670 <MX_SPI1_Init+0x64>)
 8004658:	220a      	movs	r2, #10
 800465a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800465c:	4804      	ldr	r0, [pc, #16]	@ (8004670 <MX_SPI1_Init+0x64>)
 800465e:	f002 fcf7 	bl	8007050 <HAL_SPI_Init>
 8004662:	4603      	mov	r3, r0
 8004664:	2b00      	cmp	r3, #0
 8004666:	d001      	beq.n	800466c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004668:	f000 fa96 	bl	8004b98 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800466c:	bf00      	nop
 800466e:	bd80      	pop	{r7, pc}
 8004670:	200009f4 	.word	0x200009f4
 8004674:	40013000 	.word	0x40013000

08004678 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800467c:	4b17      	ldr	r3, [pc, #92]	@ (80046dc <MX_SPI2_Init+0x64>)
 800467e:	4a18      	ldr	r2, [pc, #96]	@ (80046e0 <MX_SPI2_Init+0x68>)
 8004680:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004682:	4b16      	ldr	r3, [pc, #88]	@ (80046dc <MX_SPI2_Init+0x64>)
 8004684:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004688:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800468a:	4b14      	ldr	r3, [pc, #80]	@ (80046dc <MX_SPI2_Init+0x64>)
 800468c:	2200      	movs	r2, #0
 800468e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004690:	4b12      	ldr	r3, [pc, #72]	@ (80046dc <MX_SPI2_Init+0x64>)
 8004692:	2200      	movs	r2, #0
 8004694:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004696:	4b11      	ldr	r3, [pc, #68]	@ (80046dc <MX_SPI2_Init+0x64>)
 8004698:	2200      	movs	r2, #0
 800469a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800469c:	4b0f      	ldr	r3, [pc, #60]	@ (80046dc <MX_SPI2_Init+0x64>)
 800469e:	2201      	movs	r2, #1
 80046a0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80046a2:	4b0e      	ldr	r3, [pc, #56]	@ (80046dc <MX_SPI2_Init+0x64>)
 80046a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046a8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80046aa:	4b0c      	ldr	r3, [pc, #48]	@ (80046dc <MX_SPI2_Init+0x64>)
 80046ac:	2218      	movs	r2, #24
 80046ae:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80046b0:	4b0a      	ldr	r3, [pc, #40]	@ (80046dc <MX_SPI2_Init+0x64>)
 80046b2:	2200      	movs	r2, #0
 80046b4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80046b6:	4b09      	ldr	r3, [pc, #36]	@ (80046dc <MX_SPI2_Init+0x64>)
 80046b8:	2200      	movs	r2, #0
 80046ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046bc:	4b07      	ldr	r3, [pc, #28]	@ (80046dc <MX_SPI2_Init+0x64>)
 80046be:	2200      	movs	r2, #0
 80046c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80046c2:	4b06      	ldr	r3, [pc, #24]	@ (80046dc <MX_SPI2_Init+0x64>)
 80046c4:	220a      	movs	r2, #10
 80046c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80046c8:	4804      	ldr	r0, [pc, #16]	@ (80046dc <MX_SPI2_Init+0x64>)
 80046ca:	f002 fcc1 	bl	8007050 <HAL_SPI_Init>
 80046ce:	4603      	mov	r3, r0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d001      	beq.n	80046d8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80046d4:	f000 fa60 	bl	8004b98 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80046d8:	bf00      	nop
 80046da:	bd80      	pop	{r7, pc}
 80046dc:	20000a4c 	.word	0x20000a4c
 80046e0:	40003800 	.word	0x40003800

080046e4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80046e8:	4b17      	ldr	r3, [pc, #92]	@ (8004748 <MX_SPI3_Init+0x64>)
 80046ea:	4a18      	ldr	r2, [pc, #96]	@ (800474c <MX_SPI3_Init+0x68>)
 80046ec:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80046ee:	4b16      	ldr	r3, [pc, #88]	@ (8004748 <MX_SPI3_Init+0x64>)
 80046f0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80046f4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80046f6:	4b14      	ldr	r3, [pc, #80]	@ (8004748 <MX_SPI3_Init+0x64>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80046fc:	4b12      	ldr	r3, [pc, #72]	@ (8004748 <MX_SPI3_Init+0x64>)
 80046fe:	2200      	movs	r2, #0
 8004700:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004702:	4b11      	ldr	r3, [pc, #68]	@ (8004748 <MX_SPI3_Init+0x64>)
 8004704:	2200      	movs	r2, #0
 8004706:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004708:	4b0f      	ldr	r3, [pc, #60]	@ (8004748 <MX_SPI3_Init+0x64>)
 800470a:	2200      	movs	r2, #0
 800470c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800470e:	4b0e      	ldr	r3, [pc, #56]	@ (8004748 <MX_SPI3_Init+0x64>)
 8004710:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004714:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004716:	4b0c      	ldr	r3, [pc, #48]	@ (8004748 <MX_SPI3_Init+0x64>)
 8004718:	2220      	movs	r2, #32
 800471a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800471c:	4b0a      	ldr	r3, [pc, #40]	@ (8004748 <MX_SPI3_Init+0x64>)
 800471e:	2200      	movs	r2, #0
 8004720:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004722:	4b09      	ldr	r3, [pc, #36]	@ (8004748 <MX_SPI3_Init+0x64>)
 8004724:	2200      	movs	r2, #0
 8004726:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004728:	4b07      	ldr	r3, [pc, #28]	@ (8004748 <MX_SPI3_Init+0x64>)
 800472a:	2200      	movs	r2, #0
 800472c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 800472e:	4b06      	ldr	r3, [pc, #24]	@ (8004748 <MX_SPI3_Init+0x64>)
 8004730:	220a      	movs	r2, #10
 8004732:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004734:	4804      	ldr	r0, [pc, #16]	@ (8004748 <MX_SPI3_Init+0x64>)
 8004736:	f002 fc8b 	bl	8007050 <HAL_SPI_Init>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d001      	beq.n	8004744 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8004740:	f000 fa2a 	bl	8004b98 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8004744:	bf00      	nop
 8004746:	bd80      	pop	{r7, pc}
 8004748:	20000aa4 	.word	0x20000aa4
 800474c:	40003c00 	.word	0x40003c00

08004750 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b08e      	sub	sp, #56	@ 0x38
 8004754:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004756:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800475a:	2200      	movs	r2, #0
 800475c:	601a      	str	r2, [r3, #0]
 800475e:	605a      	str	r2, [r3, #4]
 8004760:	609a      	str	r2, [r3, #8]
 8004762:	60da      	str	r2, [r3, #12]
 8004764:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004766:	2300      	movs	r3, #0
 8004768:	623b      	str	r3, [r7, #32]
 800476a:	4bb4      	ldr	r3, [pc, #720]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 800476c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800476e:	4ab3      	ldr	r2, [pc, #716]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 8004770:	f043 0310 	orr.w	r3, r3, #16
 8004774:	6313      	str	r3, [r2, #48]	@ 0x30
 8004776:	4bb1      	ldr	r3, [pc, #708]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 8004778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800477a:	f003 0310 	and.w	r3, r3, #16
 800477e:	623b      	str	r3, [r7, #32]
 8004780:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8004782:	2300      	movs	r3, #0
 8004784:	61fb      	str	r3, [r7, #28]
 8004786:	4bad      	ldr	r3, [pc, #692]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 8004788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800478a:	4aac      	ldr	r2, [pc, #688]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 800478c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004790:	6313      	str	r3, [r2, #48]	@ 0x30
 8004792:	4baa      	ldr	r3, [pc, #680]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 8004794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004796:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800479a:	61fb      	str	r3, [r7, #28]
 800479c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800479e:	2300      	movs	r3, #0
 80047a0:	61bb      	str	r3, [r7, #24]
 80047a2:	4ba6      	ldr	r3, [pc, #664]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 80047a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047a6:	4aa5      	ldr	r2, [pc, #660]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 80047a8:	f043 0304 	orr.w	r3, r3, #4
 80047ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80047ae:	4ba3      	ldr	r3, [pc, #652]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 80047b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047b2:	f003 0304 	and.w	r3, r3, #4
 80047b6:	61bb      	str	r3, [r7, #24]
 80047b8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80047ba:	2300      	movs	r3, #0
 80047bc:	617b      	str	r3, [r7, #20]
 80047be:	4b9f      	ldr	r3, [pc, #636]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 80047c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c2:	4a9e      	ldr	r2, [pc, #632]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 80047c4:	f043 0320 	orr.w	r3, r3, #32
 80047c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80047ca:	4b9c      	ldr	r3, [pc, #624]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 80047cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ce:	f003 0320 	and.w	r3, r3, #32
 80047d2:	617b      	str	r3, [r7, #20]
 80047d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80047d6:	2300      	movs	r3, #0
 80047d8:	613b      	str	r3, [r7, #16]
 80047da:	4b98      	ldr	r3, [pc, #608]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 80047dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047de:	4a97      	ldr	r2, [pc, #604]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 80047e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80047e6:	4b95      	ldr	r3, [pc, #596]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 80047e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047ee:	613b      	str	r3, [r7, #16]
 80047f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80047f2:	2300      	movs	r3, #0
 80047f4:	60fb      	str	r3, [r7, #12]
 80047f6:	4b91      	ldr	r3, [pc, #580]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 80047f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047fa:	4a90      	ldr	r2, [pc, #576]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 80047fc:	f043 0301 	orr.w	r3, r3, #1
 8004800:	6313      	str	r3, [r2, #48]	@ 0x30
 8004802:	4b8e      	ldr	r3, [pc, #568]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 8004804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004806:	f003 0301 	and.w	r3, r3, #1
 800480a:	60fb      	str	r3, [r7, #12]
 800480c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800480e:	2300      	movs	r3, #0
 8004810:	60bb      	str	r3, [r7, #8]
 8004812:	4b8a      	ldr	r3, [pc, #552]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 8004814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004816:	4a89      	ldr	r2, [pc, #548]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 8004818:	f043 0302 	orr.w	r3, r3, #2
 800481c:	6313      	str	r3, [r2, #48]	@ 0x30
 800481e:	4b87      	ldr	r3, [pc, #540]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 8004820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004822:	f003 0302 	and.w	r3, r3, #2
 8004826:	60bb      	str	r3, [r7, #8]
 8004828:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800482a:	2300      	movs	r3, #0
 800482c:	607b      	str	r3, [r7, #4]
 800482e:	4b83      	ldr	r3, [pc, #524]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 8004830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004832:	4a82      	ldr	r2, [pc, #520]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 8004834:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004838:	6313      	str	r3, [r2, #48]	@ 0x30
 800483a:	4b80      	ldr	r3, [pc, #512]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 800483c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800483e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004842:	607b      	str	r3, [r7, #4]
 8004844:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004846:	2300      	movs	r3, #0
 8004848:	603b      	str	r3, [r7, #0]
 800484a:	4b7c      	ldr	r3, [pc, #496]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 800484c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800484e:	4a7b      	ldr	r2, [pc, #492]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 8004850:	f043 0308 	orr.w	r3, r3, #8
 8004854:	6313      	str	r3, [r2, #48]	@ 0x30
 8004856:	4b79      	ldr	r3, [pc, #484]	@ (8004a3c <MX_GPIO_Init+0x2ec>)
 8004858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800485a:	f003 0308 	and.w	r3, r3, #8
 800485e:	603b      	str	r3, [r7, #0]
 8004860:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CELL12_CS_01_GPIO_Port, CELL12_CS_01_Pin, GPIO_PIN_SET);
 8004862:	2201      	movs	r2, #1
 8004864:	2104      	movs	r1, #4
 8004866:	4876      	ldr	r0, [pc, #472]	@ (8004a40 <MX_GPIO_Init+0x2f0>)
 8004868:	f000 fea4 	bl	80055b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CELL12_CS_02_Pin|CELL12_CS_03_Pin|CELL12_CS_04_Pin|CELL12_CS_05_Pin
 800486c:	2200      	movs	r2, #0
 800486e:	217b      	movs	r1, #123	@ 0x7b
 8004870:	4873      	ldr	r0, [pc, #460]	@ (8004a40 <MX_GPIO_Init+0x2f0>)
 8004872:	f000 fe9f 	bl	80055b4 <HAL_GPIO_WritePin>
                          |LED_06_Pin|LED_05_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin|CELL12_CS_08_Pin|CELL12_CS_10_Pin|CELL12_CS_09_Pin
 8004876:	2200      	movs	r2, #0
 8004878:	f44f 617f 	mov.w	r1, #4080	@ 0xff0
 800487c:	4871      	ldr	r0, [pc, #452]	@ (8004a44 <MX_GPIO_Init+0x2f4>)
 800487e:	f000 fe99 	bl	80055b4 <HAL_GPIO_WritePin>
                          |LED_DC_Y_Pin|LED_DC_G_Pin|LED_PC_Y_Pin|LED_PC_G_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CELL12_CS_07_GPIO_Port, CELL12_CS_07_Pin, GPIO_PIN_RESET);
 8004882:	2200      	movs	r2, #0
 8004884:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004888:	486f      	ldr	r0, [pc, #444]	@ (8004a48 <MX_GPIO_Init+0x2f8>)
 800488a:	f000 fe93 	bl	80055b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin|CELL12_CS_12_Pin, GPIO_PIN_RESET);
 800488e:	2200      	movs	r2, #0
 8004890:	2103      	movs	r1, #3
 8004892:	486e      	ldr	r0, [pc, #440]	@ (8004a4c <MX_GPIO_Init+0x2fc>)
 8004894:	f000 fe8e 	bl	80055b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_01_Pin|CELL12_TEMP_03_CS_Pin|CELL12_TEMP_03_LED_Pin|CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8004898:	2201      	movs	r2, #1
 800489a:	f240 5144 	movw	r1, #1348	@ 0x544
 800489e:	486b      	ldr	r0, [pc, #428]	@ (8004a4c <MX_GPIO_Init+0x2fc>)
 80048a0:	f000 fe88 	bl	80055b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_02_LED_Pin|CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 80048a4:	2201      	movs	r2, #1
 80048a6:	2103      	movs	r1, #3
 80048a8:	4867      	ldr	r0, [pc, #412]	@ (8004a48 <MX_GPIO_Init+0x2f8>)
 80048aa:	f000 fe83 	bl	80055b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_SET);
 80048ae:	2201      	movs	r2, #1
 80048b0:	2101      	movs	r1, #1
 80048b2:	4867      	ldr	r0, [pc, #412]	@ (8004a50 <MX_GPIO_Init+0x300>)
 80048b4:	f000 fe7e 	bl	80055b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80048b8:	2200      	movs	r2, #0
 80048ba:	2102      	movs	r1, #2
 80048bc:	4864      	ldr	r0, [pc, #400]	@ (8004a50 <MX_GPIO_Init+0x300>)
 80048be:	f000 fe79 	bl	80055b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80048c2:	2201      	movs	r2, #1
 80048c4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80048c8:	4862      	ldr	r0, [pc, #392]	@ (8004a54 <MX_GPIO_Init+0x304>)
 80048ca:	f000 fe73 	bl	80055b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin|CELL11_TEMP_02_CS_Pin|CELL11_TEMP_02_LED_Pin|CELL11_TEMP_01_CS_Pin
 80048ce:	2201      	movs	r2, #1
 80048d0:	f44f 51f2 	mov.w	r1, #7744	@ 0x1e40
 80048d4:	4860      	ldr	r0, [pc, #384]	@ (8004a58 <MX_GPIO_Init+0x308>)
 80048d6:	f000 fe6d 	bl	80055b4 <HAL_GPIO_WritePin>
                          |CELL11_TEMP_01_LED_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, DISPLAY_IO_1_Pin|DISPLAY_IO_2_Pin|BACKLIGHT_1_Pin|BACKLIGHT_2_Pin
 80048da:	2200      	movs	r2, #0
 80048dc:	f24e 013c 	movw	r1, #57404	@ 0xe03c
 80048e0:	485e      	ldr	r0, [pc, #376]	@ (8004a5c <MX_GPIO_Init+0x30c>)
 80048e2:	f000 fe67 	bl	80055b4 <HAL_GPIO_WritePin>
                          |LED_09_Pin|LED_04_Pin|LED_08_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_01_Pin|LED_02_Pin, GPIO_PIN_RESET);
 80048e6:	2200      	movs	r2, #0
 80048e8:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 80048ec:	485a      	ldr	r0, [pc, #360]	@ (8004a58 <MX_GPIO_Init+0x308>)
 80048ee:	f000 fe61 	bl	80055b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DISPLAY_CS_Pin|DISPLAY_CSD3_Pin, GPIO_PIN_RESET);
 80048f2:	2200      	movs	r2, #0
 80048f4:	210c      	movs	r1, #12
 80048f6:	485a      	ldr	r0, [pc, #360]	@ (8004a60 <MX_GPIO_Init+0x310>)
 80048f8:	f000 fe5c 	bl	80055b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_03_Pin|LED_07_Pin, GPIO_PIN_RESET);
 80048fc:	2200      	movs	r2, #0
 80048fe:	2118      	movs	r1, #24
 8004900:	4854      	ldr	r0, [pc, #336]	@ (8004a54 <MX_GPIO_Init+0x304>)
 8004902:	f000 fe57 	bl	80055b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CELL12_CS_01_Pin CELL12_CS_02_Pin CELL12_CS_03_Pin CELL12_CS_04_Pin
                           CELL12_CS_05_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_01_Pin|CELL12_CS_02_Pin|CELL12_CS_03_Pin|CELL12_CS_04_Pin
 8004906:	237c      	movs	r3, #124	@ 0x7c
 8004908:	627b      	str	r3, [r7, #36]	@ 0x24
                          |CELL12_CS_05_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800490a:	2301      	movs	r3, #1
 800490c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800490e:	2300      	movs	r3, #0
 8004910:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004912:	2302      	movs	r3, #2
 8004914:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004916:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800491a:	4619      	mov	r1, r3
 800491c:	4848      	ldr	r0, [pc, #288]	@ (8004a40 <MX_GPIO_Init+0x2f0>)
 800491e:	f000 fc9d 	bl	800525c <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_06_Pin LED_DC_Y_Pin LED_DC_G_Pin LED_PC_Y_Pin
                           LED_PC_G_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_06_Pin|LED_DC_Y_Pin|LED_DC_G_Pin|LED_PC_Y_Pin
 8004922:	f44f 73f8 	mov.w	r3, #496	@ 0x1f0
 8004926:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LED_PC_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004928:	2301      	movs	r3, #1
 800492a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800492c:	2300      	movs	r3, #0
 800492e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004930:	2300      	movs	r3, #0
 8004932:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004934:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004938:	4619      	mov	r1, r3
 800493a:	4842      	ldr	r0, [pc, #264]	@ (8004a44 <MX_GPIO_Init+0x2f4>)
 800493c:	f000 fc8e 	bl	800525c <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_CS_07_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_07_Pin;
 8004940:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004944:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004946:	2301      	movs	r3, #1
 8004948:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800494a:	2300      	movs	r3, #0
 800494c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800494e:	2300      	movs	r3, #0
 8004950:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_CS_07_GPIO_Port, &GPIO_InitStruct);
 8004952:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004956:	4619      	mov	r1, r3
 8004958:	483b      	ldr	r0, [pc, #236]	@ (8004a48 <MX_GPIO_Init+0x2f8>)
 800495a:	f000 fc7f 	bl	800525c <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_08_Pin CELL12_CS_10_Pin CELL12_CS_09_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_08_Pin|CELL12_CS_10_Pin|CELL12_CS_09_Pin;
 800495e:	f44f 6360 	mov.w	r3, #3584	@ 0xe00
 8004962:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004964:	2301      	movs	r3, #1
 8004966:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004968:	2300      	movs	r3, #0
 800496a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800496c:	2302      	movs	r3, #2
 800496e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004970:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004974:	4619      	mov	r1, r3
 8004976:	4833      	ldr	r0, [pc, #204]	@ (8004a44 <MX_GPIO_Init+0x2f4>)
 8004978:	f000 fc70 	bl	800525c <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_11_Pin CELL12_CS_12_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_11_Pin|CELL12_CS_12_Pin;
 800497c:	2303      	movs	r3, #3
 800497e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004980:	2301      	movs	r3, #1
 8004982:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004984:	2300      	movs	r3, #0
 8004986:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004988:	2300      	movs	r3, #0
 800498a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800498c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004990:	4619      	mov	r1, r3
 8004992:	482e      	ldr	r0, [pc, #184]	@ (8004a4c <MX_GPIO_Init+0x2fc>)
 8004994:	f000 fc62 	bl	800525c <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_01_Pin */
  GPIO_InitStruct.Pin = GPIO_01_Pin;
 8004998:	2304      	movs	r3, #4
 800499a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800499c:	2301      	movs	r3, #1
 800499e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049a0:	2300      	movs	r3, #0
 80049a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80049a4:	2302      	movs	r3, #2
 80049a6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIO_01_GPIO_Port, &GPIO_InitStruct);
 80049a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80049ac:	4619      	mov	r1, r3
 80049ae:	4827      	ldr	r0, [pc, #156]	@ (8004a4c <MX_GPIO_Init+0x2fc>)
 80049b0:	f000 fc54 	bl	800525c <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_TEMP_03_CS_Pin CELL12_TEMP_02_CS_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_03_CS_Pin|CELL12_TEMP_02_CS_Pin;
 80049b4:	f44f 6388 	mov.w	r3, #1088	@ 0x440
 80049b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049ba:	2301      	movs	r3, #1
 80049bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80049be:	2301      	movs	r3, #1
 80049c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049c2:	2303      	movs	r3, #3
 80049c4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80049c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80049ca:	4619      	mov	r1, r3
 80049cc:	481f      	ldr	r0, [pc, #124]	@ (8004a4c <MX_GPIO_Init+0x2fc>)
 80049ce:	f000 fc45 	bl	800525c <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_03_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_03_LED_Pin;
 80049d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80049d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049d8:	2301      	movs	r3, #1
 80049da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80049dc:	2302      	movs	r3, #2
 80049de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049e0:	2303      	movs	r3, #3
 80049e2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_03_LED_GPIO_Port, &GPIO_InitStruct);
 80049e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80049e8:	4619      	mov	r1, r3
 80049ea:	4818      	ldr	r0, [pc, #96]	@ (8004a4c <MX_GPIO_Init+0x2fc>)
 80049ec:	f000 fc36 	bl	800525c <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_02_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_02_LED_Pin;
 80049f0:	2301      	movs	r3, #1
 80049f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049f4:	2301      	movs	r3, #1
 80049f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80049f8:	2302      	movs	r3, #2
 80049fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049fc:	2303      	movs	r3, #3
 80049fe:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_02_LED_GPIO_Port, &GPIO_InitStruct);
 8004a00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004a04:	4619      	mov	r1, r3
 8004a06:	4810      	ldr	r0, [pc, #64]	@ (8004a48 <MX_GPIO_Init+0x2f8>)
 8004a08:	f000 fc28 	bl	800525c <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_01_CS_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_01_CS_Pin;
 8004a0c:	2302      	movs	r3, #2
 8004a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a10:	2301      	movs	r3, #1
 8004a12:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a14:	2301      	movs	r3, #1
 8004a16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a18:	2303      	movs	r3, #3
 8004a1a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_01_CS_GPIO_Port, &GPIO_InitStruct);
 8004a1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004a20:	4619      	mov	r1, r3
 8004a22:	4809      	ldr	r0, [pc, #36]	@ (8004a48 <MX_GPIO_Init+0x2f8>)
 8004a24:	f000 fc1a 	bl	800525c <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_01_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_01_LED_Pin;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004a30:	2302      	movs	r3, #2
 8004a32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a34:	2303      	movs	r3, #3
 8004a36:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a38:	e014      	b.n	8004a64 <MX_GPIO_Init+0x314>
 8004a3a:	bf00      	nop
 8004a3c:	40023800 	.word	0x40023800
 8004a40:	40021000 	.word	0x40021000
 8004a44:	40022000 	.word	0x40022000
 8004a48:	40020800 	.word	0x40020800
 8004a4c:	40021400 	.word	0x40021400
 8004a50:	40020000 	.word	0x40020000
 8004a54:	40020400 	.word	0x40020400
 8004a58:	40021c00 	.word	0x40021c00
 8004a5c:	40021800 	.word	0x40021800
 8004a60:	40020c00 	.word	0x40020c00
  HAL_GPIO_Init(CELL12_TEMP_01_LED_GPIO_Port, &GPIO_InitStruct);
 8004a64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004a68:	4619      	mov	r1, r3
 8004a6a:	4845      	ldr	r0, [pc, #276]	@ (8004b80 <MX_GPIO_Init+0x430>)
 8004a6c:	f000 fbf6 	bl	800525c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004a70:	2302      	movs	r3, #2
 8004a72:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a74:	2301      	movs	r3, #1
 8004a76:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004a7c:	2302      	movs	r3, #2
 8004a7e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004a84:	4619      	mov	r1, r3
 8004a86:	483e      	ldr	r0, [pc, #248]	@ (8004b80 <MX_GPIO_Init+0x430>)
 8004a88:	f000 fbe8 	bl	800525c <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL11_TEMP_03_CS_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_03_CS_Pin;
 8004a8c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004a90:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a92:	2301      	movs	r3, #1
 8004a94:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a96:	2301      	movs	r3, #1
 8004a98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL11_TEMP_03_CS_GPIO_Port, &GPIO_InitStruct);
 8004a9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004aa2:	4619      	mov	r1, r3
 8004aa4:	4837      	ldr	r0, [pc, #220]	@ (8004b84 <MX_GPIO_Init+0x434>)
 8004aa6:	f000 fbd9 	bl	800525c <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_TEMP_03_LED_Pin CELL11_TEMP_02_LED_Pin CELL11_TEMP_01_LED_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_03_LED_Pin|CELL11_TEMP_02_LED_Pin|CELL11_TEMP_01_LED_Pin;
 8004aaa:	f44f 53a2 	mov.w	r3, #5184	@ 0x1440
 8004aae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004ab4:	2302      	movs	r3, #2
 8004ab6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ab8:	2303      	movs	r3, #3
 8004aba:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004abc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004ac0:	4619      	mov	r1, r3
 8004ac2:	4831      	ldr	r0, [pc, #196]	@ (8004b88 <MX_GPIO_Init+0x438>)
 8004ac4:	f000 fbca 	bl	800525c <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_TEMP_02_CS_Pin CELL11_TEMP_01_CS_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_02_CS_Pin|CELL11_TEMP_01_CS_Pin;
 8004ac8:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8004acc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004ada:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004ade:	4619      	mov	r1, r3
 8004ae0:	4829      	ldr	r0, [pc, #164]	@ (8004b88 <MX_GPIO_Init+0x438>)
 8004ae2:	f000 fbbb 	bl	800525c <HAL_GPIO_Init>

  /*Configure GPIO pins : DISPLAY_IO_1_Pin DISPLAY_IO_2_Pin BACKLIGHT_1_Pin BACKLIGHT_2_Pin
                           LED_09_Pin LED_04_Pin LED_08_Pin */
  GPIO_InitStruct.Pin = DISPLAY_IO_1_Pin|DISPLAY_IO_2_Pin|BACKLIGHT_1_Pin|BACKLIGHT_2_Pin
 8004ae6:	f24e 033c 	movw	r3, #57404	@ 0xe03c
 8004aea:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LED_09_Pin|LED_04_Pin|LED_08_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004aec:	2301      	movs	r3, #1
 8004aee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004af0:	2300      	movs	r3, #0
 8004af2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004af4:	2300      	movs	r3, #0
 8004af6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004af8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004afc:	4619      	mov	r1, r3
 8004afe:	4823      	ldr	r0, [pc, #140]	@ (8004b8c <MX_GPIO_Init+0x43c>)
 8004b00:	f000 fbac 	bl	800525c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_01_Pin LED_02_Pin */
  GPIO_InitStruct.Pin = LED_01_Pin|LED_02_Pin;
 8004b04:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8004b08:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b12:	2300      	movs	r3, #0
 8004b14:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004b16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004b1a:	4619      	mov	r1, r3
 8004b1c:	481a      	ldr	r0, [pc, #104]	@ (8004b88 <MX_GPIO_Init+0x438>)
 8004b1e:	f000 fb9d 	bl	800525c <HAL_GPIO_Init>

  /*Configure GPIO pins : DISPLAY_CS_Pin DISPLAY_CSD3_Pin */
  GPIO_InitStruct.Pin = DISPLAY_CS_Pin|DISPLAY_CSD3_Pin;
 8004b22:	230c      	movs	r3, #12
 8004b24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b26:	2301      	movs	r3, #1
 8004b28:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004b36:	4619      	mov	r1, r3
 8004b38:	4815      	ldr	r0, [pc, #84]	@ (8004b90 <MX_GPIO_Init+0x440>)
 8004b3a:	f000 fb8f 	bl	800525c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_03_Pin LED_07_Pin */
  GPIO_InitStruct.Pin = LED_03_Pin|LED_07_Pin;
 8004b3e:	2318      	movs	r3, #24
 8004b40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b42:	2301      	movs	r3, #1
 8004b44:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b46:	2300      	movs	r3, #0
 8004b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004b52:	4619      	mov	r1, r3
 8004b54:	480b      	ldr	r0, [pc, #44]	@ (8004b84 <MX_GPIO_Init+0x434>)
 8004b56:	f000 fb81 	bl	800525c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_06_Pin LED_05_Pin */
  GPIO_InitStruct.Pin = LED_06_Pin|LED_05_Pin;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b62:	2300      	movs	r3, #0
 8004b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b66:	2300      	movs	r3, #0
 8004b68:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004b6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004b6e:	4619      	mov	r1, r3
 8004b70:	4808      	ldr	r0, [pc, #32]	@ (8004b94 <MX_GPIO_Init+0x444>)
 8004b72:	f000 fb73 	bl	800525c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004b76:	bf00      	nop
 8004b78:	3738      	adds	r7, #56	@ 0x38
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
 8004b7e:	bf00      	nop
 8004b80:	40020000 	.word	0x40020000
 8004b84:	40020400 	.word	0x40020400
 8004b88:	40021c00 	.word	0x40021c00
 8004b8c:	40021800 	.word	0x40021800
 8004b90:	40020c00 	.word	0x40020c00
 8004b94:	40021000 	.word	0x40021000

08004b98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004b9c:	b672      	cpsid	i
}
 8004b9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004ba0:	bf00      	nop
 8004ba2:	e7fd      	b.n	8004ba0 <Error_Handler+0x8>

08004ba4 <mcu_spiTransfer>:


}

uint8_t mcu_spiTransfer(uint8_t busId, uint8_t csGPIOId, uint8_t count, uint8_t* txBuf, uint8_t* rxBuf)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b084      	sub	sp, #16
 8004ba8:	af02      	add	r7, sp, #8
 8004baa:	603b      	str	r3, [r7, #0]
 8004bac:	4603      	mov	r3, r0
 8004bae:	71fb      	strb	r3, [r7, #7]
 8004bb0:	460b      	mov	r3, r1
 8004bb2:	71bb      	strb	r3, [r7, #6]
 8004bb4:	4613      	mov	r3, r2
 8004bb6:	717b      	strb	r3, [r7, #5]



//    HAL_SPI_TransmitReceive(&hspi2, txBuf, rxBuf, count, HAL_MAX_DELAY);

    HAL_SPI_TransmitReceive(&hspi1, txBuf, rxBuf, count, HAL_MAX_DELAY);
 8004bb8:	797b      	ldrb	r3, [r7, #5]
 8004bba:	b29b      	uxth	r3, r3
 8004bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8004bc0:	9200      	str	r2, [sp, #0]
 8004bc2:	693a      	ldr	r2, [r7, #16]
 8004bc4:	6839      	ldr	r1, [r7, #0]
 8004bc6:	4804      	ldr	r0, [pc, #16]	@ (8004bd8 <mcu_spiTransfer+0x34>)
 8004bc8:	f002 fc0f 	bl	80073ea <HAL_SPI_TransmitReceive>

    /*
     *  Add MCU specific return code for error handling
     */

    return (0);
 8004bcc:	2300      	movs	r3, #0
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3708      	adds	r7, #8
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	200009f4 	.word	0x200009f4

08004bdc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b083      	sub	sp, #12
 8004be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004be2:	2300      	movs	r3, #0
 8004be4:	607b      	str	r3, [r7, #4]
 8004be6:	4b10      	ldr	r3, [pc, #64]	@ (8004c28 <HAL_MspInit+0x4c>)
 8004be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bea:	4a0f      	ldr	r2, [pc, #60]	@ (8004c28 <HAL_MspInit+0x4c>)
 8004bec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004bf0:	6453      	str	r3, [r2, #68]	@ 0x44
 8004bf2:	4b0d      	ldr	r3, [pc, #52]	@ (8004c28 <HAL_MspInit+0x4c>)
 8004bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bf6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004bfa:	607b      	str	r3, [r7, #4]
 8004bfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004bfe:	2300      	movs	r3, #0
 8004c00:	603b      	str	r3, [r7, #0]
 8004c02:	4b09      	ldr	r3, [pc, #36]	@ (8004c28 <HAL_MspInit+0x4c>)
 8004c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c06:	4a08      	ldr	r2, [pc, #32]	@ (8004c28 <HAL_MspInit+0x4c>)
 8004c08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c0e:	4b06      	ldr	r3, [pc, #24]	@ (8004c28 <HAL_MspInit+0x4c>)
 8004c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c16:	603b      	str	r3, [r7, #0]
 8004c18:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004c1a:	bf00      	nop
 8004c1c:	370c      	adds	r7, #12
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c24:	4770      	bx	lr
 8004c26:	bf00      	nop
 8004c28:	40023800 	.word	0x40023800

08004c2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b08c      	sub	sp, #48	@ 0x30
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c34:	f107 031c 	add.w	r3, r7, #28
 8004c38:	2200      	movs	r2, #0
 8004c3a:	601a      	str	r2, [r3, #0]
 8004c3c:	605a      	str	r2, [r3, #4]
 8004c3e:	609a      	str	r2, [r3, #8]
 8004c40:	60da      	str	r2, [r3, #12]
 8004c42:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a32      	ldr	r2, [pc, #200]	@ (8004d14 <HAL_I2C_MspInit+0xe8>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d12c      	bne.n	8004ca8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004c4e:	2300      	movs	r3, #0
 8004c50:	61bb      	str	r3, [r7, #24]
 8004c52:	4b31      	ldr	r3, [pc, #196]	@ (8004d18 <HAL_I2C_MspInit+0xec>)
 8004c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c56:	4a30      	ldr	r2, [pc, #192]	@ (8004d18 <HAL_I2C_MspInit+0xec>)
 8004c58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c5e:	4b2e      	ldr	r3, [pc, #184]	@ (8004d18 <HAL_I2C_MspInit+0xec>)
 8004c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c66:	61bb      	str	r3, [r7, #24]
 8004c68:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PH4     ------> I2C2_SCL
    PH5     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004c6a:	2330      	movs	r3, #48	@ 0x30
 8004c6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c6e:	2312      	movs	r3, #18
 8004c70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c72:	2300      	movs	r3, #0
 8004c74:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c76:	2303      	movs	r3, #3
 8004c78:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004c7a:	2304      	movs	r3, #4
 8004c7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004c7e:	f107 031c 	add.w	r3, r7, #28
 8004c82:	4619      	mov	r1, r3
 8004c84:	4825      	ldr	r0, [pc, #148]	@ (8004d1c <HAL_I2C_MspInit+0xf0>)
 8004c86:	f000 fae9 	bl	800525c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	617b      	str	r3, [r7, #20]
 8004c8e:	4b22      	ldr	r3, [pc, #136]	@ (8004d18 <HAL_I2C_MspInit+0xec>)
 8004c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c92:	4a21      	ldr	r2, [pc, #132]	@ (8004d18 <HAL_I2C_MspInit+0xec>)
 8004c94:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004c98:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c9a:	4b1f      	ldr	r3, [pc, #124]	@ (8004d18 <HAL_I2C_MspInit+0xec>)
 8004c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ca2:	617b      	str	r3, [r7, #20]
 8004ca4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8004ca6:	e031      	b.n	8004d0c <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C3)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a1c      	ldr	r2, [pc, #112]	@ (8004d20 <HAL_I2C_MspInit+0xf4>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d12c      	bne.n	8004d0c <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	613b      	str	r3, [r7, #16]
 8004cb6:	4b18      	ldr	r3, [pc, #96]	@ (8004d18 <HAL_I2C_MspInit+0xec>)
 8004cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cba:	4a17      	ldr	r2, [pc, #92]	@ (8004d18 <HAL_I2C_MspInit+0xec>)
 8004cbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8004cc2:	4b15      	ldr	r3, [pc, #84]	@ (8004d18 <HAL_I2C_MspInit+0xec>)
 8004cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cca:	613b      	str	r3, [r7, #16]
 8004ccc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8004cce:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8004cd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004cd4:	2312      	movs	r3, #18
 8004cd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cdc:	2303      	movs	r3, #3
 8004cde:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004ce0:	2304      	movs	r3, #4
 8004ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004ce4:	f107 031c 	add.w	r3, r7, #28
 8004ce8:	4619      	mov	r1, r3
 8004cea:	480c      	ldr	r0, [pc, #48]	@ (8004d1c <HAL_I2C_MspInit+0xf0>)
 8004cec:	f000 fab6 	bl	800525c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	60fb      	str	r3, [r7, #12]
 8004cf4:	4b08      	ldr	r3, [pc, #32]	@ (8004d18 <HAL_I2C_MspInit+0xec>)
 8004cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf8:	4a07      	ldr	r2, [pc, #28]	@ (8004d18 <HAL_I2C_MspInit+0xec>)
 8004cfa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004cfe:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d00:	4b05      	ldr	r3, [pc, #20]	@ (8004d18 <HAL_I2C_MspInit+0xec>)
 8004d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d04:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d08:	60fb      	str	r3, [r7, #12]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
}
 8004d0c:	bf00      	nop
 8004d0e:	3730      	adds	r7, #48	@ 0x30
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}
 8004d14:	40005800 	.word	0x40005800
 8004d18:	40023800 	.word	0x40023800
 8004d1c:	40021c00 	.word	0x40021c00
 8004d20:	40005c00 	.word	0x40005c00

08004d24 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b08e      	sub	sp, #56	@ 0x38
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d30:	2200      	movs	r2, #0
 8004d32:	601a      	str	r2, [r3, #0]
 8004d34:	605a      	str	r2, [r3, #4]
 8004d36:	609a      	str	r2, [r3, #8]
 8004d38:	60da      	str	r2, [r3, #12]
 8004d3a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a4b      	ldr	r2, [pc, #300]	@ (8004e70 <HAL_SPI_MspInit+0x14c>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d12c      	bne.n	8004da0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004d46:	2300      	movs	r3, #0
 8004d48:	623b      	str	r3, [r7, #32]
 8004d4a:	4b4a      	ldr	r3, [pc, #296]	@ (8004e74 <HAL_SPI_MspInit+0x150>)
 8004d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d4e:	4a49      	ldr	r2, [pc, #292]	@ (8004e74 <HAL_SPI_MspInit+0x150>)
 8004d50:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004d54:	6453      	str	r3, [r2, #68]	@ 0x44
 8004d56:	4b47      	ldr	r3, [pc, #284]	@ (8004e74 <HAL_SPI_MspInit+0x150>)
 8004d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d5e:	623b      	str	r3, [r7, #32]
 8004d60:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d62:	2300      	movs	r3, #0
 8004d64:	61fb      	str	r3, [r7, #28]
 8004d66:	4b43      	ldr	r3, [pc, #268]	@ (8004e74 <HAL_SPI_MspInit+0x150>)
 8004d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d6a:	4a42      	ldr	r2, [pc, #264]	@ (8004e74 <HAL_SPI_MspInit+0x150>)
 8004d6c:	f043 0301 	orr.w	r3, r3, #1
 8004d70:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d72:	4b40      	ldr	r3, [pc, #256]	@ (8004e74 <HAL_SPI_MspInit+0x150>)
 8004d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d76:	f003 0301 	and.w	r3, r3, #1
 8004d7a:	61fb      	str	r3, [r7, #28]
 8004d7c:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004d7e:	23e0      	movs	r3, #224	@ 0xe0
 8004d80:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d82:	2302      	movs	r3, #2
 8004d84:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d86:	2300      	movs	r3, #0
 8004d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004d8e:	2305      	movs	r3, #5
 8004d90:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d96:	4619      	mov	r1, r3
 8004d98:	4837      	ldr	r0, [pc, #220]	@ (8004e78 <HAL_SPI_MspInit+0x154>)
 8004d9a:	f000 fa5f 	bl	800525c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8004d9e:	e063      	b.n	8004e68 <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI2)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a35      	ldr	r2, [pc, #212]	@ (8004e7c <HAL_SPI_MspInit+0x158>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d12c      	bne.n	8004e04 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004daa:	2300      	movs	r3, #0
 8004dac:	61bb      	str	r3, [r7, #24]
 8004dae:	4b31      	ldr	r3, [pc, #196]	@ (8004e74 <HAL_SPI_MspInit+0x150>)
 8004db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004db2:	4a30      	ldr	r2, [pc, #192]	@ (8004e74 <HAL_SPI_MspInit+0x150>)
 8004db4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004db8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004dba:	4b2e      	ldr	r3, [pc, #184]	@ (8004e74 <HAL_SPI_MspInit+0x150>)
 8004dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004dc2:	61bb      	str	r3, [r7, #24]
 8004dc4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	617b      	str	r3, [r7, #20]
 8004dca:	4b2a      	ldr	r3, [pc, #168]	@ (8004e74 <HAL_SPI_MspInit+0x150>)
 8004dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dce:	4a29      	ldr	r2, [pc, #164]	@ (8004e74 <HAL_SPI_MspInit+0x150>)
 8004dd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004dd6:	4b27      	ldr	r3, [pc, #156]	@ (8004e74 <HAL_SPI_MspInit+0x150>)
 8004dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dde:	617b      	str	r3, [r7, #20]
 8004de0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8004de2:	230e      	movs	r3, #14
 8004de4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004de6:	2302      	movs	r3, #2
 8004de8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dea:	2300      	movs	r3, #0
 8004dec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dee:	2303      	movs	r3, #3
 8004df0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004df2:	2305      	movs	r3, #5
 8004df4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004df6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004dfa:	4619      	mov	r1, r3
 8004dfc:	4820      	ldr	r0, [pc, #128]	@ (8004e80 <HAL_SPI_MspInit+0x15c>)
 8004dfe:	f000 fa2d 	bl	800525c <HAL_GPIO_Init>
}
 8004e02:	e031      	b.n	8004e68 <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI3)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a1e      	ldr	r2, [pc, #120]	@ (8004e84 <HAL_SPI_MspInit+0x160>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d12c      	bne.n	8004e68 <HAL_SPI_MspInit+0x144>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004e0e:	2300      	movs	r3, #0
 8004e10:	613b      	str	r3, [r7, #16]
 8004e12:	4b18      	ldr	r3, [pc, #96]	@ (8004e74 <HAL_SPI_MspInit+0x150>)
 8004e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e16:	4a17      	ldr	r2, [pc, #92]	@ (8004e74 <HAL_SPI_MspInit+0x150>)
 8004e18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e1e:	4b15      	ldr	r3, [pc, #84]	@ (8004e74 <HAL_SPI_MspInit+0x150>)
 8004e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e22:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e26:	613b      	str	r3, [r7, #16]
 8004e28:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	60fb      	str	r3, [r7, #12]
 8004e2e:	4b11      	ldr	r3, [pc, #68]	@ (8004e74 <HAL_SPI_MspInit+0x150>)
 8004e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e32:	4a10      	ldr	r2, [pc, #64]	@ (8004e74 <HAL_SPI_MspInit+0x150>)
 8004e34:	f043 0304 	orr.w	r3, r3, #4
 8004e38:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e3a:	4b0e      	ldr	r3, [pc, #56]	@ (8004e74 <HAL_SPI_MspInit+0x150>)
 8004e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e3e:	f003 0304 	and.w	r3, r3, #4
 8004e42:	60fb      	str	r3, [r7, #12]
 8004e44:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8004e46:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8004e4a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e4c:	2302      	movs	r3, #2
 8004e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e50:	2300      	movs	r3, #0
 8004e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e54:	2303      	movs	r3, #3
 8004e56:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004e58:	2306      	movs	r3, #6
 8004e5a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004e5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004e60:	4619      	mov	r1, r3
 8004e62:	4809      	ldr	r0, [pc, #36]	@ (8004e88 <HAL_SPI_MspInit+0x164>)
 8004e64:	f000 f9fa 	bl	800525c <HAL_GPIO_Init>
}
 8004e68:	bf00      	nop
 8004e6a:	3738      	adds	r7, #56	@ 0x38
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	40013000 	.word	0x40013000
 8004e74:	40023800 	.word	0x40023800
 8004e78:	40020000 	.word	0x40020000
 8004e7c:	40003800 	.word	0x40003800
 8004e80:	40022000 	.word	0x40022000
 8004e84:	40003c00 	.word	0x40003c00
 8004e88:	40020800 	.word	0x40020800

08004e8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004e90:	bf00      	nop
 8004e92:	e7fd      	b.n	8004e90 <NMI_Handler+0x4>

08004e94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e94:	b480      	push	{r7}
 8004e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e98:	bf00      	nop
 8004e9a:	e7fd      	b.n	8004e98 <HardFault_Handler+0x4>

08004e9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ea0:	bf00      	nop
 8004ea2:	e7fd      	b.n	8004ea0 <MemManage_Handler+0x4>

08004ea4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004ea8:	bf00      	nop
 8004eaa:	e7fd      	b.n	8004ea8 <BusFault_Handler+0x4>

08004eac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004eac:	b480      	push	{r7}
 8004eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004eb0:	bf00      	nop
 8004eb2:	e7fd      	b.n	8004eb0 <UsageFault_Handler+0x4>

08004eb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004eb8:	bf00      	nop
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr

08004ec2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004ec2:	b480      	push	{r7}
 8004ec4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004ec6:	bf00      	nop
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr

08004ed0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004ed4:	bf00      	nop
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr

08004ede <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004ede:	b580      	push	{r7, lr}
 8004ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004ee2:	f000 f891 	bl	8005008 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004ee6:	bf00      	nop
 8004ee8:	bd80      	pop	{r7, pc}
	...

08004eec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004eec:	b480      	push	{r7}
 8004eee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004ef0:	4b06      	ldr	r3, [pc, #24]	@ (8004f0c <SystemInit+0x20>)
 8004ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ef6:	4a05      	ldr	r2, [pc, #20]	@ (8004f0c <SystemInit+0x20>)
 8004ef8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004efc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004f00:	bf00      	nop
 8004f02:	46bd      	mov	sp, r7
 8004f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f08:	4770      	bx	lr
 8004f0a:	bf00      	nop
 8004f0c:	e000ed00 	.word	0xe000ed00

08004f10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8004f10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004f48 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004f14:	f7ff ffea 	bl	8004eec <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004f18:	480c      	ldr	r0, [pc, #48]	@ (8004f4c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004f1a:	490d      	ldr	r1, [pc, #52]	@ (8004f50 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004f1c:	4a0d      	ldr	r2, [pc, #52]	@ (8004f54 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004f1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004f20:	e002      	b.n	8004f28 <LoopCopyDataInit>

08004f22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004f22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004f24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004f26:	3304      	adds	r3, #4

08004f28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004f28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004f2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004f2c:	d3f9      	bcc.n	8004f22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004f2e:	4a0a      	ldr	r2, [pc, #40]	@ (8004f58 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004f30:	4c0a      	ldr	r4, [pc, #40]	@ (8004f5c <LoopFillZerobss+0x22>)
  movs r3, #0
 8004f32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f34:	e001      	b.n	8004f3a <LoopFillZerobss>

08004f36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f38:	3204      	adds	r2, #4

08004f3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f3c:	d3fb      	bcc.n	8004f36 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8004f3e:	f002 fce1 	bl	8007904 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004f42:	f7ff f801 	bl	8003f48 <main>
  bx  lr    
 8004f46:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8004f48:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8004f4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004f50:	2000048c 	.word	0x2000048c
  ldr r2, =_sidata
 8004f54:	080086e4 	.word	0x080086e4
  ldr r2, =_sbss
 8004f58:	2000048c 	.word	0x2000048c
  ldr r4, =_ebss
 8004f5c:	20000b00 	.word	0x20000b00

08004f60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004f60:	e7fe      	b.n	8004f60 <ADC_IRQHandler>
	...

08004f64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004f68:	4b0e      	ldr	r3, [pc, #56]	@ (8004fa4 <HAL_Init+0x40>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a0d      	ldr	r2, [pc, #52]	@ (8004fa4 <HAL_Init+0x40>)
 8004f6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004f74:	4b0b      	ldr	r3, [pc, #44]	@ (8004fa4 <HAL_Init+0x40>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a0a      	ldr	r2, [pc, #40]	@ (8004fa4 <HAL_Init+0x40>)
 8004f7a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004f7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004f80:	4b08      	ldr	r3, [pc, #32]	@ (8004fa4 <HAL_Init+0x40>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a07      	ldr	r2, [pc, #28]	@ (8004fa4 <HAL_Init+0x40>)
 8004f86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004f8c:	2003      	movs	r0, #3
 8004f8e:	f000 f931 	bl	80051f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004f92:	200f      	movs	r0, #15
 8004f94:	f000 f808 	bl	8004fa8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004f98:	f7ff fe20 	bl	8004bdc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004f9c:	2300      	movs	r3, #0
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	40023c00 	.word	0x40023c00

08004fa8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b082      	sub	sp, #8
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004fb0:	4b12      	ldr	r3, [pc, #72]	@ (8004ffc <HAL_InitTick+0x54>)
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	4b12      	ldr	r3, [pc, #72]	@ (8005000 <HAL_InitTick+0x58>)
 8004fb6:	781b      	ldrb	r3, [r3, #0]
 8004fb8:	4619      	mov	r1, r3
 8004fba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004fbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8004fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f000 f93b 	bl	8005242 <HAL_SYSTICK_Config>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d001      	beq.n	8004fd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e00e      	b.n	8004ff4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2b0f      	cmp	r3, #15
 8004fda:	d80a      	bhi.n	8004ff2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004fdc:	2200      	movs	r2, #0
 8004fde:	6879      	ldr	r1, [r7, #4]
 8004fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8004fe4:	f000 f911 	bl	800520a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004fe8:	4a06      	ldr	r2, [pc, #24]	@ (8005004 <HAL_InitTick+0x5c>)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	e000      	b.n	8004ff4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	3708      	adds	r7, #8
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}
 8004ffc:	20000480 	.word	0x20000480
 8005000:	20000488 	.word	0x20000488
 8005004:	20000484 	.word	0x20000484

08005008 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005008:	b480      	push	{r7}
 800500a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800500c:	4b06      	ldr	r3, [pc, #24]	@ (8005028 <HAL_IncTick+0x20>)
 800500e:	781b      	ldrb	r3, [r3, #0]
 8005010:	461a      	mov	r2, r3
 8005012:	4b06      	ldr	r3, [pc, #24]	@ (800502c <HAL_IncTick+0x24>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4413      	add	r3, r2
 8005018:	4a04      	ldr	r2, [pc, #16]	@ (800502c <HAL_IncTick+0x24>)
 800501a:	6013      	str	r3, [r2, #0]
}
 800501c:	bf00      	nop
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr
 8005026:	bf00      	nop
 8005028:	20000488 	.word	0x20000488
 800502c:	20000afc 	.word	0x20000afc

08005030 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005030:	b480      	push	{r7}
 8005032:	af00      	add	r7, sp, #0
  return uwTick;
 8005034:	4b03      	ldr	r3, [pc, #12]	@ (8005044 <HAL_GetTick+0x14>)
 8005036:	681b      	ldr	r3, [r3, #0]
}
 8005038:	4618      	mov	r0, r3
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop
 8005044:	20000afc 	.word	0x20000afc

08005048 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005050:	f7ff ffee 	bl	8005030 <HAL_GetTick>
 8005054:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005060:	d005      	beq.n	800506e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005062:	4b0a      	ldr	r3, [pc, #40]	@ (800508c <HAL_Delay+0x44>)
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	461a      	mov	r2, r3
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	4413      	add	r3, r2
 800506c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800506e:	bf00      	nop
 8005070:	f7ff ffde 	bl	8005030 <HAL_GetTick>
 8005074:	4602      	mov	r2, r0
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	1ad3      	subs	r3, r2, r3
 800507a:	68fa      	ldr	r2, [r7, #12]
 800507c:	429a      	cmp	r2, r3
 800507e:	d8f7      	bhi.n	8005070 <HAL_Delay+0x28>
  {
  }
}
 8005080:	bf00      	nop
 8005082:	bf00      	nop
 8005084:	3710      	adds	r7, #16
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	20000488 	.word	0x20000488

08005090 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005090:	b480      	push	{r7}
 8005092:	b085      	sub	sp, #20
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	f003 0307 	and.w	r3, r3, #7
 800509e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80050a0:	4b0c      	ldr	r3, [pc, #48]	@ (80050d4 <__NVIC_SetPriorityGrouping+0x44>)
 80050a2:	68db      	ldr	r3, [r3, #12]
 80050a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80050a6:	68ba      	ldr	r2, [r7, #8]
 80050a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80050ac:	4013      	ands	r3, r2
 80050ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80050b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80050bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80050c2:	4a04      	ldr	r2, [pc, #16]	@ (80050d4 <__NVIC_SetPriorityGrouping+0x44>)
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	60d3      	str	r3, [r2, #12]
}
 80050c8:	bf00      	nop
 80050ca:	3714      	adds	r7, #20
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr
 80050d4:	e000ed00 	.word	0xe000ed00

080050d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80050d8:	b480      	push	{r7}
 80050da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80050dc:	4b04      	ldr	r3, [pc, #16]	@ (80050f0 <__NVIC_GetPriorityGrouping+0x18>)
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	0a1b      	lsrs	r3, r3, #8
 80050e2:	f003 0307 	and.w	r3, r3, #7
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr
 80050f0:	e000ed00 	.word	0xe000ed00

080050f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b083      	sub	sp, #12
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	4603      	mov	r3, r0
 80050fc:	6039      	str	r1, [r7, #0]
 80050fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005104:	2b00      	cmp	r3, #0
 8005106:	db0a      	blt.n	800511e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	b2da      	uxtb	r2, r3
 800510c:	490c      	ldr	r1, [pc, #48]	@ (8005140 <__NVIC_SetPriority+0x4c>)
 800510e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005112:	0112      	lsls	r2, r2, #4
 8005114:	b2d2      	uxtb	r2, r2
 8005116:	440b      	add	r3, r1
 8005118:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800511c:	e00a      	b.n	8005134 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	b2da      	uxtb	r2, r3
 8005122:	4908      	ldr	r1, [pc, #32]	@ (8005144 <__NVIC_SetPriority+0x50>)
 8005124:	79fb      	ldrb	r3, [r7, #7]
 8005126:	f003 030f 	and.w	r3, r3, #15
 800512a:	3b04      	subs	r3, #4
 800512c:	0112      	lsls	r2, r2, #4
 800512e:	b2d2      	uxtb	r2, r2
 8005130:	440b      	add	r3, r1
 8005132:	761a      	strb	r2, [r3, #24]
}
 8005134:	bf00      	nop
 8005136:	370c      	adds	r7, #12
 8005138:	46bd      	mov	sp, r7
 800513a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513e:	4770      	bx	lr
 8005140:	e000e100 	.word	0xe000e100
 8005144:	e000ed00 	.word	0xe000ed00

08005148 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005148:	b480      	push	{r7}
 800514a:	b089      	sub	sp, #36	@ 0x24
 800514c:	af00      	add	r7, sp, #0
 800514e:	60f8      	str	r0, [r7, #12]
 8005150:	60b9      	str	r1, [r7, #8]
 8005152:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f003 0307 	and.w	r3, r3, #7
 800515a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	f1c3 0307 	rsb	r3, r3, #7
 8005162:	2b04      	cmp	r3, #4
 8005164:	bf28      	it	cs
 8005166:	2304      	movcs	r3, #4
 8005168:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800516a:	69fb      	ldr	r3, [r7, #28]
 800516c:	3304      	adds	r3, #4
 800516e:	2b06      	cmp	r3, #6
 8005170:	d902      	bls.n	8005178 <NVIC_EncodePriority+0x30>
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	3b03      	subs	r3, #3
 8005176:	e000      	b.n	800517a <NVIC_EncodePriority+0x32>
 8005178:	2300      	movs	r3, #0
 800517a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800517c:	f04f 32ff 	mov.w	r2, #4294967295
 8005180:	69bb      	ldr	r3, [r7, #24]
 8005182:	fa02 f303 	lsl.w	r3, r2, r3
 8005186:	43da      	mvns	r2, r3
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	401a      	ands	r2, r3
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005190:	f04f 31ff 	mov.w	r1, #4294967295
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	fa01 f303 	lsl.w	r3, r1, r3
 800519a:	43d9      	mvns	r1, r3
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051a0:	4313      	orrs	r3, r2
         );
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3724      	adds	r7, #36	@ 0x24
 80051a6:	46bd      	mov	sp, r7
 80051a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ac:	4770      	bx	lr
	...

080051b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b082      	sub	sp, #8
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	3b01      	subs	r3, #1
 80051bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051c0:	d301      	bcc.n	80051c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80051c2:	2301      	movs	r3, #1
 80051c4:	e00f      	b.n	80051e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80051c6:	4a0a      	ldr	r2, [pc, #40]	@ (80051f0 <SysTick_Config+0x40>)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	3b01      	subs	r3, #1
 80051cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80051ce:	210f      	movs	r1, #15
 80051d0:	f04f 30ff 	mov.w	r0, #4294967295
 80051d4:	f7ff ff8e 	bl	80050f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80051d8:	4b05      	ldr	r3, [pc, #20]	@ (80051f0 <SysTick_Config+0x40>)
 80051da:	2200      	movs	r2, #0
 80051dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80051de:	4b04      	ldr	r3, [pc, #16]	@ (80051f0 <SysTick_Config+0x40>)
 80051e0:	2207      	movs	r2, #7
 80051e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3708      	adds	r7, #8
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	e000e010 	.word	0xe000e010

080051f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b082      	sub	sp, #8
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80051fc:	6878      	ldr	r0, [r7, #4]
 80051fe:	f7ff ff47 	bl	8005090 <__NVIC_SetPriorityGrouping>
}
 8005202:	bf00      	nop
 8005204:	3708      	adds	r7, #8
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}

0800520a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800520a:	b580      	push	{r7, lr}
 800520c:	b086      	sub	sp, #24
 800520e:	af00      	add	r7, sp, #0
 8005210:	4603      	mov	r3, r0
 8005212:	60b9      	str	r1, [r7, #8]
 8005214:	607a      	str	r2, [r7, #4]
 8005216:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005218:	2300      	movs	r3, #0
 800521a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800521c:	f7ff ff5c 	bl	80050d8 <__NVIC_GetPriorityGrouping>
 8005220:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005222:	687a      	ldr	r2, [r7, #4]
 8005224:	68b9      	ldr	r1, [r7, #8]
 8005226:	6978      	ldr	r0, [r7, #20]
 8005228:	f7ff ff8e 	bl	8005148 <NVIC_EncodePriority>
 800522c:	4602      	mov	r2, r0
 800522e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005232:	4611      	mov	r1, r2
 8005234:	4618      	mov	r0, r3
 8005236:	f7ff ff5d 	bl	80050f4 <__NVIC_SetPriority>
}
 800523a:	bf00      	nop
 800523c:	3718      	adds	r7, #24
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}

08005242 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005242:	b580      	push	{r7, lr}
 8005244:	b082      	sub	sp, #8
 8005246:	af00      	add	r7, sp, #0
 8005248:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f7ff ffb0 	bl	80051b0 <SysTick_Config>
 8005250:	4603      	mov	r3, r0
}
 8005252:	4618      	mov	r0, r3
 8005254:	3708      	adds	r7, #8
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
	...

0800525c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800525c:	b480      	push	{r7}
 800525e:	b089      	sub	sp, #36	@ 0x24
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005266:	2300      	movs	r3, #0
 8005268:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800526a:	2300      	movs	r3, #0
 800526c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800526e:	2300      	movs	r3, #0
 8005270:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005272:	2300      	movs	r3, #0
 8005274:	61fb      	str	r3, [r7, #28]
 8005276:	e177      	b.n	8005568 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005278:	2201      	movs	r2, #1
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	fa02 f303 	lsl.w	r3, r2, r3
 8005280:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	697a      	ldr	r2, [r7, #20]
 8005288:	4013      	ands	r3, r2
 800528a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800528c:	693a      	ldr	r2, [r7, #16]
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	429a      	cmp	r2, r3
 8005292:	f040 8166 	bne.w	8005562 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	f003 0303 	and.w	r3, r3, #3
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d005      	beq.n	80052ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80052aa:	2b02      	cmp	r3, #2
 80052ac:	d130      	bne.n	8005310 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	005b      	lsls	r3, r3, #1
 80052b8:	2203      	movs	r2, #3
 80052ba:	fa02 f303 	lsl.w	r3, r2, r3
 80052be:	43db      	mvns	r3, r3
 80052c0:	69ba      	ldr	r2, [r7, #24]
 80052c2:	4013      	ands	r3, r2
 80052c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	68da      	ldr	r2, [r3, #12]
 80052ca:	69fb      	ldr	r3, [r7, #28]
 80052cc:	005b      	lsls	r3, r3, #1
 80052ce:	fa02 f303 	lsl.w	r3, r2, r3
 80052d2:	69ba      	ldr	r2, [r7, #24]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	69ba      	ldr	r2, [r7, #24]
 80052dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80052e4:	2201      	movs	r2, #1
 80052e6:	69fb      	ldr	r3, [r7, #28]
 80052e8:	fa02 f303 	lsl.w	r3, r2, r3
 80052ec:	43db      	mvns	r3, r3
 80052ee:	69ba      	ldr	r2, [r7, #24]
 80052f0:	4013      	ands	r3, r2
 80052f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	091b      	lsrs	r3, r3, #4
 80052fa:	f003 0201 	and.w	r2, r3, #1
 80052fe:	69fb      	ldr	r3, [r7, #28]
 8005300:	fa02 f303 	lsl.w	r3, r2, r3
 8005304:	69ba      	ldr	r2, [r7, #24]
 8005306:	4313      	orrs	r3, r2
 8005308:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	69ba      	ldr	r2, [r7, #24]
 800530e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	f003 0303 	and.w	r3, r3, #3
 8005318:	2b03      	cmp	r3, #3
 800531a:	d017      	beq.n	800534c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005322:	69fb      	ldr	r3, [r7, #28]
 8005324:	005b      	lsls	r3, r3, #1
 8005326:	2203      	movs	r2, #3
 8005328:	fa02 f303 	lsl.w	r3, r2, r3
 800532c:	43db      	mvns	r3, r3
 800532e:	69ba      	ldr	r2, [r7, #24]
 8005330:	4013      	ands	r3, r2
 8005332:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	689a      	ldr	r2, [r3, #8]
 8005338:	69fb      	ldr	r3, [r7, #28]
 800533a:	005b      	lsls	r3, r3, #1
 800533c:	fa02 f303 	lsl.w	r3, r2, r3
 8005340:	69ba      	ldr	r2, [r7, #24]
 8005342:	4313      	orrs	r3, r2
 8005344:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	69ba      	ldr	r2, [r7, #24]
 800534a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	f003 0303 	and.w	r3, r3, #3
 8005354:	2b02      	cmp	r3, #2
 8005356:	d123      	bne.n	80053a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005358:	69fb      	ldr	r3, [r7, #28]
 800535a:	08da      	lsrs	r2, r3, #3
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	3208      	adds	r2, #8
 8005360:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005364:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005366:	69fb      	ldr	r3, [r7, #28]
 8005368:	f003 0307 	and.w	r3, r3, #7
 800536c:	009b      	lsls	r3, r3, #2
 800536e:	220f      	movs	r2, #15
 8005370:	fa02 f303 	lsl.w	r3, r2, r3
 8005374:	43db      	mvns	r3, r3
 8005376:	69ba      	ldr	r2, [r7, #24]
 8005378:	4013      	ands	r3, r2
 800537a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	691a      	ldr	r2, [r3, #16]
 8005380:	69fb      	ldr	r3, [r7, #28]
 8005382:	f003 0307 	and.w	r3, r3, #7
 8005386:	009b      	lsls	r3, r3, #2
 8005388:	fa02 f303 	lsl.w	r3, r2, r3
 800538c:	69ba      	ldr	r2, [r7, #24]
 800538e:	4313      	orrs	r3, r2
 8005390:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005392:	69fb      	ldr	r3, [r7, #28]
 8005394:	08da      	lsrs	r2, r3, #3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	3208      	adds	r2, #8
 800539a:	69b9      	ldr	r1, [r7, #24]
 800539c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80053a6:	69fb      	ldr	r3, [r7, #28]
 80053a8:	005b      	lsls	r3, r3, #1
 80053aa:	2203      	movs	r2, #3
 80053ac:	fa02 f303 	lsl.w	r3, r2, r3
 80053b0:	43db      	mvns	r3, r3
 80053b2:	69ba      	ldr	r2, [r7, #24]
 80053b4:	4013      	ands	r3, r2
 80053b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	f003 0203 	and.w	r2, r3, #3
 80053c0:	69fb      	ldr	r3, [r7, #28]
 80053c2:	005b      	lsls	r3, r3, #1
 80053c4:	fa02 f303 	lsl.w	r3, r2, r3
 80053c8:	69ba      	ldr	r2, [r7, #24]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	69ba      	ldr	r2, [r7, #24]
 80053d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80053dc:	2b00      	cmp	r3, #0
 80053de:	f000 80c0 	beq.w	8005562 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053e2:	2300      	movs	r3, #0
 80053e4:	60fb      	str	r3, [r7, #12]
 80053e6:	4b66      	ldr	r3, [pc, #408]	@ (8005580 <HAL_GPIO_Init+0x324>)
 80053e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ea:	4a65      	ldr	r2, [pc, #404]	@ (8005580 <HAL_GPIO_Init+0x324>)
 80053ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80053f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80053f2:	4b63      	ldr	r3, [pc, #396]	@ (8005580 <HAL_GPIO_Init+0x324>)
 80053f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80053fa:	60fb      	str	r3, [r7, #12]
 80053fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80053fe:	4a61      	ldr	r2, [pc, #388]	@ (8005584 <HAL_GPIO_Init+0x328>)
 8005400:	69fb      	ldr	r3, [r7, #28]
 8005402:	089b      	lsrs	r3, r3, #2
 8005404:	3302      	adds	r3, #2
 8005406:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800540a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800540c:	69fb      	ldr	r3, [r7, #28]
 800540e:	f003 0303 	and.w	r3, r3, #3
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	220f      	movs	r2, #15
 8005416:	fa02 f303 	lsl.w	r3, r2, r3
 800541a:	43db      	mvns	r3, r3
 800541c:	69ba      	ldr	r2, [r7, #24]
 800541e:	4013      	ands	r3, r2
 8005420:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4a58      	ldr	r2, [pc, #352]	@ (8005588 <HAL_GPIO_Init+0x32c>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d037      	beq.n	800549a <HAL_GPIO_Init+0x23e>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	4a57      	ldr	r2, [pc, #348]	@ (800558c <HAL_GPIO_Init+0x330>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d031      	beq.n	8005496 <HAL_GPIO_Init+0x23a>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	4a56      	ldr	r2, [pc, #344]	@ (8005590 <HAL_GPIO_Init+0x334>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d02b      	beq.n	8005492 <HAL_GPIO_Init+0x236>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4a55      	ldr	r2, [pc, #340]	@ (8005594 <HAL_GPIO_Init+0x338>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d025      	beq.n	800548e <HAL_GPIO_Init+0x232>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	4a54      	ldr	r2, [pc, #336]	@ (8005598 <HAL_GPIO_Init+0x33c>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d01f      	beq.n	800548a <HAL_GPIO_Init+0x22e>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	4a53      	ldr	r2, [pc, #332]	@ (800559c <HAL_GPIO_Init+0x340>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d019      	beq.n	8005486 <HAL_GPIO_Init+0x22a>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	4a52      	ldr	r2, [pc, #328]	@ (80055a0 <HAL_GPIO_Init+0x344>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d013      	beq.n	8005482 <HAL_GPIO_Init+0x226>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	4a51      	ldr	r2, [pc, #324]	@ (80055a4 <HAL_GPIO_Init+0x348>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d00d      	beq.n	800547e <HAL_GPIO_Init+0x222>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	4a50      	ldr	r2, [pc, #320]	@ (80055a8 <HAL_GPIO_Init+0x34c>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d007      	beq.n	800547a <HAL_GPIO_Init+0x21e>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	4a4f      	ldr	r2, [pc, #316]	@ (80055ac <HAL_GPIO_Init+0x350>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d101      	bne.n	8005476 <HAL_GPIO_Init+0x21a>
 8005472:	2309      	movs	r3, #9
 8005474:	e012      	b.n	800549c <HAL_GPIO_Init+0x240>
 8005476:	230a      	movs	r3, #10
 8005478:	e010      	b.n	800549c <HAL_GPIO_Init+0x240>
 800547a:	2308      	movs	r3, #8
 800547c:	e00e      	b.n	800549c <HAL_GPIO_Init+0x240>
 800547e:	2307      	movs	r3, #7
 8005480:	e00c      	b.n	800549c <HAL_GPIO_Init+0x240>
 8005482:	2306      	movs	r3, #6
 8005484:	e00a      	b.n	800549c <HAL_GPIO_Init+0x240>
 8005486:	2305      	movs	r3, #5
 8005488:	e008      	b.n	800549c <HAL_GPIO_Init+0x240>
 800548a:	2304      	movs	r3, #4
 800548c:	e006      	b.n	800549c <HAL_GPIO_Init+0x240>
 800548e:	2303      	movs	r3, #3
 8005490:	e004      	b.n	800549c <HAL_GPIO_Init+0x240>
 8005492:	2302      	movs	r3, #2
 8005494:	e002      	b.n	800549c <HAL_GPIO_Init+0x240>
 8005496:	2301      	movs	r3, #1
 8005498:	e000      	b.n	800549c <HAL_GPIO_Init+0x240>
 800549a:	2300      	movs	r3, #0
 800549c:	69fa      	ldr	r2, [r7, #28]
 800549e:	f002 0203 	and.w	r2, r2, #3
 80054a2:	0092      	lsls	r2, r2, #2
 80054a4:	4093      	lsls	r3, r2
 80054a6:	69ba      	ldr	r2, [r7, #24]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80054ac:	4935      	ldr	r1, [pc, #212]	@ (8005584 <HAL_GPIO_Init+0x328>)
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	089b      	lsrs	r3, r3, #2
 80054b2:	3302      	adds	r3, #2
 80054b4:	69ba      	ldr	r2, [r7, #24]
 80054b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80054ba:	4b3d      	ldr	r3, [pc, #244]	@ (80055b0 <HAL_GPIO_Init+0x354>)
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	43db      	mvns	r3, r3
 80054c4:	69ba      	ldr	r2, [r7, #24]
 80054c6:	4013      	ands	r3, r2
 80054c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d003      	beq.n	80054de <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80054d6:	69ba      	ldr	r2, [r7, #24]
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	4313      	orrs	r3, r2
 80054dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80054de:	4a34      	ldr	r2, [pc, #208]	@ (80055b0 <HAL_GPIO_Init+0x354>)
 80054e0:	69bb      	ldr	r3, [r7, #24]
 80054e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80054e4:	4b32      	ldr	r3, [pc, #200]	@ (80055b0 <HAL_GPIO_Init+0x354>)
 80054e6:	68db      	ldr	r3, [r3, #12]
 80054e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	43db      	mvns	r3, r3
 80054ee:	69ba      	ldr	r2, [r7, #24]
 80054f0:	4013      	ands	r3, r2
 80054f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d003      	beq.n	8005508 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005500:	69ba      	ldr	r2, [r7, #24]
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	4313      	orrs	r3, r2
 8005506:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005508:	4a29      	ldr	r2, [pc, #164]	@ (80055b0 <HAL_GPIO_Init+0x354>)
 800550a:	69bb      	ldr	r3, [r7, #24]
 800550c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800550e:	4b28      	ldr	r3, [pc, #160]	@ (80055b0 <HAL_GPIO_Init+0x354>)
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	43db      	mvns	r3, r3
 8005518:	69ba      	ldr	r2, [r7, #24]
 800551a:	4013      	ands	r3, r2
 800551c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005526:	2b00      	cmp	r3, #0
 8005528:	d003      	beq.n	8005532 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800552a:	69ba      	ldr	r2, [r7, #24]
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	4313      	orrs	r3, r2
 8005530:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005532:	4a1f      	ldr	r2, [pc, #124]	@ (80055b0 <HAL_GPIO_Init+0x354>)
 8005534:	69bb      	ldr	r3, [r7, #24]
 8005536:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005538:	4b1d      	ldr	r3, [pc, #116]	@ (80055b0 <HAL_GPIO_Init+0x354>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	43db      	mvns	r3, r3
 8005542:	69ba      	ldr	r2, [r7, #24]
 8005544:	4013      	ands	r3, r2
 8005546:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005550:	2b00      	cmp	r3, #0
 8005552:	d003      	beq.n	800555c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005554:	69ba      	ldr	r2, [r7, #24]
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	4313      	orrs	r3, r2
 800555a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800555c:	4a14      	ldr	r2, [pc, #80]	@ (80055b0 <HAL_GPIO_Init+0x354>)
 800555e:	69bb      	ldr	r3, [r7, #24]
 8005560:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005562:	69fb      	ldr	r3, [r7, #28]
 8005564:	3301      	adds	r3, #1
 8005566:	61fb      	str	r3, [r7, #28]
 8005568:	69fb      	ldr	r3, [r7, #28]
 800556a:	2b0f      	cmp	r3, #15
 800556c:	f67f ae84 	bls.w	8005278 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005570:	bf00      	nop
 8005572:	bf00      	nop
 8005574:	3724      	adds	r7, #36	@ 0x24
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr
 800557e:	bf00      	nop
 8005580:	40023800 	.word	0x40023800
 8005584:	40013800 	.word	0x40013800
 8005588:	40020000 	.word	0x40020000
 800558c:	40020400 	.word	0x40020400
 8005590:	40020800 	.word	0x40020800
 8005594:	40020c00 	.word	0x40020c00
 8005598:	40021000 	.word	0x40021000
 800559c:	40021400 	.word	0x40021400
 80055a0:	40021800 	.word	0x40021800
 80055a4:	40021c00 	.word	0x40021c00
 80055a8:	40022000 	.word	0x40022000
 80055ac:	40022400 	.word	0x40022400
 80055b0:	40013c00 	.word	0x40013c00

080055b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b083      	sub	sp, #12
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	460b      	mov	r3, r1
 80055be:	807b      	strh	r3, [r7, #2]
 80055c0:	4613      	mov	r3, r2
 80055c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80055c4:	787b      	ldrb	r3, [r7, #1]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d003      	beq.n	80055d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80055ca:	887a      	ldrh	r2, [r7, #2]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80055d0:	e003      	b.n	80055da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80055d2:	887b      	ldrh	r3, [r7, #2]
 80055d4:	041a      	lsls	r2, r3, #16
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	619a      	str	r2, [r3, #24]
}
 80055da:	bf00      	nop
 80055dc:	370c      	adds	r7, #12
 80055de:	46bd      	mov	sp, r7
 80055e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e4:	4770      	bx	lr
	...

080055e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b084      	sub	sp, #16
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d101      	bne.n	80055fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e12b      	b.n	8005852 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005600:	b2db      	uxtb	r3, r3
 8005602:	2b00      	cmp	r3, #0
 8005604:	d106      	bne.n	8005614 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f7ff fb0c 	bl	8004c2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2224      	movs	r2, #36	@ 0x24
 8005618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f022 0201 	bic.w	r2, r2, #1
 800562a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800563a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800564a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800564c:	f001 fcec 	bl	8007028 <HAL_RCC_GetPCLK1Freq>
 8005650:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	4a81      	ldr	r2, [pc, #516]	@ (800585c <HAL_I2C_Init+0x274>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d807      	bhi.n	800566c <HAL_I2C_Init+0x84>
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	4a80      	ldr	r2, [pc, #512]	@ (8005860 <HAL_I2C_Init+0x278>)
 8005660:	4293      	cmp	r3, r2
 8005662:	bf94      	ite	ls
 8005664:	2301      	movls	r3, #1
 8005666:	2300      	movhi	r3, #0
 8005668:	b2db      	uxtb	r3, r3
 800566a:	e006      	b.n	800567a <HAL_I2C_Init+0x92>
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	4a7d      	ldr	r2, [pc, #500]	@ (8005864 <HAL_I2C_Init+0x27c>)
 8005670:	4293      	cmp	r3, r2
 8005672:	bf94      	ite	ls
 8005674:	2301      	movls	r3, #1
 8005676:	2300      	movhi	r3, #0
 8005678:	b2db      	uxtb	r3, r3
 800567a:	2b00      	cmp	r3, #0
 800567c:	d001      	beq.n	8005682 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e0e7      	b.n	8005852 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	4a78      	ldr	r2, [pc, #480]	@ (8005868 <HAL_I2C_Init+0x280>)
 8005686:	fba2 2303 	umull	r2, r3, r2, r3
 800568a:	0c9b      	lsrs	r3, r3, #18
 800568c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	68ba      	ldr	r2, [r7, #8]
 800569e:	430a      	orrs	r2, r1
 80056a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	6a1b      	ldr	r3, [r3, #32]
 80056a8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	4a6a      	ldr	r2, [pc, #424]	@ (800585c <HAL_I2C_Init+0x274>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d802      	bhi.n	80056bc <HAL_I2C_Init+0xd4>
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	3301      	adds	r3, #1
 80056ba:	e009      	b.n	80056d0 <HAL_I2C_Init+0xe8>
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80056c2:	fb02 f303 	mul.w	r3, r2, r3
 80056c6:	4a69      	ldr	r2, [pc, #420]	@ (800586c <HAL_I2C_Init+0x284>)
 80056c8:	fba2 2303 	umull	r2, r3, r2, r3
 80056cc:	099b      	lsrs	r3, r3, #6
 80056ce:	3301      	adds	r3, #1
 80056d0:	687a      	ldr	r2, [r7, #4]
 80056d2:	6812      	ldr	r2, [r2, #0]
 80056d4:	430b      	orrs	r3, r1
 80056d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	69db      	ldr	r3, [r3, #28]
 80056de:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80056e2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	495c      	ldr	r1, [pc, #368]	@ (800585c <HAL_I2C_Init+0x274>)
 80056ec:	428b      	cmp	r3, r1
 80056ee:	d819      	bhi.n	8005724 <HAL_I2C_Init+0x13c>
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	1e59      	subs	r1, r3, #1
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	005b      	lsls	r3, r3, #1
 80056fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80056fe:	1c59      	adds	r1, r3, #1
 8005700:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005704:	400b      	ands	r3, r1
 8005706:	2b00      	cmp	r3, #0
 8005708:	d00a      	beq.n	8005720 <HAL_I2C_Init+0x138>
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	1e59      	subs	r1, r3, #1
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	005b      	lsls	r3, r3, #1
 8005714:	fbb1 f3f3 	udiv	r3, r1, r3
 8005718:	3301      	adds	r3, #1
 800571a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800571e:	e051      	b.n	80057c4 <HAL_I2C_Init+0x1dc>
 8005720:	2304      	movs	r3, #4
 8005722:	e04f      	b.n	80057c4 <HAL_I2C_Init+0x1dc>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	689b      	ldr	r3, [r3, #8]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d111      	bne.n	8005750 <HAL_I2C_Init+0x168>
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	1e58      	subs	r0, r3, #1
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6859      	ldr	r1, [r3, #4]
 8005734:	460b      	mov	r3, r1
 8005736:	005b      	lsls	r3, r3, #1
 8005738:	440b      	add	r3, r1
 800573a:	fbb0 f3f3 	udiv	r3, r0, r3
 800573e:	3301      	adds	r3, #1
 8005740:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005744:	2b00      	cmp	r3, #0
 8005746:	bf0c      	ite	eq
 8005748:	2301      	moveq	r3, #1
 800574a:	2300      	movne	r3, #0
 800574c:	b2db      	uxtb	r3, r3
 800574e:	e012      	b.n	8005776 <HAL_I2C_Init+0x18e>
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	1e58      	subs	r0, r3, #1
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6859      	ldr	r1, [r3, #4]
 8005758:	460b      	mov	r3, r1
 800575a:	009b      	lsls	r3, r3, #2
 800575c:	440b      	add	r3, r1
 800575e:	0099      	lsls	r1, r3, #2
 8005760:	440b      	add	r3, r1
 8005762:	fbb0 f3f3 	udiv	r3, r0, r3
 8005766:	3301      	adds	r3, #1
 8005768:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800576c:	2b00      	cmp	r3, #0
 800576e:	bf0c      	ite	eq
 8005770:	2301      	moveq	r3, #1
 8005772:	2300      	movne	r3, #0
 8005774:	b2db      	uxtb	r3, r3
 8005776:	2b00      	cmp	r3, #0
 8005778:	d001      	beq.n	800577e <HAL_I2C_Init+0x196>
 800577a:	2301      	movs	r3, #1
 800577c:	e022      	b.n	80057c4 <HAL_I2C_Init+0x1dc>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d10e      	bne.n	80057a4 <HAL_I2C_Init+0x1bc>
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	1e58      	subs	r0, r3, #1
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6859      	ldr	r1, [r3, #4]
 800578e:	460b      	mov	r3, r1
 8005790:	005b      	lsls	r3, r3, #1
 8005792:	440b      	add	r3, r1
 8005794:	fbb0 f3f3 	udiv	r3, r0, r3
 8005798:	3301      	adds	r3, #1
 800579a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800579e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80057a2:	e00f      	b.n	80057c4 <HAL_I2C_Init+0x1dc>
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	1e58      	subs	r0, r3, #1
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6859      	ldr	r1, [r3, #4]
 80057ac:	460b      	mov	r3, r1
 80057ae:	009b      	lsls	r3, r3, #2
 80057b0:	440b      	add	r3, r1
 80057b2:	0099      	lsls	r1, r3, #2
 80057b4:	440b      	add	r3, r1
 80057b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80057ba:	3301      	adds	r3, #1
 80057bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057c0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80057c4:	6879      	ldr	r1, [r7, #4]
 80057c6:	6809      	ldr	r1, [r1, #0]
 80057c8:	4313      	orrs	r3, r2
 80057ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	69da      	ldr	r2, [r3, #28]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6a1b      	ldr	r3, [r3, #32]
 80057de:	431a      	orrs	r2, r3
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	430a      	orrs	r2, r1
 80057e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80057f2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80057f6:	687a      	ldr	r2, [r7, #4]
 80057f8:	6911      	ldr	r1, [r2, #16]
 80057fa:	687a      	ldr	r2, [r7, #4]
 80057fc:	68d2      	ldr	r2, [r2, #12]
 80057fe:	4311      	orrs	r1, r2
 8005800:	687a      	ldr	r2, [r7, #4]
 8005802:	6812      	ldr	r2, [r2, #0]
 8005804:	430b      	orrs	r3, r1
 8005806:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	68db      	ldr	r3, [r3, #12]
 800580e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	695a      	ldr	r2, [r3, #20]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	699b      	ldr	r3, [r3, #24]
 800581a:	431a      	orrs	r2, r3
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	430a      	orrs	r2, r1
 8005822:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f042 0201 	orr.w	r2, r2, #1
 8005832:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2220      	movs	r2, #32
 800583e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2200      	movs	r2, #0
 8005846:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	3710      	adds	r7, #16
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}
 800585a:	bf00      	nop
 800585c:	000186a0 	.word	0x000186a0
 8005860:	001e847f 	.word	0x001e847f
 8005864:	003d08ff 	.word	0x003d08ff
 8005868:	431bde83 	.word	0x431bde83
 800586c:	10624dd3 	.word	0x10624dd3

08005870 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b088      	sub	sp, #32
 8005874:	af02      	add	r7, sp, #8
 8005876:	60f8      	str	r0, [r7, #12]
 8005878:	4608      	mov	r0, r1
 800587a:	4611      	mov	r1, r2
 800587c:	461a      	mov	r2, r3
 800587e:	4603      	mov	r3, r0
 8005880:	817b      	strh	r3, [r7, #10]
 8005882:	460b      	mov	r3, r1
 8005884:	813b      	strh	r3, [r7, #8]
 8005886:	4613      	mov	r3, r2
 8005888:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800588a:	f7ff fbd1 	bl	8005030 <HAL_GetTick>
 800588e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005896:	b2db      	uxtb	r3, r3
 8005898:	2b20      	cmp	r3, #32
 800589a:	f040 80d9 	bne.w	8005a50 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	9300      	str	r3, [sp, #0]
 80058a2:	2319      	movs	r3, #25
 80058a4:	2201      	movs	r2, #1
 80058a6:	496d      	ldr	r1, [pc, #436]	@ (8005a5c <HAL_I2C_Mem_Write+0x1ec>)
 80058a8:	68f8      	ldr	r0, [r7, #12]
 80058aa:	f000 fc8b 	bl	80061c4 <I2C_WaitOnFlagUntilTimeout>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d001      	beq.n	80058b8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80058b4:	2302      	movs	r3, #2
 80058b6:	e0cc      	b.n	8005a52 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d101      	bne.n	80058c6 <HAL_I2C_Mem_Write+0x56>
 80058c2:	2302      	movs	r3, #2
 80058c4:	e0c5      	b.n	8005a52 <HAL_I2C_Mem_Write+0x1e2>
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2201      	movs	r2, #1
 80058ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f003 0301 	and.w	r3, r3, #1
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d007      	beq.n	80058ec <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f042 0201 	orr.w	r2, r2, #1
 80058ea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	681a      	ldr	r2, [r3, #0]
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80058fa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2221      	movs	r2, #33	@ 0x21
 8005900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2240      	movs	r2, #64	@ 0x40
 8005908:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2200      	movs	r2, #0
 8005910:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6a3a      	ldr	r2, [r7, #32]
 8005916:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800591c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005922:	b29a      	uxth	r2, r3
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	4a4d      	ldr	r2, [pc, #308]	@ (8005a60 <HAL_I2C_Mem_Write+0x1f0>)
 800592c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800592e:	88f8      	ldrh	r0, [r7, #6]
 8005930:	893a      	ldrh	r2, [r7, #8]
 8005932:	8979      	ldrh	r1, [r7, #10]
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	9301      	str	r3, [sp, #4]
 8005938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593a:	9300      	str	r3, [sp, #0]
 800593c:	4603      	mov	r3, r0
 800593e:	68f8      	ldr	r0, [r7, #12]
 8005940:	f000 fac2 	bl	8005ec8 <I2C_RequestMemoryWrite>
 8005944:	4603      	mov	r3, r0
 8005946:	2b00      	cmp	r3, #0
 8005948:	d052      	beq.n	80059f0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e081      	b.n	8005a52 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800594e:	697a      	ldr	r2, [r7, #20]
 8005950:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005952:	68f8      	ldr	r0, [r7, #12]
 8005954:	f000 fd50 	bl	80063f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005958:	4603      	mov	r3, r0
 800595a:	2b00      	cmp	r3, #0
 800595c:	d00d      	beq.n	800597a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005962:	2b04      	cmp	r3, #4
 8005964:	d107      	bne.n	8005976 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681a      	ldr	r2, [r3, #0]
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005974:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e06b      	b.n	8005a52 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800597e:	781a      	ldrb	r2, [r3, #0]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800598a:	1c5a      	adds	r2, r3, #1
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005994:	3b01      	subs	r3, #1
 8005996:	b29a      	uxth	r2, r3
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	3b01      	subs	r3, #1
 80059a4:	b29a      	uxth	r2, r3
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	695b      	ldr	r3, [r3, #20]
 80059b0:	f003 0304 	and.w	r3, r3, #4
 80059b4:	2b04      	cmp	r3, #4
 80059b6:	d11b      	bne.n	80059f0 <HAL_I2C_Mem_Write+0x180>
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d017      	beq.n	80059f0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059c4:	781a      	ldrb	r2, [r3, #0]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059d0:	1c5a      	adds	r2, r3, #1
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059da:	3b01      	subs	r3, #1
 80059dc:	b29a      	uxth	r2, r3
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059e6:	b29b      	uxth	r3, r3
 80059e8:	3b01      	subs	r3, #1
 80059ea:	b29a      	uxth	r2, r3
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d1aa      	bne.n	800594e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059f8:	697a      	ldr	r2, [r7, #20]
 80059fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059fc:	68f8      	ldr	r0, [r7, #12]
 80059fe:	f000 fd43 	bl	8006488 <I2C_WaitOnBTFFlagUntilTimeout>
 8005a02:	4603      	mov	r3, r0
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d00d      	beq.n	8005a24 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a0c:	2b04      	cmp	r3, #4
 8005a0e:	d107      	bne.n	8005a20 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a1e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005a20:	2301      	movs	r3, #1
 8005a22:	e016      	b.n	8005a52 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	681a      	ldr	r2, [r3, #0]
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2220      	movs	r2, #32
 8005a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2200      	movs	r2, #0
 8005a48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	e000      	b.n	8005a52 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005a50:	2302      	movs	r3, #2
  }
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3718      	adds	r7, #24
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}
 8005a5a:	bf00      	nop
 8005a5c:	00100002 	.word	0x00100002
 8005a60:	ffff0000 	.word	0xffff0000

08005a64 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b08c      	sub	sp, #48	@ 0x30
 8005a68:	af02      	add	r7, sp, #8
 8005a6a:	60f8      	str	r0, [r7, #12]
 8005a6c:	4608      	mov	r0, r1
 8005a6e:	4611      	mov	r1, r2
 8005a70:	461a      	mov	r2, r3
 8005a72:	4603      	mov	r3, r0
 8005a74:	817b      	strh	r3, [r7, #10]
 8005a76:	460b      	mov	r3, r1
 8005a78:	813b      	strh	r3, [r7, #8]
 8005a7a:	4613      	mov	r3, r2
 8005a7c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005a7e:	f7ff fad7 	bl	8005030 <HAL_GetTick>
 8005a82:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	2b20      	cmp	r3, #32
 8005a8e:	f040 8214 	bne.w	8005eba <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a94:	9300      	str	r3, [sp, #0]
 8005a96:	2319      	movs	r3, #25
 8005a98:	2201      	movs	r2, #1
 8005a9a:	497b      	ldr	r1, [pc, #492]	@ (8005c88 <HAL_I2C_Mem_Read+0x224>)
 8005a9c:	68f8      	ldr	r0, [r7, #12]
 8005a9e:	f000 fb91 	bl	80061c4 <I2C_WaitOnFlagUntilTimeout>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d001      	beq.n	8005aac <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005aa8:	2302      	movs	r3, #2
 8005aaa:	e207      	b.n	8005ebc <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ab2:	2b01      	cmp	r3, #1
 8005ab4:	d101      	bne.n	8005aba <HAL_I2C_Mem_Read+0x56>
 8005ab6:	2302      	movs	r3, #2
 8005ab8:	e200      	b.n	8005ebc <HAL_I2C_Mem_Read+0x458>
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2201      	movs	r2, #1
 8005abe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 0301 	and.w	r3, r3, #1
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d007      	beq.n	8005ae0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f042 0201 	orr.w	r2, r2, #1
 8005ade:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005aee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2222      	movs	r2, #34	@ 0x22
 8005af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2240      	movs	r2, #64	@ 0x40
 8005afc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	2200      	movs	r2, #0
 8005b04:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b0a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005b10:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b16:	b29a      	uxth	r2, r3
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	4a5b      	ldr	r2, [pc, #364]	@ (8005c8c <HAL_I2C_Mem_Read+0x228>)
 8005b20:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005b22:	88f8      	ldrh	r0, [r7, #6]
 8005b24:	893a      	ldrh	r2, [r7, #8]
 8005b26:	8979      	ldrh	r1, [r7, #10]
 8005b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b2a:	9301      	str	r3, [sp, #4]
 8005b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b2e:	9300      	str	r3, [sp, #0]
 8005b30:	4603      	mov	r3, r0
 8005b32:	68f8      	ldr	r0, [r7, #12]
 8005b34:	f000 fa5e 	bl	8005ff4 <I2C_RequestMemoryRead>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d001      	beq.n	8005b42 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	e1bc      	b.n	8005ebc <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d113      	bne.n	8005b72 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	623b      	str	r3, [r7, #32]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	695b      	ldr	r3, [r3, #20]
 8005b54:	623b      	str	r3, [r7, #32]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	699b      	ldr	r3, [r3, #24]
 8005b5c:	623b      	str	r3, [r7, #32]
 8005b5e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b6e:	601a      	str	r2, [r3, #0]
 8005b70:	e190      	b.n	8005e94 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d11b      	bne.n	8005bb2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	681a      	ldr	r2, [r3, #0]
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b88:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	61fb      	str	r3, [r7, #28]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	695b      	ldr	r3, [r3, #20]
 8005b94:	61fb      	str	r3, [r7, #28]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	699b      	ldr	r3, [r3, #24]
 8005b9c:	61fb      	str	r3, [r7, #28]
 8005b9e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005bae:	601a      	str	r2, [r3, #0]
 8005bb0:	e170      	b.n	8005e94 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bb6:	2b02      	cmp	r3, #2
 8005bb8:	d11b      	bne.n	8005bf2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005bc8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	681a      	ldr	r2, [r3, #0]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005bd8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bda:	2300      	movs	r3, #0
 8005bdc:	61bb      	str	r3, [r7, #24]
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	695b      	ldr	r3, [r3, #20]
 8005be4:	61bb      	str	r3, [r7, #24]
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	699b      	ldr	r3, [r3, #24]
 8005bec:	61bb      	str	r3, [r7, #24]
 8005bee:	69bb      	ldr	r3, [r7, #24]
 8005bf0:	e150      	b.n	8005e94 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	617b      	str	r3, [r7, #20]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	695b      	ldr	r3, [r3, #20]
 8005bfc:	617b      	str	r3, [r7, #20]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	699b      	ldr	r3, [r3, #24]
 8005c04:	617b      	str	r3, [r7, #20]
 8005c06:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005c08:	e144      	b.n	8005e94 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c0e:	2b03      	cmp	r3, #3
 8005c10:	f200 80f1 	bhi.w	8005df6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d123      	bne.n	8005c64 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c1e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005c20:	68f8      	ldr	r0, [r7, #12]
 8005c22:	f000 fc79 	bl	8006518 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005c26:	4603      	mov	r3, r0
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d001      	beq.n	8005c30 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	e145      	b.n	8005ebc <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	691a      	ldr	r2, [r3, #16]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c3a:	b2d2      	uxtb	r2, r2
 8005c3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c42:	1c5a      	adds	r2, r3, #1
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c4c:	3b01      	subs	r3, #1
 8005c4e:	b29a      	uxth	r2, r3
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c58:	b29b      	uxth	r3, r3
 8005c5a:	3b01      	subs	r3, #1
 8005c5c:	b29a      	uxth	r2, r3
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005c62:	e117      	b.n	8005e94 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c68:	2b02      	cmp	r3, #2
 8005c6a:	d14e      	bne.n	8005d0a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c6e:	9300      	str	r3, [sp, #0]
 8005c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c72:	2200      	movs	r2, #0
 8005c74:	4906      	ldr	r1, [pc, #24]	@ (8005c90 <HAL_I2C_Mem_Read+0x22c>)
 8005c76:	68f8      	ldr	r0, [r7, #12]
 8005c78:	f000 faa4 	bl	80061c4 <I2C_WaitOnFlagUntilTimeout>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d008      	beq.n	8005c94 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e11a      	b.n	8005ebc <HAL_I2C_Mem_Read+0x458>
 8005c86:	bf00      	nop
 8005c88:	00100002 	.word	0x00100002
 8005c8c:	ffff0000 	.word	0xffff0000
 8005c90:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ca2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	691a      	ldr	r2, [r3, #16]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cae:	b2d2      	uxtb	r2, r2
 8005cb0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb6:	1c5a      	adds	r2, r3, #1
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cc0:	3b01      	subs	r3, #1
 8005cc2:	b29a      	uxth	r2, r3
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ccc:	b29b      	uxth	r3, r3
 8005cce:	3b01      	subs	r3, #1
 8005cd0:	b29a      	uxth	r2, r3
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	691a      	ldr	r2, [r3, #16]
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ce0:	b2d2      	uxtb	r2, r2
 8005ce2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ce8:	1c5a      	adds	r2, r3, #1
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cf2:	3b01      	subs	r3, #1
 8005cf4:	b29a      	uxth	r2, r3
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cfe:	b29b      	uxth	r3, r3
 8005d00:	3b01      	subs	r3, #1
 8005d02:	b29a      	uxth	r2, r3
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005d08:	e0c4      	b.n	8005e94 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d0c:	9300      	str	r3, [sp, #0]
 8005d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d10:	2200      	movs	r2, #0
 8005d12:	496c      	ldr	r1, [pc, #432]	@ (8005ec4 <HAL_I2C_Mem_Read+0x460>)
 8005d14:	68f8      	ldr	r0, [r7, #12]
 8005d16:	f000 fa55 	bl	80061c4 <I2C_WaitOnFlagUntilTimeout>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d001      	beq.n	8005d24 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	e0cb      	b.n	8005ebc <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	681a      	ldr	r2, [r3, #0]
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	691a      	ldr	r2, [r3, #16]
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d3e:	b2d2      	uxtb	r2, r2
 8005d40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d46:	1c5a      	adds	r2, r3, #1
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d50:	3b01      	subs	r3, #1
 8005d52:	b29a      	uxth	r2, r3
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d5c:	b29b      	uxth	r3, r3
 8005d5e:	3b01      	subs	r3, #1
 8005d60:	b29a      	uxth	r2, r3
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d68:	9300      	str	r3, [sp, #0]
 8005d6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	4955      	ldr	r1, [pc, #340]	@ (8005ec4 <HAL_I2C_Mem_Read+0x460>)
 8005d70:	68f8      	ldr	r0, [r7, #12]
 8005d72:	f000 fa27 	bl	80061c4 <I2C_WaitOnFlagUntilTimeout>
 8005d76:	4603      	mov	r3, r0
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d001      	beq.n	8005d80 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e09d      	b.n	8005ebc <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	691a      	ldr	r2, [r3, #16]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d9a:	b2d2      	uxtb	r2, r2
 8005d9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da2:	1c5a      	adds	r2, r3, #1
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dac:	3b01      	subs	r3, #1
 8005dae:	b29a      	uxth	r2, r3
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	3b01      	subs	r3, #1
 8005dbc:	b29a      	uxth	r2, r3
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	691a      	ldr	r2, [r3, #16]
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dcc:	b2d2      	uxtb	r2, r2
 8005dce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd4:	1c5a      	adds	r2, r3, #1
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dde:	3b01      	subs	r3, #1
 8005de0:	b29a      	uxth	r2, r3
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dea:	b29b      	uxth	r3, r3
 8005dec:	3b01      	subs	r3, #1
 8005dee:	b29a      	uxth	r2, r3
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005df4:	e04e      	b.n	8005e94 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005df6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005df8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005dfa:	68f8      	ldr	r0, [r7, #12]
 8005dfc:	f000 fb8c 	bl	8006518 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005e00:	4603      	mov	r3, r0
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d001      	beq.n	8005e0a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005e06:	2301      	movs	r3, #1
 8005e08:	e058      	b.n	8005ebc <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	691a      	ldr	r2, [r3, #16]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e14:	b2d2      	uxtb	r2, r2
 8005e16:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e1c:	1c5a      	adds	r2, r3, #1
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e26:	3b01      	subs	r3, #1
 8005e28:	b29a      	uxth	r2, r3
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	3b01      	subs	r3, #1
 8005e36:	b29a      	uxth	r2, r3
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	695b      	ldr	r3, [r3, #20]
 8005e42:	f003 0304 	and.w	r3, r3, #4
 8005e46:	2b04      	cmp	r3, #4
 8005e48:	d124      	bne.n	8005e94 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e4e:	2b03      	cmp	r3, #3
 8005e50:	d107      	bne.n	8005e62 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e60:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	691a      	ldr	r2, [r3, #16]
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e6c:	b2d2      	uxtb	r2, r2
 8005e6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e74:	1c5a      	adds	r2, r3, #1
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e7e:	3b01      	subs	r3, #1
 8005e80:	b29a      	uxth	r2, r3
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	3b01      	subs	r3, #1
 8005e8e:	b29a      	uxth	r2, r3
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	f47f aeb6 	bne.w	8005c0a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2220      	movs	r2, #32
 8005ea2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	e000      	b.n	8005ebc <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005eba:	2302      	movs	r3, #2
  }
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3728      	adds	r7, #40	@ 0x28
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}
 8005ec4:	00010004 	.word	0x00010004

08005ec8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b088      	sub	sp, #32
 8005ecc:	af02      	add	r7, sp, #8
 8005ece:	60f8      	str	r0, [r7, #12]
 8005ed0:	4608      	mov	r0, r1
 8005ed2:	4611      	mov	r1, r2
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	817b      	strh	r3, [r7, #10]
 8005eda:	460b      	mov	r3, r1
 8005edc:	813b      	strh	r3, [r7, #8]
 8005ede:	4613      	mov	r3, r2
 8005ee0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	681a      	ldr	r2, [r3, #0]
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ef0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef4:	9300      	str	r3, [sp, #0]
 8005ef6:	6a3b      	ldr	r3, [r7, #32]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005efe:	68f8      	ldr	r0, [r7, #12]
 8005f00:	f000 f960 	bl	80061c4 <I2C_WaitOnFlagUntilTimeout>
 8005f04:	4603      	mov	r3, r0
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d00d      	beq.n	8005f26 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f18:	d103      	bne.n	8005f22 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f20:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005f22:	2303      	movs	r3, #3
 8005f24:	e05f      	b.n	8005fe6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005f26:	897b      	ldrh	r3, [r7, #10]
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005f34:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f38:	6a3a      	ldr	r2, [r7, #32]
 8005f3a:	492d      	ldr	r1, [pc, #180]	@ (8005ff0 <I2C_RequestMemoryWrite+0x128>)
 8005f3c:	68f8      	ldr	r0, [r7, #12]
 8005f3e:	f000 f9bb 	bl	80062b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d001      	beq.n	8005f4c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e04c      	b.n	8005fe6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	617b      	str	r3, [r7, #20]
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	695b      	ldr	r3, [r3, #20]
 8005f56:	617b      	str	r3, [r7, #20]
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	699b      	ldr	r3, [r3, #24]
 8005f5e:	617b      	str	r3, [r7, #20]
 8005f60:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f64:	6a39      	ldr	r1, [r7, #32]
 8005f66:	68f8      	ldr	r0, [r7, #12]
 8005f68:	f000 fa46 	bl	80063f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d00d      	beq.n	8005f8e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f76:	2b04      	cmp	r3, #4
 8005f78:	d107      	bne.n	8005f8a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	681a      	ldr	r2, [r3, #0]
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f88:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e02b      	b.n	8005fe6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005f8e:	88fb      	ldrh	r3, [r7, #6]
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	d105      	bne.n	8005fa0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f94:	893b      	ldrh	r3, [r7, #8]
 8005f96:	b2da      	uxtb	r2, r3
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	611a      	str	r2, [r3, #16]
 8005f9e:	e021      	b.n	8005fe4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005fa0:	893b      	ldrh	r3, [r7, #8]
 8005fa2:	0a1b      	lsrs	r3, r3, #8
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	b2da      	uxtb	r2, r3
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fb0:	6a39      	ldr	r1, [r7, #32]
 8005fb2:	68f8      	ldr	r0, [r7, #12]
 8005fb4:	f000 fa20 	bl	80063f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d00d      	beq.n	8005fda <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fc2:	2b04      	cmp	r3, #4
 8005fc4:	d107      	bne.n	8005fd6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fd4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	e005      	b.n	8005fe6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005fda:	893b      	ldrh	r3, [r7, #8]
 8005fdc:	b2da      	uxtb	r2, r3
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005fe4:	2300      	movs	r3, #0
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3718      	adds	r7, #24
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}
 8005fee:	bf00      	nop
 8005ff0:	00010002 	.word	0x00010002

08005ff4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b088      	sub	sp, #32
 8005ff8:	af02      	add	r7, sp, #8
 8005ffa:	60f8      	str	r0, [r7, #12]
 8005ffc:	4608      	mov	r0, r1
 8005ffe:	4611      	mov	r1, r2
 8006000:	461a      	mov	r2, r3
 8006002:	4603      	mov	r3, r0
 8006004:	817b      	strh	r3, [r7, #10]
 8006006:	460b      	mov	r3, r1
 8006008:	813b      	strh	r3, [r7, #8]
 800600a:	4613      	mov	r3, r2
 800600c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800601c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800602c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800602e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006030:	9300      	str	r3, [sp, #0]
 8006032:	6a3b      	ldr	r3, [r7, #32]
 8006034:	2200      	movs	r2, #0
 8006036:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800603a:	68f8      	ldr	r0, [r7, #12]
 800603c:	f000 f8c2 	bl	80061c4 <I2C_WaitOnFlagUntilTimeout>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d00d      	beq.n	8006062 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006050:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006054:	d103      	bne.n	800605e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800605c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800605e:	2303      	movs	r3, #3
 8006060:	e0aa      	b.n	80061b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006062:	897b      	ldrh	r3, [r7, #10]
 8006064:	b2db      	uxtb	r3, r3
 8006066:	461a      	mov	r2, r3
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006070:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006074:	6a3a      	ldr	r2, [r7, #32]
 8006076:	4952      	ldr	r1, [pc, #328]	@ (80061c0 <I2C_RequestMemoryRead+0x1cc>)
 8006078:	68f8      	ldr	r0, [r7, #12]
 800607a:	f000 f91d 	bl	80062b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800607e:	4603      	mov	r3, r0
 8006080:	2b00      	cmp	r3, #0
 8006082:	d001      	beq.n	8006088 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006084:	2301      	movs	r3, #1
 8006086:	e097      	b.n	80061b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006088:	2300      	movs	r3, #0
 800608a:	617b      	str	r3, [r7, #20]
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	695b      	ldr	r3, [r3, #20]
 8006092:	617b      	str	r3, [r7, #20]
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	699b      	ldr	r3, [r3, #24]
 800609a:	617b      	str	r3, [r7, #20]
 800609c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800609e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060a0:	6a39      	ldr	r1, [r7, #32]
 80060a2:	68f8      	ldr	r0, [r7, #12]
 80060a4:	f000 f9a8 	bl	80063f8 <I2C_WaitOnTXEFlagUntilTimeout>
 80060a8:	4603      	mov	r3, r0
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d00d      	beq.n	80060ca <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060b2:	2b04      	cmp	r3, #4
 80060b4:	d107      	bne.n	80060c6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060c4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	e076      	b.n	80061b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80060ca:	88fb      	ldrh	r3, [r7, #6]
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	d105      	bne.n	80060dc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80060d0:	893b      	ldrh	r3, [r7, #8]
 80060d2:	b2da      	uxtb	r2, r3
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	611a      	str	r2, [r3, #16]
 80060da:	e021      	b.n	8006120 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80060dc:	893b      	ldrh	r3, [r7, #8]
 80060de:	0a1b      	lsrs	r3, r3, #8
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	b2da      	uxtb	r2, r3
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80060ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060ec:	6a39      	ldr	r1, [r7, #32]
 80060ee:	68f8      	ldr	r0, [r7, #12]
 80060f0:	f000 f982 	bl	80063f8 <I2C_WaitOnTXEFlagUntilTimeout>
 80060f4:	4603      	mov	r3, r0
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d00d      	beq.n	8006116 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060fe:	2b04      	cmp	r3, #4
 8006100:	d107      	bne.n	8006112 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006110:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	e050      	b.n	80061b8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006116:	893b      	ldrh	r3, [r7, #8]
 8006118:	b2da      	uxtb	r2, r3
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006120:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006122:	6a39      	ldr	r1, [r7, #32]
 8006124:	68f8      	ldr	r0, [r7, #12]
 8006126:	f000 f967 	bl	80063f8 <I2C_WaitOnTXEFlagUntilTimeout>
 800612a:	4603      	mov	r3, r0
 800612c:	2b00      	cmp	r3, #0
 800612e:	d00d      	beq.n	800614c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006134:	2b04      	cmp	r3, #4
 8006136:	d107      	bne.n	8006148 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006146:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	e035      	b.n	80061b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	681a      	ldr	r2, [r3, #0]
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800615a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800615c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800615e:	9300      	str	r3, [sp, #0]
 8006160:	6a3b      	ldr	r3, [r7, #32]
 8006162:	2200      	movs	r2, #0
 8006164:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006168:	68f8      	ldr	r0, [r7, #12]
 800616a:	f000 f82b 	bl	80061c4 <I2C_WaitOnFlagUntilTimeout>
 800616e:	4603      	mov	r3, r0
 8006170:	2b00      	cmp	r3, #0
 8006172:	d00d      	beq.n	8006190 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800617e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006182:	d103      	bne.n	800618c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800618a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800618c:	2303      	movs	r3, #3
 800618e:	e013      	b.n	80061b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006190:	897b      	ldrh	r3, [r7, #10]
 8006192:	b2db      	uxtb	r3, r3
 8006194:	f043 0301 	orr.w	r3, r3, #1
 8006198:	b2da      	uxtb	r2, r3
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80061a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061a2:	6a3a      	ldr	r2, [r7, #32]
 80061a4:	4906      	ldr	r1, [pc, #24]	@ (80061c0 <I2C_RequestMemoryRead+0x1cc>)
 80061a6:	68f8      	ldr	r0, [r7, #12]
 80061a8:	f000 f886 	bl	80062b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80061ac:	4603      	mov	r3, r0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d001      	beq.n	80061b6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80061b2:	2301      	movs	r3, #1
 80061b4:	e000      	b.n	80061b8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80061b6:	2300      	movs	r3, #0
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3718      	adds	r7, #24
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}
 80061c0:	00010002 	.word	0x00010002

080061c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b084      	sub	sp, #16
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	60f8      	str	r0, [r7, #12]
 80061cc:	60b9      	str	r1, [r7, #8]
 80061ce:	603b      	str	r3, [r7, #0]
 80061d0:	4613      	mov	r3, r2
 80061d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80061d4:	e048      	b.n	8006268 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061dc:	d044      	beq.n	8006268 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061de:	f7fe ff27 	bl	8005030 <HAL_GetTick>
 80061e2:	4602      	mov	r2, r0
 80061e4:	69bb      	ldr	r3, [r7, #24]
 80061e6:	1ad3      	subs	r3, r2, r3
 80061e8:	683a      	ldr	r2, [r7, #0]
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d302      	bcc.n	80061f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d139      	bne.n	8006268 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	0c1b      	lsrs	r3, r3, #16
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	d10d      	bne.n	800621a <I2C_WaitOnFlagUntilTimeout+0x56>
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	695b      	ldr	r3, [r3, #20]
 8006204:	43da      	mvns	r2, r3
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	4013      	ands	r3, r2
 800620a:	b29b      	uxth	r3, r3
 800620c:	2b00      	cmp	r3, #0
 800620e:	bf0c      	ite	eq
 8006210:	2301      	moveq	r3, #1
 8006212:	2300      	movne	r3, #0
 8006214:	b2db      	uxtb	r3, r3
 8006216:	461a      	mov	r2, r3
 8006218:	e00c      	b.n	8006234 <I2C_WaitOnFlagUntilTimeout+0x70>
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	699b      	ldr	r3, [r3, #24]
 8006220:	43da      	mvns	r2, r3
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	4013      	ands	r3, r2
 8006226:	b29b      	uxth	r3, r3
 8006228:	2b00      	cmp	r3, #0
 800622a:	bf0c      	ite	eq
 800622c:	2301      	moveq	r3, #1
 800622e:	2300      	movne	r3, #0
 8006230:	b2db      	uxtb	r3, r3
 8006232:	461a      	mov	r2, r3
 8006234:	79fb      	ldrb	r3, [r7, #7]
 8006236:	429a      	cmp	r2, r3
 8006238:	d116      	bne.n	8006268 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2200      	movs	r2, #0
 800623e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2220      	movs	r2, #32
 8006244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2200      	movs	r2, #0
 800624c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006254:	f043 0220 	orr.w	r2, r3, #32
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2200      	movs	r2, #0
 8006260:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	e023      	b.n	80062b0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	0c1b      	lsrs	r3, r3, #16
 800626c:	b2db      	uxtb	r3, r3
 800626e:	2b01      	cmp	r3, #1
 8006270:	d10d      	bne.n	800628e <I2C_WaitOnFlagUntilTimeout+0xca>
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	695b      	ldr	r3, [r3, #20]
 8006278:	43da      	mvns	r2, r3
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	4013      	ands	r3, r2
 800627e:	b29b      	uxth	r3, r3
 8006280:	2b00      	cmp	r3, #0
 8006282:	bf0c      	ite	eq
 8006284:	2301      	moveq	r3, #1
 8006286:	2300      	movne	r3, #0
 8006288:	b2db      	uxtb	r3, r3
 800628a:	461a      	mov	r2, r3
 800628c:	e00c      	b.n	80062a8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	699b      	ldr	r3, [r3, #24]
 8006294:	43da      	mvns	r2, r3
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	4013      	ands	r3, r2
 800629a:	b29b      	uxth	r3, r3
 800629c:	2b00      	cmp	r3, #0
 800629e:	bf0c      	ite	eq
 80062a0:	2301      	moveq	r3, #1
 80062a2:	2300      	movne	r3, #0
 80062a4:	b2db      	uxtb	r3, r3
 80062a6:	461a      	mov	r2, r3
 80062a8:	79fb      	ldrb	r3, [r7, #7]
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d093      	beq.n	80061d6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062ae:	2300      	movs	r3, #0
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	3710      	adds	r7, #16
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bd80      	pop	{r7, pc}

080062b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b084      	sub	sp, #16
 80062bc:	af00      	add	r7, sp, #0
 80062be:	60f8      	str	r0, [r7, #12]
 80062c0:	60b9      	str	r1, [r7, #8]
 80062c2:	607a      	str	r2, [r7, #4]
 80062c4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80062c6:	e071      	b.n	80063ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	695b      	ldr	r3, [r3, #20]
 80062ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062d6:	d123      	bne.n	8006320 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	681a      	ldr	r2, [r3, #0]
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062e6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80062f0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2200      	movs	r2, #0
 80062f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2220      	movs	r2, #32
 80062fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2200      	movs	r2, #0
 8006304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800630c:	f043 0204 	orr.w	r2, r3, #4
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2200      	movs	r2, #0
 8006318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800631c:	2301      	movs	r3, #1
 800631e:	e067      	b.n	80063f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006326:	d041      	beq.n	80063ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006328:	f7fe fe82 	bl	8005030 <HAL_GetTick>
 800632c:	4602      	mov	r2, r0
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	1ad3      	subs	r3, r2, r3
 8006332:	687a      	ldr	r2, [r7, #4]
 8006334:	429a      	cmp	r2, r3
 8006336:	d302      	bcc.n	800633e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d136      	bne.n	80063ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	0c1b      	lsrs	r3, r3, #16
 8006342:	b2db      	uxtb	r3, r3
 8006344:	2b01      	cmp	r3, #1
 8006346:	d10c      	bne.n	8006362 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	695b      	ldr	r3, [r3, #20]
 800634e:	43da      	mvns	r2, r3
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	4013      	ands	r3, r2
 8006354:	b29b      	uxth	r3, r3
 8006356:	2b00      	cmp	r3, #0
 8006358:	bf14      	ite	ne
 800635a:	2301      	movne	r3, #1
 800635c:	2300      	moveq	r3, #0
 800635e:	b2db      	uxtb	r3, r3
 8006360:	e00b      	b.n	800637a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	699b      	ldr	r3, [r3, #24]
 8006368:	43da      	mvns	r2, r3
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	4013      	ands	r3, r2
 800636e:	b29b      	uxth	r3, r3
 8006370:	2b00      	cmp	r3, #0
 8006372:	bf14      	ite	ne
 8006374:	2301      	movne	r3, #1
 8006376:	2300      	moveq	r3, #0
 8006378:	b2db      	uxtb	r3, r3
 800637a:	2b00      	cmp	r3, #0
 800637c:	d016      	beq.n	80063ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2200      	movs	r2, #0
 8006382:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2220      	movs	r2, #32
 8006388:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2200      	movs	r2, #0
 8006390:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006398:	f043 0220 	orr.w	r2, r3, #32
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2200      	movs	r2, #0
 80063a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80063a8:	2301      	movs	r3, #1
 80063aa:	e021      	b.n	80063f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	0c1b      	lsrs	r3, r3, #16
 80063b0:	b2db      	uxtb	r3, r3
 80063b2:	2b01      	cmp	r3, #1
 80063b4:	d10c      	bne.n	80063d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	695b      	ldr	r3, [r3, #20]
 80063bc:	43da      	mvns	r2, r3
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	4013      	ands	r3, r2
 80063c2:	b29b      	uxth	r3, r3
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	bf14      	ite	ne
 80063c8:	2301      	movne	r3, #1
 80063ca:	2300      	moveq	r3, #0
 80063cc:	b2db      	uxtb	r3, r3
 80063ce:	e00b      	b.n	80063e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	699b      	ldr	r3, [r3, #24]
 80063d6:	43da      	mvns	r2, r3
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	4013      	ands	r3, r2
 80063dc:	b29b      	uxth	r3, r3
 80063de:	2b00      	cmp	r3, #0
 80063e0:	bf14      	ite	ne
 80063e2:	2301      	movne	r3, #1
 80063e4:	2300      	moveq	r3, #0
 80063e6:	b2db      	uxtb	r3, r3
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	f47f af6d 	bne.w	80062c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80063ee:	2300      	movs	r3, #0
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3710      	adds	r7, #16
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b084      	sub	sp, #16
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006404:	e034      	b.n	8006470 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006406:	68f8      	ldr	r0, [r7, #12]
 8006408:	f000 f8e3 	bl	80065d2 <I2C_IsAcknowledgeFailed>
 800640c:	4603      	mov	r3, r0
 800640e:	2b00      	cmp	r3, #0
 8006410:	d001      	beq.n	8006416 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	e034      	b.n	8006480 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800641c:	d028      	beq.n	8006470 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800641e:	f7fe fe07 	bl	8005030 <HAL_GetTick>
 8006422:	4602      	mov	r2, r0
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	1ad3      	subs	r3, r2, r3
 8006428:	68ba      	ldr	r2, [r7, #8]
 800642a:	429a      	cmp	r2, r3
 800642c:	d302      	bcc.n	8006434 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d11d      	bne.n	8006470 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	695b      	ldr	r3, [r3, #20]
 800643a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800643e:	2b80      	cmp	r3, #128	@ 0x80
 8006440:	d016      	beq.n	8006470 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2200      	movs	r2, #0
 8006446:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2220      	movs	r2, #32
 800644c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2200      	movs	r2, #0
 8006454:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800645c:	f043 0220 	orr.w	r2, r3, #32
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2200      	movs	r2, #0
 8006468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800646c:	2301      	movs	r3, #1
 800646e:	e007      	b.n	8006480 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	695b      	ldr	r3, [r3, #20]
 8006476:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800647a:	2b80      	cmp	r3, #128	@ 0x80
 800647c:	d1c3      	bne.n	8006406 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800647e:	2300      	movs	r3, #0
}
 8006480:	4618      	mov	r0, r3
 8006482:	3710      	adds	r7, #16
 8006484:	46bd      	mov	sp, r7
 8006486:	bd80      	pop	{r7, pc}

08006488 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b084      	sub	sp, #16
 800648c:	af00      	add	r7, sp, #0
 800648e:	60f8      	str	r0, [r7, #12]
 8006490:	60b9      	str	r1, [r7, #8]
 8006492:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006494:	e034      	b.n	8006500 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006496:	68f8      	ldr	r0, [r7, #12]
 8006498:	f000 f89b 	bl	80065d2 <I2C_IsAcknowledgeFailed>
 800649c:	4603      	mov	r3, r0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d001      	beq.n	80064a6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	e034      	b.n	8006510 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064a6:	68bb      	ldr	r3, [r7, #8]
 80064a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ac:	d028      	beq.n	8006500 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064ae:	f7fe fdbf 	bl	8005030 <HAL_GetTick>
 80064b2:	4602      	mov	r2, r0
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	1ad3      	subs	r3, r2, r3
 80064b8:	68ba      	ldr	r2, [r7, #8]
 80064ba:	429a      	cmp	r2, r3
 80064bc:	d302      	bcc.n	80064c4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d11d      	bne.n	8006500 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	695b      	ldr	r3, [r3, #20]
 80064ca:	f003 0304 	and.w	r3, r3, #4
 80064ce:	2b04      	cmp	r3, #4
 80064d0:	d016      	beq.n	8006500 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	2200      	movs	r2, #0
 80064d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2220      	movs	r2, #32
 80064dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2200      	movs	r2, #0
 80064e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064ec:	f043 0220 	orr.w	r2, r3, #32
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2200      	movs	r2, #0
 80064f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80064fc:	2301      	movs	r3, #1
 80064fe:	e007      	b.n	8006510 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	695b      	ldr	r3, [r3, #20]
 8006506:	f003 0304 	and.w	r3, r3, #4
 800650a:	2b04      	cmp	r3, #4
 800650c:	d1c3      	bne.n	8006496 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800650e:	2300      	movs	r3, #0
}
 8006510:	4618      	mov	r0, r3
 8006512:	3710      	adds	r7, #16
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}

08006518 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b084      	sub	sp, #16
 800651c:	af00      	add	r7, sp, #0
 800651e:	60f8      	str	r0, [r7, #12]
 8006520:	60b9      	str	r1, [r7, #8]
 8006522:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006524:	e049      	b.n	80065ba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	695b      	ldr	r3, [r3, #20]
 800652c:	f003 0310 	and.w	r3, r3, #16
 8006530:	2b10      	cmp	r3, #16
 8006532:	d119      	bne.n	8006568 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f06f 0210 	mvn.w	r2, #16
 800653c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2200      	movs	r2, #0
 8006542:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2220      	movs	r2, #32
 8006548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2200      	movs	r2, #0
 8006550:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2200      	movs	r2, #0
 8006560:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006564:	2301      	movs	r3, #1
 8006566:	e030      	b.n	80065ca <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006568:	f7fe fd62 	bl	8005030 <HAL_GetTick>
 800656c:	4602      	mov	r2, r0
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	1ad3      	subs	r3, r2, r3
 8006572:	68ba      	ldr	r2, [r7, #8]
 8006574:	429a      	cmp	r2, r3
 8006576:	d302      	bcc.n	800657e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d11d      	bne.n	80065ba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	695b      	ldr	r3, [r3, #20]
 8006584:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006588:	2b40      	cmp	r3, #64	@ 0x40
 800658a:	d016      	beq.n	80065ba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	2200      	movs	r2, #0
 8006590:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2220      	movs	r2, #32
 8006596:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2200      	movs	r2, #0
 800659e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065a6:	f043 0220 	orr.w	r2, r3, #32
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2200      	movs	r2, #0
 80065b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80065b6:	2301      	movs	r3, #1
 80065b8:	e007      	b.n	80065ca <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	695b      	ldr	r3, [r3, #20]
 80065c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065c4:	2b40      	cmp	r3, #64	@ 0x40
 80065c6:	d1ae      	bne.n	8006526 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80065c8:	2300      	movs	r3, #0
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3710      	adds	r7, #16
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}

080065d2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80065d2:	b480      	push	{r7}
 80065d4:	b083      	sub	sp, #12
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	695b      	ldr	r3, [r3, #20]
 80065e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065e8:	d11b      	bne.n	8006622 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80065f2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2200      	movs	r2, #0
 80065f8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2220      	movs	r2, #32
 80065fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800660e:	f043 0204 	orr.w	r2, r3, #4
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e000      	b.n	8006624 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006622:	2300      	movs	r3, #0
}
 8006624:	4618      	mov	r0, r3
 8006626:	370c      	adds	r7, #12
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr

08006630 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006630:	b480      	push	{r7}
 8006632:	b083      	sub	sp, #12
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006640:	b2db      	uxtb	r3, r3
 8006642:	2b20      	cmp	r3, #32
 8006644:	d129      	bne.n	800669a <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2224      	movs	r2, #36	@ 0x24
 800664a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	681a      	ldr	r2, [r3, #0]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f022 0201 	bic.w	r2, r2, #1
 800665c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f022 0210 	bic.w	r2, r2, #16
 800666c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	683a      	ldr	r2, [r7, #0]
 800667a:	430a      	orrs	r2, r1
 800667c:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f042 0201 	orr.w	r2, r2, #1
 800668c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2220      	movs	r2, #32
 8006692:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8006696:	2300      	movs	r3, #0
 8006698:	e000      	b.n	800669c <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800669a:	2302      	movs	r3, #2
  }
}
 800669c:	4618      	mov	r0, r3
 800669e:	370c      	adds	r7, #12
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr

080066a8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b085      	sub	sp, #20
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
 80066b0:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80066b2:	2300      	movs	r3, #0
 80066b4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066bc:	b2db      	uxtb	r3, r3
 80066be:	2b20      	cmp	r3, #32
 80066c0:	d12a      	bne.n	8006718 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2224      	movs	r2, #36	@ 0x24
 80066c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	681a      	ldr	r2, [r3, #0]
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f022 0201 	bic.w	r2, r2, #1
 80066d8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066e0:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80066e2:	89fb      	ldrh	r3, [r7, #14]
 80066e4:	f023 030f 	bic.w	r3, r3, #15
 80066e8:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	b29a      	uxth	r2, r3
 80066ee:	89fb      	ldrh	r3, [r7, #14]
 80066f0:	4313      	orrs	r3, r2
 80066f2:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	89fa      	ldrh	r2, [r7, #14]
 80066fa:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	681a      	ldr	r2, [r3, #0]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f042 0201 	orr.w	r2, r2, #1
 800670a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2220      	movs	r2, #32
 8006710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8006714:	2300      	movs	r3, #0
 8006716:	e000      	b.n	800671a <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8006718:	2302      	movs	r3, #2
  }
}
 800671a:	4618      	mov	r0, r3
 800671c:	3714      	adds	r7, #20
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr
	...

08006728 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b082      	sub	sp, #8
 800672c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800672e:	2300      	movs	r3, #0
 8006730:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006732:	2300      	movs	r3, #0
 8006734:	603b      	str	r3, [r7, #0]
 8006736:	4b20      	ldr	r3, [pc, #128]	@ (80067b8 <HAL_PWREx_EnableOverDrive+0x90>)
 8006738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800673a:	4a1f      	ldr	r2, [pc, #124]	@ (80067b8 <HAL_PWREx_EnableOverDrive+0x90>)
 800673c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006740:	6413      	str	r3, [r2, #64]	@ 0x40
 8006742:	4b1d      	ldr	r3, [pc, #116]	@ (80067b8 <HAL_PWREx_EnableOverDrive+0x90>)
 8006744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800674a:	603b      	str	r3, [r7, #0]
 800674c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800674e:	4b1b      	ldr	r3, [pc, #108]	@ (80067bc <HAL_PWREx_EnableOverDrive+0x94>)
 8006750:	2201      	movs	r2, #1
 8006752:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006754:	f7fe fc6c 	bl	8005030 <HAL_GetTick>
 8006758:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800675a:	e009      	b.n	8006770 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800675c:	f7fe fc68 	bl	8005030 <HAL_GetTick>
 8006760:	4602      	mov	r2, r0
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	1ad3      	subs	r3, r2, r3
 8006766:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800676a:	d901      	bls.n	8006770 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800676c:	2303      	movs	r3, #3
 800676e:	e01f      	b.n	80067b0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006770:	4b13      	ldr	r3, [pc, #76]	@ (80067c0 <HAL_PWREx_EnableOverDrive+0x98>)
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006778:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800677c:	d1ee      	bne.n	800675c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800677e:	4b11      	ldr	r3, [pc, #68]	@ (80067c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006780:	2201      	movs	r2, #1
 8006782:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006784:	f7fe fc54 	bl	8005030 <HAL_GetTick>
 8006788:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800678a:	e009      	b.n	80067a0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800678c:	f7fe fc50 	bl	8005030 <HAL_GetTick>
 8006790:	4602      	mov	r2, r0
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	1ad3      	subs	r3, r2, r3
 8006796:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800679a:	d901      	bls.n	80067a0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800679c:	2303      	movs	r3, #3
 800679e:	e007      	b.n	80067b0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80067a0:	4b07      	ldr	r3, [pc, #28]	@ (80067c0 <HAL_PWREx_EnableOverDrive+0x98>)
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80067ac:	d1ee      	bne.n	800678c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80067ae:	2300      	movs	r3, #0
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3708      	adds	r7, #8
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}
 80067b8:	40023800 	.word	0x40023800
 80067bc:	420e0040 	.word	0x420e0040
 80067c0:	40007000 	.word	0x40007000
 80067c4:	420e0044 	.word	0x420e0044

080067c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b086      	sub	sp, #24
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d101      	bne.n	80067da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80067d6:	2301      	movs	r3, #1
 80067d8:	e267      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f003 0301 	and.w	r3, r3, #1
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d075      	beq.n	80068d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80067e6:	4b88      	ldr	r3, [pc, #544]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	f003 030c 	and.w	r3, r3, #12
 80067ee:	2b04      	cmp	r3, #4
 80067f0:	d00c      	beq.n	800680c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067f2:	4b85      	ldr	r3, [pc, #532]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80067fa:	2b08      	cmp	r3, #8
 80067fc:	d112      	bne.n	8006824 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067fe:	4b82      	ldr	r3, [pc, #520]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006806:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800680a:	d10b      	bne.n	8006824 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800680c:	4b7e      	ldr	r3, [pc, #504]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006814:	2b00      	cmp	r3, #0
 8006816:	d05b      	beq.n	80068d0 <HAL_RCC_OscConfig+0x108>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d157      	bne.n	80068d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006820:	2301      	movs	r3, #1
 8006822:	e242      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800682c:	d106      	bne.n	800683c <HAL_RCC_OscConfig+0x74>
 800682e:	4b76      	ldr	r3, [pc, #472]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a75      	ldr	r2, [pc, #468]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006834:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006838:	6013      	str	r3, [r2, #0]
 800683a:	e01d      	b.n	8006878 <HAL_RCC_OscConfig+0xb0>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006844:	d10c      	bne.n	8006860 <HAL_RCC_OscConfig+0x98>
 8006846:	4b70      	ldr	r3, [pc, #448]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a6f      	ldr	r2, [pc, #444]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 800684c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006850:	6013      	str	r3, [r2, #0]
 8006852:	4b6d      	ldr	r3, [pc, #436]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a6c      	ldr	r2, [pc, #432]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006858:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800685c:	6013      	str	r3, [r2, #0]
 800685e:	e00b      	b.n	8006878 <HAL_RCC_OscConfig+0xb0>
 8006860:	4b69      	ldr	r3, [pc, #420]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a68      	ldr	r2, [pc, #416]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006866:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800686a:	6013      	str	r3, [r2, #0]
 800686c:	4b66      	ldr	r3, [pc, #408]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a65      	ldr	r2, [pc, #404]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006872:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006876:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d013      	beq.n	80068a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006880:	f7fe fbd6 	bl	8005030 <HAL_GetTick>
 8006884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006886:	e008      	b.n	800689a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006888:	f7fe fbd2 	bl	8005030 <HAL_GetTick>
 800688c:	4602      	mov	r2, r0
 800688e:	693b      	ldr	r3, [r7, #16]
 8006890:	1ad3      	subs	r3, r2, r3
 8006892:	2b64      	cmp	r3, #100	@ 0x64
 8006894:	d901      	bls.n	800689a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006896:	2303      	movs	r3, #3
 8006898:	e207      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800689a:	4b5b      	ldr	r3, [pc, #364]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d0f0      	beq.n	8006888 <HAL_RCC_OscConfig+0xc0>
 80068a6:	e014      	b.n	80068d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068a8:	f7fe fbc2 	bl	8005030 <HAL_GetTick>
 80068ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068ae:	e008      	b.n	80068c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068b0:	f7fe fbbe 	bl	8005030 <HAL_GetTick>
 80068b4:	4602      	mov	r2, r0
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	1ad3      	subs	r3, r2, r3
 80068ba:	2b64      	cmp	r3, #100	@ 0x64
 80068bc:	d901      	bls.n	80068c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80068be:	2303      	movs	r3, #3
 80068c0:	e1f3      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068c2:	4b51      	ldr	r3, [pc, #324]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d1f0      	bne.n	80068b0 <HAL_RCC_OscConfig+0xe8>
 80068ce:	e000      	b.n	80068d2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f003 0302 	and.w	r3, r3, #2
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d063      	beq.n	80069a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80068de:	4b4a      	ldr	r3, [pc, #296]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 80068e0:	689b      	ldr	r3, [r3, #8]
 80068e2:	f003 030c 	and.w	r3, r3, #12
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d00b      	beq.n	8006902 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80068ea:	4b47      	ldr	r3, [pc, #284]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 80068ec:	689b      	ldr	r3, [r3, #8]
 80068ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80068f2:	2b08      	cmp	r3, #8
 80068f4:	d11c      	bne.n	8006930 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80068f6:	4b44      	ldr	r3, [pc, #272]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d116      	bne.n	8006930 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006902:	4b41      	ldr	r3, [pc, #260]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f003 0302 	and.w	r3, r3, #2
 800690a:	2b00      	cmp	r3, #0
 800690c:	d005      	beq.n	800691a <HAL_RCC_OscConfig+0x152>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	68db      	ldr	r3, [r3, #12]
 8006912:	2b01      	cmp	r3, #1
 8006914:	d001      	beq.n	800691a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006916:	2301      	movs	r3, #1
 8006918:	e1c7      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800691a:	4b3b      	ldr	r3, [pc, #236]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	691b      	ldr	r3, [r3, #16]
 8006926:	00db      	lsls	r3, r3, #3
 8006928:	4937      	ldr	r1, [pc, #220]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 800692a:	4313      	orrs	r3, r2
 800692c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800692e:	e03a      	b.n	80069a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	68db      	ldr	r3, [r3, #12]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d020      	beq.n	800697a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006938:	4b34      	ldr	r3, [pc, #208]	@ (8006a0c <HAL_RCC_OscConfig+0x244>)
 800693a:	2201      	movs	r2, #1
 800693c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800693e:	f7fe fb77 	bl	8005030 <HAL_GetTick>
 8006942:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006944:	e008      	b.n	8006958 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006946:	f7fe fb73 	bl	8005030 <HAL_GetTick>
 800694a:	4602      	mov	r2, r0
 800694c:	693b      	ldr	r3, [r7, #16]
 800694e:	1ad3      	subs	r3, r2, r3
 8006950:	2b02      	cmp	r3, #2
 8006952:	d901      	bls.n	8006958 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006954:	2303      	movs	r3, #3
 8006956:	e1a8      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006958:	4b2b      	ldr	r3, [pc, #172]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f003 0302 	and.w	r3, r3, #2
 8006960:	2b00      	cmp	r3, #0
 8006962:	d0f0      	beq.n	8006946 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006964:	4b28      	ldr	r3, [pc, #160]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	691b      	ldr	r3, [r3, #16]
 8006970:	00db      	lsls	r3, r3, #3
 8006972:	4925      	ldr	r1, [pc, #148]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006974:	4313      	orrs	r3, r2
 8006976:	600b      	str	r3, [r1, #0]
 8006978:	e015      	b.n	80069a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800697a:	4b24      	ldr	r3, [pc, #144]	@ (8006a0c <HAL_RCC_OscConfig+0x244>)
 800697c:	2200      	movs	r2, #0
 800697e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006980:	f7fe fb56 	bl	8005030 <HAL_GetTick>
 8006984:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006986:	e008      	b.n	800699a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006988:	f7fe fb52 	bl	8005030 <HAL_GetTick>
 800698c:	4602      	mov	r2, r0
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	1ad3      	subs	r3, r2, r3
 8006992:	2b02      	cmp	r3, #2
 8006994:	d901      	bls.n	800699a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006996:	2303      	movs	r3, #3
 8006998:	e187      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800699a:	4b1b      	ldr	r3, [pc, #108]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f003 0302 	and.w	r3, r3, #2
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d1f0      	bne.n	8006988 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f003 0308 	and.w	r3, r3, #8
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d036      	beq.n	8006a20 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	695b      	ldr	r3, [r3, #20]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d016      	beq.n	80069e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069ba:	4b15      	ldr	r3, [pc, #84]	@ (8006a10 <HAL_RCC_OscConfig+0x248>)
 80069bc:	2201      	movs	r2, #1
 80069be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069c0:	f7fe fb36 	bl	8005030 <HAL_GetTick>
 80069c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069c6:	e008      	b.n	80069da <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80069c8:	f7fe fb32 	bl	8005030 <HAL_GetTick>
 80069cc:	4602      	mov	r2, r0
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	1ad3      	subs	r3, r2, r3
 80069d2:	2b02      	cmp	r3, #2
 80069d4:	d901      	bls.n	80069da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80069d6:	2303      	movs	r3, #3
 80069d8:	e167      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069da:	4b0b      	ldr	r3, [pc, #44]	@ (8006a08 <HAL_RCC_OscConfig+0x240>)
 80069dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069de:	f003 0302 	and.w	r3, r3, #2
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d0f0      	beq.n	80069c8 <HAL_RCC_OscConfig+0x200>
 80069e6:	e01b      	b.n	8006a20 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80069e8:	4b09      	ldr	r3, [pc, #36]	@ (8006a10 <HAL_RCC_OscConfig+0x248>)
 80069ea:	2200      	movs	r2, #0
 80069ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069ee:	f7fe fb1f 	bl	8005030 <HAL_GetTick>
 80069f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069f4:	e00e      	b.n	8006a14 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80069f6:	f7fe fb1b 	bl	8005030 <HAL_GetTick>
 80069fa:	4602      	mov	r2, r0
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	1ad3      	subs	r3, r2, r3
 8006a00:	2b02      	cmp	r3, #2
 8006a02:	d907      	bls.n	8006a14 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006a04:	2303      	movs	r3, #3
 8006a06:	e150      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
 8006a08:	40023800 	.word	0x40023800
 8006a0c:	42470000 	.word	0x42470000
 8006a10:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a14:	4b88      	ldr	r3, [pc, #544]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006a16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a18:	f003 0302 	and.w	r3, r3, #2
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d1ea      	bne.n	80069f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f003 0304 	and.w	r3, r3, #4
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	f000 8097 	beq.w	8006b5c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a32:	4b81      	ldr	r3, [pc, #516]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d10f      	bne.n	8006a5e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a3e:	2300      	movs	r3, #0
 8006a40:	60bb      	str	r3, [r7, #8]
 8006a42:	4b7d      	ldr	r3, [pc, #500]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a46:	4a7c      	ldr	r2, [pc, #496]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006a48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8006a4e:	4b7a      	ldr	r3, [pc, #488]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a56:	60bb      	str	r3, [r7, #8]
 8006a58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a5e:	4b77      	ldr	r3, [pc, #476]	@ (8006c3c <HAL_RCC_OscConfig+0x474>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d118      	bne.n	8006a9c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a6a:	4b74      	ldr	r3, [pc, #464]	@ (8006c3c <HAL_RCC_OscConfig+0x474>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4a73      	ldr	r2, [pc, #460]	@ (8006c3c <HAL_RCC_OscConfig+0x474>)
 8006a70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a76:	f7fe fadb 	bl	8005030 <HAL_GetTick>
 8006a7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a7c:	e008      	b.n	8006a90 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a7e:	f7fe fad7 	bl	8005030 <HAL_GetTick>
 8006a82:	4602      	mov	r2, r0
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	1ad3      	subs	r3, r2, r3
 8006a88:	2b02      	cmp	r3, #2
 8006a8a:	d901      	bls.n	8006a90 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006a8c:	2303      	movs	r3, #3
 8006a8e:	e10c      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a90:	4b6a      	ldr	r3, [pc, #424]	@ (8006c3c <HAL_RCC_OscConfig+0x474>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d0f0      	beq.n	8006a7e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	2b01      	cmp	r3, #1
 8006aa2:	d106      	bne.n	8006ab2 <HAL_RCC_OscConfig+0x2ea>
 8006aa4:	4b64      	ldr	r3, [pc, #400]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006aa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006aa8:	4a63      	ldr	r2, [pc, #396]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006aaa:	f043 0301 	orr.w	r3, r3, #1
 8006aae:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ab0:	e01c      	b.n	8006aec <HAL_RCC_OscConfig+0x324>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	2b05      	cmp	r3, #5
 8006ab8:	d10c      	bne.n	8006ad4 <HAL_RCC_OscConfig+0x30c>
 8006aba:	4b5f      	ldr	r3, [pc, #380]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006abc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006abe:	4a5e      	ldr	r2, [pc, #376]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006ac0:	f043 0304 	orr.w	r3, r3, #4
 8006ac4:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ac6:	4b5c      	ldr	r3, [pc, #368]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006ac8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006aca:	4a5b      	ldr	r2, [pc, #364]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006acc:	f043 0301 	orr.w	r3, r3, #1
 8006ad0:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ad2:	e00b      	b.n	8006aec <HAL_RCC_OscConfig+0x324>
 8006ad4:	4b58      	ldr	r3, [pc, #352]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006ad6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ad8:	4a57      	ldr	r2, [pc, #348]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006ada:	f023 0301 	bic.w	r3, r3, #1
 8006ade:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ae0:	4b55      	ldr	r3, [pc, #340]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006ae2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ae4:	4a54      	ldr	r2, [pc, #336]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006ae6:	f023 0304 	bic.w	r3, r3, #4
 8006aea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d015      	beq.n	8006b20 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006af4:	f7fe fa9c 	bl	8005030 <HAL_GetTick>
 8006af8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006afa:	e00a      	b.n	8006b12 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006afc:	f7fe fa98 	bl	8005030 <HAL_GetTick>
 8006b00:	4602      	mov	r2, r0
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	1ad3      	subs	r3, r2, r3
 8006b06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d901      	bls.n	8006b12 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006b0e:	2303      	movs	r3, #3
 8006b10:	e0cb      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b12:	4b49      	ldr	r3, [pc, #292]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006b14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b16:	f003 0302 	and.w	r3, r3, #2
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d0ee      	beq.n	8006afc <HAL_RCC_OscConfig+0x334>
 8006b1e:	e014      	b.n	8006b4a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b20:	f7fe fa86 	bl	8005030 <HAL_GetTick>
 8006b24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b26:	e00a      	b.n	8006b3e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b28:	f7fe fa82 	bl	8005030 <HAL_GetTick>
 8006b2c:	4602      	mov	r2, r0
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	1ad3      	subs	r3, r2, r3
 8006b32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d901      	bls.n	8006b3e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006b3a:	2303      	movs	r3, #3
 8006b3c:	e0b5      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b3e:	4b3e      	ldr	r3, [pc, #248]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006b40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b42:	f003 0302 	and.w	r3, r3, #2
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d1ee      	bne.n	8006b28 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006b4a:	7dfb      	ldrb	r3, [r7, #23]
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d105      	bne.n	8006b5c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b50:	4b39      	ldr	r3, [pc, #228]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b54:	4a38      	ldr	r2, [pc, #224]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006b56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b5a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	699b      	ldr	r3, [r3, #24]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	f000 80a1 	beq.w	8006ca8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006b66:	4b34      	ldr	r3, [pc, #208]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006b68:	689b      	ldr	r3, [r3, #8]
 8006b6a:	f003 030c 	and.w	r3, r3, #12
 8006b6e:	2b08      	cmp	r3, #8
 8006b70:	d05c      	beq.n	8006c2c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	699b      	ldr	r3, [r3, #24]
 8006b76:	2b02      	cmp	r3, #2
 8006b78:	d141      	bne.n	8006bfe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b7a:	4b31      	ldr	r3, [pc, #196]	@ (8006c40 <HAL_RCC_OscConfig+0x478>)
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b80:	f7fe fa56 	bl	8005030 <HAL_GetTick>
 8006b84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b86:	e008      	b.n	8006b9a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b88:	f7fe fa52 	bl	8005030 <HAL_GetTick>
 8006b8c:	4602      	mov	r2, r0
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	1ad3      	subs	r3, r2, r3
 8006b92:	2b02      	cmp	r3, #2
 8006b94:	d901      	bls.n	8006b9a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006b96:	2303      	movs	r3, #3
 8006b98:	e087      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b9a:	4b27      	ldr	r3, [pc, #156]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d1f0      	bne.n	8006b88 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	69da      	ldr	r2, [r3, #28]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6a1b      	ldr	r3, [r3, #32]
 8006bae:	431a      	orrs	r2, r3
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bb4:	019b      	lsls	r3, r3, #6
 8006bb6:	431a      	orrs	r2, r3
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bbc:	085b      	lsrs	r3, r3, #1
 8006bbe:	3b01      	subs	r3, #1
 8006bc0:	041b      	lsls	r3, r3, #16
 8006bc2:	431a      	orrs	r2, r3
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bc8:	061b      	lsls	r3, r3, #24
 8006bca:	491b      	ldr	r1, [pc, #108]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006bd0:	4b1b      	ldr	r3, [pc, #108]	@ (8006c40 <HAL_RCC_OscConfig+0x478>)
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bd6:	f7fe fa2b 	bl	8005030 <HAL_GetTick>
 8006bda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bdc:	e008      	b.n	8006bf0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bde:	f7fe fa27 	bl	8005030 <HAL_GetTick>
 8006be2:	4602      	mov	r2, r0
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	1ad3      	subs	r3, r2, r3
 8006be8:	2b02      	cmp	r3, #2
 8006bea:	d901      	bls.n	8006bf0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006bec:	2303      	movs	r3, #3
 8006bee:	e05c      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bf0:	4b11      	ldr	r3, [pc, #68]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d0f0      	beq.n	8006bde <HAL_RCC_OscConfig+0x416>
 8006bfc:	e054      	b.n	8006ca8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006bfe:	4b10      	ldr	r3, [pc, #64]	@ (8006c40 <HAL_RCC_OscConfig+0x478>)
 8006c00:	2200      	movs	r2, #0
 8006c02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c04:	f7fe fa14 	bl	8005030 <HAL_GetTick>
 8006c08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c0a:	e008      	b.n	8006c1e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c0c:	f7fe fa10 	bl	8005030 <HAL_GetTick>
 8006c10:	4602      	mov	r2, r0
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	1ad3      	subs	r3, r2, r3
 8006c16:	2b02      	cmp	r3, #2
 8006c18:	d901      	bls.n	8006c1e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006c1a:	2303      	movs	r3, #3
 8006c1c:	e045      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c1e:	4b06      	ldr	r3, [pc, #24]	@ (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d1f0      	bne.n	8006c0c <HAL_RCC_OscConfig+0x444>
 8006c2a:	e03d      	b.n	8006ca8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	699b      	ldr	r3, [r3, #24]
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d107      	bne.n	8006c44 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006c34:	2301      	movs	r3, #1
 8006c36:	e038      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
 8006c38:	40023800 	.word	0x40023800
 8006c3c:	40007000 	.word	0x40007000
 8006c40:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006c44:	4b1b      	ldr	r3, [pc, #108]	@ (8006cb4 <HAL_RCC_OscConfig+0x4ec>)
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	699b      	ldr	r3, [r3, #24]
 8006c4e:	2b01      	cmp	r3, #1
 8006c50:	d028      	beq.n	8006ca4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	d121      	bne.n	8006ca4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	d11a      	bne.n	8006ca4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c6e:	68fa      	ldr	r2, [r7, #12]
 8006c70:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006c74:	4013      	ands	r3, r2
 8006c76:	687a      	ldr	r2, [r7, #4]
 8006c78:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006c7a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d111      	bne.n	8006ca4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c8a:	085b      	lsrs	r3, r3, #1
 8006c8c:	3b01      	subs	r3, #1
 8006c8e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d107      	bne.n	8006ca4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c9e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	d001      	beq.n	8006ca8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	e000      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006ca8:	2300      	movs	r3, #0
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3718      	adds	r7, #24
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}
 8006cb2:	bf00      	nop
 8006cb4:	40023800 	.word	0x40023800

08006cb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b084      	sub	sp, #16
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d101      	bne.n	8006ccc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006cc8:	2301      	movs	r3, #1
 8006cca:	e0cc      	b.n	8006e66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006ccc:	4b68      	ldr	r3, [pc, #416]	@ (8006e70 <HAL_RCC_ClockConfig+0x1b8>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f003 030f 	and.w	r3, r3, #15
 8006cd4:	683a      	ldr	r2, [r7, #0]
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d90c      	bls.n	8006cf4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cda:	4b65      	ldr	r3, [pc, #404]	@ (8006e70 <HAL_RCC_ClockConfig+0x1b8>)
 8006cdc:	683a      	ldr	r2, [r7, #0]
 8006cde:	b2d2      	uxtb	r2, r2
 8006ce0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ce2:	4b63      	ldr	r3, [pc, #396]	@ (8006e70 <HAL_RCC_ClockConfig+0x1b8>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f003 030f 	and.w	r3, r3, #15
 8006cea:	683a      	ldr	r2, [r7, #0]
 8006cec:	429a      	cmp	r2, r3
 8006cee:	d001      	beq.n	8006cf4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	e0b8      	b.n	8006e66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f003 0302 	and.w	r3, r3, #2
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d020      	beq.n	8006d42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f003 0304 	and.w	r3, r3, #4
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d005      	beq.n	8006d18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006d0c:	4b59      	ldr	r3, [pc, #356]	@ (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	4a58      	ldr	r2, [pc, #352]	@ (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d12:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006d16:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f003 0308 	and.w	r3, r3, #8
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d005      	beq.n	8006d30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006d24:	4b53      	ldr	r3, [pc, #332]	@ (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d26:	689b      	ldr	r3, [r3, #8]
 8006d28:	4a52      	ldr	r2, [pc, #328]	@ (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d2a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006d2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d30:	4b50      	ldr	r3, [pc, #320]	@ (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d32:	689b      	ldr	r3, [r3, #8]
 8006d34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	689b      	ldr	r3, [r3, #8]
 8006d3c:	494d      	ldr	r1, [pc, #308]	@ (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f003 0301 	and.w	r3, r3, #1
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d044      	beq.n	8006dd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	d107      	bne.n	8006d66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d56:	4b47      	ldr	r3, [pc, #284]	@ (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d119      	bne.n	8006d96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d62:	2301      	movs	r3, #1
 8006d64:	e07f      	b.n	8006e66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	2b02      	cmp	r3, #2
 8006d6c:	d003      	beq.n	8006d76 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d72:	2b03      	cmp	r3, #3
 8006d74:	d107      	bne.n	8006d86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d76:	4b3f      	ldr	r3, [pc, #252]	@ (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d109      	bne.n	8006d96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	e06f      	b.n	8006e66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d86:	4b3b      	ldr	r3, [pc, #236]	@ (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f003 0302 	and.w	r3, r3, #2
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d101      	bne.n	8006d96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d92:	2301      	movs	r3, #1
 8006d94:	e067      	b.n	8006e66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006d96:	4b37      	ldr	r3, [pc, #220]	@ (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d98:	689b      	ldr	r3, [r3, #8]
 8006d9a:	f023 0203 	bic.w	r2, r3, #3
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	4934      	ldr	r1, [pc, #208]	@ (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006da4:	4313      	orrs	r3, r2
 8006da6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006da8:	f7fe f942 	bl	8005030 <HAL_GetTick>
 8006dac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dae:	e00a      	b.n	8006dc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006db0:	f7fe f93e 	bl	8005030 <HAL_GetTick>
 8006db4:	4602      	mov	r2, r0
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	1ad3      	subs	r3, r2, r3
 8006dba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d901      	bls.n	8006dc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006dc2:	2303      	movs	r3, #3
 8006dc4:	e04f      	b.n	8006e66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dc6:	4b2b      	ldr	r3, [pc, #172]	@ (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	f003 020c 	and.w	r2, r3, #12
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	009b      	lsls	r3, r3, #2
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	d1eb      	bne.n	8006db0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006dd8:	4b25      	ldr	r3, [pc, #148]	@ (8006e70 <HAL_RCC_ClockConfig+0x1b8>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f003 030f 	and.w	r3, r3, #15
 8006de0:	683a      	ldr	r2, [r7, #0]
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d20c      	bcs.n	8006e00 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006de6:	4b22      	ldr	r3, [pc, #136]	@ (8006e70 <HAL_RCC_ClockConfig+0x1b8>)
 8006de8:	683a      	ldr	r2, [r7, #0]
 8006dea:	b2d2      	uxtb	r2, r2
 8006dec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006dee:	4b20      	ldr	r3, [pc, #128]	@ (8006e70 <HAL_RCC_ClockConfig+0x1b8>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f003 030f 	and.w	r3, r3, #15
 8006df6:	683a      	ldr	r2, [r7, #0]
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	d001      	beq.n	8006e00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	e032      	b.n	8006e66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f003 0304 	and.w	r3, r3, #4
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d008      	beq.n	8006e1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006e0c:	4b19      	ldr	r3, [pc, #100]	@ (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	68db      	ldr	r3, [r3, #12]
 8006e18:	4916      	ldr	r1, [pc, #88]	@ (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f003 0308 	and.w	r3, r3, #8
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d009      	beq.n	8006e3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006e2a:	4b12      	ldr	r3, [pc, #72]	@ (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006e2c:	689b      	ldr	r3, [r3, #8]
 8006e2e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	691b      	ldr	r3, [r3, #16]
 8006e36:	00db      	lsls	r3, r3, #3
 8006e38:	490e      	ldr	r1, [pc, #56]	@ (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006e3e:	f000 f821 	bl	8006e84 <HAL_RCC_GetSysClockFreq>
 8006e42:	4602      	mov	r2, r0
 8006e44:	4b0b      	ldr	r3, [pc, #44]	@ (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006e46:	689b      	ldr	r3, [r3, #8]
 8006e48:	091b      	lsrs	r3, r3, #4
 8006e4a:	f003 030f 	and.w	r3, r3, #15
 8006e4e:	490a      	ldr	r1, [pc, #40]	@ (8006e78 <HAL_RCC_ClockConfig+0x1c0>)
 8006e50:	5ccb      	ldrb	r3, [r1, r3]
 8006e52:	fa22 f303 	lsr.w	r3, r2, r3
 8006e56:	4a09      	ldr	r2, [pc, #36]	@ (8006e7c <HAL_RCC_ClockConfig+0x1c4>)
 8006e58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006e5a:	4b09      	ldr	r3, [pc, #36]	@ (8006e80 <HAL_RCC_ClockConfig+0x1c8>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4618      	mov	r0, r3
 8006e60:	f7fe f8a2 	bl	8004fa8 <HAL_InitTick>

  return HAL_OK;
 8006e64:	2300      	movs	r3, #0
}
 8006e66:	4618      	mov	r0, r3
 8006e68:	3710      	adds	r7, #16
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	bd80      	pop	{r7, pc}
 8006e6e:	bf00      	nop
 8006e70:	40023c00 	.word	0x40023c00
 8006e74:	40023800 	.word	0x40023800
 8006e78:	080086bc 	.word	0x080086bc
 8006e7c:	20000480 	.word	0x20000480
 8006e80:	20000484 	.word	0x20000484

08006e84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e88:	b090      	sub	sp, #64	@ 0x40
 8006e8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006e90:	2300      	movs	r3, #0
 8006e92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006e94:	2300      	movs	r3, #0
 8006e96:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006e98:	2300      	movs	r3, #0
 8006e9a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e9c:	4b59      	ldr	r3, [pc, #356]	@ (8007004 <HAL_RCC_GetSysClockFreq+0x180>)
 8006e9e:	689b      	ldr	r3, [r3, #8]
 8006ea0:	f003 030c 	and.w	r3, r3, #12
 8006ea4:	2b08      	cmp	r3, #8
 8006ea6:	d00d      	beq.n	8006ec4 <HAL_RCC_GetSysClockFreq+0x40>
 8006ea8:	2b08      	cmp	r3, #8
 8006eaa:	f200 80a1 	bhi.w	8006ff0 <HAL_RCC_GetSysClockFreq+0x16c>
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d002      	beq.n	8006eb8 <HAL_RCC_GetSysClockFreq+0x34>
 8006eb2:	2b04      	cmp	r3, #4
 8006eb4:	d003      	beq.n	8006ebe <HAL_RCC_GetSysClockFreq+0x3a>
 8006eb6:	e09b      	b.n	8006ff0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006eb8:	4b53      	ldr	r3, [pc, #332]	@ (8007008 <HAL_RCC_GetSysClockFreq+0x184>)
 8006eba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006ebc:	e09b      	b.n	8006ff6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006ebe:	4b53      	ldr	r3, [pc, #332]	@ (800700c <HAL_RCC_GetSysClockFreq+0x188>)
 8006ec0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006ec2:	e098      	b.n	8006ff6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006ec4:	4b4f      	ldr	r3, [pc, #316]	@ (8007004 <HAL_RCC_GetSysClockFreq+0x180>)
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ecc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006ece:	4b4d      	ldr	r3, [pc, #308]	@ (8007004 <HAL_RCC_GetSysClockFreq+0x180>)
 8006ed0:	685b      	ldr	r3, [r3, #4]
 8006ed2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d028      	beq.n	8006f2c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006eda:	4b4a      	ldr	r3, [pc, #296]	@ (8007004 <HAL_RCC_GetSysClockFreq+0x180>)
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	099b      	lsrs	r3, r3, #6
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	623b      	str	r3, [r7, #32]
 8006ee4:	627a      	str	r2, [r7, #36]	@ 0x24
 8006ee6:	6a3b      	ldr	r3, [r7, #32]
 8006ee8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006eec:	2100      	movs	r1, #0
 8006eee:	4b47      	ldr	r3, [pc, #284]	@ (800700c <HAL_RCC_GetSysClockFreq+0x188>)
 8006ef0:	fb03 f201 	mul.w	r2, r3, r1
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	fb00 f303 	mul.w	r3, r0, r3
 8006efa:	4413      	add	r3, r2
 8006efc:	4a43      	ldr	r2, [pc, #268]	@ (800700c <HAL_RCC_GetSysClockFreq+0x188>)
 8006efe:	fba0 1202 	umull	r1, r2, r0, r2
 8006f02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006f04:	460a      	mov	r2, r1
 8006f06:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006f08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f0a:	4413      	add	r3, r2
 8006f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f10:	2200      	movs	r2, #0
 8006f12:	61bb      	str	r3, [r7, #24]
 8006f14:	61fa      	str	r2, [r7, #28]
 8006f16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006f1a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006f1e:	f7f9 febb 	bl	8000c98 <__aeabi_uldivmod>
 8006f22:	4602      	mov	r2, r0
 8006f24:	460b      	mov	r3, r1
 8006f26:	4613      	mov	r3, r2
 8006f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f2a:	e053      	b.n	8006fd4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f2c:	4b35      	ldr	r3, [pc, #212]	@ (8007004 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	099b      	lsrs	r3, r3, #6
 8006f32:	2200      	movs	r2, #0
 8006f34:	613b      	str	r3, [r7, #16]
 8006f36:	617a      	str	r2, [r7, #20]
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006f3e:	f04f 0b00 	mov.w	fp, #0
 8006f42:	4652      	mov	r2, sl
 8006f44:	465b      	mov	r3, fp
 8006f46:	f04f 0000 	mov.w	r0, #0
 8006f4a:	f04f 0100 	mov.w	r1, #0
 8006f4e:	0159      	lsls	r1, r3, #5
 8006f50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f54:	0150      	lsls	r0, r2, #5
 8006f56:	4602      	mov	r2, r0
 8006f58:	460b      	mov	r3, r1
 8006f5a:	ebb2 080a 	subs.w	r8, r2, sl
 8006f5e:	eb63 090b 	sbc.w	r9, r3, fp
 8006f62:	f04f 0200 	mov.w	r2, #0
 8006f66:	f04f 0300 	mov.w	r3, #0
 8006f6a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006f6e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006f72:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006f76:	ebb2 0408 	subs.w	r4, r2, r8
 8006f7a:	eb63 0509 	sbc.w	r5, r3, r9
 8006f7e:	f04f 0200 	mov.w	r2, #0
 8006f82:	f04f 0300 	mov.w	r3, #0
 8006f86:	00eb      	lsls	r3, r5, #3
 8006f88:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f8c:	00e2      	lsls	r2, r4, #3
 8006f8e:	4614      	mov	r4, r2
 8006f90:	461d      	mov	r5, r3
 8006f92:	eb14 030a 	adds.w	r3, r4, sl
 8006f96:	603b      	str	r3, [r7, #0]
 8006f98:	eb45 030b 	adc.w	r3, r5, fp
 8006f9c:	607b      	str	r3, [r7, #4]
 8006f9e:	f04f 0200 	mov.w	r2, #0
 8006fa2:	f04f 0300 	mov.w	r3, #0
 8006fa6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006faa:	4629      	mov	r1, r5
 8006fac:	028b      	lsls	r3, r1, #10
 8006fae:	4621      	mov	r1, r4
 8006fb0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006fb4:	4621      	mov	r1, r4
 8006fb6:	028a      	lsls	r2, r1, #10
 8006fb8:	4610      	mov	r0, r2
 8006fba:	4619      	mov	r1, r3
 8006fbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	60bb      	str	r3, [r7, #8]
 8006fc2:	60fa      	str	r2, [r7, #12]
 8006fc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006fc8:	f7f9 fe66 	bl	8000c98 <__aeabi_uldivmod>
 8006fcc:	4602      	mov	r2, r0
 8006fce:	460b      	mov	r3, r1
 8006fd0:	4613      	mov	r3, r2
 8006fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8007004 <HAL_RCC_GetSysClockFreq+0x180>)
 8006fd6:	685b      	ldr	r3, [r3, #4]
 8006fd8:	0c1b      	lsrs	r3, r3, #16
 8006fda:	f003 0303 	and.w	r3, r3, #3
 8006fde:	3301      	adds	r3, #1
 8006fe0:	005b      	lsls	r3, r3, #1
 8006fe2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006fe4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006fee:	e002      	b.n	8006ff6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006ff0:	4b05      	ldr	r3, [pc, #20]	@ (8007008 <HAL_RCC_GetSysClockFreq+0x184>)
 8006ff2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006ff4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	3740      	adds	r7, #64	@ 0x40
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007002:	bf00      	nop
 8007004:	40023800 	.word	0x40023800
 8007008:	00f42400 	.word	0x00f42400
 800700c:	017d7840 	.word	0x017d7840

08007010 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007010:	b480      	push	{r7}
 8007012:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007014:	4b03      	ldr	r3, [pc, #12]	@ (8007024 <HAL_RCC_GetHCLKFreq+0x14>)
 8007016:	681b      	ldr	r3, [r3, #0]
}
 8007018:	4618      	mov	r0, r3
 800701a:	46bd      	mov	sp, r7
 800701c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007020:	4770      	bx	lr
 8007022:	bf00      	nop
 8007024:	20000480 	.word	0x20000480

08007028 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800702c:	f7ff fff0 	bl	8007010 <HAL_RCC_GetHCLKFreq>
 8007030:	4602      	mov	r2, r0
 8007032:	4b05      	ldr	r3, [pc, #20]	@ (8007048 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007034:	689b      	ldr	r3, [r3, #8]
 8007036:	0a9b      	lsrs	r3, r3, #10
 8007038:	f003 0307 	and.w	r3, r3, #7
 800703c:	4903      	ldr	r1, [pc, #12]	@ (800704c <HAL_RCC_GetPCLK1Freq+0x24>)
 800703e:	5ccb      	ldrb	r3, [r1, r3]
 8007040:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007044:	4618      	mov	r0, r3
 8007046:	bd80      	pop	{r7, pc}
 8007048:	40023800 	.word	0x40023800
 800704c:	080086cc 	.word	0x080086cc

08007050 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b082      	sub	sp, #8
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d101      	bne.n	8007062 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800705e:	2301      	movs	r3, #1
 8007060:	e07b      	b.n	800715a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007066:	2b00      	cmp	r3, #0
 8007068:	d108      	bne.n	800707c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007072:	d009      	beq.n	8007088 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2200      	movs	r2, #0
 8007078:	61da      	str	r2, [r3, #28]
 800707a:	e005      	b.n	8007088 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2200      	movs	r2, #0
 8007080:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2200      	movs	r2, #0
 800708c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007094:	b2db      	uxtb	r3, r3
 8007096:	2b00      	cmp	r3, #0
 8007098:	d106      	bne.n	80070a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f7fd fe3e 	bl	8004d24 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2202      	movs	r2, #2
 80070ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	681a      	ldr	r2, [r3, #0]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070be:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	689b      	ldr	r3, [r3, #8]
 80070cc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80070d0:	431a      	orrs	r2, r3
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	68db      	ldr	r3, [r3, #12]
 80070d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80070da:	431a      	orrs	r2, r3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	691b      	ldr	r3, [r3, #16]
 80070e0:	f003 0302 	and.w	r3, r3, #2
 80070e4:	431a      	orrs	r2, r3
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	695b      	ldr	r3, [r3, #20]
 80070ea:	f003 0301 	and.w	r3, r3, #1
 80070ee:	431a      	orrs	r2, r3
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	699b      	ldr	r3, [r3, #24]
 80070f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80070f8:	431a      	orrs	r2, r3
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	69db      	ldr	r3, [r3, #28]
 80070fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007102:	431a      	orrs	r2, r3
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6a1b      	ldr	r3, [r3, #32]
 8007108:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800710c:	ea42 0103 	orr.w	r1, r2, r3
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007114:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	430a      	orrs	r2, r1
 800711e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	699b      	ldr	r3, [r3, #24]
 8007124:	0c1b      	lsrs	r3, r3, #16
 8007126:	f003 0104 	and.w	r1, r3, #4
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800712e:	f003 0210 	and.w	r2, r3, #16
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	430a      	orrs	r2, r1
 8007138:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	69da      	ldr	r2, [r3, #28]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007148:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2200      	movs	r2, #0
 800714e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2201      	movs	r2, #1
 8007154:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007158:	2300      	movs	r3, #0
}
 800715a:	4618      	mov	r0, r3
 800715c:	3708      	adds	r7, #8
 800715e:	46bd      	mov	sp, r7
 8007160:	bd80      	pop	{r7, pc}

08007162 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007162:	b580      	push	{r7, lr}
 8007164:	b088      	sub	sp, #32
 8007166:	af00      	add	r7, sp, #0
 8007168:	60f8      	str	r0, [r7, #12]
 800716a:	60b9      	str	r1, [r7, #8]
 800716c:	603b      	str	r3, [r7, #0]
 800716e:	4613      	mov	r3, r2
 8007170:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007172:	f7fd ff5d 	bl	8005030 <HAL_GetTick>
 8007176:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007178:	88fb      	ldrh	r3, [r7, #6]
 800717a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007182:	b2db      	uxtb	r3, r3
 8007184:	2b01      	cmp	r3, #1
 8007186:	d001      	beq.n	800718c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007188:	2302      	movs	r3, #2
 800718a:	e12a      	b.n	80073e2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d002      	beq.n	8007198 <HAL_SPI_Transmit+0x36>
 8007192:	88fb      	ldrh	r3, [r7, #6]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d101      	bne.n	800719c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007198:	2301      	movs	r3, #1
 800719a:	e122      	b.n	80073e2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80071a2:	2b01      	cmp	r3, #1
 80071a4:	d101      	bne.n	80071aa <HAL_SPI_Transmit+0x48>
 80071a6:	2302      	movs	r3, #2
 80071a8:	e11b      	b.n	80073e2 <HAL_SPI_Transmit+0x280>
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2201      	movs	r2, #1
 80071ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	2203      	movs	r2, #3
 80071b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2200      	movs	r2, #0
 80071be:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	68ba      	ldr	r2, [r7, #8]
 80071c4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	88fa      	ldrh	r2, [r7, #6]
 80071ca:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	88fa      	ldrh	r2, [r7, #6]
 80071d0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2200      	movs	r2, #0
 80071d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	2200      	movs	r2, #0
 80071dc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2200      	movs	r2, #0
 80071e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2200      	movs	r2, #0
 80071e8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2200      	movs	r2, #0
 80071ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	689b      	ldr	r3, [r3, #8]
 80071f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071f8:	d10f      	bne.n	800721a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	681a      	ldr	r2, [r3, #0]
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007208:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	681a      	ldr	r2, [r3, #0]
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007218:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007224:	2b40      	cmp	r3, #64	@ 0x40
 8007226:	d007      	beq.n	8007238 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	681a      	ldr	r2, [r3, #0]
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007236:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	68db      	ldr	r3, [r3, #12]
 800723c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007240:	d152      	bne.n	80072e8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d002      	beq.n	8007250 <HAL_SPI_Transmit+0xee>
 800724a:	8b7b      	ldrh	r3, [r7, #26]
 800724c:	2b01      	cmp	r3, #1
 800724e:	d145      	bne.n	80072dc <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007254:	881a      	ldrh	r2, [r3, #0]
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007260:	1c9a      	adds	r2, r3, #2
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800726a:	b29b      	uxth	r3, r3
 800726c:	3b01      	subs	r3, #1
 800726e:	b29a      	uxth	r2, r3
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007274:	e032      	b.n	80072dc <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	f003 0302 	and.w	r3, r3, #2
 8007280:	2b02      	cmp	r3, #2
 8007282:	d112      	bne.n	80072aa <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007288:	881a      	ldrh	r2, [r3, #0]
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007294:	1c9a      	adds	r2, r3, #2
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800729e:	b29b      	uxth	r3, r3
 80072a0:	3b01      	subs	r3, #1
 80072a2:	b29a      	uxth	r2, r3
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80072a8:	e018      	b.n	80072dc <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80072aa:	f7fd fec1 	bl	8005030 <HAL_GetTick>
 80072ae:	4602      	mov	r2, r0
 80072b0:	69fb      	ldr	r3, [r7, #28]
 80072b2:	1ad3      	subs	r3, r2, r3
 80072b4:	683a      	ldr	r2, [r7, #0]
 80072b6:	429a      	cmp	r2, r3
 80072b8:	d803      	bhi.n	80072c2 <HAL_SPI_Transmit+0x160>
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072c0:	d102      	bne.n	80072c8 <HAL_SPI_Transmit+0x166>
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d109      	bne.n	80072dc <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	2201      	movs	r2, #1
 80072cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2200      	movs	r2, #0
 80072d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80072d8:	2303      	movs	r3, #3
 80072da:	e082      	b.n	80073e2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80072e0:	b29b      	uxth	r3, r3
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d1c7      	bne.n	8007276 <HAL_SPI_Transmit+0x114>
 80072e6:	e053      	b.n	8007390 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	685b      	ldr	r3, [r3, #4]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d002      	beq.n	80072f6 <HAL_SPI_Transmit+0x194>
 80072f0:	8b7b      	ldrh	r3, [r7, #26]
 80072f2:	2b01      	cmp	r3, #1
 80072f4:	d147      	bne.n	8007386 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	330c      	adds	r3, #12
 8007300:	7812      	ldrb	r2, [r2, #0]
 8007302:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007308:	1c5a      	adds	r2, r3, #1
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007312:	b29b      	uxth	r3, r3
 8007314:	3b01      	subs	r3, #1
 8007316:	b29a      	uxth	r2, r3
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800731c:	e033      	b.n	8007386 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	689b      	ldr	r3, [r3, #8]
 8007324:	f003 0302 	and.w	r3, r3, #2
 8007328:	2b02      	cmp	r3, #2
 800732a:	d113      	bne.n	8007354 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	330c      	adds	r3, #12
 8007336:	7812      	ldrb	r2, [r2, #0]
 8007338:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800733e:	1c5a      	adds	r2, r3, #1
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007348:	b29b      	uxth	r3, r3
 800734a:	3b01      	subs	r3, #1
 800734c:	b29a      	uxth	r2, r3
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007352:	e018      	b.n	8007386 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007354:	f7fd fe6c 	bl	8005030 <HAL_GetTick>
 8007358:	4602      	mov	r2, r0
 800735a:	69fb      	ldr	r3, [r7, #28]
 800735c:	1ad3      	subs	r3, r2, r3
 800735e:	683a      	ldr	r2, [r7, #0]
 8007360:	429a      	cmp	r2, r3
 8007362:	d803      	bhi.n	800736c <HAL_SPI_Transmit+0x20a>
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	f1b3 3fff 	cmp.w	r3, #4294967295
 800736a:	d102      	bne.n	8007372 <HAL_SPI_Transmit+0x210>
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d109      	bne.n	8007386 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2201      	movs	r2, #1
 8007376:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	2200      	movs	r2, #0
 800737e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007382:	2303      	movs	r3, #3
 8007384:	e02d      	b.n	80073e2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800738a:	b29b      	uxth	r3, r3
 800738c:	2b00      	cmp	r3, #0
 800738e:	d1c6      	bne.n	800731e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007390:	69fa      	ldr	r2, [r7, #28]
 8007392:	6839      	ldr	r1, [r7, #0]
 8007394:	68f8      	ldr	r0, [r7, #12]
 8007396:	f000 fa59 	bl	800784c <SPI_EndRxTxTransaction>
 800739a:	4603      	mov	r3, r0
 800739c:	2b00      	cmp	r3, #0
 800739e:	d002      	beq.n	80073a6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	2220      	movs	r2, #32
 80073a4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	689b      	ldr	r3, [r3, #8]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d10a      	bne.n	80073c4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80073ae:	2300      	movs	r3, #0
 80073b0:	617b      	str	r3, [r7, #20]
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	68db      	ldr	r3, [r3, #12]
 80073b8:	617b      	str	r3, [r7, #20]
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	689b      	ldr	r3, [r3, #8]
 80073c0:	617b      	str	r3, [r7, #20]
 80073c2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2201      	movs	r2, #1
 80073c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2200      	movs	r2, #0
 80073d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d001      	beq.n	80073e0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80073dc:	2301      	movs	r3, #1
 80073de:	e000      	b.n	80073e2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80073e0:	2300      	movs	r3, #0
  }
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	3720      	adds	r7, #32
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}

080073ea <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80073ea:	b580      	push	{r7, lr}
 80073ec:	b08a      	sub	sp, #40	@ 0x28
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	60f8      	str	r0, [r7, #12]
 80073f2:	60b9      	str	r1, [r7, #8]
 80073f4:	607a      	str	r2, [r7, #4]
 80073f6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80073f8:	2301      	movs	r3, #1
 80073fa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80073fc:	f7fd fe18 	bl	8005030 <HAL_GetTick>
 8007400:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007408:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007410:	887b      	ldrh	r3, [r7, #2]
 8007412:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007414:	7ffb      	ldrb	r3, [r7, #31]
 8007416:	2b01      	cmp	r3, #1
 8007418:	d00c      	beq.n	8007434 <HAL_SPI_TransmitReceive+0x4a>
 800741a:	69bb      	ldr	r3, [r7, #24]
 800741c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007420:	d106      	bne.n	8007430 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d102      	bne.n	8007430 <HAL_SPI_TransmitReceive+0x46>
 800742a:	7ffb      	ldrb	r3, [r7, #31]
 800742c:	2b04      	cmp	r3, #4
 800742e:	d001      	beq.n	8007434 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8007430:	2302      	movs	r3, #2
 8007432:	e17f      	b.n	8007734 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d005      	beq.n	8007446 <HAL_SPI_TransmitReceive+0x5c>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d002      	beq.n	8007446 <HAL_SPI_TransmitReceive+0x5c>
 8007440:	887b      	ldrh	r3, [r7, #2]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d101      	bne.n	800744a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8007446:	2301      	movs	r3, #1
 8007448:	e174      	b.n	8007734 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007450:	2b01      	cmp	r3, #1
 8007452:	d101      	bne.n	8007458 <HAL_SPI_TransmitReceive+0x6e>
 8007454:	2302      	movs	r3, #2
 8007456:	e16d      	b.n	8007734 <HAL_SPI_TransmitReceive+0x34a>
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2201      	movs	r2, #1
 800745c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007466:	b2db      	uxtb	r3, r3
 8007468:	2b04      	cmp	r3, #4
 800746a:	d003      	beq.n	8007474 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	2205      	movs	r2, #5
 8007470:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2200      	movs	r2, #0
 8007478:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	687a      	ldr	r2, [r7, #4]
 800747e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	887a      	ldrh	r2, [r7, #2]
 8007484:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	887a      	ldrh	r2, [r7, #2]
 800748a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	68ba      	ldr	r2, [r7, #8]
 8007490:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	887a      	ldrh	r2, [r7, #2]
 8007496:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	887a      	ldrh	r2, [r7, #2]
 800749c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	2200      	movs	r2, #0
 80074a2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2200      	movs	r2, #0
 80074a8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074b4:	2b40      	cmp	r3, #64	@ 0x40
 80074b6:	d007      	beq.n	80074c8 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	681a      	ldr	r2, [r3, #0]
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80074c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	68db      	ldr	r3, [r3, #12]
 80074cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074d0:	d17e      	bne.n	80075d0 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d002      	beq.n	80074e0 <HAL_SPI_TransmitReceive+0xf6>
 80074da:	8afb      	ldrh	r3, [r7, #22]
 80074dc:	2b01      	cmp	r3, #1
 80074de:	d16c      	bne.n	80075ba <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074e4:	881a      	ldrh	r2, [r3, #0]
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074f0:	1c9a      	adds	r2, r3, #2
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80074fa:	b29b      	uxth	r3, r3
 80074fc:	3b01      	subs	r3, #1
 80074fe:	b29a      	uxth	r2, r3
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007504:	e059      	b.n	80075ba <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	689b      	ldr	r3, [r3, #8]
 800750c:	f003 0302 	and.w	r3, r3, #2
 8007510:	2b02      	cmp	r3, #2
 8007512:	d11b      	bne.n	800754c <HAL_SPI_TransmitReceive+0x162>
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007518:	b29b      	uxth	r3, r3
 800751a:	2b00      	cmp	r3, #0
 800751c:	d016      	beq.n	800754c <HAL_SPI_TransmitReceive+0x162>
 800751e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007520:	2b01      	cmp	r3, #1
 8007522:	d113      	bne.n	800754c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007528:	881a      	ldrh	r2, [r3, #0]
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007534:	1c9a      	adds	r2, r3, #2
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800753e:	b29b      	uxth	r3, r3
 8007540:	3b01      	subs	r3, #1
 8007542:	b29a      	uxth	r2, r3
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007548:	2300      	movs	r3, #0
 800754a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	689b      	ldr	r3, [r3, #8]
 8007552:	f003 0301 	and.w	r3, r3, #1
 8007556:	2b01      	cmp	r3, #1
 8007558:	d119      	bne.n	800758e <HAL_SPI_TransmitReceive+0x1a4>
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800755e:	b29b      	uxth	r3, r3
 8007560:	2b00      	cmp	r3, #0
 8007562:	d014      	beq.n	800758e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	68da      	ldr	r2, [r3, #12]
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800756e:	b292      	uxth	r2, r2
 8007570:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007576:	1c9a      	adds	r2, r3, #2
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007580:	b29b      	uxth	r3, r3
 8007582:	3b01      	subs	r3, #1
 8007584:	b29a      	uxth	r2, r3
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800758a:	2301      	movs	r3, #1
 800758c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800758e:	f7fd fd4f 	bl	8005030 <HAL_GetTick>
 8007592:	4602      	mov	r2, r0
 8007594:	6a3b      	ldr	r3, [r7, #32]
 8007596:	1ad3      	subs	r3, r2, r3
 8007598:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800759a:	429a      	cmp	r2, r3
 800759c:	d80d      	bhi.n	80075ba <HAL_SPI_TransmitReceive+0x1d0>
 800759e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075a4:	d009      	beq.n	80075ba <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	2201      	movs	r2, #1
 80075aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	2200      	movs	r2, #0
 80075b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80075b6:	2303      	movs	r3, #3
 80075b8:	e0bc      	b.n	8007734 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80075be:	b29b      	uxth	r3, r3
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d1a0      	bne.n	8007506 <HAL_SPI_TransmitReceive+0x11c>
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075c8:	b29b      	uxth	r3, r3
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d19b      	bne.n	8007506 <HAL_SPI_TransmitReceive+0x11c>
 80075ce:	e082      	b.n	80076d6 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d002      	beq.n	80075de <HAL_SPI_TransmitReceive+0x1f4>
 80075d8:	8afb      	ldrh	r3, [r7, #22]
 80075da:	2b01      	cmp	r3, #1
 80075dc:	d171      	bne.n	80076c2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	330c      	adds	r3, #12
 80075e8:	7812      	ldrb	r2, [r2, #0]
 80075ea:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075f0:	1c5a      	adds	r2, r3, #1
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	3b01      	subs	r3, #1
 80075fe:	b29a      	uxth	r2, r3
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007604:	e05d      	b.n	80076c2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	689b      	ldr	r3, [r3, #8]
 800760c:	f003 0302 	and.w	r3, r3, #2
 8007610:	2b02      	cmp	r3, #2
 8007612:	d11c      	bne.n	800764e <HAL_SPI_TransmitReceive+0x264>
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007618:	b29b      	uxth	r3, r3
 800761a:	2b00      	cmp	r3, #0
 800761c:	d017      	beq.n	800764e <HAL_SPI_TransmitReceive+0x264>
 800761e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007620:	2b01      	cmp	r3, #1
 8007622:	d114      	bne.n	800764e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	330c      	adds	r3, #12
 800762e:	7812      	ldrb	r2, [r2, #0]
 8007630:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007636:	1c5a      	adds	r2, r3, #1
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007640:	b29b      	uxth	r3, r3
 8007642:	3b01      	subs	r3, #1
 8007644:	b29a      	uxth	r2, r3
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800764a:	2300      	movs	r3, #0
 800764c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	689b      	ldr	r3, [r3, #8]
 8007654:	f003 0301 	and.w	r3, r3, #1
 8007658:	2b01      	cmp	r3, #1
 800765a:	d119      	bne.n	8007690 <HAL_SPI_TransmitReceive+0x2a6>
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007660:	b29b      	uxth	r3, r3
 8007662:	2b00      	cmp	r3, #0
 8007664:	d014      	beq.n	8007690 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	68da      	ldr	r2, [r3, #12]
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007670:	b2d2      	uxtb	r2, r2
 8007672:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007678:	1c5a      	adds	r2, r3, #1
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007682:	b29b      	uxth	r3, r3
 8007684:	3b01      	subs	r3, #1
 8007686:	b29a      	uxth	r2, r3
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800768c:	2301      	movs	r3, #1
 800768e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007690:	f7fd fcce 	bl	8005030 <HAL_GetTick>
 8007694:	4602      	mov	r2, r0
 8007696:	6a3b      	ldr	r3, [r7, #32]
 8007698:	1ad3      	subs	r3, r2, r3
 800769a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800769c:	429a      	cmp	r2, r3
 800769e:	d803      	bhi.n	80076a8 <HAL_SPI_TransmitReceive+0x2be>
 80076a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076a6:	d102      	bne.n	80076ae <HAL_SPI_TransmitReceive+0x2c4>
 80076a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d109      	bne.n	80076c2 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	2201      	movs	r2, #1
 80076b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	2200      	movs	r2, #0
 80076ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80076be:	2303      	movs	r3, #3
 80076c0:	e038      	b.n	8007734 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076c6:	b29b      	uxth	r3, r3
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d19c      	bne.n	8007606 <HAL_SPI_TransmitReceive+0x21c>
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d197      	bne.n	8007606 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80076d6:	6a3a      	ldr	r2, [r7, #32]
 80076d8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80076da:	68f8      	ldr	r0, [r7, #12]
 80076dc:	f000 f8b6 	bl	800784c <SPI_EndRxTxTransaction>
 80076e0:	4603      	mov	r3, r0
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d008      	beq.n	80076f8 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	2220      	movs	r2, #32
 80076ea:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	2200      	movs	r2, #0
 80076f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80076f4:	2301      	movs	r3, #1
 80076f6:	e01d      	b.n	8007734 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	689b      	ldr	r3, [r3, #8]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d10a      	bne.n	8007716 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007700:	2300      	movs	r3, #0
 8007702:	613b      	str	r3, [r7, #16]
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	68db      	ldr	r3, [r3, #12]
 800770a:	613b      	str	r3, [r7, #16]
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	689b      	ldr	r3, [r3, #8]
 8007712:	613b      	str	r3, [r7, #16]
 8007714:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2201      	movs	r2, #1
 800771a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	2200      	movs	r2, #0
 8007722:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800772a:	2b00      	cmp	r3, #0
 800772c:	d001      	beq.n	8007732 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800772e:	2301      	movs	r3, #1
 8007730:	e000      	b.n	8007734 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007732:	2300      	movs	r3, #0
  }
}
 8007734:	4618      	mov	r0, r3
 8007736:	3728      	adds	r7, #40	@ 0x28
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}

0800773c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b088      	sub	sp, #32
 8007740:	af00      	add	r7, sp, #0
 8007742:	60f8      	str	r0, [r7, #12]
 8007744:	60b9      	str	r1, [r7, #8]
 8007746:	603b      	str	r3, [r7, #0]
 8007748:	4613      	mov	r3, r2
 800774a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800774c:	f7fd fc70 	bl	8005030 <HAL_GetTick>
 8007750:	4602      	mov	r2, r0
 8007752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007754:	1a9b      	subs	r3, r3, r2
 8007756:	683a      	ldr	r2, [r7, #0]
 8007758:	4413      	add	r3, r2
 800775a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800775c:	f7fd fc68 	bl	8005030 <HAL_GetTick>
 8007760:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007762:	4b39      	ldr	r3, [pc, #228]	@ (8007848 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	015b      	lsls	r3, r3, #5
 8007768:	0d1b      	lsrs	r3, r3, #20
 800776a:	69fa      	ldr	r2, [r7, #28]
 800776c:	fb02 f303 	mul.w	r3, r2, r3
 8007770:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007772:	e054      	b.n	800781e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	f1b3 3fff 	cmp.w	r3, #4294967295
 800777a:	d050      	beq.n	800781e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800777c:	f7fd fc58 	bl	8005030 <HAL_GetTick>
 8007780:	4602      	mov	r2, r0
 8007782:	69bb      	ldr	r3, [r7, #24]
 8007784:	1ad3      	subs	r3, r2, r3
 8007786:	69fa      	ldr	r2, [r7, #28]
 8007788:	429a      	cmp	r2, r3
 800778a:	d902      	bls.n	8007792 <SPI_WaitFlagStateUntilTimeout+0x56>
 800778c:	69fb      	ldr	r3, [r7, #28]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d13d      	bne.n	800780e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	685a      	ldr	r2, [r3, #4]
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80077a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	685b      	ldr	r3, [r3, #4]
 80077a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80077aa:	d111      	bne.n	80077d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	689b      	ldr	r3, [r3, #8]
 80077b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077b4:	d004      	beq.n	80077c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	689b      	ldr	r3, [r3, #8]
 80077ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077be:	d107      	bne.n	80077d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	681a      	ldr	r2, [r3, #0]
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80077ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077d8:	d10f      	bne.n	80077fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80077e8:	601a      	str	r2, [r3, #0]
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	681a      	ldr	r2, [r3, #0]
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80077f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2201      	movs	r2, #1
 80077fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	2200      	movs	r2, #0
 8007806:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800780a:	2303      	movs	r3, #3
 800780c:	e017      	b.n	800783e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d101      	bne.n	8007818 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007814:	2300      	movs	r3, #0
 8007816:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007818:	697b      	ldr	r3, [r7, #20]
 800781a:	3b01      	subs	r3, #1
 800781c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	689a      	ldr	r2, [r3, #8]
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	4013      	ands	r3, r2
 8007828:	68ba      	ldr	r2, [r7, #8]
 800782a:	429a      	cmp	r2, r3
 800782c:	bf0c      	ite	eq
 800782e:	2301      	moveq	r3, #1
 8007830:	2300      	movne	r3, #0
 8007832:	b2db      	uxtb	r3, r3
 8007834:	461a      	mov	r2, r3
 8007836:	79fb      	ldrb	r3, [r7, #7]
 8007838:	429a      	cmp	r2, r3
 800783a:	d19b      	bne.n	8007774 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800783c:	2300      	movs	r3, #0
}
 800783e:	4618      	mov	r0, r3
 8007840:	3720      	adds	r7, #32
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}
 8007846:	bf00      	nop
 8007848:	20000480 	.word	0x20000480

0800784c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b088      	sub	sp, #32
 8007850:	af02      	add	r7, sp, #8
 8007852:	60f8      	str	r0, [r7, #12]
 8007854:	60b9      	str	r1, [r7, #8]
 8007856:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	9300      	str	r3, [sp, #0]
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	2201      	movs	r2, #1
 8007860:	2102      	movs	r1, #2
 8007862:	68f8      	ldr	r0, [r7, #12]
 8007864:	f7ff ff6a 	bl	800773c <SPI_WaitFlagStateUntilTimeout>
 8007868:	4603      	mov	r3, r0
 800786a:	2b00      	cmp	r3, #0
 800786c:	d007      	beq.n	800787e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007872:	f043 0220 	orr.w	r2, r3, #32
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800787a:	2303      	movs	r3, #3
 800787c:	e032      	b.n	80078e4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800787e:	4b1b      	ldr	r3, [pc, #108]	@ (80078ec <SPI_EndRxTxTransaction+0xa0>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	4a1b      	ldr	r2, [pc, #108]	@ (80078f0 <SPI_EndRxTxTransaction+0xa4>)
 8007884:	fba2 2303 	umull	r2, r3, r2, r3
 8007888:	0d5b      	lsrs	r3, r3, #21
 800788a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800788e:	fb02 f303 	mul.w	r3, r2, r3
 8007892:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800789c:	d112      	bne.n	80078c4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	9300      	str	r3, [sp, #0]
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	2200      	movs	r2, #0
 80078a6:	2180      	movs	r1, #128	@ 0x80
 80078a8:	68f8      	ldr	r0, [r7, #12]
 80078aa:	f7ff ff47 	bl	800773c <SPI_WaitFlagStateUntilTimeout>
 80078ae:	4603      	mov	r3, r0
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d016      	beq.n	80078e2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078b8:	f043 0220 	orr.w	r2, r3, #32
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80078c0:	2303      	movs	r3, #3
 80078c2:	e00f      	b.n	80078e4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80078c4:	697b      	ldr	r3, [r7, #20]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d00a      	beq.n	80078e0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80078ca:	697b      	ldr	r3, [r7, #20]
 80078cc:	3b01      	subs	r3, #1
 80078ce:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	689b      	ldr	r3, [r3, #8]
 80078d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078da:	2b80      	cmp	r3, #128	@ 0x80
 80078dc:	d0f2      	beq.n	80078c4 <SPI_EndRxTxTransaction+0x78>
 80078de:	e000      	b.n	80078e2 <SPI_EndRxTxTransaction+0x96>
        break;
 80078e0:	bf00      	nop
  }

  return HAL_OK;
 80078e2:	2300      	movs	r3, #0
}
 80078e4:	4618      	mov	r0, r3
 80078e6:	3718      	adds	r7, #24
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}
 80078ec:	20000480 	.word	0x20000480
 80078f0:	165e9f81 	.word	0x165e9f81

080078f4 <memset>:
 80078f4:	4402      	add	r2, r0
 80078f6:	4603      	mov	r3, r0
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d100      	bne.n	80078fe <memset+0xa>
 80078fc:	4770      	bx	lr
 80078fe:	f803 1b01 	strb.w	r1, [r3], #1
 8007902:	e7f9      	b.n	80078f8 <memset+0x4>

08007904 <__libc_init_array>:
 8007904:	b570      	push	{r4, r5, r6, lr}
 8007906:	4d0d      	ldr	r5, [pc, #52]	@ (800793c <__libc_init_array+0x38>)
 8007908:	4c0d      	ldr	r4, [pc, #52]	@ (8007940 <__libc_init_array+0x3c>)
 800790a:	1b64      	subs	r4, r4, r5
 800790c:	10a4      	asrs	r4, r4, #2
 800790e:	2600      	movs	r6, #0
 8007910:	42a6      	cmp	r6, r4
 8007912:	d109      	bne.n	8007928 <__libc_init_array+0x24>
 8007914:	4d0b      	ldr	r5, [pc, #44]	@ (8007944 <__libc_init_array+0x40>)
 8007916:	4c0c      	ldr	r4, [pc, #48]	@ (8007948 <__libc_init_array+0x44>)
 8007918:	f000 f818 	bl	800794c <_init>
 800791c:	1b64      	subs	r4, r4, r5
 800791e:	10a4      	asrs	r4, r4, #2
 8007920:	2600      	movs	r6, #0
 8007922:	42a6      	cmp	r6, r4
 8007924:	d105      	bne.n	8007932 <__libc_init_array+0x2e>
 8007926:	bd70      	pop	{r4, r5, r6, pc}
 8007928:	f855 3b04 	ldr.w	r3, [r5], #4
 800792c:	4798      	blx	r3
 800792e:	3601      	adds	r6, #1
 8007930:	e7ee      	b.n	8007910 <__libc_init_array+0xc>
 8007932:	f855 3b04 	ldr.w	r3, [r5], #4
 8007936:	4798      	blx	r3
 8007938:	3601      	adds	r6, #1
 800793a:	e7f2      	b.n	8007922 <__libc_init_array+0x1e>
 800793c:	080086dc 	.word	0x080086dc
 8007940:	080086dc 	.word	0x080086dc
 8007944:	080086dc 	.word	0x080086dc
 8007948:	080086e0 	.word	0x080086e0

0800794c <_init>:
 800794c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800794e:	bf00      	nop
 8007950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007952:	bc08      	pop	{r3}
 8007954:	469e      	mov	lr, r3
 8007956:	4770      	bx	lr

08007958 <_fini>:
 8007958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800795a:	bf00      	nop
 800795c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800795e:	bc08      	pop	{r3}
 8007960:	469e      	mov	lr, r3
 8007962:	4770      	bx	lr
