digraph "CFG for '_Z7gGatherPfS_Piiii' function" {
	label="CFG for '_Z7gGatherPfS_Piiii' function";

	Node0x5d59310 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %13 = mul i32 %12, %11\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = icmp slt i32 %15, %4\l  br i1 %16, label %17, label %31\l|{<s0>T|<s1>F}}"];
	Node0x5d59310:s0 -> Node0x5d59bf0;
	Node0x5d59310:s1 -> Node0x5d5b2e0;
	Node0x5d59bf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%17:\l17:                                               \l  %18 = sext i32 %15 to i64\l  %19 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %18\l  %20 = load i32, i32 addrspace(1)* %19, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %21 = sub nsw i32 0, %5\l  %22 = icmp slt i32 %20, %21\l  br i1 %22, label %31, label %23\l|{<s0>T|<s1>F}}"];
	Node0x5d59bf0:s0 -> Node0x5d5b2e0;
	Node0x5d59bf0:s1 -> Node0x5d5be50;
	Node0x5d5be50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%23:\l23:                                               \l  %24 = add nsw i32 %20, %5\l  %25 = icmp slt i32 %24, %3\l  br i1 %25, label %26, label %31\l|{<s0>T|<s1>F}}"];
	Node0x5d5be50:s0 -> Node0x5d5c0b0;
	Node0x5d5be50:s1 -> Node0x5d5b2e0;
	Node0x5d5c0b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%26:\l26:                                               \l  %27 = sext i32 %24 to i64\l  %28 = getelementptr inbounds float, float addrspace(1)* %0, i64 %27\l  %29 = load float, float addrspace(1)* %28, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %30 = getelementptr inbounds float, float addrspace(1)* %1, i64 %18\l  store float %29, float addrspace(1)* %30, align 4, !tbaa !11\l  br label %31\l}"];
	Node0x5d5c0b0 -> Node0x5d5b2e0;
	Node0x5d5b2e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%31:\l31:                                               \l  ret void\l}"];
}
