{
	"sources" : 
	[
		{
			"file" : "/home/cris/Documents/0_Projects/DistriNet-STM-WS/tz-call-s/build/CMakeFiles/STM32L5-Single-step_Cache_110MHz_NS"
		},
		{
			"file" : "/home/cris/Documents/0_Projects/DistriNet-STM-WS/tz-call-s/build/CMakeFiles/STM32L5-Single-step_Cache_110MHz_NS.rule"
		},
		{
			"file" : "/home/cris/Documents/0_Projects/DistriNet-STM-WS/tz-call-s/build/CMakeFiles/STM32L5-Single-step_Cache_110MHz_NS-complete.rule"
		},
		{
			"file" : "/home/cris/Documents/0_Projects/DistriNet-STM-WS/tz-call-s/build/NonSecure/src/STM32L5-Single-step_Cache_110MHz_NS-stamp/STM32L5-Single-step_Cache_110MHz_NS-build.rule"
		},
		{
			"file" : "/home/cris/Documents/0_Projects/DistriNet-STM-WS/tz-call-s/build/NonSecure/src/STM32L5-Single-step_Cache_110MHz_NS-stamp/STM32L5-Single-step_Cache_110MHz_NS-configure.rule"
		},
		{
			"file" : "/home/cris/Documents/0_Projects/DistriNet-STM-WS/tz-call-s/build/NonSecure/src/STM32L5-Single-step_Cache_110MHz_NS-stamp/STM32L5-Single-step_Cache_110MHz_NS-download.rule"
		},
		{
			"file" : "/home/cris/Documents/0_Projects/DistriNet-STM-WS/tz-call-s/build/NonSecure/src/STM32L5-Single-step_Cache_110MHz_NS-stamp/STM32L5-Single-step_Cache_110MHz_NS-install.rule"
		},
		{
			"file" : "/home/cris/Documents/0_Projects/DistriNet-STM-WS/tz-call-s/build/NonSecure/src/STM32L5-Single-step_Cache_110MHz_NS-stamp/STM32L5-Single-step_Cache_110MHz_NS-mkdir.rule"
		},
		{
			"file" : "/home/cris/Documents/0_Projects/DistriNet-STM-WS/tz-call-s/build/NonSecure/src/STM32L5-Single-step_Cache_110MHz_NS-stamp/STM32L5-Single-step_Cache_110MHz_NS-patch.rule"
		},
		{
			"file" : "/home/cris/Documents/0_Projects/DistriNet-STM-WS/tz-call-s/build/NonSecure/src/STM32L5-Single-step_Cache_110MHz_NS-stamp/STM32L5-Single-step_Cache_110MHz_NS-update.rule"
		}
	],
	"target" : 
	{
		"labels" : 
		[
			"STM32L5-Single-step_Cache_110MHz_NS"
		],
		"name" : "STM32L5-Single-step_Cache_110MHz_NS"
	}
}