Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: top_washmachine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_washmachine.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_washmachine"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : top_washmachine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "SEG7_LUT.v" in library work
Compiling verilog file "Divider50MHz.v" in library work
Module <SEG7_LUT> compiled
Compiling verilog file "counter6.v" in library work
Module <Divider50MHz> compiled
Compiling verilog file "counter10.v" in library work
Module <counter6> compiled
Compiling verilog file "top_washmachine.v" in library work
Module <counter10> compiled
Module <top_washmachine> compiled
No errors in compilation
Analysis of file <"top_washmachine.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top_washmachine> in library <work> with parameters.
	S0 = "00"
	S1 = "01"
	S2 = "10"
	S3 = "11"

Analyzing hierarchy for module <Divider50MHz> in library <work> with parameters.
	CLK_Freq = "00000010111110101111000010000000"
	N = "00000000000000000000000000011001"
	OUT_Freq = "00000000000000000000000000000001"

Analyzing hierarchy for module <counter10> in library <work>.

Analyzing hierarchy for module <counter6> in library <work>.

Analyzing hierarchy for module <SEG7_LUT> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_washmachine>.
	S0 = 2'b00
	S1 = 2'b01
	S2 = 2'b10
	S3 = 2'b11
Module <top_washmachine> is correct for synthesis.
 
Analyzing module <Divider50MHz> in library <work>.
	CLK_Freq = 32'sb00000010111110101111000010000000
	N = 32'sb00000000000000000000000000011001
	OUT_Freq = 32'sb00000000000000000000000000000001
Module <Divider50MHz> is correct for synthesis.
 
Analyzing module <counter10> in library <work>.
Module <counter10> is correct for synthesis.
 
Analyzing module <counter6> in library <work>.
Module <counter6> is correct for synthesis.
 
Analyzing module <SEG7_LUT> in library <work>.
WARNING:Xst:2725 - "SEG7_LUT.v" line 56: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "SEG7_LUT.v" line 57: Size mismatch between case item and case selector.
Module <SEG7_LUT> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Divider50MHz>.
    Related source file is "Divider50MHz.v".
    Found 1-bit register for signal <CLK_1HzOut>.
    Found 25-bit comparator less for signal <CLK_1HzOut$cmp_lt0000> created at line 38.
    Found 25-bit up counter for signal <Count_DIV>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Divider50MHz> synthesized.


Synthesizing Unit <counter10>.
    Related source file is "counter10.v".
    Found 4-bit up counter for signal <Q>.
    Summary:
	inferred   1 Counter(s).
Unit <counter10> synthesized.


Synthesizing Unit <counter6>.
    Related source file is "counter6.v".
    Found 4-bit up counter for signal <Q>.
    Summary:
	inferred   1 Counter(s).
Unit <counter6> synthesized.


Synthesizing Unit <SEG7_LUT>.
    Related source file is "SEG7_LUT.v".
    Found 16x7-bit ROM for signal <oSEG>.
WARNING:Xst:737 - Found 4-bit latch for signal <iDIG>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-of-4 decoder for signal <light>.
    Found 1-bit register for signal <clk>.
    Found 20-bit up counter for signal <count>.
    Found 2-bit up counter for signal <scan>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Decoder(s).
Unit <SEG7_LUT> synthesized.


Synthesizing Unit <top_washmachine>.
    Related source file is "top_washmachine.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK_50                    (rising_edge)        |
    | Clock enable       | emergency                 (negative)           |
    | Reset              | start                     (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <backward>.
    Found 1-bit register for signal <forward>.
    Found 1-bit register for signal <off>.
    Found 1-bit register for signal <EN>.
    Found 4-bit up counter for signal <loops>.
    Found 4-bit comparator less for signal <loops$cmp_lt0000> created at line 62.
    Found 1-bit register for signal <nCR>.
    Found 4-bit down counter for signal <times>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <top_washmachine> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 7
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 25-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 3
# Registers                                            : 7
 1-bit register                                        : 7
# Latches                                              : 1
 4-bit latch                                           : 1
# Comparators                                          : 2
 25-bit comparator less                                : 1
 4-bit comparator less                                 : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 7
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 25-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 3
# Registers                                            : 7
 Flip-Flops                                            : 7
# Latches                                              : 1
 4-bit latch                                           : 1
# Comparators                                          : 2
 25-bit comparator less                                : 1
 4-bit comparator less                                 : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_washmachine> ...

Optimizing unit <SEG7_LUT> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_washmachine, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 72
 Flip-Flops                                            : 72

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_washmachine.ngr
Top Level Output File Name         : top_washmachine
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 235
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 46
#      LUT2                        : 10
#      LUT2_L                      : 1
#      LUT3                        : 8
#      LUT3_L                      : 2
#      LUT4                        : 40
#      MUXCY                       : 60
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 76
#      FD                          : 1
#      FDC                         : 4
#      FDCE                        : 8
#      FDE                         : 6
#      FDR                         : 48
#      FDRE                        : 2
#      FDRS                        : 3
#      LD_1                        : 4
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 18
#      IBUF                        : 3
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       61  out of    960     6%  
 Number of Slice Flip Flops:             76  out of   1920     3%  
 Number of 4 input LUTs:                122  out of   1920     6%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of     83    24%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_50                             | BUFGP                  | 58    |
add                                | BUFGP                  | 4     |
U0/CLK_1HzOut                      | NONE(C1/Q_0)           | 8     |
D0/clk                             | NONE(D0/scan_1)        | 2     |
D0/scan_1                          | NONE(D0/iDIG_3)        | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
nCR_inv(nCR_inv1_INV_0:O)          | NONE(C1/Q_0)           | 8     |
CLR                                | IBUF                   | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.473ns (Maximum Frequency: 182.705MHz)
   Minimum input arrival time before clock: 4.317ns
   Maximum output required time after clock: 7.205ns
   Maximum combinational path delay: 6.362ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_50'
  Clock period: 5.473ns (frequency: 182.705MHz)
  Total number of paths / destination ports: 1664 / 110
-------------------------------------------------------------------------
Delay:               5.473ns (Levels of Logic = 13)
  Source:            U0/Count_DIV_0 (FF)
  Destination:       U0/Count_DIV_0 (FF)
  Source Clock:      CLK_50 rising
  Destination Clock: CLK_50 rising

  Data Path: U0/Count_DIV_0 to U0/Count_DIV_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  U0/Count_DIV_0 (U0/Count_DIV_0)
     LUT4:I0->O            1   0.704   0.000  U0/Mcompar_CLK_1HzOut_cmp_lt0000_lut<0> (U0/Mcompar_CLK_1HzOut_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<0> (U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<1> (U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<2> (U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<3> (U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<4> (U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<5> (U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<6> (U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<7> (U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<8> (U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<9> (U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<10> (U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<10>)
     MUXCY:CI->O          26   0.331   1.260  U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<11> (U0/Mcompar_CLK_1HzOut_cmp_lt0000_cy<11>)
     FDR:R                     0.911          U0/Count_DIV_0
    ----------------------------------------
    Total                      5.473ns (3.591ns logic, 1.882ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'add'
  Clock period: 2.656ns (frequency: 376.506MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.656ns (Levels of Logic = 1)
  Source:            loops_0 (FF)
  Destination:       loops_0 (FF)
  Source Clock:      add rising
  Destination Clock: add rising

  Data Path: loops_0 to loops_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.591   0.633  loops_0 (loops_0)
     INV:I->O              1   0.704   0.420  Mcount_loops_xor<0>11_INV_0 (Mcount_loops)
     FDC:D                     0.308          loops_0
    ----------------------------------------
    Total                      2.656ns (1.603ns logic, 1.053ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U0/CLK_1HzOut'
  Clock period: 3.523ns (frequency: 283.849MHz)
  Total number of paths / destination ports: 41 / 12
-------------------------------------------------------------------------
Delay:               3.523ns (Levels of Logic = 1)
  Source:            C1/Q_1 (FF)
  Destination:       C2/Q_0 (FF)
  Source Clock:      U0/CLK_1HzOut rising
  Destination Clock: U0/CLK_1HzOut rising

  Data Path: C1/Q_1 to C2/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.591   1.040  C1/Q_1 (C1/Q_1)
     LUT4:I1->O            5   0.704   0.633  state_cmp_eq000211 (C1/Q_cmp_eq0000)
     FDCE:CE                   0.555          C2/Q_0
    ----------------------------------------
    Total                      3.523ns (1.850ns logic, 1.673ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'D0/clk'
  Clock period: 2.761ns (frequency: 362.188MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.761ns (Levels of Logic = 1)
  Source:            D0/scan_1 (FF)
  Destination:       D0/scan_1 (FF)
  Source Clock:      D0/clk rising
  Destination Clock: D0/clk rising

  Data Path: D0/scan_1 to D0/scan_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.591   1.158  D0/scan_1 (D0/scan_1)
     LUT2:I0->O            1   0.704   0.000  D0/Mcount_scan_xor<1>11 (D0/Result<1>1)
     FD:D                      0.308          D0/scan_1
    ----------------------------------------
    Total                      2.761ns (1.603ns logic, 1.158ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_50'
  Total number of paths / destination ports: 30 / 19
-------------------------------------------------------------------------
Offset:              4.317ns (Levels of Logic = 3)
  Source:            start (PAD)
  Destination:       times_0 (FF)
  Destination Clock: CLK_50 rising

  Data Path: start to times_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.932  start_IBUF (start_IBUF)
     LUT4:I0->O            1   0.704   0.000  times_not00012 (times_not00012)
     MUXF5:I0->O           4   0.321   0.587  times_not0001_f5 (times_not0001)
     FDE:CE                    0.555          times_0
    ----------------------------------------
    Total                      4.317ns (2.798ns logic, 1.519ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_50'
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Offset:              7.205ns (Levels of Logic = 3)
  Source:            times_3 (FF)
  Destination:       alarm (PAD)
  Source Clock:      CLK_50 rising

  Data Path: times_3 to alarm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.706  times_3 (times_3)
     LUT4:I0->O            5   0.704   0.808  off_mux000011 (N01)
     LUT2:I0->O            1   0.704   0.420  alarm_or00001 (alarm_OBUF)
     OBUF:I->O                 3.272          alarm_OBUF (alarm)
    ----------------------------------------
    Total                      7.205ns (5.271ns logic, 1.934ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'D0/scan_1'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              5.955ns (Levels of Logic = 2)
  Source:            D0/iDIG_1 (LATCH)
  Destination:       HEX0<6> (PAD)
  Source Clock:      D0/scan_1 rising

  Data Path: D0/iDIG_1 to HEX0<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             7   0.676   0.883  D0/iDIG_1 (D0/iDIG_1)
     LUT4:I0->O            1   0.704   0.420  D0/Mrom_oSEG21 (HEX0_2_OBUF)
     OBUF:I->O                 3.272          HEX0_2_OBUF (HEX0<2>)
    ----------------------------------------
    Total                      5.955ns (4.652ns logic, 1.303ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'D0/clk'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              6.145ns (Levels of Logic = 2)
  Source:            D0/scan_1 (FF)
  Destination:       SEL<2> (PAD)
  Source Clock:      D0/clk rising

  Data Path: D0/scan_1 to SEL<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.591   1.158  D0/scan_1 (D0/scan_1)
     LUT2:I0->O            1   0.704   0.420  D0/Mdecod_light21 (SEL_2_OBUF)
     OBUF:I->O                 3.272          SEL_2_OBUF (SEL<2>)
    ----------------------------------------
    Total                      6.145ns (4.567ns logic, 1.578ns route)
                                       (74.3% logic, 25.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.362ns (Levels of Logic = 3)
  Source:            emergency (PAD)
  Destination:       alarm (PAD)

  Data Path: emergency to alarm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.748  emergency_IBUF (emergency_IBUF)
     LUT2:I1->O            1   0.704   0.420  alarm_or00001 (alarm_OBUF)
     OBUF:I->O                 3.272          alarm_OBUF (alarm)
    ----------------------------------------
    Total                      6.362ns (5.194ns logic, 1.168ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.40 secs
 
--> 

Total memory usage is 4534652 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

