#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5598fee8e7f0 .scope module, "TestBench" "TestBench" 2 5;
 .timescale 0 0;
v0x5598feeb9360_0 .var "Clk", 0 0;
v0x5598feeb9400_0 .var "Reset", 0 0;
v0x5598feeb9510_0 .var "Start", 0 0;
v0x5598feeb9600_0 .var/i "counter", 31 0;
v0x5598feeb96a0_0 .var/i "i", 31 0;
v0x5598feeb97d0_0 .var/i "outfile", 31 0;
S_0x5598fee65460 .scope module, "CPU" "CPU" 2 14, 3 11 0, S_0x5598fee8e7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x5598feeb82d0_0 .net "ALUCtrl", 2 0, v0x5598feeb4440_0;  1 drivers
v0x5598feeb8390_0 .net "ALUOp", 1 0, v0x5598feeb4e50_0;  1 drivers
v0x5598feeb84a0_0 .net "ALUSrc", 0 0, v0x5598feeb4f30_0;  1 drivers
v0x5598feeb8590_0 .net "ALU_Res", 31 0, v0x5598feeb3fe0_0;  1 drivers
v0x5598feeb8680_0 .net "MUX_Res", 31 0, L_0x5598feeca860;  1 drivers
v0x5598feeb87e0_0 .net "PC_next", 31 0, L_0x5598feeb99a0;  1 drivers
v0x5598feeb88f0_0 .net "PC_now", 31 0, v0x5598feeb6840_0;  1 drivers
v0x5598feeb89b0_0 .net "RS1data", 31 0, L_0x5598feec9fc0;  1 drivers
v0x5598feeb8ac0_0 .net "RS2data", 31 0, L_0x5598feeca260;  1 drivers
v0x5598feeb8c10_0 .net "RegWrite", 0 0, v0x5598feeb50c0_0;  1 drivers
v0x5598feeb8d00_0 .net "SignExtend_Res", 31 0, L_0x5598feecadc0;  1 drivers
v0x5598feeb8e10_0 .net *"_ivl_13", 6 0, L_0x5598feecaf50;  1 drivers
v0x5598feeb8ef0_0 .net *"_ivl_15", 2 0, L_0x5598feecb030;  1 drivers
v0x5598feeb8fd0_0 .net "clk_i", 0 0, v0x5598feeb9360_0;  1 drivers
v0x5598feeb90c0_0 .net "instr", 31 0, L_0x5598feeb9a40;  1 drivers
v0x5598feeb9180_0 .net "rst_i", 0 0, v0x5598feeb9400_0;  1 drivers
v0x5598feeb9220_0 .net "start_i", 0 0, v0x5598feeb9510_0;  1 drivers
L_0x7f4dabe521c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5598feeb92c0_0 .net "zero", 0 0, L_0x7f4dabe521c8;  1 drivers
L_0x5598feeb98b0 .part L_0x5598feeb9a40, 0, 7;
L_0x5598feeca320 .part L_0x5598feeb9a40, 15, 5;
L_0x5598feeca4a0 .part L_0x5598feeb9a40, 20, 5;
L_0x5598feeca540 .part L_0x5598feeb9a40, 7, 5;
L_0x5598feecae60 .part L_0x5598feeb9a40, 20, 12;
L_0x5598feecaf50 .part L_0x5598feeb9a40, 25, 7;
L_0x5598feecb030 .part L_0x5598feeb9a40, 12, 3;
L_0x5598feecb0d0 .concat [ 3 7 0 0], L_0x5598feecb030, L_0x5598feecaf50;
S_0x5598fee65640 .scope module, "ALU" "ALU" 3 98, 4 10 0, S_0x5598fee65460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v0x5598fee996e0_0 .net "ALUCtrl_i", 2 0, v0x5598feeb4440_0;  alias, 1 drivers
v0x5598feeb3d80_0 .net "Zero_o", 0 0, L_0x7f4dabe521c8;  alias, 1 drivers
v0x5598feeb3e40_0 .net "data1_i", 31 0, L_0x5598feec9fc0;  alias, 1 drivers
v0x5598feeb3f00_0 .net "data2_i", 31 0, L_0x5598feeca860;  alias, 1 drivers
v0x5598feeb3fe0_0 .var "data_o", 31 0;
E_0x5598fee6a2b0 .event edge, v0x5598fee996e0_0, v0x5598feeb3f00_0, v0x5598feeb3e40_0;
S_0x5598feeb41b0 .scope module, "ALU_Control" "ALU_Control" 3 106, 5 13 0, S_0x5598fee65460;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v0x5598feeb4440_0 .var "ALUCtrl_o", 2 0;
v0x5598feeb4520_0 .net "ALUOp_i", 1 0, v0x5598feeb4e50_0;  alias, 1 drivers
v0x5598feeb45e0_0 .net "funct_i", 9 0, L_0x5598feecb0d0;  1 drivers
E_0x5598fee50000 .event edge, v0x5598feeb4520_0, v0x5598feeb45e0_0;
S_0x5598feeb4720 .scope module, "Add_PC" "Adder" 3 54, 6 1 0, S_0x5598fee65460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x5598feeb4950_0 .net "data1_in", 31 0, v0x5598feeb6840_0;  alias, 1 drivers
L_0x7f4dabe52018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5598feeb4a30_0 .net "data2_in", 31 0, L_0x7f4dabe52018;  1 drivers
v0x5598feeb4b10_0 .net "data_o", 31 0, L_0x5598feeb99a0;  alias, 1 drivers
L_0x5598feeb99a0 .arith/sum 32, v0x5598feeb6840_0, L_0x7f4dabe52018;
S_0x5598feeb4c50 .scope module, "Control" "Control" 3 47, 7 4 0, S_0x5598fee65460;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /OUTPUT 2 "ALUOp_o";
    .port_info 2 /OUTPUT 1 "ALUSrc_o";
    .port_info 3 /OUTPUT 1 "RegWrite_o";
v0x5598feeb4e50_0 .var "ALUOp_o", 1 0;
v0x5598feeb4f30_0 .var "ALUSrc_o", 0 0;
v0x5598feeb4fd0_0 .net "Op_i", 6 0, L_0x5598feeb98b0;  1 drivers
v0x5598feeb50c0_0 .var "RegWrite_o", 0 0;
E_0x5598fee97c90 .event edge, v0x5598feeb4fd0_0;
S_0x5598feeb5230 .scope module, "Instruction_Memory" "Instruction_Memory" 3 68, 8 1 0, S_0x5598fee65460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x5598feeb9a40 .functor BUFZ 32, L_0x5598feec9ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5598feeb5480_0 .net *"_ivl_0", 31 0, L_0x5598feec9ac0;  1 drivers
v0x5598feeb5580_0 .net *"_ivl_2", 31 0, L_0x5598feec9c00;  1 drivers
v0x5598feeb5660_0 .net *"_ivl_4", 29 0, L_0x5598feec9b60;  1 drivers
L_0x7f4dabe52060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5598feeb5720_0 .net *"_ivl_6", 1 0, L_0x7f4dabe52060;  1 drivers
v0x5598feeb5800_0 .net "addr_i", 31 0, v0x5598feeb6840_0;  alias, 1 drivers
v0x5598feeb5910_0 .net "instr_o", 31 0, L_0x5598feeb9a40;  alias, 1 drivers
v0x5598feeb59d0 .array "memory", 255 0, 31 0;
L_0x5598feec9ac0 .array/port v0x5598feeb59d0, L_0x5598feec9c00;
L_0x5598feec9b60 .part v0x5598feeb6840_0, 2, 30;
L_0x5598feec9c00 .concat [ 30 2 0 0], L_0x5598feec9b60, L_0x7f4dabe52060;
S_0x5598feeb5af0 .scope module, "MUX_ALUSrc" "MUX32" 3 85, 9 1 0, S_0x5598fee65460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x5598feeb5cd0_0 .net *"_ivl_0", 31 0, L_0x5598feeca5e0;  1 drivers
L_0x7f4dabe52138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5598feeb5db0_0 .net *"_ivl_3", 30 0, L_0x7f4dabe52138;  1 drivers
L_0x7f4dabe52180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5598feeb5e90_0 .net/2u *"_ivl_4", 31 0, L_0x7f4dabe52180;  1 drivers
v0x5598feeb5f80_0 .net *"_ivl_6", 0 0, L_0x5598feeca720;  1 drivers
v0x5598feeb6040_0 .net "data1_i", 31 0, L_0x5598feeca260;  alias, 1 drivers
v0x5598feeb6170_0 .net "data2_i", 31 0, L_0x5598feecadc0;  alias, 1 drivers
v0x5598feeb6250_0 .net "data_o", 31 0, L_0x5598feeca860;  alias, 1 drivers
v0x5598feeb6310_0 .net "select_i", 0 0, v0x5598feeb4f30_0;  alias, 1 drivers
L_0x5598feeca5e0 .concat [ 1 31 0 0], v0x5598feeb4f30_0, L_0x7f4dabe52138;
L_0x5598feeca720 .cmp/eq 32, L_0x5598feeca5e0, L_0x7f4dabe52180;
L_0x5598feeca860 .functor MUXZ 32, L_0x5598feecadc0, L_0x5598feeca260, L_0x5598feeca720, C4<>;
S_0x5598feeb6450 .scope module, "PC" "PC" 3 60, 10 1 0, S_0x5598fee65460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "pc_o";
v0x5598feeb6670_0 .net "clk_i", 0 0, v0x5598feeb9360_0;  alias, 1 drivers
v0x5598feeb6750_0 .net "pc_i", 31 0, L_0x5598feeb99a0;  alias, 1 drivers
v0x5598feeb6840_0 .var "pc_o", 31 0;
v0x5598feeb6960_0 .net "rst_i", 0 0, v0x5598feeb9400_0;  alias, 1 drivers
v0x5598feeb6a00_0 .net "start_i", 0 0, v0x5598feeb9510_0;  alias, 1 drivers
E_0x5598fee98bd0/0 .event negedge, v0x5598feeb6960_0;
E_0x5598fee98bd0/1 .event posedge, v0x5598feeb6670_0;
E_0x5598fee98bd0 .event/or E_0x5598fee98bd0/0, E_0x5598fee98bd0/1;
S_0x5598feeb6bb0 .scope module, "Registers" "Registers" 3 73, 11 1 0, S_0x5598fee65460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x5598feec9fc0 .functor BUFZ 32, L_0x5598feec9de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5598feeca260 .functor BUFZ 32, L_0x5598feeca080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5598feeb6ef0_0 .net "RDaddr_i", 4 0, L_0x5598feeca540;  1 drivers
v0x5598feeb6ff0_0 .net "RDdata_i", 31 0, v0x5598feeb3fe0_0;  alias, 1 drivers
v0x5598feeb70b0_0 .net "RS1addr_i", 4 0, L_0x5598feeca320;  1 drivers
v0x5598feeb7150_0 .net "RS1data_o", 31 0, L_0x5598feec9fc0;  alias, 1 drivers
v0x5598feeb7240_0 .net "RS2addr_i", 4 0, L_0x5598feeca4a0;  1 drivers
v0x5598feeb7350_0 .net "RS2data_o", 31 0, L_0x5598feeca260;  alias, 1 drivers
v0x5598feeb7410_0 .net "RegWrite_i", 0 0, v0x5598feeb50c0_0;  alias, 1 drivers
v0x5598feeb74e0_0 .net *"_ivl_0", 31 0, L_0x5598feec9de0;  1 drivers
v0x5598feeb7580_0 .net *"_ivl_10", 6 0, L_0x5598feeca120;  1 drivers
L_0x7f4dabe520f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5598feeb7660_0 .net *"_ivl_13", 1 0, L_0x7f4dabe520f0;  1 drivers
v0x5598feeb7740_0 .net *"_ivl_2", 6 0, L_0x5598feec9e80;  1 drivers
L_0x7f4dabe520a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5598feeb7820_0 .net *"_ivl_5", 1 0, L_0x7f4dabe520a8;  1 drivers
v0x5598feeb7900_0 .net *"_ivl_8", 31 0, L_0x5598feeca080;  1 drivers
v0x5598feeb79e0_0 .net "clk_i", 0 0, v0x5598feeb9360_0;  alias, 1 drivers
v0x5598feeb7ab0 .array/s "register", 31 0, 31 0;
E_0x5598fee98c10 .event posedge, v0x5598feeb6670_0;
L_0x5598feec9de0 .array/port v0x5598feeb7ab0, L_0x5598feec9e80;
L_0x5598feec9e80 .concat [ 5 2 0 0], L_0x5598feeca320, L_0x7f4dabe520a8;
L_0x5598feeca080 .array/port v0x5598feeb7ab0, L_0x5598feeca120;
L_0x5598feeca120 .concat [ 5 2 0 0], L_0x5598feeca4a0, L_0x7f4dabe520f0;
S_0x5598feeb7c50 .scope module, "Sign_Extend" "Sign_Extend" 3 93, 12 1 0, S_0x5598fee65460;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x5598feeb7ed0_0 .net *"_ivl_1", 0 0, L_0x5598feeca9e0;  1 drivers
v0x5598feeb7fd0_0 .net *"_ivl_2", 19 0, L_0x5598feecaa80;  1 drivers
v0x5598feeb80b0_0 .net "data_i", 11 0, L_0x5598feecae60;  1 drivers
v0x5598feeb81a0_0 .net "data_o", 31 0, L_0x5598feecadc0;  alias, 1 drivers
L_0x5598feeca9e0 .part L_0x5598feecae60, 11, 1;
LS_0x5598feecaa80_0_0 .concat [ 1 1 1 1], L_0x5598feeca9e0, L_0x5598feeca9e0, L_0x5598feeca9e0, L_0x5598feeca9e0;
LS_0x5598feecaa80_0_4 .concat [ 1 1 1 1], L_0x5598feeca9e0, L_0x5598feeca9e0, L_0x5598feeca9e0, L_0x5598feeca9e0;
LS_0x5598feecaa80_0_8 .concat [ 1 1 1 1], L_0x5598feeca9e0, L_0x5598feeca9e0, L_0x5598feeca9e0, L_0x5598feeca9e0;
LS_0x5598feecaa80_0_12 .concat [ 1 1 1 1], L_0x5598feeca9e0, L_0x5598feeca9e0, L_0x5598feeca9e0, L_0x5598feeca9e0;
LS_0x5598feecaa80_0_16 .concat [ 1 1 1 1], L_0x5598feeca9e0, L_0x5598feeca9e0, L_0x5598feeca9e0, L_0x5598feeca9e0;
LS_0x5598feecaa80_1_0 .concat [ 4 4 4 4], LS_0x5598feecaa80_0_0, LS_0x5598feecaa80_0_4, LS_0x5598feecaa80_0_8, LS_0x5598feecaa80_0_12;
LS_0x5598feecaa80_1_4 .concat [ 4 0 0 0], LS_0x5598feecaa80_0_16;
L_0x5598feecaa80 .concat [ 16 4 0 0], LS_0x5598feecaa80_1_0, LS_0x5598feecaa80_1_4;
L_0x5598feecadc0 .concat [ 12 20 0 0], L_0x5598feecae60, L_0x5598feecaa80;
    .scope S_0x5598feeb4c50;
T_0 ;
    %wait E_0x5598fee97c90;
    %load/vec4 v0x5598feeb4fd0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5598feeb4e50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598feeb4f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598feeb50c0_0, 0, 1;
    %jmp T_0.2;
T_0.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5598feeb4e50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598feeb4f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598feeb50c0_0, 0, 1;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5598feeb6450;
T_1 ;
    %wait E_0x5598fee98bd0;
    %load/vec4 v0x5598feeb6960_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598feeb6840_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5598feeb6a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5598feeb6750_0;
    %assign/vec4 v0x5598feeb6840_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5598feeb6840_0;
    %assign/vec4 v0x5598feeb6840_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5598feeb6bb0;
T_2 ;
    %wait E_0x5598fee98c10;
    %load/vec4 v0x5598feeb7410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5598feeb6ff0_0;
    %load/vec4 v0x5598feeb6ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5598feeb7ab0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5598fee65640;
T_3 ;
    %wait E_0x5598fee6a2b0;
    %load/vec4 v0x5598fee996e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598feeb3fe0_0, 0;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v0x5598feeb3e40_0;
    %load/vec4 v0x5598feeb3f00_0;
    %and;
    %assign/vec4 v0x5598feeb3fe0_0, 0;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0x5598feeb3e40_0;
    %load/vec4 v0x5598feeb3f00_0;
    %xor;
    %assign/vec4 v0x5598feeb3fe0_0, 0;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0x5598feeb3e40_0;
    %ix/getv 4, v0x5598feeb3f00_0;
    %shiftl 4;
    %assign/vec4 v0x5598feeb3fe0_0, 0;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x5598feeb3e40_0;
    %load/vec4 v0x5598feeb3f00_0;
    %add;
    %assign/vec4 v0x5598feeb3fe0_0, 0;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x5598feeb3e40_0;
    %load/vec4 v0x5598feeb3f00_0;
    %sub;
    %assign/vec4 v0x5598feeb3fe0_0, 0;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x5598feeb3e40_0;
    %load/vec4 v0x5598feeb3f00_0;
    %mul;
    %assign/vec4 v0x5598feeb3fe0_0, 0;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x5598feeb3e40_0;
    %load/vec4 v0x5598feeb3f00_0;
    %add;
    %assign/vec4 v0x5598feeb3fe0_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x5598feeb3e40_0;
    %load/vec4 v0x5598feeb3f00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x5598feeb3fe0_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5598feeb41b0;
T_4 ;
    %wait E_0x5598fee50000;
    %load/vec4 v0x5598feeb4520_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x5598feeb45e0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5598feeb4440_0, 0;
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5598feeb4440_0, 0;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5598feeb4440_0, 0;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5598feeb4440_0, 0;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5598feeb4440_0, 0;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5598feeb4440_0, 0;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5598feeb4440_0, 0;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x5598feeb45e0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5598feeb4440_0, 0;
    %jmp T_4.14;
T_4.11 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5598feeb4440_0, 0;
    %jmp T_4.14;
T_4.12 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5598feeb4440_0, 0;
    %jmp T_4.14;
T_4.14 ;
    %pop/vec4 1;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5598fee8e7f0;
T_5 ;
    %delay 25, 0;
    %load/vec4 v0x5598feeb9360_0;
    %inv;
    %store/vec4 v0x5598feeb9360_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5598fee8e7f0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598feeb9600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598feeb96a0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5598feeb96a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5598feeb96a0_0;
    %store/vec4a v0x5598feeb59d0, 4, 0;
    %load/vec4 v0x5598feeb96a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5598feeb96a0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598feeb96a0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x5598feeb96a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5598feeb96a0_0;
    %store/vec4a v0x5598feeb7ab0, 4, 0;
    %load/vec4 v0x5598feeb96a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5598feeb96a0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %vpi_call 2 35 "$readmemb", "instruction.txt", v0x5598feeb59d0 {0 0 0};
    %vpi_func 2 38 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x5598feeb97d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598feeb9360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598feeb9400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598feeb9510_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598feeb9400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598feeb9510_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5598fee8e7f0;
T_7 ;
    %wait E_0x5598fee98c10;
    %load/vec4 v0x5598feeb9600_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 2 53 "$finish" {0 0 0};
T_7.0 ;
    %vpi_call 2 56 "$fdisplay", v0x5598feeb97d0_0, "PC = %d", v0x5598feeb6840_0 {0 0 0};
    %vpi_call 2 59 "$fdisplay", v0x5598feeb97d0_0, "Registers" {0 0 0};
    %vpi_call 2 60 "$fdisplay", v0x5598feeb97d0_0, "x0     = %d, x8(s0)  = %d, x16(a6) = %d, x24(s8)  = %d", &A<v0x5598feeb7ab0, 0>, &A<v0x5598feeb7ab0, 8>, &A<v0x5598feeb7ab0, 16>, &A<v0x5598feeb7ab0, 24> {0 0 0};
    %vpi_call 2 61 "$fdisplay", v0x5598feeb97d0_0, "x1(ra) = %d, x9(s1)  = %d, x17(a7) = %d, x25(s9)  = %d", &A<v0x5598feeb7ab0, 1>, &A<v0x5598feeb7ab0, 9>, &A<v0x5598feeb7ab0, 17>, &A<v0x5598feeb7ab0, 25> {0 0 0};
    %vpi_call 2 62 "$fdisplay", v0x5598feeb97d0_0, "x2(sp) = %d, x10(a0) = %d, x18(s2) = %d, x26(s10) = %d", &A<v0x5598feeb7ab0, 2>, &A<v0x5598feeb7ab0, 10>, &A<v0x5598feeb7ab0, 18>, &A<v0x5598feeb7ab0, 26> {0 0 0};
    %vpi_call 2 63 "$fdisplay", v0x5598feeb97d0_0, "x3(gp) = %d, x11(a1) = %d, x19(s3) = %d, x27(s11) = %d", &A<v0x5598feeb7ab0, 3>, &A<v0x5598feeb7ab0, 11>, &A<v0x5598feeb7ab0, 19>, &A<v0x5598feeb7ab0, 27> {0 0 0};
    %vpi_call 2 64 "$fdisplay", v0x5598feeb97d0_0, "x4(tp) = %d, x12(a2) = %d, x20(s4) = %d, x28(t3)  = %d", &A<v0x5598feeb7ab0, 4>, &A<v0x5598feeb7ab0, 12>, &A<v0x5598feeb7ab0, 20>, &A<v0x5598feeb7ab0, 28> {0 0 0};
    %vpi_call 2 65 "$fdisplay", v0x5598feeb97d0_0, "x5(t0) = %d, x13(a3) = %d, x21(s5) = %d, x29(t4)  = %d", &A<v0x5598feeb7ab0, 5>, &A<v0x5598feeb7ab0, 13>, &A<v0x5598feeb7ab0, 21>, &A<v0x5598feeb7ab0, 29> {0 0 0};
    %vpi_call 2 66 "$fdisplay", v0x5598feeb97d0_0, "x6(t1) = %d, x14(a4) = %d, x22(s6) = %d, x30(t5)  = %d", &A<v0x5598feeb7ab0, 6>, &A<v0x5598feeb7ab0, 14>, &A<v0x5598feeb7ab0, 22>, &A<v0x5598feeb7ab0, 30> {0 0 0};
    %vpi_call 2 67 "$fdisplay", v0x5598feeb97d0_0, "x7(t2) = %d, x15(a5) = %d, x23(s7) = %d, x31(t6)  = %d", &A<v0x5598feeb7ab0, 7>, &A<v0x5598feeb7ab0, 15>, &A<v0x5598feeb7ab0, 23>, &A<v0x5598feeb7ab0, 31> {0 0 0};
    %vpi_call 2 69 "$fdisplay", v0x5598feeb97d0_0, "\012" {0 0 0};
    %load/vec4 v0x5598feeb9600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5598feeb9600_0, 0, 32;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./CPU.v";
    "./ALU.v";
    "./ALU_Control.v";
    "./Adder.v";
    "./Control.v";
    "./Instruction_Memory.v";
    "./MUX32.v";
    "./PC.v";
    "./Registers.v";
    "./Sign_Extend.v";
