-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qpsk_hls_top_qpsk_hls_top_Pipeline_DDC_LOOP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    lo_lut_i_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    lo_lut_i_V_ce0 : OUT STD_LOGIC;
    lo_lut_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    lo_lut_q_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    lo_lut_q_V_ce0 : OUT STD_LOGIC;
    lo_lut_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    g_rx_samples_fixed_i_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g_rx_samples_fixed_i_V_ce0 : OUT STD_LOGIC;
    g_rx_samples_fixed_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    g_rx_samples_fixed_q_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g_rx_samples_fixed_q_V_ce0 : OUT STD_LOGIC;
    g_rx_samples_fixed_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    g_baseband_data_i_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g_baseband_data_i_V_ce0 : OUT STD_LOGIC;
    g_baseband_data_i_V_we0 : OUT STD_LOGIC;
    g_baseband_data_i_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    g_baseband_data_q_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g_baseband_data_q_V_ce0 : OUT STD_LOGIC;
    g_baseband_data_q_V_we0 : OUT STD_LOGIC;
    g_baseband_data_q_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
end;


architecture behav of qpsk_hls_top_qpsk_hls_top_Pipeline_DDC_LOOP is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv14_2004 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000100";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln139_fu_138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln139_fu_150_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln139_reg_280 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln139_reg_280_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln139_reg_280_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal a_i_V_reg_306 : STD_LOGIC_VECTOR (17 downto 0);
    signal a_q_V_reg_311 : STD_LOGIC_VECTOR (17 downto 0);
    signal b_i_V_reg_316 : STD_LOGIC_VECTOR (17 downto 0);
    signal b_q_V_reg_321 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_31_fu_193_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_31_reg_326 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_32_fu_221_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_32_reg_331 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_33_fu_227_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_33_reg_336 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_34_fu_233_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_34_reg_341 : STD_LOGIC_VECTOR (65 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln142_fu_160_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_fu_48 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln139_fu_144_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (13 downto 0);
    signal empty_101_fu_156_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_fu_171_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal shl_ln737_1_fu_178_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_31_fu_193_p0 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1171_fu_189_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_31_fu_193_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1168_fu_185_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_2_fu_199_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal shl_ln737_3_fu_206_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_32_fu_221_p0 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1171_1_fu_217_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_32_fu_221_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1168_1_fu_213_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_33_fu_227_p0 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_33_fu_227_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_34_fu_233_p0 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_34_fu_233_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_fu_239_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal ret_V_7_fu_243_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component qpsk_hls_top_mul_34s_34s_66_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (33 downto 0);
        din1 : IN STD_LOGIC_VECTOR (33 downto 0);
        dout : OUT STD_LOGIC_VECTOR (65 downto 0) );
    end component;


    component qpsk_hls_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_34s_34s_66_1_1_U33 : component qpsk_hls_top_mul_34s_34s_66_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 34,
        din1_WIDTH => 34,
        dout_WIDTH => 66)
    port map (
        din0 => r_V_31_fu_193_p0,
        din1 => r_V_31_fu_193_p1,
        dout => r_V_31_fu_193_p2);

    mul_34s_34s_66_1_1_U34 : component qpsk_hls_top_mul_34s_34s_66_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 34,
        din1_WIDTH => 34,
        dout_WIDTH => 66)
    port map (
        din0 => r_V_32_fu_221_p0,
        din1 => r_V_32_fu_221_p1,
        dout => r_V_32_fu_221_p2);

    mul_34s_34s_66_1_1_U35 : component qpsk_hls_top_mul_34s_34s_66_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 34,
        din1_WIDTH => 34,
        dout_WIDTH => 66)
    port map (
        din0 => r_V_33_fu_227_p0,
        din1 => r_V_33_fu_227_p1,
        dout => r_V_33_fu_227_p2);

    mul_34s_34s_66_1_1_U36 : component qpsk_hls_top_mul_34s_34s_66_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 34,
        din1_WIDTH => 34,
        dout_WIDTH => 66)
    port map (
        din0 => r_V_34_fu_233_p0,
        din1 => r_V_34_fu_233_p1,
        dout => r_V_34_fu_233_p2);

    flow_control_loop_pipe_sequential_init_U : component qpsk_hls_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    i_5_fu_48_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln139_fu_138_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_5_fu_48 <= add_ln139_fu_144_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_5_fu_48 <= ap_const_lv14_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                a_i_V_reg_306 <= g_rx_samples_fixed_i_V_q0;
                a_q_V_reg_311 <= g_rx_samples_fixed_q_V_q0;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                b_i_V_reg_316 <= lo_lut_i_V_q0;
                b_q_V_reg_321 <= lo_lut_q_V_q0;
                    zext_ln139_reg_280_pp0_iter1_reg(13 downto 0) <= zext_ln139_reg_280(13 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                r_V_31_reg_326 <= r_V_31_fu_193_p2;
                r_V_32_reg_331 <= r_V_32_fu_221_p2;
                r_V_33_reg_336 <= r_V_33_fu_227_p2;
                r_V_34_reg_341 <= r_V_34_fu_233_p2;
                    zext_ln139_reg_280_pp0_iter2_reg(13 downto 0) <= zext_ln139_reg_280_pp0_iter1_reg(13 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln139_fu_138_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    zext_ln139_reg_280(13 downto 0) <= zext_ln139_fu_150_p1(13 downto 0);
            end if;
        end if;
    end process;
    zext_ln139_reg_280(63 downto 14) <= "00000000000000000000000000000000000000000000000000";
    zext_ln139_reg_280_pp0_iter1_reg(63 downto 14) <= "00000000000000000000000000000000000000000000000000";
    zext_ln139_reg_280_pp0_iter2_reg(63 downto 14) <= "00000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln139_fu_144_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv14_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln139_fu_138_p2)
    begin
        if (((icmp_ln139_fu_138_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_5_fu_48, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i <= ap_const_lv14_0;
        else 
            ap_sig_allocacmp_i <= i_5_fu_48;
        end if; 
    end process;

    empty_101_fu_156_p1 <= ap_sig_allocacmp_i(3 - 1 downto 0);
    g_baseband_data_i_V_address0 <= zext_ln139_reg_280_pp0_iter2_reg(14 - 1 downto 0);

    g_baseband_data_i_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            g_baseband_data_i_V_ce0 <= ap_const_logic_1;
        else 
            g_baseband_data_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    g_baseband_data_i_V_d0 <= ret_V_fu_239_p2(65 downto 48);

    g_baseband_data_i_V_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            g_baseband_data_i_V_we0 <= ap_const_logic_1;
        else 
            g_baseband_data_i_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    g_baseband_data_q_V_address0 <= zext_ln139_reg_280_pp0_iter2_reg(14 - 1 downto 0);

    g_baseband_data_q_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            g_baseband_data_q_V_ce0 <= ap_const_logic_1;
        else 
            g_baseband_data_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    g_baseband_data_q_V_d0 <= ret_V_7_fu_243_p2(65 downto 48);

    g_baseband_data_q_V_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            g_baseband_data_q_V_we0 <= ap_const_logic_1;
        else 
            g_baseband_data_q_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    g_rx_samples_fixed_i_V_address0 <= zext_ln139_fu_150_p1(14 - 1 downto 0);

    g_rx_samples_fixed_i_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g_rx_samples_fixed_i_V_ce0 <= ap_const_logic_1;
        else 
            g_rx_samples_fixed_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    g_rx_samples_fixed_q_V_address0 <= zext_ln139_fu_150_p1(14 - 1 downto 0);

    g_rx_samples_fixed_q_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g_rx_samples_fixed_q_V_ce0 <= ap_const_logic_1;
        else 
            g_rx_samples_fixed_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln139_fu_138_p2 <= "1" when (ap_sig_allocacmp_i = ap_const_lv14_2004) else "0";
    lo_lut_i_V_address0 <= zext_ln142_fu_160_p1(3 - 1 downto 0);

    lo_lut_i_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lo_lut_i_V_ce0 <= ap_const_logic_1;
        else 
            lo_lut_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    lo_lut_q_V_address0 <= zext_ln142_fu_160_p1(3 - 1 downto 0);

    lo_lut_q_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lo_lut_q_V_ce0 <= ap_const_logic_1;
        else 
            lo_lut_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    r_V_2_fu_199_p3 <= (a_q_V_reg_311 & ap_const_lv16_0);
    r_V_31_fu_193_p0 <= sext_ln1171_fu_189_p1(34 - 1 downto 0);
    r_V_31_fu_193_p1 <= sext_ln1168_fu_185_p1(34 - 1 downto 0);
    r_V_32_fu_221_p0 <= sext_ln1171_1_fu_217_p1(34 - 1 downto 0);
    r_V_32_fu_221_p1 <= sext_ln1168_1_fu_213_p1(34 - 1 downto 0);
    r_V_33_fu_227_p0 <= sext_ln1171_1_fu_217_p1(34 - 1 downto 0);
    r_V_33_fu_227_p1 <= sext_ln1168_fu_185_p1(34 - 1 downto 0);
    r_V_34_fu_233_p0 <= sext_ln1171_fu_189_p1(34 - 1 downto 0);
    r_V_34_fu_233_p1 <= sext_ln1168_1_fu_213_p1(34 - 1 downto 0);
    r_V_fu_171_p3 <= (a_i_V_reg_306 & ap_const_lv16_0);
    ret_V_7_fu_243_p2 <= std_logic_vector(unsigned(r_V_33_reg_336) + unsigned(r_V_34_reg_341));
    ret_V_fu_239_p2 <= std_logic_vector(unsigned(r_V_31_reg_326) - unsigned(r_V_32_reg_331));
        sext_ln1168_1_fu_213_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_fu_199_p3),66));

        sext_ln1168_fu_185_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_fu_171_p3),66));

        sext_ln1171_1_fu_217_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln737_3_fu_206_p3),66));

        sext_ln1171_fu_189_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln737_1_fu_178_p3),66));

    shl_ln737_1_fu_178_p3 <= (b_i_V_reg_316 & ap_const_lv16_0);
    shl_ln737_3_fu_206_p3 <= (b_q_V_reg_321 & ap_const_lv16_0);
    zext_ln139_fu_150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i),64));
    zext_ln142_fu_160_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_101_fu_156_p1),64));
end behav;
