<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-8193</identifier><datestamp>2013-12-20T11:15:30Z</datestamp><dc:title>A Novel Bottom Spacer FinFET Structure for Improved Short-Channel, Power-Delay, and Thermal Performance</dc:title><dc:creator>SHRIVASTAVA, M</dc:creator><dc:creator>BAGHINI, MS</dc:creator><dc:creator>SHARMA, DK</dc:creator><dc:creator>RAO, VR</dc:creator><dc:subject>bulk finfets</dc:subject><dc:subject>gate</dc:subject><dc:subject>design</dc:subject><dc:subject>bulk fin-shaped field-effect transistor (finfet)</dc:subject><dc:subject>electrothermal</dc:subject><dc:subject>fin-shaped field-effect transistor (finfet)</dc:subject><dc:subject>self-heating</dc:subject><dc:subject>short-channel performance</dc:subject><dc:subject>spacer</dc:subject><dc:subject>width quantization</dc:subject><dc:description>For the first time, we propose a novel bottom spacer fin-shaped field-effect-transistor (FinFET) structure for logic applications suitable for system-on-chip (SoC) requirements. The proposed device achieved improved short-channel, power-delay, and self-heating performance compared with standard silicon-on-insulator FinFETs. Process aspects of the proposed device are also discussed in this paper. Physical insight into the improvement toward the short-channel performance and power dissipation is given through a detailed 3-D device/mixed-mode simulation. The self-heating behavior of the proposed device is compared with standard FinFETs by using detailed electro-thermal simulations. The proposed device requires an extra process step but enables smaller electrical width for self-loaded circuits and is an excellent option for SoC applications.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2011-07-31T18:11:34Z</dc:date><dc:date>2011-12-26T12:53:05Z</dc:date><dc:date>2011-12-27T05:40:14Z</dc:date><dc:date>2011-07-31T18:11:34Z</dc:date><dc:date>2011-12-26T12:53:05Z</dc:date><dc:date>2011-12-27T05:40:14Z</dc:date><dc:date>2010</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE TRANSACTIONS ON ELECTRON DEVICES, 57(6), 1287-1294</dc:identifier><dc:identifier>0018-9383</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/TED.2010.2045686</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/8193</dc:identifier><dc:identifier>http://hdl.handle.net/10054/8193</dc:identifier><dc:language>en</dc:language></oai_dc:dc>