#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Sep 25 13:43:52 2020
# Process ID: 17876
# Current directory: C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13452 C:\Users\Sankar\Desktop\final proj\recovertest2\recoverpipeline\recoverpipeline.xpr
# Log file: C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/vivado.log
# Journal file: C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1052.539 ; gain = 306.859
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Sep 25 13:46:02 2020] Launched synth_1...
Run output will be captured here: C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcku5p-ffvd900-1-i
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xcku5p-ffvd900-1-i
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Sankar/Desktop/final proj/design_constr.xdc]
Finished Parsing XDC File [C:/Users/Sankar/Desktop/final proj/design_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 57 instances

open_run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 2066.125 ; gain = 1013.586
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 4279.305 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 25 14:42:54 2020...
