`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:44:29 CST (Jun  9 2025 08:44:29 UTC)

module dut_LessThan_33Ux8U_1U_4(in2, in1, out1);
  input [32:0] in2;
  input [7:0] in1;
  output out1;
  wire [32:0] in2;
  wire [7:0] in1;
  wire out1;
  wire lt_16_23_n_0, lt_16_23_n_1, lt_16_23_n_2, lt_16_23_n_3,
       lt_16_23_n_4, lt_16_23_n_5, lt_16_23_n_6, lt_16_23_n_7;
  wire lt_16_23_n_8, lt_16_23_n_9, lt_16_23_n_10, lt_16_23_n_11,
       lt_16_23_n_12, lt_16_23_n_13, lt_16_23_n_14, lt_16_23_n_15;
  wire lt_16_23_n_16, lt_16_23_n_17, lt_16_23_n_18, lt_16_23_n_19,
       lt_16_23_n_20, lt_16_23_n_21, lt_16_23_n_22, lt_16_23_n_23;
  wire lt_16_23_n_24, lt_16_23_n_25, lt_16_23_n_26, lt_16_23_n_27,
       lt_16_23_n_28, lt_16_23_n_29;
  NOR4X1 lt_16_23_g694(.A (in2[32]), .B (lt_16_23_n_26), .C
       (lt_16_23_n_24), .D (lt_16_23_n_29), .Y (out1));
  OAI211X1 lt_16_23_g695(.A0 (lt_16_23_n_21), .A1 (lt_16_23_n_23), .B0
       (lt_16_23_n_28), .C0 (lt_16_23_n_22), .Y (lt_16_23_n_29));
  NAND4BX1 lt_16_23_g696(.AN (lt_16_23_n_21), .B (lt_16_23_n_27), .C
       (lt_16_23_n_12), .D (lt_16_23_n_11), .Y (lt_16_23_n_28));
  OAI211X1 lt_16_23_g697(.A0 (lt_16_23_n_2), .A1 (in1[3]), .B0
       (lt_16_23_n_25), .C0 (lt_16_23_n_20), .Y (lt_16_23_n_27));
  NAND4XL lt_16_23_g698(.A (lt_16_23_n_15), .B (lt_16_23_n_14), .C
       (lt_16_23_n_17), .D (lt_16_23_n_13), .Y (lt_16_23_n_26));
  OAI221X1 lt_16_23_g699(.A0 (lt_16_23_n_8), .A1 (lt_16_23_n_19), .B0
       (lt_16_23_n_5), .B1 (in2[2]), .C0 (lt_16_23_n_9), .Y
       (lt_16_23_n_25));
  NAND2X1 lt_16_23_g700(.A (lt_16_23_n_18), .B (lt_16_23_n_16), .Y
       (lt_16_23_n_24));
  AOI32X1 lt_16_23_g701(.A0 (lt_16_23_n_12), .A1 (in2[4]), .A2
       (lt_16_23_n_4), .B0 (in2[5]), .B1 (lt_16_23_n_0), .Y
       (lt_16_23_n_23));
  AOI32X1 lt_16_23_g702(.A0 (lt_16_23_n_10), .A1 (in2[6]), .A2
       (lt_16_23_n_3), .B0 (in2[7]), .B1 (lt_16_23_n_1), .Y
       (lt_16_23_n_22));
  OAI21X1 lt_16_23_g703(.A0 (lt_16_23_n_3), .A1 (in2[6]), .B0
       (lt_16_23_n_10), .Y (lt_16_23_n_21));
  NAND3BXL lt_16_23_g704(.AN (in1[2]), .B (lt_16_23_n_9), .C (in2[2]),
       .Y (lt_16_23_n_20));
  AOI22X1 lt_16_23_g705(.A0 (in1[0]), .A1 (lt_16_23_n_7), .B0 (in1[1]),
       .B1 (lt_16_23_n_6), .Y (lt_16_23_n_19));
  NOR4X1 lt_16_23_g706(.A (in2[15]), .B (in2[14]), .C (in2[13]), .D
       (in2[12]), .Y (lt_16_23_n_18));
  NOR4X1 lt_16_23_g707(.A (in2[23]), .B (in2[22]), .C (in2[21]), .D
       (in2[20]), .Y (lt_16_23_n_17));
  NOR4X1 lt_16_23_g708(.A (in2[11]), .B (in2[10]), .C (in2[9]), .D
       (in2[8]), .Y (lt_16_23_n_16));
  NOR4X1 lt_16_23_g709(.A (in2[31]), .B (in2[30]), .C (in2[29]), .D
       (in2[28]), .Y (lt_16_23_n_15));
  NOR4X1 lt_16_23_g710(.A (in2[27]), .B (in2[26]), .C (in2[25]), .D
       (in2[24]), .Y (lt_16_23_n_14));
  NOR4X1 lt_16_23_g711(.A (in2[19]), .B (in2[18]), .C (in2[17]), .D
       (in2[16]), .Y (lt_16_23_n_13));
  NAND2BX1 lt_16_23_g712(.AN (in2[5]), .B (in1[5]), .Y (lt_16_23_n_12));
  NAND2BX1 lt_16_23_g713(.AN (in2[4]), .B (in1[4]), .Y (lt_16_23_n_11));
  NAND2BX1 lt_16_23_g714(.AN (in2[7]), .B (in1[7]), .Y (lt_16_23_n_10));
  NAND2X1 lt_16_23_g715(.A (in1[3]), .B (lt_16_23_n_2), .Y
       (lt_16_23_n_9));
  NOR2X1 lt_16_23_g716(.A (lt_16_23_n_6), .B (in1[1]), .Y
       (lt_16_23_n_8));
  INVX1 lt_16_23_g717(.A (in2[0]), .Y (lt_16_23_n_7));
  INVX1 lt_16_23_g718(.A (in2[1]), .Y (lt_16_23_n_6));
  INVX1 lt_16_23_g719(.A (in1[2]), .Y (lt_16_23_n_5));
  INVX1 lt_16_23_g720(.A (in1[4]), .Y (lt_16_23_n_4));
  INVX1 lt_16_23_g721(.A (in1[6]), .Y (lt_16_23_n_3));
  INVX1 lt_16_23_g722(.A (in2[3]), .Y (lt_16_23_n_2));
  INVX1 lt_16_23_g723(.A (in1[7]), .Y (lt_16_23_n_1));
  INVX1 lt_16_23_g724(.A (in1[5]), .Y (lt_16_23_n_0));
endmodule


