Warning: Design 'Conv' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : Conv
Version: L-2016.03-SP5-5
Date   : Sun Feb 23 22:03:59 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          0.70
  Critical Path Slack:           1.27
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.34
  Critical Path Slack:           3.66
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:              73.00
  Critical Path Length:          3.95
  Critical Path Slack:           0.00
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1178
  Hierarchical Port Count:      67877
  Leaf Cell Count:              77881
  Buf/Inv Cell Count:           18068
  Buf Cell Count:                9240
  Inv Cell Count:                8828
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     54955
  Sequential Cell Count:        22926
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    69662.208505
  Noncombinational Area:
                        125976.007580
  Buf/Inv Area:          12077.729845
  Total Buffer Area:          7380.97
  Total Inverter Area:        4696.76
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      933747.25
  Net YLength        :      969290.31
  -----------------------------------
  Cell Area:            195638.216085
  Design Area:          195638.216085
  Net Length        :      1903037.50


  Design Rules
  -----------------------------------
  Total Number of Nets:         95219
  Nets With Violations:            21
  Max Trans Violations:             0
  Max Cap Violations:              13
  Max Fanout Violations:            8
  -----------------------------------


  Hostname: caddy10

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   50.02
  Logic Optimization:                284.86
  Mapping Optimization:             2503.18
  -----------------------------------------
  Overall Compile Time:             3616.85
  Overall Compile Wall Clock Time:   828.93

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
