Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 20 14:02:32 2025
| Host         : David_Y9000P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clkdiv/clk_div_reg[10]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.661        0.000                      0                   11        0.324        0.000                      0                   11        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.661        0.000                      0                   11        0.324        0.000                      0                   11        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 clkdiv/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 1.578ns (67.440%)  route 0.762ns (32.560%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.312    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  clkdiv/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    clkdiv/clk_div_reg_n_0_[1]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.204 r  clkdiv/clk_div_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.204    clkdiv/clk_div_reg[0]_i_2_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  clkdiv/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    clkdiv/clk_div_reg[4]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.652 r  clkdiv/clk_div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.652    clkdiv/clk_div_reg[8]_i_1_n_6
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589    15.011    clkdiv/clk
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[9]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.062    15.313    clkdiv/clk_div_reg[9]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  7.661    

Slack (MET) :             7.756ns  (required time - arrival time)
  Source:                 clkdiv/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.483ns (66.062%)  route 0.762ns (33.938%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.312    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  clkdiv/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    clkdiv/clk_div_reg_n_0_[1]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.204 r  clkdiv/clk_div_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.204    clkdiv/clk_div_reg[0]_i_2_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  clkdiv/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    clkdiv/clk_div_reg[4]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.557 r  clkdiv/clk_div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.557    clkdiv/clk_div_reg[8]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589    15.011    clkdiv/clk
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[10]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.062    15.313    clkdiv/clk_div_reg[10]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  7.756    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 clkdiv/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 1.467ns (65.818%)  route 0.762ns (34.182%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.312    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  clkdiv/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    clkdiv/clk_div_reg_n_0_[1]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.204 r  clkdiv/clk_div_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.204    clkdiv/clk_div_reg[0]_i_2_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  clkdiv/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    clkdiv/clk_div_reg[4]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.541 r  clkdiv/clk_div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.541    clkdiv/clk_div_reg[8]_i_1_n_7
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589    15.011    clkdiv/clk
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[8]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.062    15.313    clkdiv/clk_div_reg[8]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.775ns  (required time - arrival time)
  Source:                 clkdiv/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 1.464ns (65.772%)  route 0.762ns (34.228%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.312    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  clkdiv/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    clkdiv/clk_div_reg_n_0_[1]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.204 r  clkdiv/clk_div_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.204    clkdiv/clk_div_reg[0]_i_2_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.538 r  clkdiv/clk_div_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.538    clkdiv/clk_div_reg[4]_i_1_n_6
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589    15.011    clkdiv/clk
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[5]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.062    15.313    clkdiv/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  7.775    

Slack (MET) :             7.796ns  (required time - arrival time)
  Source:                 clkdiv/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 1.443ns (65.446%)  route 0.762ns (34.554%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.312    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  clkdiv/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    clkdiv/clk_div_reg_n_0_[1]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.204 r  clkdiv/clk_div_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.204    clkdiv/clk_div_reg[0]_i_2_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.517 r  clkdiv/clk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.517    clkdiv/clk_div_reg[4]_i_1_n_4
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589    15.011    clkdiv/clk
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[7]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.062    15.313    clkdiv/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                  7.796    

Slack (MET) :             7.870ns  (required time - arrival time)
  Source:                 clkdiv/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 1.369ns (64.246%)  route 0.762ns (35.754%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.312    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  clkdiv/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    clkdiv/clk_div_reg_n_0_[1]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.204 r  clkdiv/clk_div_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.204    clkdiv/clk_div_reg[0]_i_2_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.443 r  clkdiv/clk_div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.443    clkdiv/clk_div_reg[4]_i_1_n_5
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589    15.011    clkdiv/clk
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[6]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.062    15.313    clkdiv/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  7.870    

Slack (MET) :             7.886ns  (required time - arrival time)
  Source:                 clkdiv/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 1.353ns (63.976%)  route 0.762ns (36.024%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.312    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  clkdiv/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    clkdiv/clk_div_reg_n_0_[1]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.204 r  clkdiv/clk_div_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.204    clkdiv/clk_div_reg[0]_i_2_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.427 r  clkdiv/clk_div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.427    clkdiv/clk_div_reg[4]_i_1_n_7
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589    15.011    clkdiv/clk
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[4]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.062    15.313    clkdiv/clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  7.886    

Slack (MET) :             8.045ns  (required time - arrival time)
  Source:                 clkdiv/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 1.220ns (61.558%)  route 0.762ns (38.442%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.312    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  clkdiv/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    clkdiv/clk_div_reg_n_0_[1]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.294 r  clkdiv/clk_div_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.294    clkdiv/clk_div_reg[0]_i_2_n_4
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.590    15.012    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[3]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.062    15.339    clkdiv/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  8.045    

Slack (MET) :             8.105ns  (required time - arrival time)
  Source:                 clkdiv/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 1.160ns (60.358%)  route 0.762ns (39.642%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.312    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  clkdiv/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    clkdiv/clk_div_reg_n_0_[1]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.234 r  clkdiv/clk_div_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.234    clkdiv/clk_div_reg[0]_i_2_n_5
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.590    15.012    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[2]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.062    15.339    clkdiv/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                  8.105    

Slack (MET) :             8.458ns  (required time - arrival time)
  Source:                 clkdiv/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.807ns (51.438%)  route 0.762ns (48.562%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.312    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  clkdiv/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    clkdiv/clk_div_reg_n_0_[1]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.351     6.881 r  clkdiv/clk_div_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.881    clkdiv/clk_div_reg[0]_i_2_n_6
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.590    15.012    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[1]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.062    15.339    clkdiv/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  8.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.599     1.518    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  clkdiv/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    clkdiv/clk_div_reg_n_0_[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  clkdiv/clk_div[0]_i_3/O
                         net (fo=1, routed)           0.000     1.877    clkdiv/clk_div[0]_i_3_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.947 r  clkdiv/clk_div_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.947    clkdiv/clk_div_reg[0]_i_2_n_7
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[0]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.623    clkdiv/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.599     1.518    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  clkdiv/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    clkdiv/clk_div_reg_n_0_[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  clkdiv/clk_div[0]_i_3/O
                         net (fo=1, routed)           0.000     1.877    clkdiv/clk_div[0]_i_3_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.983 r  clkdiv/clk_div_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.983    clkdiv/clk_div_reg[0]_i_2_n_6
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[1]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.623    clkdiv/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.599     1.518    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  clkdiv/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    clkdiv/clk_div_reg_n_0_[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  clkdiv/clk_div[0]_i_3/O
                         net (fo=1, routed)           0.000     1.877    clkdiv/clk_div[0]_i_3_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.023 r  clkdiv/clk_div_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.023    clkdiv/clk_div_reg[0]_i_2_n_5
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[2]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.623    clkdiv/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.352ns (67.099%)  route 0.173ns (32.901%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.599     1.518    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  clkdiv/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    clkdiv/clk_div_reg_n_0_[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  clkdiv/clk_div[0]_i_3/O
                         net (fo=1, routed)           0.000     1.877    clkdiv/clk_div[0]_i_3_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     2.043 r  clkdiv/clk_div_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.043    clkdiv/clk_div_reg[0]_i_2_n_4
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[3]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.623    clkdiv/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.392ns (69.430%)  route 0.173ns (30.570%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.599     1.518    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  clkdiv/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    clkdiv/clk_div_reg_n_0_[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  clkdiv/clk_div[0]_i_3/O
                         net (fo=1, routed)           0.000     1.877    clkdiv/clk_div[0]_i_3_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.029 r  clkdiv/clk_div_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.029    clkdiv/clk_div_reg[0]_i_2_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.083 r  clkdiv/clk_div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.083    clkdiv/clk_div_reg[4]_i_1_n_7
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clkdiv/clk
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[4]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.638    clkdiv/clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.403ns (70.014%)  route 0.173ns (29.986%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.599     1.518    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  clkdiv/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    clkdiv/clk_div_reg_n_0_[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  clkdiv/clk_div[0]_i_3/O
                         net (fo=1, routed)           0.000     1.877    clkdiv/clk_div[0]_i_3_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.029 r  clkdiv/clk_div_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.029    clkdiv/clk_div_reg[0]_i_2_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.094 r  clkdiv/clk_div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.094    clkdiv/clk_div_reg[4]_i_1_n_5
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clkdiv/clk
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[6]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.638    clkdiv/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.249ns (42.787%)  route 0.333ns (57.213%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.598     1.517    clkdiv/clk
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  clkdiv/clk_div_reg[7]/Q
                         net (fo=1, routed)           0.333     1.991    clkdiv/clk_div_reg_n_0_[7]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.099 r  clkdiv/clk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.099    clkdiv/clk_div_reg[4]_i_1_n_4
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clkdiv/clk
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[7]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.622    clkdiv/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.428ns (71.262%)  route 0.173ns (28.738%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.599     1.518    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  clkdiv/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    clkdiv/clk_div_reg_n_0_[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  clkdiv/clk_div[0]_i_3/O
                         net (fo=1, routed)           0.000     1.877    clkdiv/clk_div[0]_i_3_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.029 r  clkdiv/clk_div_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.029    clkdiv/clk_div_reg[0]_i_2_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.119 r  clkdiv/clk_div_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.119    clkdiv/clk_div_reg[4]_i_1_n_6
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clkdiv/clk
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[5]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.638    clkdiv/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.431ns (71.405%)  route 0.173ns (28.595%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.599     1.518    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  clkdiv/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    clkdiv/clk_div_reg_n_0_[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  clkdiv/clk_div[0]_i_3/O
                         net (fo=1, routed)           0.000     1.877    clkdiv/clk_div[0]_i_3_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.029 r  clkdiv/clk_div_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.029    clkdiv/clk_div_reg[0]_i_2_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.068 r  clkdiv/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.068    clkdiv/clk_div_reg[4]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.122 r  clkdiv/clk_div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.122    clkdiv/clk_div_reg[8]_i_1_n_7
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clkdiv/clk
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[8]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105     1.638    clkdiv/clk_div_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.442ns (71.917%)  route 0.173ns (28.083%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.599     1.518    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  clkdiv/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    clkdiv/clk_div_reg_n_0_[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  clkdiv/clk_div[0]_i_3/O
                         net (fo=1, routed)           0.000     1.877    clkdiv/clk_div[0]_i_3_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.029 r  clkdiv/clk_div_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.029    clkdiv/clk_div_reg[0]_i_2_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.068 r  clkdiv/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.068    clkdiv/clk_div_reg[4]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.133 r  clkdiv/clk_div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.133    clkdiv/clk_div_reg[8]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clkdiv/clk
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[10]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105     1.638    clkdiv/clk_div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.495    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    clkdiv/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    clkdiv/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    clkdiv/clk_div_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    clkdiv/clk_div_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    clkdiv/clk_div_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    clkdiv/clk_div_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    clkdiv/clk_div_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    clkdiv/clk_div_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    clkdiv/clk_div_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    clkdiv/clk_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    clkdiv/clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    clkdiv/clk_div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    clkdiv/clk_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    clkdiv/clk_div_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    clkdiv/clk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    clkdiv/clk_div_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    clkdiv/clk_div_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    clkdiv/clk_div_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    clkdiv/clk_div_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    clkdiv/clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    clkdiv/clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    clkdiv/clk_div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    clkdiv/clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    clkdiv/clk_div_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    clkdiv/clk_div_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    clkdiv/clk_div_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    clkdiv/clk_div_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    clkdiv/clk_div_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    clkdiv/clk_div_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.255ns  (logic 5.157ns (50.290%)  route 5.098ns (49.710%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.978     3.456    segdriver/seg_decoder/sw_IBUF[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.580 r  segdriver/seg_decoder/b/O
                         net (fo=1, routed)           3.119     6.699    cs_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    10.255 r  cs_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.255    cs[1]
    R10                                                               r  cs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.962ns  (logic 4.098ns (41.130%)  route 5.865ns (58.870%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE                         0.000     0.000 r  segdriver/index_reg[0]/C
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segdriver/index_reg[0]/Q
                         net (fo=18, routed)          1.226     1.682    segdriver/index[0]
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.124     1.806 r  segdriver/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.639     6.445    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.962 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.962    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.903ns  (logic 5.179ns (52.293%)  route 4.724ns (47.707%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.811     3.288    segdriver/seg_decoder/sw_IBUF[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.124     3.412 r  segdriver/seg_decoder/a/O
                         net (fo=1, routed)           2.914     6.326    cs_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.903 r  cs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.903    cs[0]
    T10                                                               r  cs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.543ns  (logic 5.162ns (54.095%)  route 4.381ns (45.905%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.667     3.144    segdriver/seg_decoder/sw_IBUF[0]
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124     3.268 r  segdriver/seg_decoder/f/O
                         net (fo=1, routed)           2.714     5.982    cs_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.543 r  cs_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.543    cs[5]
    T11                                                               r  cs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.442ns  (logic 5.135ns (54.385%)  route 4.307ns (45.615%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.974     3.452    segdriver/seg_decoder/sw_IBUF[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.576 r  segdriver/seg_decoder/e/O
                         net (fo=1, routed)           2.333     5.909    cs_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.442 r  cs_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.442    cs[4]
    P15                                                               r  cs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            cs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.308ns  (logic 5.159ns (55.431%)  route 4.148ns (44.569%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           1.830     3.315    segdriver/seg_decoder/sw_IBUF[2]
    SLICE_X0Y93          LUT6 (Prop_lut6_I0_O)        0.124     3.439 r  segdriver/seg_decoder/d/O
                         net (fo=1, routed)           2.318     5.757    cs_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.308 r  cs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.308    cs[3]
    K13                                                               r  cs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            cs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.668ns  (logic 5.102ns (58.865%)  route 3.565ns (41.135%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           1.686     3.171    segdriver/seg_decoder/sw_IBUF[2]
    SLICE_X0Y93          LUT6 (Prop_lut6_I0_O)        0.124     3.295 r  segdriver/seg_decoder/c/O
                         net (fo=1, routed)           1.879     5.175    cs_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.668 r  cs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.668    cs[2]
    K16                                                               r  cs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.566ns  (logic 4.363ns (50.939%)  route 4.202ns (49.061%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE                         0.000     0.000 r  segdriver/index_reg[0]/C
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  segdriver/index_reg[0]/Q
                         net (fo=18, routed)          1.226     1.682    segdriver/index[0]
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.152     1.834 r  segdriver/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.977     4.810    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755     8.566 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.566    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.373ns  (logic 4.362ns (52.092%)  route 4.011ns (47.908%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE                         0.000     0.000 r  segdriver/index_reg[0]/C
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  segdriver/index_reg[0]/Q
                         net (fo=18, routed)          1.693     2.149    segdriver/index[0]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.152     2.301 r  segdriver/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.318     4.619    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.754     8.373 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.373    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            cs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.357ns  (logic 5.146ns (61.585%)  route 3.210ns (38.415%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           1.543     3.028    segdriver/seg_decoder/sw_IBUF[2]
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     3.152 r  segdriver/seg_decoder/g/O
                         net (fo=1, routed)           1.668     4.819    cs_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.357 r  cs_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.357    cs[6]
    L18                                                               r  cs[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segdriver/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segdriver/index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (49.007%)  route 0.194ns (50.993%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE                         0.000     0.000 r  segdriver/index_reg[0]/C
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  segdriver/index_reg[0]/Q
                         net (fo=18, routed)          0.194     0.335    segdriver/index[0]
    SLICE_X1Y103         LUT2 (Prop_lut2_I0_O)        0.045     0.380 r  segdriver/index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.380    segdriver/index[0]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  segdriver/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segdriver/index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.186ns (37.536%)  route 0.310ns (62.464%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE                         0.000     0.000 r  segdriver/index_reg[1]/C
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segdriver/index_reg[1]/Q
                         net (fo=17, routed)          0.194     0.335    segdriver/index[1]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.045     0.380 r  segdriver/index[1]_i_1/O
                         net (fo=1, routed)           0.116     0.496    segdriver/index[1]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  segdriver/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segdriver/index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.748ns  (logic 0.186ns (24.860%)  route 0.562ns (75.140%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE                         0.000     0.000 r  segdriver/index_reg[0]/C
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segdriver/index_reg[0]/Q
                         net (fo=18, routed)          0.195     0.336    segdriver/index[0]
    SLICE_X1Y103         LUT4 (Prop_lut4_I1_O)        0.045     0.381 r  segdriver/index[2]_i_1/O
                         net (fo=1, routed)           0.368     0.748    segdriver/index[2]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  segdriver/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.484ns (74.154%)  route 0.517ns (25.846%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE                         0.000     0.000 r  segdriver/index_reg[0]/C
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segdriver/index_reg[0]/Q
                         net (fo=18, routed)          0.195     0.336    segdriver/index[0]
    SLICE_X1Y103         LUT3 (Prop_lut3_I2_O)        0.042     0.378 r  segdriver/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.323     0.700    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.301     2.002 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.002    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.487ns (73.508%)  route 0.536ns (26.492%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE                         0.000     0.000 r  segdriver/index_reg[1]/C
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segdriver/index_reg[1]/Q
                         net (fo=17, routed)          0.194     0.335    segdriver/index[1]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.043     0.378 r  segdriver/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.343     0.720    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.303     2.023 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.023    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.380ns (65.001%)  route 0.743ns (34.999%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE                         0.000     0.000 r  segdriver/index_reg[2]/C
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segdriver/index_reg[2]/Q
                         net (fo=16, routed)          0.328     0.469    segdriver/seg_decoder/index[2]
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.045     0.514 r  segdriver/seg_decoder/c/O
                         net (fo=1, routed)           0.415     0.929    cs_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.124 r  cs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.124    cs[2]
    K16                                                               r  cs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.498ns (70.282%)  route 0.633ns (29.718%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE                         0.000     0.000 r  segdriver/index_reg[1]/C
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  segdriver/index_reg[1]/Q
                         net (fo=17, routed)          0.192     0.333    segdriver/index[1]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.042     0.375 r  segdriver/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.442     0.816    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     2.131 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.131    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.424ns (66.210%)  route 0.727ns (33.790%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE                         0.000     0.000 r  segdriver/index_reg[2]/C
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segdriver/index_reg[2]/Q
                         net (fo=16, routed)          0.408     0.549    segdriver/seg_decoder/index[2]
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.045     0.594 r  segdriver/seg_decoder/g/O
                         net (fo=1, routed)           0.319     0.913    cs_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.151 r  cs_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.151    cs[6]
    L18                                                               r  cs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.437ns (60.432%)  route 0.941ns (39.568%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE                         0.000     0.000 r  segdriver/index_reg[2]/C
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  segdriver/index_reg[2]/Q
                         net (fo=16, routed)          0.573     0.714    segdriver/index[2]
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.045     0.759 r  segdriver/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.367     1.127    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.377 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.377    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.437ns (60.377%)  route 0.943ns (39.623%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE                         0.000     0.000 r  segdriver/index_reg[2]/C
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segdriver/index_reg[2]/Q
                         net (fo=16, routed)          0.329     0.470    segdriver/seg_decoder/index[2]
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.045     0.515 r  segdriver/seg_decoder/d/O
                         net (fo=1, routed)           0.614     1.129    cs_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.380 r  cs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.380    cs[3]
    K13                                                               r  cs[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.058ns  (logic 1.631ns (32.246%)  route 3.427ns (67.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.619     4.126    clkdiv/rstn_IBUF
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.250 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.808     5.058    clkdiv/p_0_in
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589     5.011    clkdiv/clk
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.058ns  (logic 1.631ns (32.246%)  route 3.427ns (67.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.619     4.126    clkdiv/rstn_IBUF
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.250 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.808     5.058    clkdiv/p_0_in
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589     5.011    clkdiv/clk
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.058ns  (logic 1.631ns (32.246%)  route 3.427ns (67.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.619     4.126    clkdiv/rstn_IBUF
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.250 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.808     5.058    clkdiv/p_0_in
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589     5.011    clkdiv/clk
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.058ns  (logic 1.631ns (32.246%)  route 3.427ns (67.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.619     4.126    clkdiv/rstn_IBUF
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.250 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.808     5.058    clkdiv/p_0_in
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589     5.011    clkdiv/clk
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.804ns  (logic 1.631ns (33.948%)  route 3.173ns (66.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.619     4.126    clkdiv/rstn_IBUF
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.250 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.554     4.804    clkdiv/p_0_in
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589     5.011    clkdiv/clk
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.804ns  (logic 1.631ns (33.948%)  route 3.173ns (66.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.619     4.126    clkdiv/rstn_IBUF
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.250 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.554     4.804    clkdiv/p_0_in
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589     5.011    clkdiv/clk
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[8]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.804ns  (logic 1.631ns (33.948%)  route 3.173ns (66.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.619     4.126    clkdiv/rstn_IBUF
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.250 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.554     4.804    clkdiv/p_0_in
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589     5.011    clkdiv/clk
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.766ns  (logic 1.631ns (34.219%)  route 3.135ns (65.781%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.619     4.126    clkdiv/rstn_IBUF
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.250 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.516     4.766    clkdiv/p_0_in
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.590     5.012    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.766ns  (logic 1.631ns (34.219%)  route 3.135ns (65.781%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.619     4.126    clkdiv/rstn_IBUF
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.250 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.516     4.766    clkdiv/p_0_in
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.590     5.012    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.766ns  (logic 1.631ns (34.219%)  route 3.135ns (65.781%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.619     4.126    clkdiv/rstn_IBUF
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.250 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.516     4.766    clkdiv/p_0_in
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.590     5.012    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 0.320ns (18.755%)  route 1.384ns (81.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.186     1.461    clkdiv/rstn_IBUF
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.045     1.506 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.198     1.704    clkdiv/p_0_in
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 0.320ns (18.755%)  route 1.384ns (81.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.186     1.461    clkdiv/rstn_IBUF
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.045     1.506 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.198     1.704    clkdiv/p_0_in
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 0.320ns (18.755%)  route 1.384ns (81.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.186     1.461    clkdiv/rstn_IBUF
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.045     1.506 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.198     1.704    clkdiv/p_0_in
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 0.320ns (18.755%)  route 1.384ns (81.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.186     1.461    clkdiv/rstn_IBUF
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.045     1.506 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.198     1.704    clkdiv/p_0_in
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    clkdiv/clk
    SLICE_X0Y102         FDRE                                         r  clkdiv/clk_div_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.705ns  (logic 0.320ns (18.744%)  route 1.385ns (81.256%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.186     1.461    clkdiv/rstn_IBUF
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.045     1.506 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.199     1.705    clkdiv/p_0_in
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clkdiv/clk
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.705ns  (logic 0.320ns (18.744%)  route 1.385ns (81.256%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.186     1.461    clkdiv/rstn_IBUF
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.045     1.506 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.199     1.705    clkdiv/p_0_in
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clkdiv/clk
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[8]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.705ns  (logic 0.320ns (18.744%)  route 1.385ns (81.256%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.186     1.461    clkdiv/rstn_IBUF
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.045     1.506 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.199     1.705    clkdiv/p_0_in
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clkdiv/clk
    SLICE_X0Y104         FDRE                                         r  clkdiv/clk_div_reg[9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.914ns  (logic 0.320ns (16.700%)  route 1.594ns (83.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.186     1.461    clkdiv/rstn_IBUF
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.045     1.506 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.408     1.914    clkdiv/p_0_in
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clkdiv/clk
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.914ns  (logic 0.320ns (16.700%)  route 1.594ns (83.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.186     1.461    clkdiv/rstn_IBUF
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.045     1.506 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.408     1.914    clkdiv/p_0_in
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clkdiv/clk
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.914ns  (logic 0.320ns (16.700%)  route 1.594ns (83.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.186     1.461    clkdiv/rstn_IBUF
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.045     1.506 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.408     1.914    clkdiv/p_0_in
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clkdiv/clk
    SLICE_X0Y103         FDRE                                         r  clkdiv/clk_div_reg[6]/C





