
# Arch-final-project
!!!!!Visualizing Verilog!!!!!
https://docs.google.com/document/d/1V2MCwSHJi483bNEmYI0gwZn8zQcxFdl0dA9kNGC65PE/edit

"wire/reg" [num_bits]name ADD [num_bits]arg1 [num_bits]arg2...

wire b = 1;
wire a = b + c + d;

wire b "1"
wire .temp0 "+ 1 2"
wire (b + c) + b c
wire a ADD (b + c) d

wire .temp0 + b c
wire a + .temp0 d

飧飧飧飧飧飧飧飧飧飧飧飧hello!!!!!!お库金n解o解解解解解解解金し锔し锔垛锔○が
卢楼漏λγ杆漏篓楼篓楼β垛搂拢楼酶楼篓楼莽卢酶楼芦芦楼篓麓篓楼庐`庐漏楼庐庐漏漏ぢ德ヂㄢ碌漏楼
