ARM GAS  /tmp/cc9uDTwD.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim2_ch1;
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cc9uDTwD.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** 
  62:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f4xx_hal_msp.c ****   */
  66:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 67 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 73 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 73 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 73 3 view .LVU3
ARM GAS  /tmp/cc9uDTwD.s 			page 3


  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 73 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 73 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 73 3 view .LVU6
  74:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 74 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 74 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 74 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 74 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 74 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 74 3 view .LVU12
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 81 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE134:
  84              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_TIM_Base_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_TIM_Base_MspInit:
  92              	.LVL0:
  93              	.LFB135:
ARM GAS  /tmp/cc9uDTwD.s 			page 4


  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c **** /**
  84:Core/Src/stm32f4xx_hal_msp.c ****   * @brief TIM_Base MSP Initialization
  85:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  86:Core/Src/stm32f4xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
  87:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
  88:Core/Src/stm32f4xx_hal_msp.c ****   */
  89:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  90:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 90 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 8
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 90 1 is_stmt 0 view .LVU15
  99 0000 10B5     		push	{r4, lr}
 100              	.LCFI2:
 101              		.cfi_def_cfa_offset 8
 102              		.cfi_offset 4, -8
 103              		.cfi_offset 14, -4
 104 0002 82B0     		sub	sp, sp, #8
 105              	.LCFI3:
 106              		.cfi_def_cfa_offset 16
  91:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 107              		.loc 1 91 3 is_stmt 1 view .LVU16
 108              		.loc 1 91 15 is_stmt 0 view .LVU17
 109 0004 0368     		ldr	r3, [r0]
 110              		.loc 1 91 5 view .LVU18
 111 0006 B3F1804F 		cmp	r3, #1073741824
 112 000a 04D0     		beq	.L10
  92:Core/Src/stm32f4xx_hal_msp.c ****   {
  93:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM2_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c **** 
  99:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 DMA Init */
 100:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2_CH1 Init */
 101:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Instance = DMA1_Stream5;
 102:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 103:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 104:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 105:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 106:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 107:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 108:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 109:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 110:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 111:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 112:Core/Src/stm32f4xx_hal_msp.c ****     {
 113:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 114:Core/Src/stm32f4xx_hal_msp.c ****     }
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 119:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cc9uDTwD.s 			page 5


 120:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM2_MspInit 1 */
 121:Core/Src/stm32f4xx_hal_msp.c ****   }
 122:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 113              		.loc 1 122 8 is_stmt 1 view .LVU19
 114              		.loc 1 122 10 is_stmt 0 view .LVU20
 115 000c 1E4A     		ldr	r2, .L13
 116 000e 9342     		cmp	r3, r2
 117 0010 2CD0     		beq	.L11
 118              	.LVL1:
 119              	.L5:
 123:Core/Src/stm32f4xx_hal_msp.c ****   {
 124:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 0 */
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 126:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspInit 0 */
 127:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 128:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspInit 1 */
 132:Core/Src/stm32f4xx_hal_msp.c ****   }
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c **** }
 120              		.loc 1 134 1 view .LVU21
 121 0012 02B0     		add	sp, sp, #8
 122              	.LCFI4:
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 8
 125              		@ sp needed
 126 0014 10BD     		pop	{r4, pc}
 127              	.LVL2:
 128              	.L10:
 129              	.LCFI5:
 130              		.cfi_restore_state
 131              		.loc 1 134 1 view .LVU22
 132 0016 0446     		mov	r4, r0
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 133              		.loc 1 97 5 is_stmt 1 view .LVU23
 134              	.LBB4:
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 135              		.loc 1 97 5 view .LVU24
 136 0018 0023     		movs	r3, #0
 137 001a 0093     		str	r3, [sp]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 138              		.loc 1 97 5 view .LVU25
 139 001c 1B4A     		ldr	r2, .L13+4
 140 001e 116C     		ldr	r1, [r2, #64]
 141 0020 41F00101 		orr	r1, r1, #1
 142 0024 1164     		str	r1, [r2, #64]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 143              		.loc 1 97 5 view .LVU26
 144 0026 126C     		ldr	r2, [r2, #64]
 145 0028 02F00102 		and	r2, r2, #1
 146 002c 0092     		str	r2, [sp]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 147              		.loc 1 97 5 view .LVU27
 148 002e 009A     		ldr	r2, [sp]
 149              	.LBE4:
ARM GAS  /tmp/cc9uDTwD.s 			page 6


  97:Core/Src/stm32f4xx_hal_msp.c **** 
 150              		.loc 1 97 5 view .LVU28
 101:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 151              		.loc 1 101 5 view .LVU29
 101:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 152              		.loc 1 101 28 is_stmt 0 view .LVU30
 153 0030 1748     		ldr	r0, .L13+8
 154              	.LVL3:
 101:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 155              		.loc 1 101 28 view .LVU31
 156 0032 184A     		ldr	r2, .L13+12
 157 0034 0260     		str	r2, [r0]
 102:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 158              		.loc 1 102 5 is_stmt 1 view .LVU32
 102:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 159              		.loc 1 102 32 is_stmt 0 view .LVU33
 160 0036 4FF0C062 		mov	r2, #100663296
 161 003a 4260     		str	r2, [r0, #4]
 103:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 162              		.loc 1 103 5 is_stmt 1 view .LVU34
 103:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 163              		.loc 1 103 34 is_stmt 0 view .LVU35
 164 003c 8360     		str	r3, [r0, #8]
 104:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 165              		.loc 1 104 5 is_stmt 1 view .LVU36
 104:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 166              		.loc 1 104 34 is_stmt 0 view .LVU37
 167 003e C360     		str	r3, [r0, #12]
 105:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 168              		.loc 1 105 5 is_stmt 1 view .LVU38
 105:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 169              		.loc 1 105 31 is_stmt 0 view .LVU39
 170 0040 4FF48062 		mov	r2, #1024
 171 0044 0261     		str	r2, [r0, #16]
 106:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 172              		.loc 1 106 5 is_stmt 1 view .LVU40
 106:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 173              		.loc 1 106 44 is_stmt 0 view .LVU41
 174 0046 4FF48052 		mov	r2, #4096
 175 004a 4261     		str	r2, [r0, #20]
 107:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 176              		.loc 1 107 5 is_stmt 1 view .LVU42
 107:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 177              		.loc 1 107 41 is_stmt 0 view .LVU43
 178 004c 4FF48042 		mov	r2, #16384
 179 0050 8261     		str	r2, [r0, #24]
 108:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 180              		.loc 1 108 5 is_stmt 1 view .LVU44
 108:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 181              		.loc 1 108 29 is_stmt 0 view .LVU45
 182 0052 C361     		str	r3, [r0, #28]
 109:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 183              		.loc 1 109 5 is_stmt 1 view .LVU46
 109:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 184              		.loc 1 109 33 is_stmt 0 view .LVU47
 185 0054 0362     		str	r3, [r0, #32]
 110:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
ARM GAS  /tmp/cc9uDTwD.s 			page 7


 186              		.loc 1 110 5 is_stmt 1 view .LVU48
 110:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 187              		.loc 1 110 33 is_stmt 0 view .LVU49
 188 0056 4362     		str	r3, [r0, #36]
 111:Core/Src/stm32f4xx_hal_msp.c ****     {
 189              		.loc 1 111 5 is_stmt 1 view .LVU50
 111:Core/Src/stm32f4xx_hal_msp.c ****     {
 190              		.loc 1 111 9 is_stmt 0 view .LVU51
 191 0058 FFF7FEFF 		bl	HAL_DMA_Init
 192              	.LVL4:
 111:Core/Src/stm32f4xx_hal_msp.c ****     {
 193              		.loc 1 111 8 discriminator 1 view .LVU52
 194 005c 18B9     		cbnz	r0, .L12
 195              	.L7:
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 196              		.loc 1 116 5 is_stmt 1 view .LVU53
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 197              		.loc 1 116 5 view .LVU54
 198 005e 0C4B     		ldr	r3, .L13+8
 199 0060 6362     		str	r3, [r4, #36]
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 200              		.loc 1 116 5 view .LVU55
 201 0062 9C63     		str	r4, [r3, #56]
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 202              		.loc 1 116 5 view .LVU56
 203 0064 D5E7     		b	.L5
 204              	.L12:
 113:Core/Src/stm32f4xx_hal_msp.c ****     }
 205              		.loc 1 113 7 view .LVU57
 206 0066 FFF7FEFF 		bl	Error_Handler
 207              	.LVL5:
 208 006a F8E7     		b	.L7
 209              	.LVL6:
 210              	.L11:
 128:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 211              		.loc 1 128 5 view .LVU58
 212              	.LBB5:
 128:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 213              		.loc 1 128 5 view .LVU59
 214 006c 0023     		movs	r3, #0
 215 006e 0193     		str	r3, [sp, #4]
 128:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 216              		.loc 1 128 5 view .LVU60
 217 0070 064B     		ldr	r3, .L13+4
 218 0072 1A6C     		ldr	r2, [r3, #64]
 219 0074 42F00202 		orr	r2, r2, #2
 220 0078 1A64     		str	r2, [r3, #64]
 128:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 221              		.loc 1 128 5 view .LVU61
 222 007a 1B6C     		ldr	r3, [r3, #64]
 223 007c 03F00203 		and	r3, r3, #2
 224 0080 0193     		str	r3, [sp, #4]
 128:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 225              		.loc 1 128 5 view .LVU62
 226 0082 019B     		ldr	r3, [sp, #4]
 227              	.LBE5:
 128:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
ARM GAS  /tmp/cc9uDTwD.s 			page 8


 228              		.loc 1 128 5 discriminator 1 view .LVU63
 229              		.loc 1 134 1 is_stmt 0 view .LVU64
 230 0084 C5E7     		b	.L5
 231              	.L14:
 232 0086 00BF     		.align	2
 233              	.L13:
 234 0088 00040040 		.word	1073742848
 235 008c 00380240 		.word	1073887232
 236 0090 00000000 		.word	hdma_tim2_ch1
 237 0094 88600240 		.word	1073897608
 238              		.cfi_endproc
 239              	.LFE135:
 241              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 242              		.align	1
 243              		.global	HAL_TIM_MspPostInit
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 248              	HAL_TIM_MspPostInit:
 249              	.LVL7:
 250              	.LFB136:
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 136:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 137:Core/Src/stm32f4xx_hal_msp.c **** {
 251              		.loc 1 137 1 is_stmt 1 view -0
 252              		.cfi_startproc
 253              		@ args = 0, pretend = 0, frame = 24
 254              		@ frame_needed = 0, uses_anonymous_args = 0
 255              		.loc 1 137 1 is_stmt 0 view .LVU66
 256 0000 00B5     		push	{lr}
 257              	.LCFI6:
 258              		.cfi_def_cfa_offset 4
 259              		.cfi_offset 14, -4
 260 0002 87B0     		sub	sp, sp, #28
 261              	.LCFI7:
 262              		.cfi_def_cfa_offset 32
 138:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 263              		.loc 1 138 3 is_stmt 1 view .LVU67
 264              		.loc 1 138 20 is_stmt 0 view .LVU68
 265 0004 0023     		movs	r3, #0
 266 0006 0193     		str	r3, [sp, #4]
 267 0008 0293     		str	r3, [sp, #8]
 268 000a 0393     		str	r3, [sp, #12]
 269 000c 0493     		str	r3, [sp, #16]
 270 000e 0593     		str	r3, [sp, #20]
 139:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM3)
 271              		.loc 1 139 3 is_stmt 1 view .LVU69
 272              		.loc 1 139 10 is_stmt 0 view .LVU70
 273 0010 0268     		ldr	r2, [r0]
 274              		.loc 1 139 5 view .LVU71
 275 0012 0E4B     		ldr	r3, .L19
 276 0014 9A42     		cmp	r2, r3
 277 0016 02D0     		beq	.L18
 278              	.LVL8:
 279              	.L15:
 140:Core/Src/stm32f4xx_hal_msp.c ****   {
 141:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspPostInit 0 */
ARM GAS  /tmp/cc9uDTwD.s 			page 9


 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspPostInit 0 */
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 146:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 147:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> TIM3_CH3
 148:Core/Src/stm32f4xx_hal_msp.c ****     */
 149:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 150:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 153:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 154:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspPostInit 1 */
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspPostInit 1 */
 159:Core/Src/stm32f4xx_hal_msp.c ****   }
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 161:Core/Src/stm32f4xx_hal_msp.c **** }
 280              		.loc 1 161 1 view .LVU72
 281 0018 07B0     		add	sp, sp, #28
 282              	.LCFI8:
 283              		.cfi_remember_state
 284              		.cfi_def_cfa_offset 4
 285              		@ sp needed
 286 001a 5DF804FB 		ldr	pc, [sp], #4
 287              	.LVL9:
 288              	.L18:
 289              	.LCFI9:
 290              		.cfi_restore_state
 145:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 291              		.loc 1 145 5 is_stmt 1 view .LVU73
 292              	.LBB6:
 145:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 293              		.loc 1 145 5 view .LVU74
 294 001e 0023     		movs	r3, #0
 295 0020 0093     		str	r3, [sp]
 145:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 296              		.loc 1 145 5 view .LVU75
 297 0022 0B4B     		ldr	r3, .L19+4
 298 0024 1A6B     		ldr	r2, [r3, #48]
 299 0026 42F00202 		orr	r2, r2, #2
 300 002a 1A63     		str	r2, [r3, #48]
 145:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 301              		.loc 1 145 5 view .LVU76
 302 002c 1B6B     		ldr	r3, [r3, #48]
 303 002e 03F00203 		and	r3, r3, #2
 304 0032 0093     		str	r3, [sp]
 145:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 305              		.loc 1 145 5 view .LVU77
 306 0034 009B     		ldr	r3, [sp]
 307              	.LBE6:
 145:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 308              		.loc 1 145 5 view .LVU78
 149:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 309              		.loc 1 149 5 view .LVU79
ARM GAS  /tmp/cc9uDTwD.s 			page 10


 149:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 310              		.loc 1 149 25 is_stmt 0 view .LVU80
 311 0036 0123     		movs	r3, #1
 312 0038 0193     		str	r3, [sp, #4]
 150:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 313              		.loc 1 150 5 is_stmt 1 view .LVU81
 150:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 314              		.loc 1 150 26 is_stmt 0 view .LVU82
 315 003a 0223     		movs	r3, #2
 316 003c 0293     		str	r3, [sp, #8]
 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 317              		.loc 1 151 5 is_stmt 1 view .LVU83
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 318              		.loc 1 152 5 view .LVU84
 153:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 319              		.loc 1 153 5 view .LVU85
 153:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 320              		.loc 1 153 31 is_stmt 0 view .LVU86
 321 003e 0593     		str	r3, [sp, #20]
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 322              		.loc 1 154 5 is_stmt 1 view .LVU87
 323 0040 01A9     		add	r1, sp, #4
 324 0042 0448     		ldr	r0, .L19+8
 325              	.LVL10:
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 326              		.loc 1 154 5 is_stmt 0 view .LVU88
 327 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 328              	.LVL11:
 329              		.loc 1 161 1 view .LVU89
 330 0048 E6E7     		b	.L15
 331              	.L20:
 332 004a 00BF     		.align	2
 333              	.L19:
 334 004c 00040040 		.word	1073742848
 335 0050 00380240 		.word	1073887232
 336 0054 00040240 		.word	1073873920
 337              		.cfi_endproc
 338              	.LFE136:
 340              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 341              		.align	1
 342              		.global	HAL_TIM_Base_MspDeInit
 343              		.syntax unified
 344              		.thumb
 345              		.thumb_func
 347              	HAL_TIM_Base_MspDeInit:
 348              	.LVL12:
 349              	.LFB137:
 162:Core/Src/stm32f4xx_hal_msp.c **** /**
 163:Core/Src/stm32f4xx_hal_msp.c ****   * @brief TIM_Base MSP De-Initialization
 164:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 165:Core/Src/stm32f4xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 166:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 167:Core/Src/stm32f4xx_hal_msp.c ****   */
 168:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 169:Core/Src/stm32f4xx_hal_msp.c **** {
 350              		.loc 1 169 1 is_stmt 1 view -0
 351              		.cfi_startproc
ARM GAS  /tmp/cc9uDTwD.s 			page 11


 352              		@ args = 0, pretend = 0, frame = 0
 353              		@ frame_needed = 0, uses_anonymous_args = 0
 354              		.loc 1 169 1 is_stmt 0 view .LVU91
 355 0000 08B5     		push	{r3, lr}
 356              	.LCFI10:
 357              		.cfi_def_cfa_offset 8
 358              		.cfi_offset 3, -8
 359              		.cfi_offset 14, -4
 170:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 360              		.loc 1 170 3 is_stmt 1 view .LVU92
 361              		.loc 1 170 15 is_stmt 0 view .LVU93
 362 0002 0368     		ldr	r3, [r0]
 363              		.loc 1 170 5 view .LVU94
 364 0004 B3F1804F 		cmp	r3, #1073741824
 365 0008 03D0     		beq	.L25
 171:Core/Src/stm32f4xx_hal_msp.c ****   {
 172:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 0 */
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 174:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM2_MspDeInit 0 */
 175:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 176:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 DMA DeInit */
 179:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
 180:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 1 */
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM2_MspDeInit 1 */
 183:Core/Src/stm32f4xx_hal_msp.c ****   }
 184:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 366              		.loc 1 184 8 is_stmt 1 view .LVU95
 367              		.loc 1 184 10 is_stmt 0 view .LVU96
 368 000a 0A4A     		ldr	r2, .L27
 369 000c 9342     		cmp	r3, r2
 370 000e 09D0     		beq	.L26
 371              	.LVL13:
 372              	.L21:
 185:Core/Src/stm32f4xx_hal_msp.c ****   {
 186:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 0 */
 187:Core/Src/stm32f4xx_hal_msp.c **** 
 188:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspDeInit 0 */
 189:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 190:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 191:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 1 */
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 193:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspDeInit 1 */
 194:Core/Src/stm32f4xx_hal_msp.c ****   }
 195:Core/Src/stm32f4xx_hal_msp.c **** 
 196:Core/Src/stm32f4xx_hal_msp.c **** }
 373              		.loc 1 196 1 view .LVU97
 374 0010 08BD     		pop	{r3, pc}
 375              	.LVL14:
 376              	.L25:
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 377              		.loc 1 176 5 is_stmt 1 view .LVU98
 378 0012 094A     		ldr	r2, .L27+4
 379 0014 136C     		ldr	r3, [r2, #64]
 380 0016 23F00103 		bic	r3, r3, #1
ARM GAS  /tmp/cc9uDTwD.s 			page 12


 381 001a 1364     		str	r3, [r2, #64]
 179:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 1 */
 382              		.loc 1 179 5 view .LVU99
 383 001c 406A     		ldr	r0, [r0, #36]
 384              	.LVL15:
 179:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 1 */
 385              		.loc 1 179 5 is_stmt 0 view .LVU100
 386 001e FFF7FEFF 		bl	HAL_DMA_DeInit
 387              	.LVL16:
 388 0022 F5E7     		b	.L21
 389              	.LVL17:
 390              	.L26:
 190:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 1 */
 391              		.loc 1 190 5 is_stmt 1 view .LVU101
 392 0024 02F50D32 		add	r2, r2, #144384
 393 0028 136C     		ldr	r3, [r2, #64]
 394 002a 23F00203 		bic	r3, r3, #2
 395 002e 1364     		str	r3, [r2, #64]
 396              		.loc 1 196 1 is_stmt 0 view .LVU102
 397 0030 EEE7     		b	.L21
 398              	.L28:
 399 0032 00BF     		.align	2
 400              	.L27:
 401 0034 00040040 		.word	1073742848
 402 0038 00380240 		.word	1073887232
 403              		.cfi_endproc
 404              	.LFE137:
 406              		.text
 407              	.Letext0:
 408              		.file 2 "/opt/st/stm32cubeide_1.19.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-
 409              		.file 3 "/opt/st/stm32cubeide_1.19.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-
 410              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 411              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 412              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 413              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 414              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 415              		.file 9 "Core/Inc/main.h"
ARM GAS  /tmp/cc9uDTwD.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
     /tmp/cc9uDTwD.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/cc9uDTwD.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/cc9uDTwD.s:80     .text.HAL_MspInit:00000034 $d
     /tmp/cc9uDTwD.s:85     .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/cc9uDTwD.s:91     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/cc9uDTwD.s:234    .text.HAL_TIM_Base_MspInit:00000088 $d
     /tmp/cc9uDTwD.s:242    .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/cc9uDTwD.s:248    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/cc9uDTwD.s:334    .text.HAL_TIM_MspPostInit:0000004c $d
     /tmp/cc9uDTwD.s:341    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/cc9uDTwD.s:347    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/cc9uDTwD.s:401    .text.HAL_TIM_Base_MspDeInit:00000034 $d

UNDEFINED SYMBOLS
HAL_DMA_Init
Error_Handler
hdma_tim2_ch1
HAL_GPIO_Init
HAL_DMA_DeInit
