+incdir+/home/neo/NAND-2-FPGA/project_1/4-16mux
+incdir+/home/neo/NAND-2-FPGA/project_1/4dmux
+incdir+/home/neo/NAND-2-FPGA/project_1/8-16mux
+incdir+/home/neo/NAND-2-FPGA/project_1/8demux
+incdir+/home/neo/NAND-2-FPGA/project_1/8or
+incdir+/home/neo/NAND-2-FPGA/project_1/and16
+incdir+/home/neo/NAND-2-FPGA/project_1/and2
+incdir+/home/neo/NAND-2-FPGA/project_1/demux_2:1
+incdir+/home/neo/NAND-2-FPGA/project_1/mux_2:1
+incdir+/home/neo/NAND-2-FPGA/project_1/mux16
+incdir+/home/neo/NAND-2-FPGA/project_1/nand
+incdir+/home/neo/NAND-2-FPGA/project_1/not16
+incdir+/home/neo/NAND-2-FPGA/project_1/not2
+incdir+/home/neo/NAND-2-FPGA/project_1/or16
+incdir+/home/neo/NAND-2-FPGA/project_1/or2
+incdir+/home/neo/NAND-2-FPGA/project_1/xor
+incdir+/home/neo/NAND-2-FPGA/project_2
+incdir+/home/neo/NAND-2-FPGA/project_2/full_adder
+incdir+/home/neo/NAND-2-FPGA/project_2/half_adder
+incdir+/home/neo/NAND-2-FPGA/trying_verilog
+incdir+/home/neo/NAND-2-FPGA/project_1/4-16mux
+incdir+/home/neo/NAND-2-FPGA/project_1/4dmux
+incdir+/home/neo/NAND-2-FPGA/project_1/8-16mux
+incdir+/home/neo/NAND-2-FPGA/project_1/8demux
+incdir+/home/neo/NAND-2-FPGA/project_1/8or
+incdir+/home/neo/NAND-2-FPGA/project_1/and16
+incdir+/home/neo/NAND-2-FPGA/project_1/and2
+incdir+/home/neo/NAND-2-FPGA/project_1/demux_2:1
+incdir+/home/neo/NAND-2-FPGA/project_1/mux_2:1
+incdir+/home/neo/NAND-2-FPGA/project_1/mux16
+incdir+/home/neo/NAND-2-FPGA/project_1/nand
+incdir+/home/neo/NAND-2-FPGA/project_1/not16
+incdir+/home/neo/NAND-2-FPGA/project_1/not2
+incdir+/home/neo/NAND-2-FPGA/project_1/or16
+incdir+/home/neo/NAND-2-FPGA/project_1/or2
+incdir+/home/neo/NAND-2-FPGA/project_1/xor
+incdir+/home/neo/NAND-2-FPGA/project_2
+incdir+/home/neo/NAND-2-FPGA/project_2/full_adder
+incdir+/home/neo/NAND-2-FPGA/project_2/half_adder
+incdir+/home/neo/NAND-2-FPGA/trying_verilog