

================================================================
== Vivado HLS Report for 'init4'
================================================================
* Date:           Tue Jun 29 07:47:04 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        exch
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131847|   131847| 1.318 ms | 1.318 ms |  131847|  131847|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   131840|   131840|       515|          -|          -|   256|    no    |
        | + Loop 1.1  |      512|      512|         2|          -|          -|   256|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       66|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      107|    -|
|Register             |        -|      -|      147|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      147|      173|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln257_fu_278_p2   |     +    |      0|  0|  18|          18|          18|
    |i_fu_240_p2           |     +    |      0|  0|   9|           9|           1|
    |j_fu_268_p2           |     +    |      0|  0|   9|           9|           1|
    |icmp_ln255_fu_234_p2  |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln256_fu_262_p2  |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_state1_io    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9       |    or    |      0|  0|   2|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  66|          56|          42|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  53|         12|    1|         12|
    |i_0_reg_190          |   9|          2|    9|         18|
    |j_0_reg_201          |   9|          2|    9|         18|
    |p_sub_init_blk_n_AR  |   9|          2|    1|          2|
    |p_sub_init_blk_n_R   |   9|          2|    1|          2|
    |x_sub_init_blk_n_AR  |   9|          2|    1|          2|
    |x_sub_init_blk_n_R   |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 107|         24|   23|         56|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  11|   0|   11|          0|
    |i_0_reg_190                   |   9|   0|    9|          0|
    |i_reg_311                     |   9|   0|    9|          0|
    |j_0_reg_201                   |   9|   0|    9|          0|
    |j_reg_332                     |   9|   0|    9|          0|
    |p_sub_init_addr_read_reg_357  |  32|   0|   32|          0|
    |x_sub_init_addr_read_reg_352  |  32|   0|   32|          0|
    |zext_ln256_reg_324            |   9|   0|   18|          9|
    |zext_ln257_2_reg_337          |  18|   0|   64|         46|
    |zext_ln257_reg_316            |   9|   0|   64|         55|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 147|   0|  257|        110|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |         init4        | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |         init4        | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |         init4        | return value |
|ap_done                    | out |    1| ap_ctrl_hs |         init4        | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |         init4        | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |         init4        | return value |
|ap_return                  | out |   32| ap_ctrl_hs |         init4        | return value |
|MMTE_0_J_sub_address0      | out |   16|  ap_memory |     MMTE_0_J_sub     |     array    |
|MMTE_0_J_sub_ce0           | out |    1|  ap_memory |     MMTE_0_J_sub     |     array    |
|MMTE_0_J_sub_we0           | out |    1|  ap_memory |     MMTE_0_J_sub     |     array    |
|MMTE_0_J_sub_d0            | out |   32|  ap_memory |     MMTE_0_J_sub     |     array    |
|MMTE_0_h_sub_address0      | out |    8|  ap_memory |     MMTE_0_h_sub     |     array    |
|MMTE_0_h_sub_ce0           | out |    1|  ap_memory |     MMTE_0_h_sub     |     array    |
|MMTE_0_h_sub_we0           | out |    1|  ap_memory |     MMTE_0_h_sub     |     array    |
|MMTE_0_h_sub_d0            | out |   32|  ap_memory |     MMTE_0_h_sub     |     array    |
|MMTE_0_x_sub_address0      | out |    8|  ap_memory |     MMTE_0_x_sub     |     array    |
|MMTE_0_x_sub_ce0           | out |    1|  ap_memory |     MMTE_0_x_sub     |     array    |
|MMTE_0_x_sub_we0           | out |    1|  ap_memory |     MMTE_0_x_sub     |     array    |
|MMTE_0_x_sub_d0            | out |   32|  ap_memory |     MMTE_0_x_sub     |     array    |
|MMTE_0_p_sub_address0      | out |    8|  ap_memory |     MMTE_0_p_sub     |     array    |
|MMTE_0_p_sub_ce0           | out |    1|  ap_memory |     MMTE_0_p_sub     |     array    |
|MMTE_0_p_sub_we0           | out |    1|  ap_memory |     MMTE_0_p_sub     |     array    |
|MMTE_0_p_sub_d0            | out |   32|  ap_memory |     MMTE_0_p_sub     |     array    |
|J_sub_address0             | out |   16|  ap_memory |         J_sub        |     array    |
|J_sub_ce0                  | out |    1|  ap_memory |         J_sub        |     array    |
|J_sub_q0                   |  in |   32|  ap_memory |         J_sub        |     array    |
|h_sub_address0             | out |    8|  ap_memory |         h_sub        |     array    |
|h_sub_ce0                  | out |    1|  ap_memory |         h_sub        |     array    |
|h_sub_q0                   |  in |   32|  ap_memory |         h_sub        |     array    |
|m_axi_x_sub_init_AWVALID   | out |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_AWREADY   |  in |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_AWADDR    | out |   32|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_AWID      | out |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_AWLEN     | out |   32|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_AWSIZE    | out |    3|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_AWBURST   | out |    2|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_AWLOCK    | out |    2|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_AWCACHE   | out |    4|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_AWPROT    | out |    3|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_AWQOS     | out |    4|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_AWREGION  | out |    4|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_AWUSER    | out |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_WVALID    | out |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_WREADY    |  in |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_WDATA     | out |   32|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_WSTRB     | out |    4|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_WLAST     | out |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_WID       | out |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_WUSER     | out |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_ARVALID   | out |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_ARREADY   |  in |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_ARADDR    | out |   32|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_ARID      | out |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_ARLEN     | out |   32|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_ARSIZE    | out |    3|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_ARBURST   | out |    2|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_ARLOCK    | out |    2|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_ARCACHE   | out |    4|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_ARPROT    | out |    3|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_ARQOS     | out |    4|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_ARREGION  | out |    4|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_ARUSER    | out |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_RVALID    |  in |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_RREADY    | out |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_RDATA     |  in |   32|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_RLAST     |  in |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_RID       |  in |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_RUSER     |  in |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_RRESP     |  in |    2|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_BVALID    |  in |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_BREADY    | out |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_BRESP     |  in |    2|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_BID       |  in |    1|    m_axi   |      x_sub_init      |    pointer   |
|m_axi_x_sub_init_BUSER     |  in |    1|    m_axi   |      x_sub_init      |    pointer   |
|x_sub_init_offset          |  in |   30|   ap_none  |   x_sub_init_offset  |    scalar    |
|m_axi_p_sub_init_AWVALID   | out |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_AWREADY   |  in |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_AWADDR    | out |   32|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_AWID      | out |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_AWLEN     | out |   32|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_AWSIZE    | out |    3|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_AWBURST   | out |    2|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_AWLOCK    | out |    2|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_AWCACHE   | out |    4|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_AWPROT    | out |    3|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_AWQOS     | out |    4|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_AWREGION  | out |    4|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_AWUSER    | out |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_WVALID    | out |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_WREADY    |  in |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_WDATA     | out |   32|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_WSTRB     | out |    4|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_WLAST     | out |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_WID       | out |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_WUSER     | out |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_ARVALID   | out |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_ARREADY   |  in |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_ARADDR    | out |   32|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_ARID      | out |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_ARLEN     | out |   32|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_ARSIZE    | out |    3|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_ARBURST   | out |    2|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_ARLOCK    | out |    2|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_ARCACHE   | out |    4|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_ARPROT    | out |    3|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_ARQOS     | out |    4|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_ARREGION  | out |    4|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_ARUSER    | out |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_RVALID    |  in |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_RREADY    | out |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_RDATA     |  in |   32|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_RLAST     |  in |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_RID       |  in |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_RUSER     |  in |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_RRESP     |  in |    2|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_BVALID    |  in |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_BREADY    | out |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_BRESP     |  in |    2|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_BID       |  in |    1|    m_axi   |      p_sub_init      |    pointer   |
|m_axi_p_sub_init_BUSER     |  in |    1|    m_axi   |      p_sub_init      |    pointer   |
|p_sub_init_offset          |  in |   30|   ap_none  |   p_sub_init_offset  |    scalar    |
|Delta_t_times_gamma0       |  in |   32|   ap_none  | Delta_t_times_gamma0 |    scalar    |
+---------------------------+-----+-----+------------+----------------------+--------------+

