vhdl xil_defaultlib  \
"../../../../UART_IP.srcs/sources_1/ip/Sample_Clock/sources_1/new/Clock_Divider.vhd" \
"../../../../UART_IP.srcs/sources_1/ip/Sample_Clock/sim/Sample_Clock.vhd" \

nosort
