<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>matmul_hls</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.923</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>114718</Best-caseLatency>
            <Average-caseLatency>114718</Average-caseLatency>
            <Worst-caseLatency>114718</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.147 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.147 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.147 ms</Worst-caseRealTimeLatency>
            <Interval-min>114719</Interval-min>
            <Interval-max>114719</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../matmul_hls.cpp:11</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>96</BRAM_18K>
            <DSP>96</DSP>
            <FF>14002</FF>
            <LUT>12205</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>matmul_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>matmul_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>matmul_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stream_in_TDATA</name>
            <Object>stream_in_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_in_TVALID</name>
            <Object>stream_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_in_TREADY</name>
            <Object>stream_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_in_TLAST</name>
            <Object>stream_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_in_TKEEP</name>
            <Object>stream_in_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_in_TSTRB</name>
            <Object>stream_in_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_out_TDATA</name>
            <Object>stream_out_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_out_TVALID</name>
            <Object>stream_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_out_TREADY</name>
            <Object>stream_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_out_TLAST</name>
            <Object>stream_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_out_TKEEP</name>
            <Object>stream_out_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_out_TSTRB</name>
            <Object>stream_out_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>matmul_hls</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260</InstName>
                    <ModuleName>matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>260</ID>
                    <BindInstances>icmp_ln35_fu_446_p2 add_ln35_1_fu_452_p2 add_ln35_fu_512_p2 icmp_ln36_fu_470_p2 select_ln35_fu_476_p3 select_ln35_1_fu_518_p3 add_ln36_fu_498_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288</InstName>
                    <ModuleName>matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>288</ID>
                    <BindInstances>icmp_ln43_fu_448_p2 add_ln43_1_fu_454_p2 add_ln43_fu_475_p2 icmp_ln44_fu_481_p2 select_ln43_fu_487_p3 select_ln43_1_fu_495_p3 add_ln46_fu_529_p2 add_ln44_fu_535_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316</InstName>
                    <ModuleName>matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>316</ID>
                    <BindInstances>icmp_ln51_fu_3922_p2 add_ln51_1_fu_3928_p2 add_ln51_fu_3980_p2 icmp_ln52_fu_3937_p2 select_ln51_fu_3943_p3 select_ln51_1_fu_3986_p3 add_ln57_126_fu_4118_p2 add_ln57_127_fu_4133_p2 add_ln57_128_fu_4170_p2 xor_ln57_fu_4183_p2 mul_32s_32s_32_2_1_U41 mul_32s_32s_32_2_1_U41 mul_32s_32s_32_2_1_U41 mul_32s_32s_32_2_1_U42 mul_32s_32s_32_2_1_U43 mul_32s_32s_32_2_1_U44 mul_32s_32s_32_2_1_U45 mul_32s_32s_32_2_1_U41 mul_32s_32s_32_2_1_U42 mul_32s_32s_32_2_1_U42 mul_32s_32s_32_2_1_U42 mul_32s_32s_32_2_1_U43 mul_32s_32s_32_2_1_U43 mul_32s_32s_32_2_1_U43 mul_32s_32s_32_2_1_U44 mul_32s_32s_32_2_1_U44 mul_32s_32s_32_2_1_U44 mul_32s_32s_32_2_1_U46 mul_32s_32s_32_2_1_U47 mul_32s_32s_32_2_1_U45 mul_32s_32s_32_2_1_U46 mul_32s_32s_32_2_1_U48 mul_32s_32s_32_2_1_U47 mul_32s_32s_32_2_1_U48 mul_32s_32s_32_2_1_U49 mul_32s_32s_32_2_1_U45 mul_32s_32s_32_2_1_U50 mul_32s_32s_32_2_1_U49 mul_32s_32s_32_2_1_U45 mul_32s_32s_32_2_1_U46 mul_32s_32s_32_2_1_U46 mul_32s_32s_32_2_1_U51 mul_32s_32s_32_2_1_U47 mul_32s_32s_32_2_1_U52 mul_32s_32s_32_2_1_U53 mul_32s_32s_32_2_1_U48 mul_32s_32s_32_2_1_U47 mul_32s_32s_32_2_1_U48 mul_32s_32s_32_2_1_U54 mul_32s_32s_32_2_1_U55 mul_32s_32s_32_2_1_U49 mul_32s_32s_32_2_1_U50 mul_32s_32s_32_2_1_U49 mul_32s_32s_32_2_1_U51 mul_32s_32s_32_2_1_U50 mul_32s_32s_32_2_1_U51 mul_32s_32s_32_2_1_U52 mul_32s_32s_32_2_1_U52 mul_32s_32s_32_2_1_U53 mul_32s_32s_32_2_1_U56 mul_32s_32s_32_2_1_U53 mul_32s_32s_32_2_1_U54 mul_32s_32s_32_2_1_U55 mul_32s_32s_32_2_1_U57 mul_32s_32s_32_2_1_U56 mul_32s_32s_32_2_1_U58 mul_32s_32s_32_2_1_U54 mul_32s_32s_32_2_1_U59 mul_32s_32s_32_2_1_U50 mul_32s_32s_32_2_1_U60 mul_32s_32s_32_2_1_U55 mul_32s_32s_32_2_1_U51 mul_32s_32s_32_2_1_U57 mul_32s_32s_32_2_1_U58 mul_32s_32s_32_2_1_U59 mul_32s_32s_32_2_1_U60 mul_32s_32s_32_2_1_U61 mul_32s_32s_32_2_1_U52 mul_32s_32s_32_2_1_U53 mul_32s_32s_32_2_1_U54 mul_32s_32s_32_2_1_U56 mul_32s_32s_32_2_1_U57 mul_32s_32s_32_2_1_U62 mul_32s_32s_32_2_1_U58 mul_32s_32s_32_2_1_U61 mul_32s_32s_32_2_1_U59 mul_32s_32s_32_2_1_U60 mul_32s_32s_32_2_1_U55 mul_32s_32s_32_2_1_U61 mul_32s_32s_32_2_1_U63 mul_32s_32s_32_2_1_U62 mul_32s_32s_32_2_1_U62 mul_32s_32s_32_2_1_U56 mul_32s_32s_32_2_1_U57 mul_32s_32s_32_2_1_U58 mul_32s_32s_32_2_1_U59 mul_32s_32s_32_2_1_U63 mul_32s_32s_32_2_1_U64 mul_32s_32s_32_2_1_U63 mul_32s_32s_32_2_1_U64 mul_32s_32s_32_2_1_U60 mul_32s_32s_32_2_1_U61 mul_32s_32s_32_2_1_U65 mul_32s_32s_32_2_1_U64 mul_32s_32s_32_2_1_U62 mul_32s_32s_32_2_1_U63 mul_32s_32s_32_2_1_U64 mul_32s_32s_32_2_1_U66 mul_32s_32s_32_2_1_U67 mul_32s_32s_32_2_1_U65 mul_32s_32s_32_2_1_U66 mul_32s_32s_32_2_1_U68 mul_32s_32s_32_2_1_U65 mul_32s_32s_32_2_1_U67 mul_32s_32s_32_2_1_U69 mul_32s_32s_32_2_1_U70 mul_32s_32s_32_2_1_U65 mul_32s_32s_32_2_1_U71 mul_32s_32s_32_2_1_U66 mul_32s_32s_32_2_1_U67 mul_32s_32s_32_2_1_U66 mul_32s_32s_32_2_1_U67 mul_32s_32s_32_2_1_U68 mul_32s_32s_32_2_1_U68 mul_32s_32s_32_2_1_U68 mul_32s_32s_32_2_1_U69 mul_32s_32s_32_2_1_U69 mul_32s_32s_32_2_1_U70 mul_32s_32s_32_2_1_U71 mul_32s_32s_32_2_1_U72 mul_32s_32s_32_2_1_U69 mul_32s_32s_32_2_1_U70 mul_32s_32s_32_2_1_U70 mul_32s_32s_32_2_1_U71 mul_32s_32s_32_2_1_U71 mul_32s_32s_32_2_1_U72 mul_32s_32s_32_2_1_U72 mul_32s_32s_32_2_1_U72 add_ln57_fu_4574_p2 add_ln57_1_fu_4487_p2 add_ln57_4_fu_4314_p2 add_ln57_7_fu_4589_p2 add_ln57_8_fu_4594_p2 add_ln57_11_fu_4325_p2 add_ln57_16_fu_4337_p2 add_ln57_19_fu_4626_p2 add_ln57_22_fu_4638_p2 add_ln57_23_fu_4644_p2 add_ln57_26_fu_4348_p2 add_ln57_31_fu_4661_p2 add_ln57_32_fu_4667_p2 add_ln57_35_fu_4364_p2 add_ln57_38_fu_4684_p2 add_ln57_39_fu_4689_p2 add_ln57_42_fu_4382_p2 add_ln57_47_fu_4394_p2 add_ln57_50_fu_4710_p2 add_ln57_53_fu_4722_p2 add_ln57_54_fu_4728_p2 add_ln57_57_fu_4406_p2 add_ln57_64_fu_4521_p2 add_ln57_67_fu_4533_p2 add_ln57_70_fu_4755_p2 add_ln57_71_fu_4760_p2 add_ln57_74_fu_4296_p2 add_ln57_79_fu_4539_p2 add_ln57_82_fu_4545_p2 add_ln57_85_fu_4796_p2 add_ln57_86_fu_4802_p2 add_ln57_89_fu_4302_p2 add_ln57_94_fu_4819_p2 add_ln57_95_fu_4825_p2 add_ln57_98_fu_4446_p2 add_ln57_101_fu_4841_p2 add_ln57_102_fu_4846_p2 add_ln57_105_fu_4464_p2 add_ln57_110_fu_4557_p2 add_ln57_113_fu_4569_p2 add_ln57_116_fu_4873_p2 add_ln57_117_fu_4878_p2 add_ln57_120_fu_4308_p2 add_ln52_fu_4204_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368</InstName>
                    <ModuleName>matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>368</ID>
                    <BindInstances>icmp_ln64_fu_396_p2 add_ln64_1_fu_402_p2 add_ln64_fu_419_p2 icmp_ln65_fu_425_p2 select_ln64_fu_431_p3 select_ln64_1_fu_439_p3 cmp86_fu_451_p2 sparsemux_33_4_32_1_1_U122 icmp_ln69_fu_499_p2 temp_last_fu_505_p2 add_ln65_fu_511_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>A_U A_1_U A_2_U A_3_U A_4_U A_5_U A_6_U A_7_U A_8_U A_9_U A_10_U A_11_U A_12_U A_13_U A_14_U A_15_U B_U B_1_U B_2_U B_3_U B_4_U B_5_U B_6_U B_7_U B_8_U B_9_U B_10_U B_11_U B_12_U B_13_U B_14_U B_15_U C_U C_1_U C_2_U C_3_U C_4_U C_5_U C_6_U C_7_U C_8_U C_9_U C_10_U C_11_U C_12_U C_13_U C_14_U C_15_U control_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2</Name>
            <Loops>
                <VITIS_LOOP_35_1_VITIS_LOOP_36_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.666</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16387</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16385</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_35_1_VITIS_LOOP_36_2>
                        <Name>VITIS_LOOP_35_1_VITIS_LOOP_36_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16384</TripCount>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_35_1_VITIS_LOOP_36_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../matmul_hls.cpp:36</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_35_1_VITIS_LOOP_36_2>
                            <Name>VITIS_LOOP_35_1_VITIS_LOOP_36_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../matmul_hls.cpp:35</SourceLocation>
                        </VITIS_LOOP_35_1_VITIS_LOOP_36_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>108</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>172</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_446_p2" SOURCE="../matmul_hls.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_452_p2" SOURCE="../matmul_hls.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_512_p2" SOURCE="../matmul_hls.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln36_fu_470_p2" SOURCE="../matmul_hls.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_fu_476_p3" SOURCE="../matmul_hls.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_1_fu_518_p3" SOURCE="../matmul_hls.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_498_p2" SOURCE="../matmul_hls.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4</Name>
            <Loops>
                <VITIS_LOOP_43_3_VITIS_LOOP_44_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.666</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16387</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16385</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_43_3_VITIS_LOOP_44_4>
                        <Name>VITIS_LOOP_43_3_VITIS_LOOP_44_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16384</TripCount>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_43_3_VITIS_LOOP_44_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../matmul_hls.cpp:44</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_43_3_VITIS_LOOP_44_4>
                            <Name>VITIS_LOOP_43_3_VITIS_LOOP_44_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../matmul_hls.cpp:43</SourceLocation>
                        </VITIS_LOOP_43_3_VITIS_LOOP_44_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>114</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>185</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln43_fu_448_p2" SOURCE="../matmul_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_454_p2" SOURCE="../matmul_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_475_p2" SOURCE="../matmul_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_fu_481_p2" SOURCE="../matmul_hls.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_fu_487_p3" SOURCE="../matmul_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_1_fu_495_p3" SOURCE="../matmul_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_529_p2" SOURCE="../matmul_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3_VITIS_LOOP_44_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_535_p2" SOURCE="../matmul_hls.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6</Name>
            <Loops>
                <VITIS_LOOP_51_5_VITIS_LOOP_52_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.923</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65547</Best-caseLatency>
                    <Average-caseLatency>65547</Average-caseLatency>
                    <Worst-caseLatency>65547</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.655 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.655 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.655 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65540</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_51_5_VITIS_LOOP_52_6>
                        <Name>VITIS_LOOP_51_5_VITIS_LOOP_52_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16384</TripCount>
                        <Latency>65545</Latency>
                        <AbsoluteTimeLatency>0.655 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_51_5_VITIS_LOOP_52_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../matmul_hls.cpp:52</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_51_5_VITIS_LOOP_52_6>
                            <Name>VITIS_LOOP_51_5_VITIS_LOOP_52_6</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../matmul_hls.cpp:51</SourceLocation>
                        </VITIS_LOOP_51_5_VITIS_LOOP_52_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>96</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>43</UTIL_DSP>
                    <FF>13688</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>9554</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>17</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_3922_p2" SOURCE="../matmul_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_3928_p2" SOURCE="../matmul_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_3980_p2" SOURCE="../matmul_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln52_fu_3937_p2" SOURCE="../matmul_hls.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_fu_3943_p3" SOURCE="../matmul_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_1_fu_3986_p3" SOURCE="../matmul_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_126_fu_4118_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_127_fu_4133_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_128_fu_4170_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln57_fu_4183_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U41" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U41" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U41" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U42" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U43" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U44" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U45" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U41" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U42" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U42" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U42" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U43" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U43" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U43" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U44" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U44" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U44" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U46" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U47" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U45" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U46" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U48" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U47" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U48" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U49" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U45" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U50" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U49" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U45" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U46" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U46" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U51" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U47" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U52" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U53" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U48" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U47" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U48" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U54" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U55" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U49" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U50" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U49" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U51" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U50" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U51" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U52" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U52" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U53" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U56" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U53" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U54" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U55" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U57" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U56" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U58" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U54" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U59" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U50" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U60" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U55" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U51" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U57" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U58" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U59" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U60" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U61" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U52" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U53" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U54" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U56" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U57" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U62" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U58" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U61" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U59" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U60" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U55" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U61" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U63" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U62" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U62" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U56" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U57" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U58" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U59" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U63" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U64" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U63" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U64" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U60" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U61" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U65" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U64" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U62" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U63" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U64" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U66" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U67" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U65" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U66" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U68" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U65" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U67" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U69" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U70" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U65" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U71" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U66" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U67" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U66" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U67" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U68" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U68" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U68" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U69" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U69" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U70" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U71" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U72" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U69" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U70" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U70" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U71" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U71" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U72" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U72" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U72" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_4574_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_4487_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_4_fu_4314_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_7_fu_4589_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_8_fu_4594_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_11_fu_4325_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_16_fu_4337_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_19_fu_4626_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_22_fu_4638_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_23_fu_4644_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_26_fu_4348_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_31_fu_4661_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_32_fu_4667_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_35_fu_4364_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_38_fu_4684_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_39_fu_4689_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_42_fu_4382_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_47_fu_4394_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_50_fu_4710_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_53_fu_4722_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_54_fu_4728_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_57_fu_4406_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_64_fu_4521_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_67_fu_4533_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_70_fu_4755_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_71_fu_4760_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_74_fu_4296_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_79_fu_4539_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_82_fu_4545_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_85_fu_4796_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_86_fu_4802_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_89_fu_4302_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_94_fu_4819_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_95_fu_4825_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_98_fu_4446_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_101_fu_4841_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_102_fu_4846_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_105_fu_4464_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_110_fu_4557_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_113_fu_4569_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_116_fu_4873_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_117_fu_4878_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_120_fu_4308_p2" SOURCE="../matmul_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_5_VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_4204_p2" SOURCE="../matmul_hls.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9</Name>
            <Loops>
                <VITIS_LOOP_64_8_VITIS_LOOP_65_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.666</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16387</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16385</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_8_VITIS_LOOP_65_9>
                        <Name>VITIS_LOOP_64_8_VITIS_LOOP_65_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16384</TripCount>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_64_8_VITIS_LOOP_65_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../matmul_hls.cpp:65</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_64_8_VITIS_LOOP_65_9>
                            <Name>VITIS_LOOP_64_8_VITIS_LOOP_65_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../matmul_hls.cpp:64</SourceLocation>
                        </VITIS_LOOP_64_8_VITIS_LOOP_65_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>269</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8_VITIS_LOOP_65_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_396_p2" SOURCE="../matmul_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_8_VITIS_LOOP_65_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_402_p2" SOURCE="../matmul_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_8_VITIS_LOOP_65_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_419_p2" SOURCE="../matmul_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8_VITIS_LOOP_65_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln65_fu_425_p2" SOURCE="../matmul_hls.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_8_VITIS_LOOP_65_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_431_p3" SOURCE="../matmul_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_8_VITIS_LOOP_65_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_1_fu_439_p3" SOURCE="../matmul_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8_VITIS_LOOP_65_9" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp86_fu_451_p2" SOURCE="../matmul_hls.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8_VITIS_LOOP_65_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U122" SOURCE="../matmul_hls.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="temp_data" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8_VITIS_LOOP_65_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_499_p2" SOURCE="../matmul_hls.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8_VITIS_LOOP_65_9" OPTYPE="and" PRAGMA="" RTLNAME="temp_last_fu_505_p2" SOURCE="../matmul_hls.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="temp_last" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_8_VITIS_LOOP_65_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_511_p2" SOURCE="../matmul_hls.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_hls</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.923</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>114718</Best-caseLatency>
                    <Average-caseLatency>114718</Average-caseLatency>
                    <Worst-caseLatency>114718</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.147 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.147 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.147 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>114719</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../matmul_hls.cpp:11</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>96</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>34</UTIL_BRAM>
                    <DSP>96</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>43</UTIL_DSP>
                    <FF>14002</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>13</UTIL_FF>
                    <LUT>12205</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>22</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_U" SOURCE="../matmul_hls.cpp:22" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_1_U" SOURCE="../matmul_hls.cpp:22" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_2_U" SOURCE="../matmul_hls.cpp:22" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_3_U" SOURCE="../matmul_hls.cpp:22" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_4_U" SOURCE="../matmul_hls.cpp:22" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_5_U" SOURCE="../matmul_hls.cpp:22" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_6_U" SOURCE="../matmul_hls.cpp:22" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_7_U" SOURCE="../matmul_hls.cpp:22" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_8_U" SOURCE="../matmul_hls.cpp:22" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_9_U" SOURCE="../matmul_hls.cpp:22" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_10_U" SOURCE="../matmul_hls.cpp:22" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_11_U" SOURCE="../matmul_hls.cpp:22" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_12_U" SOURCE="../matmul_hls.cpp:22" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_13_U" SOURCE="../matmul_hls.cpp:22" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_14_U" SOURCE="../matmul_hls.cpp:22" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_15_U" SOURCE="../matmul_hls.cpp:22" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="B_U" SOURCE="../matmul_hls.cpp:23" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="B_1_U" SOURCE="../matmul_hls.cpp:23" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="B_2_U" SOURCE="../matmul_hls.cpp:23" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="B_3_U" SOURCE="../matmul_hls.cpp:23" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="B_4_U" SOURCE="../matmul_hls.cpp:23" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="B_5_U" SOURCE="../matmul_hls.cpp:23" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="B_6_U" SOURCE="../matmul_hls.cpp:23" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="B_7_U" SOURCE="../matmul_hls.cpp:23" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="B_8_U" SOURCE="../matmul_hls.cpp:23" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="B_9_U" SOURCE="../matmul_hls.cpp:23" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="B_10_U" SOURCE="../matmul_hls.cpp:23" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="B_11_U" SOURCE="../matmul_hls.cpp:23" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="B_12_U" SOURCE="../matmul_hls.cpp:23" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="B_13_U" SOURCE="../matmul_hls.cpp:23" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="B_14_U" SOURCE="../matmul_hls.cpp:23" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="B_15_U" SOURCE="../matmul_hls.cpp:23" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="C_U" SOURCE="../matmul_hls.cpp:24" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="C" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="C_1_U" SOURCE="../matmul_hls.cpp:24" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="C_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="C_2_U" SOURCE="../matmul_hls.cpp:24" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="C_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="C_3_U" SOURCE="../matmul_hls.cpp:24" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="C_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="C_4_U" SOURCE="../matmul_hls.cpp:24" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="C_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="C_5_U" SOURCE="../matmul_hls.cpp:24" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="C_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="C_6_U" SOURCE="../matmul_hls.cpp:24" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="C_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="C_7_U" SOURCE="../matmul_hls.cpp:24" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="C_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="C_8_U" SOURCE="../matmul_hls.cpp:24" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="C_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="C_9_U" SOURCE="../matmul_hls.cpp:24" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="C_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="C_10_U" SOURCE="../matmul_hls.cpp:24" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="C_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="C_11_U" SOURCE="../matmul_hls.cpp:24" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="C_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="C_12_U" SOURCE="../matmul_hls.cpp:24" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="C_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="C_13_U" SOURCE="../matmul_hls.cpp:24" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="C_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="C_14_U" SOURCE="../matmul_hls.cpp:24" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="C_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="C_15_U" SOURCE="../matmul_hls.cpp:24" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="C_15" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="stream_in" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="stream_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stream_out" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="stream_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:stream_in:stream_out</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="stream_in" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="32" portPrefix="stream_in_">
            <ports>
                <port>stream_in_TDATA</port>
                <port>stream_in_TKEEP</port>
                <port>stream_in_TLAST</port>
                <port>stream_in_TREADY</port>
                <port>stream_in_TSTRB</port>
                <port>stream_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="stream_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stream_out" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="32" portPrefix="stream_out_">
            <ports>
                <port>stream_out_TDATA</port>
                <port>stream_out_TKEEP</port>
                <port>stream_out_TLAST</port>
                <port>stream_out_TREADY</port>
                <port>stream_out_TSTRB</port>
                <port>stream_out_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="stream_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="s_axi_control">32, 4</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="9">Interface, Direction, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="stream_in">in, both, 32, 4, 1, 1, 4, 1</column>
                    <column name="stream_out">out, both, 32, 4, 1, 1, 4, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="stream_in">in, stream&lt;hls::axis&lt;ap_uint&lt;32&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="stream_out">out, stream&lt;hls::axis&lt;ap_uint&lt;32&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="stream_in">stream_in, interface</column>
                    <column name="stream_out">stream_out, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="../matmul_hls.cpp:16" status="valid" parentFunction="matmul_hls" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="interface" location="../matmul_hls.cpp:18" status="valid" parentFunction="matmul_hls" variable="stream_in" isDirective="0" options="axis port=stream_in"/>
        <Pragma type="interface" location="../matmul_hls.cpp:19" status="valid" parentFunction="matmul_hls" variable="stream_out" isDirective="0" options="axis port=stream_out"/>
        <Pragma type="bind_storage" location="../matmul_hls.cpp:26" status="valid" parentFunction="matmul_hls" variable="A" isDirective="0" options="variable=A type=ram_2p impl=bram"/>
        <Pragma type="bind_storage" location="../matmul_hls.cpp:27" status="valid" parentFunction="matmul_hls" variable="B" isDirective="0" options="variable=B type=ram_2p impl=bram"/>
        <Pragma type="bind_storage" location="../matmul_hls.cpp:28" status="valid" parentFunction="matmul_hls" variable="C" isDirective="0" options="variable=C type=ram_2p impl=bram"/>
        <Pragma type="array_partition" location="../matmul_hls.cpp:30" status="valid" parentFunction="matmul_hls" variable="A" isDirective="0" options="variable=A type=block factor=16 dim=2"/>
        <Pragma type="array_partition" location="../matmul_hls.cpp:31" status="valid" parentFunction="matmul_hls" variable="B" isDirective="0" options="variable=B type=block factor=16 dim=1"/>
        <Pragma type="array_partition" location="../matmul_hls.cpp:32" status="valid" parentFunction="matmul_hls" variable="C" isDirective="0" options="variable=C type=block factor=16 dim=2"/>
        <Pragma type="pipeline" location="../matmul_hls.cpp:37" status="valid" parentFunction="matmul_hls" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../matmul_hls.cpp:45" status="valid" parentFunction="matmul_hls" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../matmul_hls.cpp:53" status="valid" parentFunction="matmul_hls" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../matmul_hls.cpp:56" status="valid" parentFunction="matmul_hls" variable="" isDirective="0" options="factor=16"/>
        <Pragma type="pipeline" location="../matmul_hls.cpp:66" status="valid" parentFunction="matmul_hls" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

