-- generated by newgenasym Tue Mar 29 11:57:25 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity DRAMSIMM is
    port (    
	A0:        IN     STD_LOGIC;    
	A1:        IN     STD_LOGIC;    
	A2:        IN     STD_LOGIC;    
	A3:        IN     STD_LOGIC;    
	A4:        IN     STD_LOGIC;    
	A5:        IN     STD_LOGIC;    
	A6:        IN     STD_LOGIC;    
	A7:        IN     STD_LOGIC;    
	A8:        IN     STD_LOGIC;    
	A9:        IN     STD_LOGIC;    
	\cas0*\:   IN     STD_LOGIC;    
	\cas1*\:   IN     STD_LOGIC;    
	\cas2*\:   IN     STD_LOGIC;    
	\cas3*\:   IN     STD_LOGIC;    
	DQ1:       IN     STD_LOGIC;    
	DQ10:      IN     STD_LOGIC;    
	DQ11:      IN     STD_LOGIC;    
	DQ12:      IN     STD_LOGIC;    
	DQ13:      IN     STD_LOGIC;    
	DQ14:      IN     STD_LOGIC;    
	DQ15:      IN     STD_LOGIC;    
	DQ16:      IN     STD_LOGIC;    
	DQ17:      IN     STD_LOGIC;    
	DQ18:      IN     STD_LOGIC;    
	DQ19:      IN     STD_LOGIC;    
	DQ2:       IN     STD_LOGIC;    
	DQ20:      IN     STD_LOGIC;    
	DQ21:      IN     STD_LOGIC;    
	DQ22:      IN     STD_LOGIC;    
	DQ23:      IN     STD_LOGIC;    
	DQ24:      IN     STD_LOGIC;    
	DQ25:      IN     STD_LOGIC;    
	DQ26:      IN     STD_LOGIC;    
	DQ27:      IN     STD_LOGIC;    
	DQ28:      IN     STD_LOGIC;    
	DQ29:      IN     STD_LOGIC;    
	DQ3:       IN     STD_LOGIC;    
	DQ30:      IN     STD_LOGIC;    
	DQ31:      IN     STD_LOGIC;    
	DQ32:      IN     STD_LOGIC;    
	DQ4:       IN     STD_LOGIC;    
	DQ5:       IN     STD_LOGIC;    
	DQ6:       IN     STD_LOGIC;    
	DQ7:       IN     STD_LOGIC;    
	DQ8:       IN     STD_LOGIC;    
	DQ9:       IN     STD_LOGIC;    
	PRD1:      IN     STD_LOGIC;    
	PRD2:      IN     STD_LOGIC;    
	PRD3:      IN     STD_LOGIC;    
	PRD4:      IN     STD_LOGIC;    
	\ras0*\:   IN     STD_LOGIC;    
	\ras2*\:   IN     STD_LOGIC;    
	\we*\:     IN     STD_LOGIC);
end DRAMSIMM;
