LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;
USE ieee.std_logic_misc.all;  -- Use OR_REDUCE function

USE work.v1495pkg.all;

ENTITY EncodingComponent IS
   PORT( 
		LCLK:		IN		std_logic;	-- ADC clock
		BusyIN1 : IN		std_logic_vector(31 downto 0);
		BusyIN2 : IN		std_logic_vector(31 downto 0);
		BusyOUT : OUT	std_logic	
	);
	
END EncodingComponent ;


ARCHITECTURE rtl OF EncodingComponent IS

	-- local signals 
signal counter : std_logic_vector(31 downto 0) := (others => '0');
signal green_led : std_logic := '0';


	-- Component Declarations



BEGIN
	
   --*************************************************
   -- BUSY LOGIC
   --*************************************************	
	process (LCLK) begin
		if LCLK'event and LCLK = '1' then

			-- blinking LED
			if counter < 100000000 then
				counter <= counter + 1;
			else
				counter <= (others => '0');
				green_led <= not green_led;
			end if;
			
			--if A_DIN = X"FFFFFFFF" AND B_DIN = X"FFFFFFFF" then
			if BusyIN1 = X"00000000" AND BusyIN2 = X"00000000" then
				BusyOUT <= '0';
				else
					BusyOUT <= '1';
				end if;

		end if;
	end process;
	
	

   
END rtl;

