and r0, r1, r2, lsl 3
mvn r2, r0
rsb r1, r3, r2
add r1, r0, r1, lsr 3
lsl r2, r1, 4
