# system info ecpri_hwtcl_top on 2025.11.12.19:44:18
system_info:
name,value
DEVICE,AGFB014R24B2I2V
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for ecpri_hwtcl_top on 2025.11.12.19:44:18
files:
filepath,kind,attributes,module,is_top
sim/ecpri_hwtcl_top.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ecpri_hwtcl_top,true
ecpri_302/sim/mentor/ecpri_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/IWF/src/iwf_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/IWF/src/ecpri_iwf_top.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ecpri_top.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/alt_ecpri_offset_compute.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/csrunit.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ecpri.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ecpri_avst_guard.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ecpri_csr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ecpri_cunit_8w.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ecpri_cunit_8w_st.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ecpri_hdrinsert.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ecpri_mac.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ecpri_msg4_buffer.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ecpri_msg4_timebank8.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ecpri_msg5_rx.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ecpri_msg5_tx.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ecpri_msg5_unit.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ecpri_msg6_timebank8.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ecpri_pkt_cnt.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ecpri_pkt_cnt_st.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ecpri_rx.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ecpri_rx_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/alt_ecpri_dw8_decon.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ecpri_tx.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ecpri_tx_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/sync_reset_logic.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_avalon_fifo.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_avalon_fifo_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_barrel_layer.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_barrel_shift.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_clkcrosser.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_dcfifo_m20k_ecc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_dcfifo_noecc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_delay_mlab.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_delay_regs.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_fifo.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_fifo_ratematch.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_fifo_8.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_fmmlab.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_iw16_sync_fifo_mlab.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_iwX_addr_gen.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_leftmost_one_8.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_m20k_ecc_1r1w.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_m20k_group.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_maddr_sel.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_mx4r.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_mx8r.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_pulse_stretch_sync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_s10mlab.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_scfifo_m20k.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_scfifo_mlab.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_seg_shift.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_seg_shift_layer.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_seg_shift_split.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_std_synchronizer_nocut.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_wram_m20k.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/alt_ecpri_wram_mult_inst.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/altera_std_synchronizer_nocut.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/chksum_ver.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/ecpri_eq_18.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/ecpri_eq_3.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/components/ecpri_wys_lut.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ethframe/ethframe_ins.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ethframe/ethframe_rem.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ethframe/ethframe_top.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ethframe/packet_parser.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ethframe/ecpri_l2cos_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ethframe/ecpri_l2cos_packet_queue_fifo.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ethframe/ecpri_l2cos_packet_queue_fifo_top.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ethframe/ecpri_pcp_checker.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ethframe/ecpri_l2cos_top.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ethframe/packet_queue.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ethframe/packet_queue_fixed_arb.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/ethframe/packet_queue_fifo.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/IWF/src/iwf_ctl_demapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/IWF/src/iwf_inband_ctl.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/IWF/src/iwf_iq_demapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/IWF/src/iwf_rx.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/IWF/src/iwf_rx_top.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/IWF/src/iwf_shifter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/IWF/src/iwf_top.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/IWF/src/iwf_tx_aggregator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/IWF/src/iwf_tx_scheduler.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/IWF/src/iwf_tx.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/IWF/src/iwf_tx_top.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/IWF/src/iwf_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/IWF/src/component/alt_iwf_fifo.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/IWF/src/component/alt_iwf_std_synchronizer_nocut.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/IWF/src/component/altera_std_synchronizer_nocut.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/mentor/IWF/src/component/alt_iwf_clkcrosser.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri_pkg.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/IWF/src/iwf_pkg.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/IWF/src/ecpri_iwf_top.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri_top.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/alt_ecpri_offset_compute.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/csrunit.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri_avst_guard.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri_csr.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri_cunit_8w.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri_cunit_8w_st.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri_hdrinsert.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri_mac.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri_msg4_buffer.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri_msg4_timebank8.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri_msg5_rx.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri_msg5_tx.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri_msg5_unit.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri_msg6_timebank8.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri_pkt_cnt.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri_pkt_cnt_st.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri_rx.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri_rx_adapter.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/alt_ecpri_dw8_decon.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri_tx.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ecpri_tx_adapter.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/sync_reset_logic.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_avalon_fifo.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_avalon_fifo_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_barrel_layer.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_barrel_shift.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_clkcrosser.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_dcfifo_m20k_ecc.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_dcfifo_noecc.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_delay_mlab.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_delay_regs.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_fifo.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_fifo_ratematch.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_fifo_8.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_fmmlab.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_iw16_sync_fifo_mlab.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_iwX_addr_gen.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_leftmost_one_8.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_m20k_ecc_1r1w.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_m20k_group.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_maddr_sel.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_mx4r.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_mx8r.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_pulse_stretch_sync.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_s10mlab.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_scfifo_m20k.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_scfifo_mlab.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_seg_shift.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_seg_shift_layer.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_seg_shift_split.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_std_synchronizer_nocut.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_wram_m20k.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/alt_ecpri_wram_mult_inst.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/altera_std_synchronizer_nocut.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/chksum_ver.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/ecpri_eq_18.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/ecpri_eq_3.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/components/ecpri_wys_lut.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ethframe/ethframe_ins.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ethframe/ethframe_rem.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ethframe/ethframe_top.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ethframe/packet_parser.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ethframe/ecpri_l2cos_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ethframe/ecpri_l2cos_packet_queue_fifo.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ethframe/ecpri_l2cos_packet_queue_fifo_top.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ethframe/ecpri_pcp_checker.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ethframe/ecpri_l2cos_top.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ethframe/packet_queue.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ethframe/packet_queue_fixed_arb.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/ethframe/packet_queue_fifo.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/IWF/src/iwf_ctl_demapper.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/IWF/src/iwf_inband_ctl.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/IWF/src/iwf_iq_demapper.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/IWF/src/iwf_rx.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/IWF/src/iwf_rx_top.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/IWF/src/iwf_shifter.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/IWF/src/iwf_top.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/IWF/src/iwf_tx_aggregator.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/IWF/src/iwf_tx_scheduler.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/IWF/src/iwf_tx.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/IWF/src/iwf_tx_top.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/IWF/src/iwf_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/IWF/src/component/alt_iwf_fifo.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/IWF/src/component/alt_iwf_std_synchronizer_nocut.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/IWF/src/component/altera_std_synchronizer_nocut.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/cadence/IWF/src/component/alt_iwf_clkcrosser.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri_pkg.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/IWF/src/iwf_pkg.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/IWF/src/ecpri_iwf_top.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri_top.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/alt_ecpri_offset_compute.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/csrunit.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri_avst_guard.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri_csr.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri_cunit_8w.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri_cunit_8w_st.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri_hdrinsert.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri_mac.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri_msg4_buffer.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri_msg4_timebank8.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri_msg5_rx.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri_msg5_tx.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri_msg5_unit.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri_msg6_timebank8.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri_pkt_cnt.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri_pkt_cnt_st.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri_rx.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri_rx_adapter.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/alt_ecpri_dw8_decon.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri_tx.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ecpri_tx_adapter.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/sync_reset_logic.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_avalon_fifo.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_avalon_fifo_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_barrel_layer.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_barrel_shift.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_clkcrosser.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_dcfifo_m20k_ecc.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_dcfifo_noecc.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_delay_mlab.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_delay_regs.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_fifo.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_fifo_ratematch.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_fifo_8.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_fmmlab.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_iw16_sync_fifo_mlab.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_iwX_addr_gen.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_leftmost_one_8.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_m20k_ecc_1r1w.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_m20k_group.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_maddr_sel.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_mx4r.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_mx8r.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_pulse_stretch_sync.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_s10mlab.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_scfifo_m20k.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_scfifo_mlab.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_seg_shift.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_seg_shift_layer.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_seg_shift_split.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_std_synchronizer_nocut.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_wram_m20k.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/alt_ecpri_wram_mult_inst.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/altera_std_synchronizer_nocut.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/chksum_ver.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/ecpri_eq_18.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/ecpri_eq_3.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/components/ecpri_wys_lut.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ethframe/ethframe_ins.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ethframe/ethframe_rem.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ethframe/ethframe_top.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ethframe/packet_parser.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ethframe/ecpri_l2cos_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ethframe/ecpri_l2cos_packet_queue_fifo.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ethframe/ecpri_l2cos_packet_queue_fifo_top.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ethframe/ecpri_pcp_checker.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ethframe/ecpri_l2cos_top.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ethframe/packet_queue.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ethframe/packet_queue_fixed_arb.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/ethframe/packet_queue_fifo.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/IWF/src/iwf_ctl_demapper.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/IWF/src/iwf_inband_ctl.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/IWF/src/iwf_iq_demapper.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/IWF/src/iwf_rx.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/IWF/src/iwf_rx_top.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/IWF/src/iwf_shifter.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/IWF/src/iwf_top.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/IWF/src/iwf_tx_aggregator.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/IWF/src/iwf_tx_scheduler.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/IWF/src/iwf_tx.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/IWF/src/iwf_tx_top.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/IWF/src/iwf_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/IWF/src/component/alt_iwf_fifo.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/IWF/src/component/alt_iwf_std_synchronizer_nocut.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/IWF/src/component/altera_std_synchronizer_nocut.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/synopsys/IWF/src/component/alt_iwf_clkcrosser.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/IWF/src/iwf_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/IWF/src/ecpri_iwf_top.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri_top.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/alt_ecpri_offset_compute.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/csrunit.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri_avst_guard.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri_csr.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri_cunit_8w.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri_cunit_8w_st.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri_hdrinsert.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri_mac.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri_msg4_buffer.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri_msg4_timebank8.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri_msg5_rx.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri_msg5_tx.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri_msg5_unit.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri_msg6_timebank8.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri_pkt_cnt.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri_pkt_cnt_st.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri_rx.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri_rx_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/alt_ecpri_dw8_decon.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri_tx.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ecpri_tx_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/sync_reset_logic.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_avalon_fifo.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_avalon_fifo_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_barrel_layer.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_barrel_shift.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_clkcrosser.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_dcfifo_m20k_ecc.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_dcfifo_noecc.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_delay_mlab.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_delay_regs.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_fifo.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_fifo_ratematch.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_fifo_8.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_fmmlab.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_iw16_sync_fifo_mlab.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_iwX_addr_gen.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_leftmost_one_8.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_m20k_ecc_1r1w.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_m20k_group.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_maddr_sel.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_mx4r.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_mx8r.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_pulse_stretch_sync.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_s10mlab.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_scfifo_m20k.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_scfifo_mlab.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_seg_shift.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_seg_shift_layer.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_seg_shift_split.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_std_synchronizer_nocut.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_wram_m20k.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/alt_ecpri_wram_mult_inst.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/altera_std_synchronizer_nocut.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/chksum_ver.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/ecpri_eq_18.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/ecpri_eq_3.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/components/ecpri_wys_lut.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ethframe/ethframe_ins.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ethframe/ethframe_rem.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ethframe/ethframe_top.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ethframe/packet_parser.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ethframe/ecpri_l2cos_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ethframe/ecpri_l2cos_packet_queue_fifo.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ethframe/ecpri_l2cos_packet_queue_fifo_top.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ethframe/ecpri_pcp_checker.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ethframe/ecpri_l2cos_top.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ethframe/packet_queue.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ethframe/packet_queue_fixed_arb.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/ethframe/packet_queue_fifo.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/IWF/src/iwf_ctl_demapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/IWF/src/iwf_inband_ctl.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/IWF/src/iwf_iq_demapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/IWF/src/iwf_rx.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/IWF/src/iwf_rx_top.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/IWF/src/iwf_shifter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/IWF/src/iwf_top.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/IWF/src/iwf_tx_aggregator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/IWF/src/iwf_tx_scheduler.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/IWF/src/iwf_tx.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/IWF/src/iwf_tx_top.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/IWF/src/iwf_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/IWF/src/component/alt_iwf_fifo.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/IWF/src/component/alt_iwf_std_synchronizer_nocut.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/IWF/src/component/altera_std_synchronizer_nocut.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
ecpri_302/sim/aldec/IWF/src/component/alt_iwf_clkcrosser.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,ecpri_iwf_top,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ecpri_hwtcl_top.ecpri_hwtcl_top,ecpri_iwf_top
