Running maxjc ...
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/ecj.jar
MAXAPPJCP=.:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar \
	MAXAPPPKG=squeezenet1_1_onnx MAXSOURCEDIRS=../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src \
	maxJavaRun -v -m 32768 Squeezenet11OnnxManager \
	DFEModel=MAIA maxFileName=Squeezenet11Onnx target='DFE' enableMPCX=false \
	FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/squeezenet1_1_onnx/data/data-squeezenet1_1.txt 
]0; maxJavaRun: Squeezenet11OnnxManager DFEModel=MAIA maxFileName=Squeezenet11Onnx target=DFE enableMPCX=false FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/squeezenet1_1_onnx/data/data-squeezenet1_1.txt maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
MaxCompiler JAR     : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
MAXSOURCEDIRS       : ../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : squeezenet1_1_onnx
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 
JACOCO_AGENT        : 
JACOCO_AGENT_OPTIONS: 

----------------------------------------------------------
Java class to run   : squeezenet1_1_onnx.Squeezenet11OnnxManager
Class arguments     : DFEModel=MAIA maxFileName=Squeezenet11Onnx target=DFE enableMPCX=false FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/squeezenet1_1_onnx/data/data-squeezenet1_1.txt
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar:
                      .:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/src:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/test:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
JVM memory limit    : 32768 MB
----------------------------------------------------------

Thu 11:01: MaxCompiler version: 2021.1
Thu 11:01: Build "Squeezenet11Onnx" start time: Thu Dec 30 11:01:49 GMT 2021
Thu 11:01: Main build process running as user rz3515 on host cccad5.doc.ic.ac.uk
Thu 11:01: Build location: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Squeezenet11Onnx_MAIA_DFE_FREQ_200
Thu 11:01: Detailed build log available in "_build.log"
Thu 11:01: 
Thu 11:01: ENGINE BUILD PARAMETERS
Thu 11:01: 	              Build name: Squeezenet11Onnx_MAIA_DFE_FREQ_200                                                                    
Thu 11:01: 	             maxFileName: Squeezenet11Onnx                                                                                      
Thu 11:01: 	                  target: DFE                                                                                                   
Thu 11:01: 	                DFEModel: MAIA                                                                                                  
Thu 11:01: 	              enableMPCX: false                                                                                                 
Thu 11:01: 	                bitWidth: 32                                                                                                    
Thu 11:01: 	                     WBW: 32                                                                                                    
Thu 11:01: 	                   DTYPE: fixed                                                                                                 
Thu 11:01: 	           NUM_FRAC_BITS: 8                                                                                                     
Thu 11:01: 	                      PF: 1                                                                                                     
Thu 11:01: 	                      PC: 1                                                                                                     
Thu 11:01: 	                      PK: 1                                                                                                     
Thu 11:01: 	                       H: 1                                                                                                     
Thu 11:01: 	                       W: 1                                                                                                     
Thu 11:01: 	                       C: 1                                                                                                     
Thu 11:01: 	                       F: 1                                                                                                     
Thu 11:01: 	                       K: 1                                                                                                     
Thu 11:01: 	                     PAD: 0                                                                                                     
Thu 11:01: 	                       S: 1                                                                                                     
Thu 11:01: 	                     SEQ: 0                                                                                                     
Thu 11:01: 	                    FREQ: 200                                                                                                   
Thu 11:01: 	                USE_DRAM: false                                                                                                 
Thu 11:01: 	                 USE_BNN: false                                                                                                 
Thu 11:01: 	            USE_WINOGRAD: false                                                                                                 
Thu 11:01: 	WINOGRAD_WEIGHTS_OFFLINE: false                                                                                                 
Thu 11:01: 	   NUM_COEFF_FIFO_SPLITS: 1                                                                                                     
Thu 11:01: 	                   DEBUG: false                                                                                                 
Thu 11:01: 	           COEFF_ON_CHIP: false                                                                                                 
Thu 11:01: 	              INIT_COEFF: false                                                                                                 
Thu 11:01: 	              COEFF_FILE: /mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/squeezenet1_1_onnx/data/data-squeezenet1_1.txt
Thu 11:02: Generating kernel squeezenet0conv0fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv0fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 223, output height = 223, pad = 0
Thu 11:02: Counter H = 223 W = 223
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 262144 x 1
Thu 11:02: loop = false
Thu 11:02: Building line buffer for "squeezenet0conv0fwd" ...
Thu 11:02: Line buffer shape 3 x 223, produces 1 number of 3 x 3 tiles per cycle
Thu 11:02: Line buffer input vector size: 1, output vector size: 9.
Thu 11:02: Number of separated line buffers: 1
Thu 11:02: Initialising line buffer kernel with 3 x 223 x 1
Thu 11:02: Size of line buffer output: 3
Thu 11:02: Number of line buffer output chunks: 3
Thu 11:02: Connecting outputs from chunk (#000) ...
Thu 11:02: Connecting outputs from chunk (#001) ...
Thu 11:02: Connecting outputs from chunk (#002) ...
Thu 11:02: ROM created for squeezenet0conv0fwd of depth 192 and type {DFEVectorType: 9 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@4470f8a6
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv0fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 9
Thu 11:02: CORE coefficient vector size: 9
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth = 16384 addr_bits =    14
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0conv0fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0pool0fwd ...
Thu 11:02: Instantiating kernel "squeezenet0pool0fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 111, output height = 111, pad = 0
Thu 11:02: Counter H = 111 W = 111
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Building line buffer for "squeezenet0pool0fwd" ...
Thu 11:02: Line buffer shape 3 x 111, produces 1 number of 3 x 3 tiles per cycle
Thu 11:02: Line buffer input vector size: 1, output vector size: 9.
Thu 11:02: Number of separated line buffers: 1
Thu 11:02: Initialising line buffer kernel with 3 x 111 x 1
Thu 11:02: Size of line buffer output: 3
Thu 11:02: Number of line buffer output chunks: 3
Thu 11:02: Connecting outputs from chunk (#000) ...
Thu 11:02: Connecting outputs from chunk (#001) ...
Thu 11:02: Connecting outputs from chunk (#002) ...
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0pool0fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv1fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv1fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 55, output height = 55, pad = 0
Thu 11:02: Counter H = 55 W = 55
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 4096 x 1
Thu 11:02: loop = false
Thu 11:02: ROM created for squeezenet0conv1fwd of depth 1024 and type {DFEVectorType: 1 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@4721d212
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv1fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 1
Thu 11:02: CORE coefficient vector size: 1
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth = 65536 addr_bits =    16
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Connecting to output: ofmap_1
Thu 11:02: Compiling kernel "squeezenet0conv1fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv2fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv2fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 55, output height = 55, pad = 0
Thu 11:02: Counter H = 55 W = 55
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 65536 x 1
Thu 11:02: loop = false
Thu 11:02: ROM created for squeezenet0conv2fwd of depth 1024 and type {DFEVectorType: 1 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@6cc0bcf6
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv2fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 1
Thu 11:02: CORE coefficient vector size: 1
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth =  4096 addr_bits =    12
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0conv2fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv3fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv3fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 55, output height = 55, pad = 1
Thu 11:02: Counter H = 57 W = 57
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 65536 x 1
Thu 11:02: loop = false
Thu 11:02: Building line buffer for "squeezenet0conv3fwd" ...
Thu 11:02: Line buffer shape 3 x 55, produces 1 number of 3 x 3 tiles per cycle
Thu 11:02: Line buffer input vector size: 1, output vector size: 9.
Thu 11:02: Number of separated line buffers: 1
Thu 11:02: Initialising line buffer kernel with 3 x 57 x 1
Thu 11:02: Size of line buffer output: 3
Thu 11:02: Number of line buffer output chunks: 3
Thu 11:02: Connecting outputs from chunk (#000) ...
Thu 11:02: Connecting outputs from chunk (#001) ...
Thu 11:02: Connecting outputs from chunk (#002) ...
Thu 11:02: ROM created for squeezenet0conv3fwd of depth 1024 and type {DFEVectorType: 9 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@30feffc
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv3fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 9
Thu 11:02: CORE coefficient vector size: 9
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth =  4096 addr_bits =    12
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0conv3fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0concat0 ...
Thu 11:02: Instantiating kernel "squeezenet0concat0"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: Compiling kernel "squeezenet0concat0"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv4fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv4fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 55, output height = 55, pad = 0
Thu 11:02: Counter H = 55 W = 55
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 4096 x 2
Thu 11:02: loop = false
Thu 11:02: ROM created for squeezenet0conv4fwd of depth 1024 and type {DFEVectorType: 2 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@3f1ddac2
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv4fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 2
Thu 11:02: CORE coefficient vector size: 2
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth = 65536 addr_bits =    16
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Connecting to output: ofmap_1
Thu 11:02: Compiling kernel "squeezenet0conv4fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv5fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv5fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 55, output height = 55, pad = 0
Thu 11:02: Counter H = 55 W = 55
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 65536 x 1
Thu 11:02: loop = false
Thu 11:02: ROM created for squeezenet0conv5fwd of depth 1024 and type {DFEVectorType: 1 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@2b03d52f
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv5fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 1
Thu 11:02: CORE coefficient vector size: 1
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth =  4096 addr_bits =    12
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0conv5fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv6fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv6fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 55, output height = 55, pad = 1
Thu 11:02: Counter H = 57 W = 57
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 65536 x 1
Thu 11:02: loop = false
Thu 11:02: Building line buffer for "squeezenet0conv6fwd" ...
Thu 11:02: Line buffer shape 3 x 55, produces 1 number of 3 x 3 tiles per cycle
Thu 11:02: Line buffer input vector size: 1, output vector size: 9.
Thu 11:02: Number of separated line buffers: 1
Thu 11:02: Initialising line buffer kernel with 3 x 57 x 1
Thu 11:02: Size of line buffer output: 3
Thu 11:02: Number of line buffer output chunks: 3
Thu 11:02: Connecting outputs from chunk (#000) ...
Thu 11:02: Connecting outputs from chunk (#001) ...
Thu 11:02: Connecting outputs from chunk (#002) ...
Thu 11:02: ROM created for squeezenet0conv6fwd of depth 1024 and type {DFEVectorType: 9 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@4288d98e
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv6fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 9
Thu 11:02: CORE coefficient vector size: 9
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth =  4096 addr_bits =    12
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0conv6fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0concat1 ...
Thu 11:02: Instantiating kernel "squeezenet0concat1"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: Compiling kernel "squeezenet0concat1"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0pool1fwd ...
Thu 11:02: Instantiating kernel "squeezenet0pool1fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 55, output height = 55, pad = 0
Thu 11:02: Counter H = 55 W = 55
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Building line buffer for "squeezenet0pool1fwd" ...
Thu 11:02: Line buffer shape 3 x 55, produces 1 number of 3 x 3 tiles per cycle
Thu 11:02: Line buffer input vector size: 2, output vector size: 18.
Thu 11:02: Number of separated line buffers: 2
Thu 11:02: Initialising line buffer kernel with 3 x 55 x 1
Thu 11:02: Size of line buffer output: 3
Thu 11:02: Number of line buffer output chunks: 3
Thu 11:02: Connecting outputs from chunk (#000) ...
Thu 11:02: Connecting outputs from chunk (#001) ...
Thu 11:02: Connecting outputs from chunk (#002) ...
Thu 11:02: Initialising line buffer kernel with 3 x 55 x 1
Thu 11:02: Size of line buffer output: 3
Thu 11:02: Number of line buffer output chunks: 3
Thu 11:02: Connecting outputs from chunk (#000) ...
Thu 11:02: Connecting outputs from chunk (#001) ...
Thu 11:02: Connecting outputs from chunk (#002) ...
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0pool1fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv7fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv7fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 27, output height = 27, pad = 0
Thu 11:02: Counter H = 27 W = 27
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 1024 x 2
Thu 11:02: loop = false
Thu 11:02: ROM created for squeezenet0conv7fwd of depth 2048 and type {DFEVectorType: 2 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@32227215
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv7fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 2
Thu 11:02: CORE coefficient vector size: 2
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth = 32768 addr_bits =    15
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Connecting to output: ofmap_1
Thu 11:02: Compiling kernel "squeezenet0conv7fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv8fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv8fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 27, output height = 27, pad = 0
Thu 11:02: Counter H = 27 W = 27
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 32768 x 1
Thu 11:02: loop = false
Thu 11:02: ROM created for squeezenet0conv8fwd of depth 4096 and type {DFEVectorType: 1 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@6c951ada
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv8fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 1
Thu 11:02: CORE coefficient vector size: 1
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth =  1024 addr_bits =    10
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0conv8fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv9fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv9fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 27, output height = 27, pad = 1
Thu 11:02: Counter H = 29 W = 29
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 32768 x 1
Thu 11:02: loop = false
Thu 11:02: Building line buffer for "squeezenet0conv9fwd" ...
Thu 11:02: Line buffer shape 3 x 27, produces 1 number of 3 x 3 tiles per cycle
Thu 11:02: Line buffer input vector size: 1, output vector size: 9.
Thu 11:02: Number of separated line buffers: 1
Thu 11:02: Initialising line buffer kernel with 3 x 29 x 1
Thu 11:02: Size of line buffer output: 3
Thu 11:02: Number of line buffer output chunks: 3
Thu 11:02: Connecting outputs from chunk (#000) ...
Thu 11:02: Connecting outputs from chunk (#001) ...
Thu 11:02: Connecting outputs from chunk (#002) ...
Thu 11:02: ROM created for squeezenet0conv9fwd of depth 4096 and type {DFEVectorType: 9 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@410fc508
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv9fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 9
Thu 11:02: CORE coefficient vector size: 9
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth =  1024 addr_bits =    10
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0conv9fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0concat2 ...
Thu 11:02: Instantiating kernel "squeezenet0concat2"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: Compiling kernel "squeezenet0concat2"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv10fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv10fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 27, output height = 27, pad = 0
Thu 11:02: Counter H = 27 W = 27
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 1024 x 2
Thu 11:02: loop = false
Thu 11:02: ROM created for squeezenet0conv10fwd of depth 4096 and type {DFEVectorType: 2 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@2bc16fe2
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv10fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 2
Thu 11:02: CORE coefficient vector size: 2
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth = 32768 addr_bits =    15
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Connecting to output: ofmap_1
Thu 11:02: Compiling kernel "squeezenet0conv10fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv11fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv11fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 27, output height = 27, pad = 0
Thu 11:02: Counter H = 27 W = 27
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 32768 x 1
Thu 11:02: loop = false
Thu 11:02: ROM created for squeezenet0conv11fwd of depth 4096 and type {DFEVectorType: 1 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@780129bc
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv11fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 1
Thu 11:02: CORE coefficient vector size: 1
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth =  1024 addr_bits =    10
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0conv11fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv12fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv12fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 27, output height = 27, pad = 1
Thu 11:02: Counter H = 29 W = 29
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 32768 x 1
Thu 11:02: loop = false
Thu 11:02: Building line buffer for "squeezenet0conv12fwd" ...
Thu 11:02: Line buffer shape 3 x 27, produces 1 number of 3 x 3 tiles per cycle
Thu 11:02: Line buffer input vector size: 1, output vector size: 9.
Thu 11:02: Number of separated line buffers: 1
Thu 11:02: Initialising line buffer kernel with 3 x 29 x 1
Thu 11:02: Size of line buffer output: 3
Thu 11:02: Number of line buffer output chunks: 3
Thu 11:02: Connecting outputs from chunk (#000) ...
Thu 11:02: Connecting outputs from chunk (#001) ...
Thu 11:02: Connecting outputs from chunk (#002) ...
Thu 11:02: ROM created for squeezenet0conv12fwd of depth 4096 and type {DFEVectorType: 9 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@46d148bd
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv12fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 9
Thu 11:02: CORE coefficient vector size: 9
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth =  1024 addr_bits =    10
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0conv12fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0concat3 ...
Thu 11:02: Instantiating kernel "squeezenet0concat3"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: Compiling kernel "squeezenet0concat3"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0pool2fwd ...
Thu 11:02: Instantiating kernel "squeezenet0pool2fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 27, output height = 27, pad = 0
Thu 11:02: Counter H = 27 W = 27
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Building line buffer for "squeezenet0pool2fwd" ...
Thu 11:02: Line buffer shape 3 x 27, produces 1 number of 3 x 3 tiles per cycle
Thu 11:02: Line buffer input vector size: 2, output vector size: 18.
Thu 11:02: Number of separated line buffers: 2
Thu 11:02: Initialising line buffer kernel with 3 x 27 x 1
Thu 11:02: Size of line buffer output: 3
Thu 11:02: Number of line buffer output chunks: 3
Thu 11:02: Connecting outputs from chunk (#000) ...
Thu 11:02: Connecting outputs from chunk (#001) ...
Thu 11:02: Connecting outputs from chunk (#002) ...
Thu 11:02: Initialising line buffer kernel with 3 x 27 x 1
Thu 11:02: Size of line buffer output: 3
Thu 11:02: Number of line buffer output chunks: 3
Thu 11:02: Connecting outputs from chunk (#000) ...
Thu 11:02: Connecting outputs from chunk (#001) ...
Thu 11:02: Connecting outputs from chunk (#002) ...
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0pool2fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv13fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv13fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 13, output height = 13, pad = 0
Thu 11:02: Counter H = 13 W = 13
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 256 x 2
Thu 11:02: loop = false
Thu 11:02: ROM created for squeezenet0conv13fwd of depth 6144 and type {DFEVectorType: 2 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@43fbc2bf
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv13fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 2
Thu 11:02: CORE coefficient vector size: 2
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth =  8192 addr_bits =    13
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Connecting to output: ofmap_1
Thu 11:02: Compiling kernel "squeezenet0conv13fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv14fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv14fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 13, output height = 13, pad = 0
Thu 11:02: Counter H = 13 W = 13
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 8192 x 1
Thu 11:02: loop = false
Thu 11:02: ROM created for squeezenet0conv14fwd of depth 9216 and type {DFEVectorType: 1 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@53917c92
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv14fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 1
Thu 11:02: CORE coefficient vector size: 1
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth =   256 addr_bits =     8
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0conv14fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv15fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv15fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 13, output height = 13, pad = 1
Thu 11:02: Counter H = 15 W = 15
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 16384 x 1
Thu 11:02: loop = false
Thu 11:02: Building line buffer for "squeezenet0conv15fwd" ...
Thu 11:02: Line buffer shape 3 x 13, produces 1 number of 3 x 3 tiles per cycle
Thu 11:02: Line buffer input vector size: 1, output vector size: 9.
Thu 11:02: Number of separated line buffers: 1
Thu 11:02: Initialising line buffer kernel with 3 x 15 x 1
Thu 11:02: Size of line buffer output: 3
Thu 11:02: Number of line buffer output chunks: 3
Thu 11:02: Connecting outputs from chunk (#000) ...
Thu 11:02: Connecting outputs from chunk (#001) ...
Thu 11:02: Connecting outputs from chunk (#002) ...
Thu 11:02: ROM created for squeezenet0conv15fwd of depth 9216 and type {DFEVectorType: 9 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@153d14e3
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv15fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 9
Thu 11:02: CORE coefficient vector size: 9
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth =   256 addr_bits =     8
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0conv15fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0concat4 ...
Thu 11:02: Instantiating kernel "squeezenet0concat4"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: Compiling kernel "squeezenet0concat4"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv16fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv16fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 13, output height = 13, pad = 0
Thu 11:02: Counter H = 13 W = 13
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 256 x 2
Thu 11:02: loop = false
Thu 11:02: ROM created for squeezenet0conv16fwd of depth 9216 and type {DFEVectorType: 2 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@519eab1e
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv16fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 2
Thu 11:02: CORE coefficient vector size: 2
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth =  8192 addr_bits =    13
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Connecting to output: ofmap_1
Thu 11:02: Compiling kernel "squeezenet0conv16fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv17fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv17fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 13, output height = 13, pad = 0
Thu 11:02: Counter H = 13 W = 13
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 8192 x 1
Thu 11:02: loop = false
Thu 11:02: ROM created for squeezenet0conv17fwd of depth 9216 and type {DFEVectorType: 1 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@3a286095
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv17fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 1
Thu 11:02: CORE coefficient vector size: 1
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth =   256 addr_bits =     8
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0conv17fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv18fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv18fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 13, output height = 13, pad = 1
Thu 11:02: Counter H = 15 W = 15
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 16384 x 1
Thu 11:02: loop = false
Thu 11:02: Building line buffer for "squeezenet0conv18fwd" ...
Thu 11:02: Line buffer shape 3 x 13, produces 1 number of 3 x 3 tiles per cycle
Thu 11:02: Line buffer input vector size: 1, output vector size: 9.
Thu 11:02: Number of separated line buffers: 1
Thu 11:02: Initialising line buffer kernel with 3 x 15 x 1
Thu 11:02: Size of line buffer output: 3
Thu 11:02: Number of line buffer output chunks: 3
Thu 11:02: Connecting outputs from chunk (#000) ...
Thu 11:02: Connecting outputs from chunk (#001) ...
Thu 11:02: Connecting outputs from chunk (#002) ...
Thu 11:02: ROM created for squeezenet0conv18fwd of depth 9216 and type {DFEVectorType: 9 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@3749c6ac
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv18fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 9
Thu 11:02: CORE coefficient vector size: 9
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth =   256 addr_bits =     8
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0conv18fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0concat5 ...
Thu 11:02: Instantiating kernel "squeezenet0concat5"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: Compiling kernel "squeezenet0concat5"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv19fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv19fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 13, output height = 13, pad = 0
Thu 11:02: Counter H = 13 W = 13
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 256 x 2
Thu 11:02: loop = false
Thu 11:02: ROM created for squeezenet0conv19fwd of depth 12288 and type {DFEVectorType: 2 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@1aee0f49
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv19fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 2
Thu 11:02: CORE coefficient vector size: 2
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth = 16384 addr_bits =    14
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Connecting to output: ofmap_1
Thu 11:02: Compiling kernel "squeezenet0conv19fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv20fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv20fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 13, output height = 13, pad = 0
Thu 11:02: Counter H = 13 W = 13
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 16384 x 1
Thu 11:02: loop = false
Thu 11:02: ROM created for squeezenet0conv20fwd of depth 16384 and type {DFEVectorType: 1 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@724e82d9
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv20fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 1
Thu 11:02: CORE coefficient vector size: 1
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth =   256 addr_bits =     8
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0conv20fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv21fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv21fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 13, output height = 13, pad = 1
Thu 11:02: Counter H = 15 W = 15
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 16384 x 1
Thu 11:02: loop = false
Thu 11:02: Building line buffer for "squeezenet0conv21fwd" ...
Thu 11:02: Line buffer shape 3 x 13, produces 1 number of 3 x 3 tiles per cycle
Thu 11:02: Line buffer input vector size: 1, output vector size: 9.
Thu 11:02: Number of separated line buffers: 1
Thu 11:02: Initialising line buffer kernel with 3 x 15 x 1
Thu 11:02: Size of line buffer output: 3
Thu 11:02: Number of line buffer output chunks: 3
Thu 11:02: Connecting outputs from chunk (#000) ...
Thu 11:02: Connecting outputs from chunk (#001) ...
Thu 11:02: Connecting outputs from chunk (#002) ...
Thu 11:02: ROM created for squeezenet0conv21fwd of depth 16384 and type {DFEVectorType: 9 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@ca90087
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv21fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 9
Thu 11:02: CORE coefficient vector size: 9
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth =   256 addr_bits =     8
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0conv21fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0concat6 ...
Thu 11:02: Instantiating kernel "squeezenet0concat6"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: Compiling kernel "squeezenet0concat6"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv22fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv22fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 13, output height = 13, pad = 0
Thu 11:02: Counter H = 13 W = 13
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 256 x 2
Thu 11:02: loop = false
Thu 11:02: ROM created for squeezenet0conv22fwd of depth 16384 and type {DFEVectorType: 2 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@295f115d
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv22fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 2
Thu 11:02: CORE coefficient vector size: 2
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth = 16384 addr_bits =    14
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Connecting to output: ofmap_1
Thu 11:02: Compiling kernel "squeezenet0conv22fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv23fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv23fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 13, output height = 13, pad = 0
Thu 11:02: Counter H = 13 W = 13
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 16384 x 1
Thu 11:02: loop = false
Thu 11:02: ROM created for squeezenet0conv23fwd of depth 16384 and type {DFEVectorType: 1 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@78ded8c9
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv23fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 1
Thu 11:02: CORE coefficient vector size: 1
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth =   256 addr_bits =     8
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0conv23fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv24fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv24fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 13, output height = 13, pad = 1
Thu 11:02: Counter H = 15 W = 15
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 16384 x 1
Thu 11:02: loop = false
Thu 11:02: Building line buffer for "squeezenet0conv24fwd" ...
Thu 11:02: Line buffer shape 3 x 13, produces 1 number of 3 x 3 tiles per cycle
Thu 11:02: Line buffer input vector size: 1, output vector size: 9.
Thu 11:02: Number of separated line buffers: 1
Thu 11:02: Initialising line buffer kernel with 3 x 15 x 1
Thu 11:02: Size of line buffer output: 3
Thu 11:02: Number of line buffer output chunks: 3
Thu 11:02: Connecting outputs from chunk (#000) ...
Thu 11:02: Connecting outputs from chunk (#001) ...
Thu 11:02: Connecting outputs from chunk (#002) ...
Thu 11:02: ROM created for squeezenet0conv24fwd of depth 16384 and type {DFEVectorType: 9 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@8802edd
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv24fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 9
Thu 11:02: CORE coefficient vector size: 9
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth =   256 addr_bits =     8
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0conv24fwd"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0concat7 ...
Thu 11:02: Instantiating kernel "squeezenet0concat7"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: Compiling kernel "squeezenet0concat7"
Thu 11:02: 
Thu 11:02: Generating kernel squeezenet0conv25fwd ...
Thu 11:02: Instantiating kernel "squeezenet0conv25fwd"
Thu 11:02: T = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: coeffOnChip = true
Thu 11:02: Input height = 13, output height = 13, pad = 0
Thu 11:02: Counter H = 13 W = 13
Thu 11:02: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 11:02: Ifmap buffer configuration 256 x 2
Thu 11:02: loop = false
Thu 11:02: ROM created for squeezenet0conv25fwd of depth 256000 and type {DFEVectorType: 2 x dfeFix(8, 8, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@262c75a3
Thu 11:02: Building the CORE arithmetic unit for "squeezenet0conv25fwd" ...
Thu 11:02: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 11:02: CORE ifmap vector size: 2
Thu 11:02: CORE coefficient vector size: 2
Thu 11:02: CORE ofmap vector size: 1
Thu 11:02: [ConvLayerOfmapBuffer] depth = 262144 addr_bits =    18
Thu 11:02: Connecting to output: ofmap
Thu 11:02: Compiling kernel "squeezenet0conv25fwd"
Thu 11:02: 
Thu 11:02: Generating padding kernels for DRAM access
Thu 11:02: Instantiating kernel "ifmap_unpad"
Thu 11:02: Compiling kernel "ifmap_unpad"
Thu 11:02: 
Thu 11:02: Instantiating kernel "ofmap_pad"
Thu 11:02: Compiling kernel "ofmap_pad"
Thu 11:02: 
Thu 11:02: Setting up stream connections for squeezenet0conv0fwd
Thu 11:02: Setting up stream connections for squeezenet0pool0fwd
Thu 11:02: Connecting ifmap <== squeezenet0conv0fwd: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv1fwd
Thu 11:02: Connecting ifmap <== squeezenet0pool0fwd: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv2fwd
Thu 11:02: Connecting ifmap <== squeezenet0conv1fwd: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv3fwd
Thu 11:02: Connecting ifmap <== squeezenet0conv1fwd: ofmap_1
Thu 11:02: Setting up stream connections for squeezenet0concat0
Thu 11:02: Connecting ifmap <== squeezenet0conv2fwd: ofmap
Thu 11:02: Connecting ifmap_1 <== squeezenet0conv3fwd: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv4fwd
Thu 11:02: Connecting ifmap <== squeezenet0concat0: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv5fwd
Thu 11:02: Connecting ifmap <== squeezenet0conv4fwd: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv6fwd
Thu 11:02: Connecting ifmap <== squeezenet0conv4fwd: ofmap_1
Thu 11:02: Setting up stream connections for squeezenet0concat1
Thu 11:02: Connecting ifmap <== squeezenet0conv5fwd: ofmap
Thu 11:02: Connecting ifmap_1 <== squeezenet0conv6fwd: ofmap
Thu 11:02: Setting up stream connections for squeezenet0pool1fwd
Thu 11:02: Connecting ifmap <== squeezenet0concat1: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv7fwd
Thu 11:02: Connecting ifmap <== squeezenet0pool1fwd: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv8fwd
Thu 11:02: Connecting ifmap <== squeezenet0conv7fwd: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv9fwd
Thu 11:02: Connecting ifmap <== squeezenet0conv7fwd: ofmap_1
Thu 11:02: Setting up stream connections for squeezenet0concat2
Thu 11:02: Connecting ifmap <== squeezenet0conv8fwd: ofmap
Thu 11:02: Connecting ifmap_1 <== squeezenet0conv9fwd: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv10fwd
Thu 11:02: Connecting ifmap <== squeezenet0concat2: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv11fwd
Thu 11:02: Connecting ifmap <== squeezenet0conv10fwd: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv12fwd
Thu 11:02: Connecting ifmap <== squeezenet0conv10fwd: ofmap_1
Thu 11:02: Setting up stream connections for squeezenet0concat3
Thu 11:02: Connecting ifmap <== squeezenet0conv11fwd: ofmap
Thu 11:02: Connecting ifmap_1 <== squeezenet0conv12fwd: ofmap
Thu 11:02: Setting up stream connections for squeezenet0pool2fwd
Thu 11:02: Connecting ifmap <== squeezenet0concat3: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv13fwd
Thu 11:02: Connecting ifmap <== squeezenet0pool2fwd: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv14fwd
Thu 11:02: Connecting ifmap <== squeezenet0conv13fwd: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv15fwd
Thu 11:02: Connecting ifmap <== squeezenet0conv13fwd: ofmap_1
Thu 11:02: Setting up stream connections for squeezenet0concat4
Thu 11:02: Connecting ifmap <== squeezenet0conv14fwd: ofmap
Thu 11:02: Connecting ifmap_1 <== squeezenet0conv15fwd: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv16fwd
Thu 11:02: Connecting ifmap <== squeezenet0concat4: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv17fwd
Thu 11:02: Connecting ifmap <== squeezenet0conv16fwd: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv18fwd
Thu 11:02: Connecting ifmap <== squeezenet0conv16fwd: ofmap_1
Thu 11:02: Setting up stream connections for squeezenet0concat5
Thu 11:02: Connecting ifmap <== squeezenet0conv17fwd: ofmap
Thu 11:02: Connecting ifmap_1 <== squeezenet0conv18fwd: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv19fwd
Thu 11:02: Connecting ifmap <== squeezenet0concat5: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv20fwd
Thu 11:02: Connecting ifmap <== squeezenet0conv19fwd: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv21fwd
Thu 11:02: Connecting ifmap <== squeezenet0conv19fwd: ofmap_1
Thu 11:02: Setting up stream connections for squeezenet0concat6
Thu 11:02: Connecting ifmap <== squeezenet0conv20fwd: ofmap
Thu 11:02: Connecting ifmap_1 <== squeezenet0conv21fwd: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv22fwd
Thu 11:02: Connecting ifmap <== squeezenet0concat6: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv23fwd
Thu 11:02: Connecting ifmap <== squeezenet0conv22fwd: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv24fwd
Thu 11:02: Connecting ifmap <== squeezenet0conv22fwd: ofmap_1
Thu 11:02: Setting up stream connections for squeezenet0concat7
Thu 11:02: Connecting ifmap <== squeezenet0conv23fwd: ofmap
Thu 11:02: Connecting ifmap_1 <== squeezenet0conv24fwd: ofmap
Thu 11:02: Setting up stream connections for squeezenet0conv25fwd
Thu 11:02: Connecting ifmap <== squeezenet0concat7: ofmap
Thu 11:02: DRAM will be used to build the design
Thu 11:02: Setup streams for kernel "squeezenet0conv0fwd"
Thu 11:02: # cycles:       9547968
Thu 11:02: # ifmap stream: 149187
Thu 11:02: # ofmap stream: 788544
Thu 11:02: coeff vec size: 9
Thu 11:02: coeff stream bit width: 144
Thu 11:02: coeff stream chunk size: 9
Thu 11:02: Setup streams for kernel "squeezenet0pool0fwd"
Thu 11:02: # cycles:       788544
Thu 11:02: # ifmap stream: 788544
Thu 11:02: # ofmap stream: 193600
Thu 11:02: coeff vec size: 0
Thu 11:02: coeff stream bit width: 0
Thu 11:02: coeff stream chunk size: 0
Thu 11:02: Setup streams for kernel "squeezenet0conv1fwd"
Thu 11:02: # cycles:       3097600
Thu 11:02: # ifmap stream: 193600
Thu 11:02: # ofmap stream: 48400
Thu 11:02: coeff vec size: 1
Thu 11:02: coeff stream bit width: 16
Thu 11:02: coeff stream chunk size: 1
Thu 11:02: Setup streams for kernel "squeezenet0conv2fwd"
Thu 11:02: # cycles:       3097600
Thu 11:02: # ifmap stream: 48400
Thu 11:02: # ofmap stream: 193600
Thu 11:02: coeff vec size: 1
Thu 11:02: coeff stream bit width: 16
Thu 11:02: coeff stream chunk size: 1
Thu 11:02: Setup streams for kernel "squeezenet0conv3fwd"
Thu 11:02: # cycles:       3326976
Thu 11:02: # ifmap stream: 48400
Thu 11:02: # ofmap stream: 193600
Thu 11:02: coeff vec size: 9
Thu 11:02: coeff stream bit width: 144
Thu 11:02: coeff stream chunk size: 9
Thu 11:02: Setup streams for kernel "squeezenet0concat0"
Thu 11:02: # cycles:       193600
Thu 11:02: # ifmap stream: 193600
Thu 11:02: # ofmap stream: 387200
Thu 11:02: coeff vec size: 0
Thu 11:02: coeff stream bit width: 0
Thu 11:02: coeff stream chunk size: 0
Thu 11:02: Setup streams for kernel "squeezenet0conv4fwd"
Thu 11:02: # cycles:       3097600
Thu 11:02: # ifmap stream: 387200
Thu 11:02: # ofmap stream: 48400
Thu 11:02: coeff vec size: 2
Thu 11:02: coeff stream bit width: 32
Thu 11:02: coeff stream chunk size: 1
Thu 11:02: Setup streams for kernel "squeezenet0conv5fwd"
Thu 11:02: # cycles:       3097600
Thu 11:02: # ifmap stream: 48400
Thu 11:02: # ofmap stream: 193600
Thu 11:02: coeff vec size: 1
Thu 11:02: coeff stream bit width: 16
Thu 11:02: coeff stream chunk size: 1
Thu 11:02: Setup streams for kernel "squeezenet0conv6fwd"
Thu 11:02: # cycles:       3326976
Thu 11:02: # ifmap stream: 48400
Thu 11:02: # ofmap stream: 193600
Thu 11:02: coeff vec size: 9
Thu 11:02: coeff stream bit width: 144
Thu 11:02: coeff stream chunk size: 9
Thu 11:02: Setup streams for kernel "squeezenet0concat1"
Thu 11:02: # cycles:       193600
Thu 11:02: # ifmap stream: 193600
Thu 11:02: # ofmap stream: 387200
Thu 11:02: coeff vec size: 0
Thu 11:02: coeff stream bit width: 0
Thu 11:02: coeff stream chunk size: 0
Thu 11:02: Setup streams for kernel "squeezenet0pool1fwd"
Thu 11:02: # cycles:       193600
Thu 11:02: # ifmap stream: 387200
Thu 11:02: # ofmap stream: 93312
Thu 11:02: coeff vec size: 0
Thu 11:02: coeff stream bit width: 0
Thu 11:02: coeff stream chunk size: 0
Thu 11:02: Setup streams for kernel "squeezenet0conv7fwd"
Thu 11:02: # cycles:       1492992
Thu 11:02: # ifmap stream: 93312
Thu 11:02: # ofmap stream: 23328
Thu 11:02: coeff vec size: 2
Thu 11:02: coeff stream bit width: 32
Thu 11:02: coeff stream chunk size: 1
Thu 11:02: Setup streams for kernel "squeezenet0conv8fwd"
Thu 11:02: # cycles:       2985984
Thu 11:02: # ifmap stream: 23328
Thu 11:02: # ofmap stream: 93312
Thu 11:02: coeff vec size: 1
Thu 11:02: coeff stream bit width: 16
Thu 11:02: coeff stream chunk size: 1
Thu 11:02: Setup streams for kernel "squeezenet0conv9fwd"
Thu 11:02: # cycles:       3444736
Thu 11:02: # ifmap stream: 23328
Thu 11:02: # ofmap stream: 93312
Thu 11:02: coeff vec size: 9
Thu 11:02: coeff stream bit width: 144
Thu 11:02: coeff stream chunk size: 9
Thu 11:02: Setup streams for kernel "squeezenet0concat2"
Thu 11:02: # cycles:       93312
Thu 11:02: # ifmap stream: 93312
Thu 11:02: # ofmap stream: 186624
Thu 11:02: coeff vec size: 0
Thu 11:02: coeff stream bit width: 0
Thu 11:02: coeff stream chunk size: 0
Thu 11:02: Setup streams for kernel "squeezenet0conv10fwd"
Thu 11:02: # cycles:       2985984
Thu 11:02: # ifmap stream: 186624
Thu 11:02: # ofmap stream: 23328
Thu 11:02: coeff vec size: 2
Thu 11:02: coeff stream bit width: 32
Thu 11:02: coeff stream chunk size: 1
Thu 11:02: Setup streams for kernel "squeezenet0conv11fwd"
Thu 11:02: # cycles:       2985984
Thu 11:02: # ifmap stream: 23328
Thu 11:02: # ofmap stream: 93312
Thu 11:02: coeff vec size: 1
Thu 11:02: coeff stream bit width: 16
Thu 11:02: coeff stream chunk size: 1
Thu 11:02: Setup streams for kernel "squeezenet0conv12fwd"
Thu 11:02: # cycles:       3444736
Thu 11:02: # ifmap stream: 23328
Thu 11:02: # ofmap stream: 93312
Thu 11:02: coeff vec size: 9
Thu 11:02: coeff stream bit width: 144
Thu 11:02: coeff stream chunk size: 9
Thu 11:02: Setup streams for kernel "squeezenet0concat3"
Thu 11:02: # cycles:       93312
Thu 11:02: # ifmap stream: 93312
Thu 11:02: # ofmap stream: 186624
Thu 11:02: coeff vec size: 0
Thu 11:02: coeff stream bit width: 0
Thu 11:02: coeff stream chunk size: 0
Thu 11:02: Setup streams for kernel "squeezenet0pool2fwd"
Thu 11:02: # cycles:       93312
Thu 11:02: # ifmap stream: 186624
Thu 11:02: # ofmap stream: 43264
Thu 11:02: coeff vec size: 0
Thu 11:02: coeff stream bit width: 0
Thu 11:02: coeff stream chunk size: 0
Thu 11:02: Setup streams for kernel "squeezenet0conv13fwd"
Thu 11:02: # cycles:       1038336
Thu 11:02: # ifmap stream: 43264
Thu 11:02: # ofmap stream: 8112
Thu 11:02: coeff vec size: 2
Thu 11:02: coeff stream bit width: 32
Thu 11:02: coeff stream chunk size: 1
Thu 11:02: Setup streams for kernel "squeezenet0conv14fwd"
Thu 11:02: # cycles:       1557504
Thu 11:02: # ifmap stream: 8112
Thu 11:02: # ofmap stream: 32448
Thu 11:02: coeff vec size: 1
Thu 11:02: coeff stream bit width: 16
Thu 11:02: coeff stream chunk size: 1
Thu 11:02: Setup streams for kernel "squeezenet0conv15fwd"
Thu 11:02: # cycles:       2073600
Thu 11:02: # ifmap stream: 8112
Thu 11:02: # ofmap stream: 32448
Thu 11:02: coeff vec size: 9
Thu 11:02: coeff stream bit width: 144
Thu 11:02: coeff stream chunk size: 9
Thu 11:02: Setup streams for kernel "squeezenet0concat4"
Thu 11:02: # cycles:       32448
Thu 11:02: # ifmap stream: 32448
Thu 11:02: # ofmap stream: 64896
Thu 11:02: coeff vec size: 0
Thu 11:02: coeff stream bit width: 0
Thu 11:02: coeff stream chunk size: 0
Thu 11:02: Setup streams for kernel "squeezenet0conv16fwd"
Thu 11:02: # cycles:       1557504
Thu 11:02: # ifmap stream: 64896
Thu 11:02: # ofmap stream: 8112
Thu 11:02: coeff vec size: 2
Thu 11:02: coeff stream bit width: 32
Thu 11:02: coeff stream chunk size: 1
Thu 11:02: Setup streams for kernel "squeezenet0conv17fwd"
Thu 11:02: # cycles:       1557504
Thu 11:02: # ifmap stream: 8112
Thu 11:02: # ofmap stream: 32448
Thu 11:02: coeff vec size: 1
Thu 11:02: coeff stream bit width: 16
Thu 11:02: coeff stream chunk size: 1
Thu 11:02: Setup streams for kernel "squeezenet0conv18fwd"
Thu 11:02: # cycles:       2073600
Thu 11:02: # ifmap stream: 8112
Thu 11:02: # ofmap stream: 32448
Thu 11:02: coeff vec size: 9
Thu 11:02: coeff stream bit width: 144
Thu 11:02: coeff stream chunk size: 9
Thu 11:02: Setup streams for kernel "squeezenet0concat5"
Thu 11:02: # cycles:       32448
Thu 11:02: # ifmap stream: 32448
Thu 11:02: # ofmap stream: 64896
Thu 11:02: coeff vec size: 0
Thu 11:02: coeff stream bit width: 0
Thu 11:02: coeff stream chunk size: 0
Thu 11:02: Setup streams for kernel "squeezenet0conv19fwd"
Thu 11:02: # cycles:       2076672
Thu 11:02: # ifmap stream: 64896
Thu 11:02: # ofmap stream: 10816
Thu 11:02: coeff vec size: 2
Thu 11:02: coeff stream bit width: 32
Thu 11:02: coeff stream chunk size: 1
Thu 11:02: Setup streams for kernel "squeezenet0conv20fwd"
Thu 11:02: # cycles:       2768896
Thu 11:02: # ifmap stream: 10816
Thu 11:02: # ofmap stream: 43264
Thu 11:02: coeff vec size: 1
Thu 11:02: coeff stream bit width: 16
Thu 11:02: coeff stream chunk size: 1
Thu 11:02: Setup streams for kernel "squeezenet0conv21fwd"
Thu 11:02: # cycles:       3686400
Thu 11:02: # ifmap stream: 10816
Thu 11:02: # ofmap stream: 43264
Thu 11:02: coeff vec size: 9
Thu 11:02: coeff stream bit width: 144
Thu 11:02: coeff stream chunk size: 9
Thu 11:02: Setup streams for kernel "squeezenet0concat6"
Thu 11:02: # cycles:       43264
Thu 11:02: # ifmap stream: 43264
Thu 11:02: # ofmap stream: 86528
Thu 11:02: coeff vec size: 0
Thu 11:02: coeff stream bit width: 0
Thu 11:02: coeff stream chunk size: 0
Thu 11:02: Setup streams for kernel "squeezenet0conv22fwd"
Thu 11:02: # cycles:       2768896
Thu 11:02: # ifmap stream: 86528
Thu 11:02: # ofmap stream: 10816
Thu 11:02: coeff vec size: 2
Thu 11:02: coeff stream bit width: 32
Thu 11:02: coeff stream chunk size: 1
Thu 11:02: Setup streams for kernel "squeezenet0conv23fwd"
Thu 11:02: # cycles:       2768896
Thu 11:02: # ifmap stream: 10816
Thu 11:02: # ofmap stream: 43264
Thu 11:02: coeff vec size: 1
Thu 11:02: coeff stream bit width: 16
Thu 11:02: coeff stream chunk size: 1
Thu 11:02: Setup streams for kernel "squeezenet0conv24fwd"
Thu 11:02: # cycles:       3686400
Thu 11:02: # ifmap stream: 10816
Thu 11:02: # ofmap stream: 43264
Thu 11:02: coeff vec size: 9
Thu 11:02: coeff stream bit width: 144
Thu 11:02: coeff stream chunk size: 9
Thu 11:02: Setup streams for kernel "squeezenet0concat7"
Thu 11:02: # cycles:       43264
Thu 11:02: # ifmap stream: 43264
Thu 11:02: # ofmap stream: 86528
Thu 11:02: coeff vec size: 0
Thu 11:02: coeff stream bit width: 0
Thu 11:02: coeff stream chunk size: 0
Thu 11:02: Setup streams for kernel "squeezenet0conv25fwd"
Thu 11:02: # cycles:       43264000
Thu 11:02: # ifmap stream: 86528
Thu 11:02: # ofmap stream: 169000
Thu 11:02: coeff vec size: 2
Thu 11:02: coeff stream bit width: 32
Thu 11:02: coeff stream chunk size: 1
Thu 11:03: Generating input files (VHDL, netlists, vendor specific IP cores)
Thu 12:43: Running back-end  build (15 phases)
Thu 12:43: (1/15) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Thu 12:43: (2/15) - Synthesize DFE Modules (VivadoSynth)
Thu 12:43: Executing Synthesis Strategy VIVADO_DEFAULT
Thu 13:03: (3/15) - Generate Resource Report (VivadoResourceUsage)
Thu 13:03: (4/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Thu 13:04: (5/15) - Analyse Resource Usage (VivadoResourceCounter)
Thu 13:04: 
Thu 13:04: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Thu 13:04: For this compile, we estimate this process may take longer than 1 hour.
Thu 13:04: We recommend running in simulation to verify correctness before building hardware.
Thu 13:04: 
Thu 13:04: PRELIMINARY RESOURCE USAGE
Thu 13:04: FPGA: xcVU9P-FLGB2104-2-E
Thu 13:04: Logic utilization:      293826 / 3546720 (8.28%)
Thu 13:04:   LUTs:                 108503 / 1182240 (9.18%)
Thu 13:04:   Primary FFs:          185323 / 2364480 (7.84%)
Thu 13:04: DSP blocks:                311 / 6840    (4.55%)
Thu 13:04: Block memory (BRAM18):    1598 / 4320    (36.99%)
Thu 13:04: Block memory (URAM):        97 / 960     (10.10%)
Thu 13:04: 
Thu 13:04: (6/15) - Analyse Power Usage (PreliminaryVivadoReportPower)
Thu 13:04: 
Thu 13:04: PRELIMINARY POWER REPORT
Thu 13:04: Total On-Chip Power (W) 10.31 (budget: 91.80) 
Thu 13:04: Dynamic Power (W)        7.62 
Thu 13:04: Device Static Power(W)   2.68 
Thu 13:04: 
Thu 13:04: (7/15) - Place DFE (VivadoImplementation)
Thu 13:04: Executing the following 10 Implementation Strategies in 4 threads:
Thu 13:04:  - VIVADO_DEFAULT
Thu 13:04:  - MAXELER1
Thu 13:04:  - MAXELER2
Thu 13:04:  - MAXELER3
Thu 13:04:  - MAXELER4
Thu 13:04:  - PERFORMANCE_EARLY_BLOCK_PLACEMENT
Thu 13:04:  - PERFORMANCE_EXPLORE
Thu 13:04:  - PERFORMANCE_EXTRA_TIMING_OPT
Thu 13:04:  - PERFORMANCE_NET_DELAY_HIGH
Thu 13:04:  - PERFORMANCE_REFINE_PLACEMENT
Thu 14:38: Implementation: Strategy "MAXELER2" met timing with score 0 (best score 0)
Thu 14:38: Implementation: Strategy "VIVADO_DEFAULT" was cancelled (no timing score)
Thu 14:38: Implementation: Strategy "MAXELER1" was cancelled (no timing score)
Thu 14:38: Implementation: Strategy "MAXELER3" was cancelled (no timing score)
Thu 14:38: (8/15) - Generate Resource Report (VivadoResourceUsage)
Thu 14:38: (9/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Thu 14:39: (10/15) - Analyse Power Usage (FinalVivadoReportPower)
Thu 14:39: 
Thu 14:39: FINAL POWER REPORT
Thu 14:39: Total On-Chip Power (W) 11.81 (budget: 91.80) 
Thu 14:39: Dynamic Power (W)        9.10 
Thu 14:39: Device Static Power(W)   2.71 
Thu 14:39: 
Thu 14:39: (11/15) - Generate Configuration (VivadoBitgen)
Thu 14:49: (12/15) - Update Checksum (VivadoUpdateChecksum)
Thu 14:52: (13/15) - Convert Programming File (VivadoCfgfileGen)
Thu 14:52: (14/15) - Generate MaxFile (VivadoGenerateMaxFile)
Thu 14:52: (15/15) - Clean Build Directory (VivadoCleanBuildDirectory)
Thu 14:52: 
Thu 14:52: FINAL RESOURCE USAGE
Thu 14:52: FPGA: xcVU9P-FLGB2104-2-E
Thu 14:52: Logic utilization:      267986 / 3546720 (7.56%)
Thu 14:52:   LUTs:                  95342 / 1182240 (8.06%)
Thu 14:52:   Primary FFs:          172644 / 2364480 (7.30%)
Thu 14:52: DSP blocks:                170 / 6840    (2.49%)
Thu 14:52: Block memory (BRAM18):    1598 / 4320    (36.99%)
Thu 14:52: Block memory (URAM):        97 / 960     (10.10%)
Thu 14:52: 
Thu 14:52: MaxFile: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Squeezenet11Onnx_MAIA_DFE_FREQ_200/results/Squeezenet11Onnx.max (MD5Sum: 3544c44d22703aeda9f74805d849a243)
Thu 14:52: Build completed: Thu Dec 30 14:52:42 GMT 2021 (took 3 hours, 50 mins, 53 secs)
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Squeezenet11Onnx_MAIA_DFE_FREQ_200/results/Squeezenet11Onnx.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Squeezenet11Onnx_MAIA_DFE_FREQ_200/results/Maxfiles.h
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Squeezenet11Onnx_MAIA_DFE_FREQ_200/results/Squeezenet11Onnx.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Squeezenet11Onnx_MAIA_DFE_FREQ_200/results/Squeezenet11Onnx_backup.max
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Squeezenet11Onnx_MAIA_DFE_FREQ_200/results/Squeezenet11Onnx.h
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Squeezenet11Onnx_MAIA_DFE_FREQ_200/results/Squeezenet11Onnx.max
mv /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Squeezenet11Onnx_MAIA_DFE_FREQ_200/results/Squeezenet11Onnx_backup.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Squeezenet11Onnx_MAIA_DFE_FREQ_200/results/Squeezenet11Onnx.max
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Squeezenet11Onnx_MAIA_DFE_FREQ_200/results/../scratch/Squeezenet11Onnx.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Squeezenet11Onnx_MAIA_DFE_FREQ_200/results/Squeezenet11Onnx.h
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Squeezenet11Onnx_MAIA_DFE_FREQ_200/results/../scratch/Squeezenet11Onnx.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Squeezenet11Onnx_MAIA_DFE_FREQ_200/results/Squeezenet11Onnx.max
# rm -rf /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Squeezenet11Onnx_MAIA_DFE_FREQ_200/results/../scratch
sliccompile /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Squeezenet11Onnx_MAIA_DFE_FREQ_200/results/Squeezenet11Onnx.max Squeezenet11Onnx_FREQ_200_dfe.o
Processing maxfile for MAX5_LIMA from '/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Squeezenet11Onnx_MAIA_DFE_FREQ_200/results/Squeezenet11Onnx.max'.
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/dev/null" -DSLIC_NO_DESTRUCTORS -c /tmp/sliccompile_7581647288521425894/cobject/max_6157931564430340394.c -o /tmp/sliccompile_7581647288521425894/cobject/max_6157931564430340394.c.o 
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Squeezenet11Onnx_MAIA_DFE_FREQ_200/results/Squeezenet11Onnx.max" -DSLIC_NO_DESTRUCTORS -c /vol/cc/opt/maxeler/maxcompiler-2021.1/src/slicinterface/MaxFileInit.c -o max_6909072516264369420.o 
ld -r /tmp/sliccompile_7581647288521425894/cobject/max_6157931564430340394.c.o max_6909072516264369420.o -o Squeezenet11Onnx_FREQ_200_dfe.o 
Copying .max file C object into '/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/squeezenet1_1_onnx'
g++ ../../src/squeezenet1_1_onnx/Squeezenet11OnnxCpuCode.cpp -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_   -I/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Squeezenet11Onnx_MAIA_DFE_FREQ_200/results -DDESIGN_NAME=Squeezenet11Onnx -c -o Squeezenet11Onnx_FREQ_200_dfec.o
g++ -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_   -o Squeezenet11Onnx_FREQ_200_dfe Squeezenet11Onnx_FREQ_200_dfe.o Squeezenet11Onnx_FREQ_200_dfec.o -L/mnt/ccnas2/bdp/rz3515/cccad/opt/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/maxeleros-sim/lib -L/lib/maxeleros-sim/lib -L./ -lmaxeleros -lglog -lgflags -lslic -lm -lpthread -lcurl
