/*
    Copyright © 1995-2006, The AROS Development Team. All rights reserved.
    $Id$

    Desc: CPU Initialisation.
    Lang: english
*/

#include <aros/symbolsets.h>
#include "cpu_intern.h"
#include LC_LIBDEFS_FILE

void i386_CheckCPU_Type( struct i386_compat_intern *CPU_intern );

#define SMP_SUPPORT 1

static struct CPU_Definition *BootCPU;                      /* Pointer used by the exec launched boot cpu probe */ 

/* acpica.library is optional */
struct Library *ACPICABase = NULL;

static int GM_UNIQUENAME(Init)(LIBBASETYPEPTR CPUBase)
{
    struct intel_mp_confblock       *mpcfb = NULL;
    struct CPU_Definition           *AvailCPUs = NULL;

    CPUBase->CPUB_BOOT_Physical = -1;                                                   /* set to a single cpu for now          */
    CPUBase->CPUB_BOOT_Logical = -1;

    /*  Parse the ACPI tables for possible boot-time SMP configuration. */
    ACPICABase = OpenLibrary("acpica.library",0);
    kprintf(DEBUG_NAME_STR ": acpica.library @ %p\n", ACPICABase);
    if (ACPICABase)
        return TRUE;

    mpcfb = (APTR)find_smp_config();

    if ( mpcfb )
    {
	kprintf(DEBUG_NAME_STR ": Found SMP 1.4 MP table = 0x%p\n", mpcfb);
	AllocAbs( 4096, mpcfb);
	if (mpcfb->mpcf_physptr) AllocAbs( 4096, (APTR)mpcfb->mpcf_physptr );
	kprintf(DEBUG_NAME_STR ": SMP Table(s) protected\n");
    }
    else kprintf(DEBUG_NAME_STR ": NO compatable SMP hardware found.\n");

    AvailCPUs = AllocMem( sizeof(struct CPU_Definition), MEMF_CLEAR | MEMF_PUBLIC );    /* Create our new CPU List              */

    if( AvailCPUs )
    {

	NEWLIST((struct List *)&(AvailCPUs->CPU_CPUList));
	AvailCPUs->CPU_Physical = 1;

	InitSemaphore( &CPUBase->CPUB_ListLock);
	kprintf(DEBUG_NAME_STR ": Initialised CPU List Semaphore\n");
    }
    else
    {
	kprintf(DEBUG_NAME_STR ": ERROR - Couldnt allocate CPU list memory!\n");
	return FALSE;
    }

/* TODO: Patch functions with suitable replacements (bug fixes/speed ups) - BEFORE SMP SETUP! */

    if ( mpcfb )  /* SMP? */
    {
	AllocAbs( 4096, (APTR)smp_alloc_memory());                                    /* Create The Trampoline page..
										 Has to be in very low memory so we can execute
										 real-mode AP code.                               */
	BootCPU->CPU_Private2 = mpcfb;                                          /* Store the pointer to the SMP config block        */
	kprintf(DEBUG_NAME_STR ": SMP Trampoline page protected, SMP config stored.\n");
    }

    CPUBase->CPUB_Processors = AvailCPUs; // done !

    AddTail((struct List *)&AvailCPUs->CPU_CPUList,(struct Node *)&BootCPU->CPU_CPUList);
    kprintf(DEBUG_NAME_STR ": CPU List created = 0x%p, Boot CPU inserted..0x%p\n",AvailCPUs,BootCPU);

    if (mpcfb) get_smp_config( mpcfb, CPUBase );

    return TRUE;
}

ADD2INITLIB(GM_UNIQUENAME(Init), 0)

/* WARNING!!! THIS NEXT FUNCTION RUS IN KERNEL LAND _ NO DEBUG OUTPUT ETC>> BE CAREFULL! */

#undef SysBase
void prepare_primary_cpu(struct ExecBase *SysBase)
{
    struct i386_compat_intern       *BootCPU_intern;

    BootCPU = AllocMem( sizeof(struct CPU_Definition), MEMF_CLEAR | MEMF_PUBLIC );                  /* Add the boot CPU to the CPU List     */
    if( BootCPU )
    {

        BootCPU->CPU_Family = CPU_Family_i386;                                                      /* we are i386 compatable..             */
        BootCPU->CPU_Model = CPU_i386_386;
        BootCPU->CPU_ID = 1;                                                                        /* we are the only CPU at this time ..  */
        BootCPU->CPU_IsOnline = TRUE;                                                               /* CPU is online ..                     */
        BootCPU->CPU_BootCPU = TRUE;                                                                /* CPU bootd system..                   */

        BootCPU_intern = AllocMem(sizeof(struct i386_compat_intern), MEMF_CLEAR | MEMF_PUBLIC );    /* Create its per CPU internal struct   */

        if( BootCPU_intern )
        {

/* TODO: The next line is broken - fix the checkcpu function */
            i386_CheckCPU_Type( BootCPU_intern );

            BootCPU->CPU_Private1 = BootCPU_intern;

            switch (BootCPU_intern->x86_model)
            {    
                case 4:
                    BootCPU->CPU_Model = CPU_i386_486;
                    break;
                case 5:
                    BootCPU->CPU_Model = CPU_i386_586;
                    break;
                case 6:
                    BootCPU->CPU_Model = CPU_i386_686;
                    break;
                case 7:
                    BootCPU->CPU_Model = CPU_i386_786;
                    break;
                case 8:
                    BootCPU->CPU_Model = CPU_i386_886;
                    break;
            }
        }
    }
}
