import "primitives/core.futil";

component main() -> () {
  cells {
    mem = std_mem_d1(32, 1, 1);
    //reg = std_reg(32);
  }

  wires {
    group write<"static"=0> {
      mem.write_en = 1'd1;
      mem.addr0 = 1'd0;
      mem.write_data = 32'd9;
      write[done] = mem.done;
    }

    group read<"static"=1> {
      mem.addr0 = 1'd0;
      mem.write_data = 32'd4;
      read[done] = mem.done;
    }
  }

  control {
    seq {
      write;
      read;
    }
  }
}
