
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003494                       # Number of seconds simulated
sim_ticks                                  3494191869                       # Number of ticks simulated
final_tick                               531504971169                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 162466                       # Simulator instruction rate (inst/s)
host_op_rate                                   205641                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 281027                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891664                       # Number of bytes of host memory used
host_seconds                                 12433.66                       # Real time elapsed on the host
sim_insts                                  2020048796                       # Number of instructions simulated
sim_ops                                    2556870126                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        48256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        78336                       # Number of bytes read from this memory
system.physmem.bytes_read::total               137216                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10624                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       105856                       # Number of bytes written to this memory
system.physmem.bytes_written::total            105856                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          377                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          612                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1072                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             827                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  827                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1501921                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13810346                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1538553                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     22418918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39269738                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1501921                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1538553                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3040474                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          30294845                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               30294845                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          30294845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1501921                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13810346                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1538553                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     22418918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               69564583                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8379358                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3188344                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2597147                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       210436                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1325222                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1238691                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          340635                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9365                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3281962                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17417976                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3188344                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1579326                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3648961                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1135916                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        450648                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1610305                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90645                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8304068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.598551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.376998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4655107     56.06%     56.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          254533      3.07%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          263607      3.17%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420750      5.07%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          196595      2.37%     69.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          281242      3.39%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          188473      2.27%     75.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          138966      1.67%     77.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1904795     22.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8304068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.380500                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.078677                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3454860                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       405937                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3492481                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29179                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        921600                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       541531                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          897                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20814449                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3590                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        921600                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3629144                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          98811                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        81539                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3345476                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       227488                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      20066145                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        131653                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        66713                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     28096545                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93556547                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93556547                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17160386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10936094                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3449                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1761                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           597447                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1865873                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       963533                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10409                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       353641                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18811120                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3464                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14942378                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26717                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6470337                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19993439                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8304068                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.799405                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.929972                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2840569     34.21%     34.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1804529     21.73%     55.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1199753     14.45%     70.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       797354      9.60%     79.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       727694      8.76%     88.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       406492      4.90%     93.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       368707      4.44%     98.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        80957      0.97%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        78013      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8304068                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         112856     78.23%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15781     10.94%     89.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15620     10.83%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12472568     83.47%     83.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       198692      1.33%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1482989      9.92%     94.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       786441      5.26%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14942378                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.783237                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             144257                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009654                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38359793                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25285044                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14517876                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15086635                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        21385                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       742798                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       252721                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        921600                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          58009                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12597                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18814587                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48272                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1865873                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       963533                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1750                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10513                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126856                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118250                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       245106                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14673087                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1383334                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       269286                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2142400                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2085644                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            759066                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.751099                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14528838                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14517876                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9532894                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         27105473                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.732576                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351696                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6502236                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       212455                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7382468                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.667784                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.176674                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2787632     37.76%     37.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2106605     28.54%     66.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837643     11.35%     77.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420674      5.70%     83.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       388927      5.27%     88.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       177737      2.41%     91.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       191747      2.60%     93.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        98451      1.33%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       373052      5.05%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7382468                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12312361                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1833887                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123075                       # Number of loads committed
system.switch_cpus0.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777839                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11091626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       373052                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25823844                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38551844                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3412                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  75290                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.837936                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.837936                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.193409                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.193409                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65886880                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20134593                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19158067                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8379358                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3074755                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2504168                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206175                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1277848                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1193582                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          324866                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9195                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3071432                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16994588                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3074755                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1518448                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3741404                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1108924                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        581514                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1503141                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86361                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8293263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.535474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.311939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4551859     54.89%     54.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          327110      3.94%     58.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          267636      3.23%     62.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          642320      7.75%     69.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          172648      2.08%     71.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          230946      2.78%     74.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          159695      1.93%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           93872      1.13%     77.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1847177     22.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8293263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366944                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.028149                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3206341                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       567470                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3598467                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22370                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        898614                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       523208                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          334                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20360867                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1645                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        898614                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3440597                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         101372                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       127179                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3381841                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       343651                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19642839                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          125                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        137540                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       111971                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27457238                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91727346                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91727346                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16868329                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10588902                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4185                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2534                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           962165                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1845940                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       960371                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19393                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       339455                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18550500                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4188                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14717521                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30494                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6376469                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19661622                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          826                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8293263                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.774636                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895930                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2861714     34.51%     34.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1785437     21.53%     56.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1168429     14.09%     70.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       864500     10.42%     80.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       748164      9.02%     89.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       392991      4.74%     94.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       332795      4.01%     98.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66519      0.80%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72714      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8293263                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          87546     69.79%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18992     15.14%     84.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18901     15.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12231957     83.11%     83.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       205373      1.40%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1644      0.01%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1471245     10.00%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       807302      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14717521                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.756402                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125441                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008523                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37884240                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24931353                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14341961                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14842962                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        56022                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       728258                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          415                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          200                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       243691                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        898614                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          55535                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8118                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18554688                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42579                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1845940                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       960371                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2512                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6591                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          200                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124511                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117725                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       242236                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14486339                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1379191                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       231182                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2166405                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2041186                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            787214                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.728813                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14352026                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14341961                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9327265                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26496601                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.711582                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352017                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9885614                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12150522                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6404252                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3362                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209558                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7394649                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.643151                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148293                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2834026     38.33%     38.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2064203     27.91%     66.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       832723     11.26%     77.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       480964      6.50%     84.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       382368      5.17%     89.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       160856      2.18%     91.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       189325      2.56%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93193      1.26%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       356991      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7394649                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9885614                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12150522                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1834362                       # Number of memory references committed
system.switch_cpus1.commit.loads              1117682                       # Number of loads committed
system.switch_cpus1.commit.membars               1670                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1742843                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10951505                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       247741                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       356991                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25592263                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38008745                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  86095                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9885614                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12150522                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9885614                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.847632                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.847632                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.179758                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.179758                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65178906                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19802925                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18775298                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3358                       # number of misc regfile writes
system.l2.replacements                           1072                       # number of replacements
system.l2.tagsinuse                      32764.172406                       # Cycle average of tags in use
system.l2.total_refs                          1025897                       # Total number of references to valid blocks.
system.l2.sampled_refs                          33832                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.323274                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          4161.003792                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     37.095690                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    172.088600                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     38.881001                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    309.574929                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          12094.609782                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          15950.918612                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.126984                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001132                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.005252                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001187                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.009447                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.369098                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.486783                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999883                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3958                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4914                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8875                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3865                       # number of Writeback hits
system.l2.Writeback_hits::total                  3865                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   103                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4010                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4965                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8978                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4010                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4965                       # number of overall hits
system.l2.overall_hits::total                    8978                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          377                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          610                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1070                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          377                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          612                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1072                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          377                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          612                       # number of overall misses
system.l2.overall_misses::total                  1072                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1881051                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     17412404                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1794209                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     28096772                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        49184436                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        54247                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         54247                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1881051                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     17412404                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1794209                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     28151019                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         49238683                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1881051                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     17412404                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1794209                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     28151019                       # number of overall miss cycles
system.l2.overall_miss_latency::total        49238683                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4335                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5524                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9945                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3865                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3865                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               105                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4387                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5577                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10050                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4387                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5577                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10050                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.086967                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.110427                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.107592                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.037736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.019048                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.085936                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.109736                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.106667                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.085936                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.109736                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.106667                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45879.292683                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46186.748011                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42719.261905                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46060.281967                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45966.762617                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 27123.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 27123.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45879.292683                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46186.748011                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42719.261905                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45998.397059                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45931.607276                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45879.292683                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46186.748011                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42719.261905                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45998.397059                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45931.607276                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  827                       # number of writebacks
system.l2.writebacks::total                       827                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          377                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          610                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1070                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1072                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1072                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1643598                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     15238619                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1553649                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     24547184                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42983050                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        42519                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        42519                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1643598                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     15238619                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1553649                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     24589703                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     43025569                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1643598                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     15238619                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1553649                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     24589703                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     43025569                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.086967                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.110427                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.107592                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.037736                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.019048                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.085936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.109736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.106667                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.085936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.109736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.106667                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40087.756098                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40420.740053                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36991.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40241.285246                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40171.074766                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 21259.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 21259.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40087.756098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40420.740053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36991.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40179.253268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40135.791978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40087.756098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40420.740053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36991.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40179.253268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40135.791978                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               500.953533                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001619063                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1983404.085149                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.953533                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062426                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.740385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.802810                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1610248                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1610248                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1610248                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1610248                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1610248                       # number of overall hits
system.cpu0.icache.overall_hits::total        1610248                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2791707                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2791707                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2791707                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2791707                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2791707                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2791707                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1610305                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1610305                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1610305                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1610305                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1610305                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1610305                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48977.315789                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48977.315789                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48977.315789                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48977.315789                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48977.315789                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48977.315789                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2147952                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2147952                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2147952                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2147952                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2147952                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2147952                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49952.372093                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49952.372093                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49952.372093                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49952.372093                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49952.372093                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49952.372093                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4387                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153340412                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4643                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              33026.149472                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   222.926143                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    33.073857                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.870805                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.129195                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1082836                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1082836                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707197                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707197                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1790033                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1790033                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1790033                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1790033                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10847                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10847                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          166                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        11013                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         11013                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        11013                       # number of overall misses
system.cpu0.dcache.overall_misses::total        11013                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    301804787                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    301804787                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5342136                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5342136                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    307146923                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    307146923                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    307146923                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    307146923                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1093683                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1093683                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1801046                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1801046                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1801046                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1801046                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009918                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009918                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006115                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006115                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006115                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006115                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27823.802618                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27823.802618                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32181.542169                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32181.542169                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27889.487242                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27889.487242                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27889.487242                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27889.487242                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1190                       # number of writebacks
system.cpu0.dcache.writebacks::total             1190                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6512                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6512                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6626                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6626                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6626                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6626                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4335                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4335                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4387                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4387                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4387                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4387                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     51113632                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     51113632                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1155827                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1155827                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     52269459                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     52269459                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     52269459                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     52269459                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003964                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003964                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002436                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002436                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002436                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002436                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 11790.918570                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11790.918570                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22227.442308                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22227.442308                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 11914.624801                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11914.624801                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 11914.624801                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11914.624801                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.834567                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001675077                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1937475.970986                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.834567                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063837                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.823453                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1503088                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1503088                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1503088                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1503088                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1503088                       # number of overall hits
system.cpu1.icache.overall_hits::total        1503088                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2407551                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2407551                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2407551                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2407551                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2407551                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2407551                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1503141                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1503141                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1503141                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1503141                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1503141                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1503141                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 45425.490566                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45425.490566                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 45425.490566                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45425.490566                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 45425.490566                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45425.490566                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1974115                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1974115                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1974115                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1974115                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1974115                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1974115                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45909.651163                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45909.651163                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45909.651163                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45909.651163                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45909.651163                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45909.651163                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5577                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157707601                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5833                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27037.133722                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.611635                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.388365                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.877389                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.122611                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1047711                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1047711                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       712649                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        712649                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1876                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1876                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1679                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1679                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1760360                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1760360                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1760360                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1760360                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13894                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13894                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          496                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          496                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14390                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14390                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14390                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14390                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    388072641                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    388072641                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     24379542                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     24379542                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    412452183                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    412452183                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    412452183                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    412452183                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1061605                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1061605                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       713145                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       713145                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1679                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1679                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1774750                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1774750                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1774750                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1774750                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013088                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013088                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000696                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000696                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008108                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008108                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008108                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008108                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27930.951562                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27930.951562                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 49152.302419                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 49152.302419                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28662.417165                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28662.417165                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28662.417165                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28662.417165                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2675                       # number of writebacks
system.cpu1.dcache.writebacks::total             2675                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8370                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8370                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          443                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          443                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8813                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8813                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8813                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8813                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5524                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5524                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5577                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5577                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5577                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5577                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     72867343                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     72867343                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1127434                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1127434                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     73994777                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     73994777                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     73994777                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     73994777                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005203                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005203                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003142                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003142                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003142                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003142                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13191.046886                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13191.046886                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21272.339623                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21272.339623                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13267.845975                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13267.845975                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13267.845975                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13267.845975                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
