<profile>

<section name = "Vitis HLS Report for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9'" level="0">
<item name = "Date">Wed Jan  3 23:38:57 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">DynMap</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z035-ffg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.193 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 16131, 20.000 ns, 0.161 ms, 2, 16131, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_497_8_VITIS_LOOP_498_9">0, 16129, 2, 1, 1, 0 ~ 16129, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 73, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 41, -, -</column>
<specialColumn name="Available">1000, 900, 343800, 171900, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln497_fu_192_p2">+, 0, 0, 15, 15, 1</column>
<column name="add_ln499_fu_232_p2">+, 0, 0, 8, 8, 5</column>
<column name="add_ln501_fu_278_p2">+, 0, 0, 8, 8, 1</column>
<column name="i_33_fu_201_p2">+, 0, 0, 7, 7, 1</column>
<column name="j_9_fu_243_p2">+, 0, 0, 7, 7, 1</column>
<column name="icmp_ln497_fu_186_p2">icmp, 0, 0, 6, 15, 15</column>
<column name="icmp_ln498_fu_180_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="icmp_ln499_fu_264_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="select_ln508_1_fu_215_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln508_fu_207_p3">select, 0, 0, 7, 1, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_indvar_flatten13_load">9, 2, 15, 30</column>
<column name="ap_sig_allocacmp_j_8">9, 2, 7, 14</column>
<column name="i_fu_64">9, 2, 7, 14</column>
<column name="inc1313173_fu_72">9, 2, 8, 16</column>
<column name="indvar_flatten13_fu_68">9, 2, 15, 30</column>
<column name="j_fu_60">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="hasItst_fu_76">1, 0, 1, 0</column>
<column name="i_fu_64">7, 0, 7, 0</column>
<column name="inc1313173_fu_72">8, 0, 8, 0</column>
<column name="indvar_flatten13_fu_68">15, 0, 15, 0</column>
<column name="j_fu_60">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9, return value</column>
<column name="conv115123_in">in, 8, ap_none, conv115123_in, scalar</column>
<column name="mul_ln497">in, 15, ap_none, mul_ln497, scalar</column>
<column name="potentialPlacement_AllPreds_address0">out, 8, ap_memory, potentialPlacement_AllPreds, array</column>
<column name="potentialPlacement_AllPreds_ce0">out, 1, ap_memory, potentialPlacement_AllPreds, array</column>
<column name="potentialPlacement_AllPreds_q0">in, 4, ap_memory, potentialPlacement_AllPreds, array</column>
<column name="potentialPlacement_AllPreds_address1">out, 8, ap_memory, potentialPlacement_AllPreds, array</column>
<column name="potentialPlacement_AllPreds_ce1">out, 1, ap_memory, potentialPlacement_AllPreds, array</column>
<column name="potentialPlacement_AllPreds_q1">in, 4, ap_memory, potentialPlacement_AllPreds, array</column>
<column name="intersection_address0">out, 4, ap_memory, intersection, array</column>
<column name="intersection_ce0">out, 1, ap_memory, intersection, array</column>
<column name="intersection_we0">out, 1, ap_memory, intersection, array</column>
<column name="intersection_d0">out, 4, ap_memory, intersection, array</column>
<column name="hasItst_out">out, 1, ap_vld, hasItst_out, pointer</column>
<column name="hasItst_out_ap_vld">out, 1, ap_vld, hasItst_out, pointer</column>
<column name="inc1313173_out">out, 8, ap_vld, inc1313173_out, pointer</column>
<column name="inc1313173_out_ap_vld">out, 1, ap_vld, inc1313173_out, pointer</column>
</table>
</item>
</section>
</profile>
