// Seed: 2830569025
module module_0 (
    input  tri  id_0
    , id_4,
    input  wire id_1,
    output tri  id_2
);
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input tri1 id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    input wand id_6,
    input wand id_7,
    output tri1 id_8,
    input tri0 id_9
    , id_17,
    output wand id_10,
    input uwire id_11,
    output supply1 id_12,
    output wand id_13,
    output wor id_14,
    input supply0 id_15
);
  always @(posedge -1 or posedge -1) id_17 = id_9;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_13
  );
  assign modCall_1.id_1 = 0;
  logic id_18, id_19, id_20;
endmodule
