Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun May 12 17:16:04 2019
| Host         : NVS1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Overkoepelend_timing_summary_routed.rpt -pb Overkoepelend_timing_summary_routed.pb -rpx Overkoepelend_timing_summary_routed.rpx -warn_on_violation
| Design       : Overkoepelend
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 83 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.512        0.000                      0                  173        0.124        0.000                      0                  173        3.000        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_in1                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.512        0.000                      0                  173        0.222        0.000                      0                  173       19.500        0.000                       0                    85  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       35.515        0.000                      0                  173        0.222        0.000                      0                  173       19.500        0.000                       0                    85  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         35.512        0.000                      0                  173        0.124        0.000                      0                  173  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.512        0.000                      0                  173        0.124        0.000                      0                  173  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.512ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/ball_v_motion_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 1.943ns (44.010%)  route 2.472ns (55.990%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.701    -0.839    vga_mapping/clk_out1
    SLICE_X80Y134        FDRE                                         r  vga_mapping/h_pos_ball_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  vga_mapping/h_pos_ball_reg[3]/Q
                         net (fo=12, routed)          1.315     0.994    vga_mapping/h_pos_ball_reg[3]
    SLICE_X77Y135        LUT2 (Prop_lut2_I1_O)        0.124     1.118 r  vga_mapping/ball_v_motion[31]_i_93/O
                         net (fo=1, routed)           0.000     1.118    vga_mapping/ball_v_motion[31]_i_93_n_0
    SLICE_X77Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.650 r  vga_mapping/ball_v_motion_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     1.650    vga_mapping/ball_v_motion_reg[31]_i_66_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.764 r  vga_mapping/ball_v_motion_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.764    vga_mapping/ball_v_motion_reg[31]_i_38_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.878 r  vga_mapping/ball_v_motion_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.878    vga_mapping/ball_v_motion_reg[31]_i_13_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.106 r  vga_mapping/ball_v_motion_reg[31]_i_3/CO[2]
                         net (fo=1, routed)           1.157     3.263    vga_mapping/ball_v_motion34_in
    SLICE_X76Y128        LUT6 (Prop_lut6_I1_O)        0.313     3.576 r  vga_mapping/ball_v_motion[31]_i_1/O
                         net (fo=1, routed)           0.000     3.576    vga_mapping/ball_v_motion[31]_i_1_n_0
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    38.548    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
                         clock pessimism              0.560    39.108    
                         clock uncertainty           -0.098    39.010    
    SLICE_X76Y128        FDRE (Setup_fdre_C_D)        0.077    39.087    vga_mapping/ball_v_motion_reg[31]
  -------------------------------------------------------------------
                         required time                         39.087    
                         arrival time                          -3.576    
  -------------------------------------------------------------------
                         slack                                 35.512    

Slack (MET) :             35.749ns  (required time - arrival time)
  Source:                 vga_mapping/v_pos_ball_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/ball_h_motion_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.899ns (45.699%)  route 2.256ns (54.301%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.684    -0.856    vga_mapping/clk_out1
    SLICE_X77Y122        FDRE                                         r  vga_mapping/v_pos_ball_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  vga_mapping/v_pos_ball_reg[4]/Q
                         net (fo=9, routed)           1.306     0.906    vga_mapping/v_pos_ball_reg[4]
    SLICE_X79Y124        LUT2 (Prop_lut2_I0_O)        0.124     1.030 r  vga_mapping/ball_h_motion[31]_i_101/O
                         net (fo=1, routed)           0.000     1.030    vga_mapping/ball_h_motion[31]_i_101_n_0
    SLICE_X79Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.580 r  vga_mapping/ball_h_motion_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.009     1.589    vga_mapping/ball_h_motion_reg[31]_i_71_n_0
    SLICE_X79Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  vga_mapping/ball_h_motion_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.703    vga_mapping/ball_h_motion_reg[31]_i_43_n_0
    SLICE_X79Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  vga_mapping/ball_h_motion_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.817    vga_mapping/ball_h_motion_reg[31]_i_17_n_0
    SLICE_X79Y127        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.045 r  vga_mapping/ball_h_motion_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.942     2.986    vga_mapping/ball_h_motion2
    SLICE_X79Y134        LUT6 (Prop_lut6_I2_O)        0.313     3.299 r  vga_mapping/ball_h_motion[31]_i_1/O
                         net (fo=1, routed)           0.000     3.299    vga_mapping/ball_h_motion[31]_i_1_n_0
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.578    38.557    vga_mapping/clk_out1
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/C
                         clock pessimism              0.560    39.117    
                         clock uncertainty           -0.098    39.019    
    SLICE_X79Y134        FDRE (Setup_fdre_C_D)        0.029    39.048    vga_mapping/ball_h_motion_reg[31]
  -------------------------------------------------------------------
                         required time                         39.048    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                 35.749    

Slack (MET) :             35.935ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 2.099ns (52.371%)  route 1.909ns (47.629%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 38.549 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.818 r  vga_mapping/v_pos_ball_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.818    vga_mapping/v_pos_ball_reg[23]_i_1_n_0
    SLICE_X77Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.932 r  vga_mapping/v_pos_ball_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.932    vga_mapping/v_pos_ball_reg[27]_i_1_n_0
    SLICE_X77Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.155 r  vga_mapping/v_pos_ball_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.155    vga_mapping/v_pos_ball_reg[31]_i_1_n_7
    SLICE_X77Y129        FDRE                                         r  vga_mapping/v_pos_ball_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.570    38.549    vga_mapping/clk_out1
    SLICE_X77Y129        FDRE                                         r  vga_mapping/v_pos_ball_reg[31]/C
                         clock pessimism              0.576    39.125    
                         clock uncertainty           -0.098    39.027    
    SLICE_X77Y129        FDRE (Setup_fdre_C_D)        0.062    39.089    vga_mapping/v_pos_ball_reg[31]
  -------------------------------------------------------------------
                         required time                         39.089    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                 35.935    

Slack (MET) :             35.938ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 2.096ns (52.335%)  route 1.909ns (47.665%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.818 r  vga_mapping/v_pos_ball_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.818    vga_mapping/v_pos_ball_reg[23]_i_1_n_0
    SLICE_X77Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.152 r  vga_mapping/v_pos_ball_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.152    vga_mapping/v_pos_ball_reg[27]_i_1_n_6
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    38.548    vga_mapping/clk_out1
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[28]/C
                         clock pessimism              0.577    39.125    
                         clock uncertainty           -0.098    39.027    
    SLICE_X77Y128        FDRE (Setup_fdre_C_D)        0.062    39.089    vga_mapping/v_pos_ball_reg[28]
  -------------------------------------------------------------------
                         required time                         39.089    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                 35.938    

Slack (MET) :             35.959ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 2.075ns (52.084%)  route 1.909ns (47.916%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.818 r  vga_mapping/v_pos_ball_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.818    vga_mapping/v_pos_ball_reg[23]_i_1_n_0
    SLICE_X77Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.131 r  vga_mapping/v_pos_ball_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.131    vga_mapping/v_pos_ball_reg[27]_i_1_n_4
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    38.548    vga_mapping/clk_out1
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[30]/C
                         clock pessimism              0.577    39.125    
                         clock uncertainty           -0.098    39.027    
    SLICE_X77Y128        FDRE (Setup_fdre_C_D)        0.062    39.089    vga_mapping/v_pos_ball_reg[30]
  -------------------------------------------------------------------
                         required time                         39.089    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                 35.959    

Slack (MET) :             36.033ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 2.001ns (51.177%)  route 1.909ns (48.823%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.818 r  vga_mapping/v_pos_ball_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.818    vga_mapping/v_pos_ball_reg[23]_i_1_n_0
    SLICE_X77Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.057 r  vga_mapping/v_pos_ball_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.057    vga_mapping/v_pos_ball_reg[27]_i_1_n_5
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    38.548    vga_mapping/clk_out1
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[29]/C
                         clock pessimism              0.577    39.125    
                         clock uncertainty           -0.098    39.027    
    SLICE_X77Y128        FDRE (Setup_fdre_C_D)        0.062    39.089    vga_mapping/v_pos_ball_reg[29]
  -------------------------------------------------------------------
                         required time                         39.089    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                 36.033    

Slack (MET) :             36.049ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.982ns (50.939%)  route 1.909ns (49.061%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 38.546 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.038 r  vga_mapping/v_pos_ball_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.038    vga_mapping/v_pos_ball_reg[23]_i_1_n_6
    SLICE_X77Y127        FDRE                                         r  vga_mapping/v_pos_ball_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.567    38.546    vga_mapping/clk_out1
    SLICE_X77Y127        FDRE                                         r  vga_mapping/v_pos_ball_reg[24]/C
                         clock pessimism              0.576    39.122    
                         clock uncertainty           -0.098    39.024    
    SLICE_X77Y127        FDRE (Setup_fdre_C_D)        0.062    39.086    vga_mapping/v_pos_ball_reg[24]
  -------------------------------------------------------------------
                         required time                         39.086    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 36.049    

Slack (MET) :             36.049ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 1.985ns (50.977%)  route 1.909ns (49.023%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.818 r  vga_mapping/v_pos_ball_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.818    vga_mapping/v_pos_ball_reg[23]_i_1_n_0
    SLICE_X77Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.041 r  vga_mapping/v_pos_ball_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.041    vga_mapping/v_pos_ball_reg[27]_i_1_n_7
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    38.548    vga_mapping/clk_out1
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[27]/C
                         clock pessimism              0.577    39.125    
                         clock uncertainty           -0.098    39.027    
    SLICE_X77Y128        FDRE (Setup_fdre_C_D)        0.062    39.089    vga_mapping/v_pos_ball_reg[27]
  -------------------------------------------------------------------
                         required time                         39.089    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                 36.049    

Slack (MET) :             36.070ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.961ns (50.673%)  route 1.909ns (49.327%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 38.546 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.017 r  vga_mapping/v_pos_ball_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.017    vga_mapping/v_pos_ball_reg[23]_i_1_n_4
    SLICE_X77Y127        FDRE                                         r  vga_mapping/v_pos_ball_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.567    38.546    vga_mapping/clk_out1
    SLICE_X77Y127        FDRE                                         r  vga_mapping/v_pos_ball_reg[26]/C
                         clock pessimism              0.576    39.122    
                         clock uncertainty           -0.098    39.024    
    SLICE_X77Y127        FDRE (Setup_fdre_C_D)        0.062    39.086    vga_mapping/v_pos_ball_reg[26]
  -------------------------------------------------------------------
                         required time                         39.086    
                         arrival time                          -3.017    
  -------------------------------------------------------------------
                         slack                                 36.070    

Slack (MET) :             36.095ns  (required time - arrival time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.766ns (22.839%)  route 2.588ns (77.161%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.697    -0.843    teller/clk_out1
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  teller/v_cnt_reg[1]/Q
                         net (fo=23, routed)          1.391     1.066    teller/v_pos[1]
    SLICE_X84Y131        LUT6 (Prop_lut6_I2_O)        0.124     1.190 f  teller/v_cnt[9]_i_4/O
                         net (fo=1, routed)           0.452     1.642    teller/v_cnt[9]_i_4_n_0
    SLICE_X84Y131        LUT6 (Prop_lut6_I4_O)        0.124     1.766 r  teller/v_cnt[9]_i_1/O
                         net (fo=11, routed)          0.745     2.511    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.576    38.555    teller/clk_out1
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[5]/C
                         clock pessimism              0.577    39.132    
                         clock uncertainty           -0.098    39.034    
    SLICE_X81Y130        FDRE (Setup_fdre_C_R)       -0.429    38.605    teller/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.605    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                 36.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.212ns (62.047%)  route 0.130ns (37.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    teller/clk_out1
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  teller/v_cnt_reg[1]/Q
                         net (fo=23, routed)          0.130    -0.281    teller/v_pos[1]
    SLICE_X81Y131        LUT5 (Prop_lut5_I2_O)        0.048    -0.233 r  teller/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    teller/p_0_in__0[4]
    SLICE_X81Y131        FDRE                                         r  teller/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.814    teller/clk_out1
    SLICE_X81Y131        FDRE                                         r  teller/v_cnt_reg[4]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X81Y131        FDRE (Hold_fdre_C_D)         0.107    -0.455    teller/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    teller/clk_out1
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  teller/v_cnt_reg[1]/Q
                         net (fo=23, routed)          0.130    -0.281    teller/v_pos[1]
    SLICE_X81Y131        LUT4 (Prop_lut4_I0_O)        0.045    -0.236 r  teller/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    teller/p_0_in__0[3]
    SLICE_X81Y131        FDRE                                         r  teller/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.814    teller/clk_out1
    SLICE_X81Y131        FDRE                                         r  teller/v_cnt_reg[3]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X81Y131        FDRE (Hold_fdre_C_D)         0.091    -0.471    teller/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga_mapping/ball_h_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.250ns (58.838%)  route 0.175ns (41.162%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    vga_mapping/clk_out1
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_mapping/ball_h_motion_reg[31]/Q
                         net (fo=58, routed)          0.175    -0.258    vga_mapping/ball_h_motion[31]
    SLICE_X80Y134        LUT2 (Prop_lut2_I0_O)        0.045    -0.213 r  vga_mapping/h_pos_ball[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.213    vga_mapping/h_pos_ball[3]_i_2_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.149 r  vga_mapping/h_pos_ball_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    vga_mapping/h_pos_ball_reg[3]_i_1_n_4
    SLICE_X80Y134        FDRE                                         r  vga_mapping/h_pos_ball_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.861    -0.811    vga_mapping/clk_out1
    SLICE_X80Y134        FDRE                                         r  vga_mapping/h_pos_ball_reg[6]/C
                         clock pessimism              0.275    -0.536    
    SLICE_X80Y134        FDRE (Hold_fdre_C_D)         0.134    -0.402    vga_mapping/h_pos_ball_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_mapping/ball_h_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.251ns (58.659%)  route 0.177ns (41.341%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    vga_mapping/clk_out1
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_mapping/ball_h_motion_reg[31]/Q
                         net (fo=58, routed)          0.177    -0.256    vga_mapping/ball_h_motion[31]
    SLICE_X80Y134        LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  vga_mapping/h_pos_ball[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    vga_mapping/h_pos_ball[3]_i_3_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.146 r  vga_mapping/h_pos_ball_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.146    vga_mapping/h_pos_ball_reg[3]_i_1_n_5
    SLICE_X80Y134        FDRE                                         r  vga_mapping/h_pos_ball_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.861    -0.811    vga_mapping/clk_out1
    SLICE_X80Y134        FDRE                                         r  vga_mapping/h_pos_ball_reg[5]/C
                         clock pessimism              0.275    -0.536    
    SLICE_X80Y134        FDRE (Hold_fdre_C_D)         0.134    -0.402    vga_mapping/h_pos_ball_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_mapping/ball_h_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/ball_h_motion_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    vga_mapping/clk_out1
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_mapping/ball_h_motion_reg[31]/Q
                         net (fo=58, routed)          0.168    -0.265    vga_mapping/ball_h_motion[31]
    SLICE_X79Y134        LUT6 (Prop_lut6_I5_O)        0.045    -0.220 r  vga_mapping/ball_h_motion[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    vga_mapping/ball_h_motion[31]_i_1_n_0
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.860    -0.813    vga_mapping/clk_out1
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/C
                         clock pessimism              0.239    -0.574    
    SLICE_X79Y134        FDRE (Hold_fdre_C_D)         0.091    -0.483    vga_mapping/ball_h_motion_reg[31]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_mapping/v_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.586    -0.578    vga_mapping/clk_out1
    SLICE_X80Y122        FDRE                                         r  vga_mapping/v_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  vga_mapping/v_pos_ball_reg[2]/Q
                         net (fo=12, routed)          0.187    -0.227    vga_mapping/v_pos_ball_reg[2]
    SLICE_X80Y122        LUT1 (Prop_lut1_I0_O)        0.045    -0.182 r  vga_mapping/v_pos_ball[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    vga_mapping/v_pos_ball[2]_i_1_n_0
    SLICE_X80Y122        FDRE                                         r  vga_mapping/v_pos_ball_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.854    -0.818    vga_mapping/clk_out1
    SLICE_X80Y122        FDRE                                         r  vga_mapping/v_pos_ball_reg[2]/C
                         clock pessimism              0.240    -0.578    
    SLICE_X80Y122        FDRE (Hold_fdre_C_D)         0.120    -0.458    vga_mapping/v_pos_ball_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.311%)  route 0.204ns (52.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.588    -0.576    teller/clk_out1
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  teller/v_cnt_reg[6]/Q
                         net (fo=22, routed)          0.204    -0.231    teller/v_pos[6]
    SLICE_X81Y130        LUT3 (Prop_lut3_I1_O)        0.042    -0.189 r  teller/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    teller/p_0_in__0[7]
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.815    teller/clk_out1
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[7]/C
                         clock pessimism              0.239    -0.576    
    SLICE_X81Y130        FDRE (Hold_fdre_C_D)         0.107    -0.469    teller/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.184ns (47.203%)  route 0.206ns (52.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.588    -0.576    teller/clk_out1
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  teller/v_cnt_reg[6]/Q
                         net (fo=22, routed)          0.206    -0.229    teller/v_pos[6]
    SLICE_X81Y130        LUT5 (Prop_lut5_I2_O)        0.043    -0.186 r  teller/v_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    teller/p_0_in__0[9]
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.815    teller/clk_out1
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[9]/C
                         clock pessimism              0.239    -0.576    
    SLICE_X81Y130        FDRE (Hold_fdre_C_D)         0.107    -0.469    teller/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.184ns (46.789%)  route 0.209ns (53.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.594    -0.570    teller/clk_out1
    SLICE_X86Y131        FDRE                                         r  teller/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  teller/h_cnt_reg[1]/Q
                         net (fo=30, routed)          0.209    -0.220    teller/h_pos[1]
    SLICE_X86Y131        LUT5 (Prop_lut5_I2_O)        0.043    -0.177 r  teller/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    teller/p_0_in[4]
    SLICE_X86Y131        FDRE                                         r  teller/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.863    -0.809    teller/clk_out1
    SLICE_X86Y131        FDRE                                         r  teller/h_cnt_reg[4]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X86Y131        FDRE (Hold_fdre_C_D)         0.107    -0.463    teller/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    teller/clk_out1
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  teller/v_cnt_reg[1]/Q
                         net (fo=23, routed)          0.211    -0.200    teller/v_pos[1]
    SLICE_X80Y131        LUT3 (Prop_lut3_I1_O)        0.043    -0.157 r  teller/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    teller/p_0_in__0[2]
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.814    teller/clk_out1
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[2]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X80Y131        FDRE (Hold_fdre_C_D)         0.131    -0.444    teller/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Klokje/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Klokje/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y134    vga_mapping/h_pos_ball_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y134    vga_mapping/h_pos_ball_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y134    vga_mapping/h_pos_ball_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y134    vga_mapping/h_pos_ball_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y135    vga_mapping/h_pos_ball_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y135    vga_mapping/h_pos_ball_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y135    vga_mapping/h_pos_ball_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X77Y127    vga_mapping/v_pos_ball_reg[26]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y131    teller/v_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y131    teller/v_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y131    teller/v_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y131    teller/v_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y131    teller/v_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y122    vga_mapping/v_pos_ball_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y129    vga_mapping/v_pos_ball_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y133    teller/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y134    vga_mapping/ball_h_motion_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y137    vga_mapping/h_pos_ball_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y134    vga_mapping/h_pos_ball_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y134    vga_mapping/h_pos_ball_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y134    vga_mapping/h_pos_ball_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y134    vga_mapping/h_pos_ball_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y135    vga_mapping/h_pos_ball_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y135    vga_mapping/h_pos_ball_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y135    vga_mapping/h_pos_ball_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y127    vga_mapping/v_pos_ball_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y122    vga_mapping/v_pos_ball_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y129    vga_mapping/v_pos_ball_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Klokje/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Klokje/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.515ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/ball_v_motion_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 1.943ns (44.010%)  route 2.472ns (55.990%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.701    -0.839    vga_mapping/clk_out1
    SLICE_X80Y134        FDRE                                         r  vga_mapping/h_pos_ball_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  vga_mapping/h_pos_ball_reg[3]/Q
                         net (fo=12, routed)          1.315     0.994    vga_mapping/h_pos_ball_reg[3]
    SLICE_X77Y135        LUT2 (Prop_lut2_I1_O)        0.124     1.118 r  vga_mapping/ball_v_motion[31]_i_93/O
                         net (fo=1, routed)           0.000     1.118    vga_mapping/ball_v_motion[31]_i_93_n_0
    SLICE_X77Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.650 r  vga_mapping/ball_v_motion_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     1.650    vga_mapping/ball_v_motion_reg[31]_i_66_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.764 r  vga_mapping/ball_v_motion_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.764    vga_mapping/ball_v_motion_reg[31]_i_38_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.878 r  vga_mapping/ball_v_motion_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.878    vga_mapping/ball_v_motion_reg[31]_i_13_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.106 r  vga_mapping/ball_v_motion_reg[31]_i_3/CO[2]
                         net (fo=1, routed)           1.157     3.263    vga_mapping/ball_v_motion34_in
    SLICE_X76Y128        LUT6 (Prop_lut6_I1_O)        0.313     3.576 r  vga_mapping/ball_v_motion[31]_i_1/O
                         net (fo=1, routed)           0.000     3.576    vga_mapping/ball_v_motion[31]_i_1_n_0
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    38.548    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
                         clock pessimism              0.560    39.108    
                         clock uncertainty           -0.094    39.013    
    SLICE_X76Y128        FDRE (Setup_fdre_C_D)        0.077    39.090    vga_mapping/ball_v_motion_reg[31]
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -3.576    
  -------------------------------------------------------------------
                         slack                                 35.515    

Slack (MET) :             35.752ns  (required time - arrival time)
  Source:                 vga_mapping/v_pos_ball_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/ball_h_motion_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.899ns (45.699%)  route 2.256ns (54.301%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.684    -0.856    vga_mapping/clk_out1
    SLICE_X77Y122        FDRE                                         r  vga_mapping/v_pos_ball_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  vga_mapping/v_pos_ball_reg[4]/Q
                         net (fo=9, routed)           1.306     0.906    vga_mapping/v_pos_ball_reg[4]
    SLICE_X79Y124        LUT2 (Prop_lut2_I0_O)        0.124     1.030 r  vga_mapping/ball_h_motion[31]_i_101/O
                         net (fo=1, routed)           0.000     1.030    vga_mapping/ball_h_motion[31]_i_101_n_0
    SLICE_X79Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.580 r  vga_mapping/ball_h_motion_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.009     1.589    vga_mapping/ball_h_motion_reg[31]_i_71_n_0
    SLICE_X79Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  vga_mapping/ball_h_motion_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.703    vga_mapping/ball_h_motion_reg[31]_i_43_n_0
    SLICE_X79Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  vga_mapping/ball_h_motion_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.817    vga_mapping/ball_h_motion_reg[31]_i_17_n_0
    SLICE_X79Y127        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.045 r  vga_mapping/ball_h_motion_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.942     2.986    vga_mapping/ball_h_motion2
    SLICE_X79Y134        LUT6 (Prop_lut6_I2_O)        0.313     3.299 r  vga_mapping/ball_h_motion[31]_i_1/O
                         net (fo=1, routed)           0.000     3.299    vga_mapping/ball_h_motion[31]_i_1_n_0
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.578    38.557    vga_mapping/clk_out1
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/C
                         clock pessimism              0.560    39.117    
                         clock uncertainty           -0.094    39.022    
    SLICE_X79Y134        FDRE (Setup_fdre_C_D)        0.029    39.051    vga_mapping/ball_h_motion_reg[31]
  -------------------------------------------------------------------
                         required time                         39.051    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                 35.752    

Slack (MET) :             35.938ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 2.099ns (52.371%)  route 1.909ns (47.629%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 38.549 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.818 r  vga_mapping/v_pos_ball_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.818    vga_mapping/v_pos_ball_reg[23]_i_1_n_0
    SLICE_X77Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.932 r  vga_mapping/v_pos_ball_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.932    vga_mapping/v_pos_ball_reg[27]_i_1_n_0
    SLICE_X77Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.155 r  vga_mapping/v_pos_ball_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.155    vga_mapping/v_pos_ball_reg[31]_i_1_n_7
    SLICE_X77Y129        FDRE                                         r  vga_mapping/v_pos_ball_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.570    38.549    vga_mapping/clk_out1
    SLICE_X77Y129        FDRE                                         r  vga_mapping/v_pos_ball_reg[31]/C
                         clock pessimism              0.576    39.125    
                         clock uncertainty           -0.094    39.030    
    SLICE_X77Y129        FDRE (Setup_fdre_C_D)        0.062    39.092    vga_mapping/v_pos_ball_reg[31]
  -------------------------------------------------------------------
                         required time                         39.092    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                 35.938    

Slack (MET) :             35.941ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 2.096ns (52.335%)  route 1.909ns (47.665%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.818 r  vga_mapping/v_pos_ball_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.818    vga_mapping/v_pos_ball_reg[23]_i_1_n_0
    SLICE_X77Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.152 r  vga_mapping/v_pos_ball_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.152    vga_mapping/v_pos_ball_reg[27]_i_1_n_6
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    38.548    vga_mapping/clk_out1
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[28]/C
                         clock pessimism              0.577    39.125    
                         clock uncertainty           -0.094    39.030    
    SLICE_X77Y128        FDRE (Setup_fdre_C_D)        0.062    39.092    vga_mapping/v_pos_ball_reg[28]
  -------------------------------------------------------------------
                         required time                         39.092    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                 35.941    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 2.075ns (52.084%)  route 1.909ns (47.916%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.818 r  vga_mapping/v_pos_ball_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.818    vga_mapping/v_pos_ball_reg[23]_i_1_n_0
    SLICE_X77Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.131 r  vga_mapping/v_pos_ball_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.131    vga_mapping/v_pos_ball_reg[27]_i_1_n_4
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    38.548    vga_mapping/clk_out1
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[30]/C
                         clock pessimism              0.577    39.125    
                         clock uncertainty           -0.094    39.030    
    SLICE_X77Y128        FDRE (Setup_fdre_C_D)        0.062    39.092    vga_mapping/v_pos_ball_reg[30]
  -------------------------------------------------------------------
                         required time                         39.092    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             36.036ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 2.001ns (51.177%)  route 1.909ns (48.823%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.818 r  vga_mapping/v_pos_ball_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.818    vga_mapping/v_pos_ball_reg[23]_i_1_n_0
    SLICE_X77Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.057 r  vga_mapping/v_pos_ball_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.057    vga_mapping/v_pos_ball_reg[27]_i_1_n_5
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    38.548    vga_mapping/clk_out1
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[29]/C
                         clock pessimism              0.577    39.125    
                         clock uncertainty           -0.094    39.030    
    SLICE_X77Y128        FDRE (Setup_fdre_C_D)        0.062    39.092    vga_mapping/v_pos_ball_reg[29]
  -------------------------------------------------------------------
                         required time                         39.092    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                 36.036    

Slack (MET) :             36.052ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.982ns (50.939%)  route 1.909ns (49.061%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 38.546 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.038 r  vga_mapping/v_pos_ball_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.038    vga_mapping/v_pos_ball_reg[23]_i_1_n_6
    SLICE_X77Y127        FDRE                                         r  vga_mapping/v_pos_ball_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.567    38.546    vga_mapping/clk_out1
    SLICE_X77Y127        FDRE                                         r  vga_mapping/v_pos_ball_reg[24]/C
                         clock pessimism              0.576    39.122    
                         clock uncertainty           -0.094    39.027    
    SLICE_X77Y127        FDRE (Setup_fdre_C_D)        0.062    39.089    vga_mapping/v_pos_ball_reg[24]
  -------------------------------------------------------------------
                         required time                         39.089    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 36.052    

Slack (MET) :             36.052ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 1.985ns (50.977%)  route 1.909ns (49.023%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.818 r  vga_mapping/v_pos_ball_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.818    vga_mapping/v_pos_ball_reg[23]_i_1_n_0
    SLICE_X77Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.041 r  vga_mapping/v_pos_ball_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.041    vga_mapping/v_pos_ball_reg[27]_i_1_n_7
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    38.548    vga_mapping/clk_out1
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[27]/C
                         clock pessimism              0.577    39.125    
                         clock uncertainty           -0.094    39.030    
    SLICE_X77Y128        FDRE (Setup_fdre_C_D)        0.062    39.092    vga_mapping/v_pos_ball_reg[27]
  -------------------------------------------------------------------
                         required time                         39.092    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                 36.052    

Slack (MET) :             36.073ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.961ns (50.673%)  route 1.909ns (49.327%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 38.546 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.017 r  vga_mapping/v_pos_ball_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.017    vga_mapping/v_pos_ball_reg[23]_i_1_n_4
    SLICE_X77Y127        FDRE                                         r  vga_mapping/v_pos_ball_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.567    38.546    vga_mapping/clk_out1
    SLICE_X77Y127        FDRE                                         r  vga_mapping/v_pos_ball_reg[26]/C
                         clock pessimism              0.576    39.122    
                         clock uncertainty           -0.094    39.027    
    SLICE_X77Y127        FDRE (Setup_fdre_C_D)        0.062    39.089    vga_mapping/v_pos_ball_reg[26]
  -------------------------------------------------------------------
                         required time                         39.089    
                         arrival time                          -3.017    
  -------------------------------------------------------------------
                         slack                                 36.073    

Slack (MET) :             36.098ns  (required time - arrival time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.766ns (22.839%)  route 2.588ns (77.161%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.697    -0.843    teller/clk_out1
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  teller/v_cnt_reg[1]/Q
                         net (fo=23, routed)          1.391     1.066    teller/v_pos[1]
    SLICE_X84Y131        LUT6 (Prop_lut6_I2_O)        0.124     1.190 f  teller/v_cnt[9]_i_4/O
                         net (fo=1, routed)           0.452     1.642    teller/v_cnt[9]_i_4_n_0
    SLICE_X84Y131        LUT6 (Prop_lut6_I4_O)        0.124     1.766 r  teller/v_cnt[9]_i_1/O
                         net (fo=11, routed)          0.745     2.511    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.576    38.555    teller/clk_out1
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[5]/C
                         clock pessimism              0.577    39.132    
                         clock uncertainty           -0.094    39.037    
    SLICE_X81Y130        FDRE (Setup_fdre_C_R)       -0.429    38.608    teller/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.608    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                 36.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.212ns (62.047%)  route 0.130ns (37.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    teller/clk_out1
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  teller/v_cnt_reg[1]/Q
                         net (fo=23, routed)          0.130    -0.281    teller/v_pos[1]
    SLICE_X81Y131        LUT5 (Prop_lut5_I2_O)        0.048    -0.233 r  teller/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    teller/p_0_in__0[4]
    SLICE_X81Y131        FDRE                                         r  teller/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.814    teller/clk_out1
    SLICE_X81Y131        FDRE                                         r  teller/v_cnt_reg[4]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X81Y131        FDRE (Hold_fdre_C_D)         0.107    -0.455    teller/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    teller/clk_out1
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  teller/v_cnt_reg[1]/Q
                         net (fo=23, routed)          0.130    -0.281    teller/v_pos[1]
    SLICE_X81Y131        LUT4 (Prop_lut4_I0_O)        0.045    -0.236 r  teller/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    teller/p_0_in__0[3]
    SLICE_X81Y131        FDRE                                         r  teller/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.814    teller/clk_out1
    SLICE_X81Y131        FDRE                                         r  teller/v_cnt_reg[3]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X81Y131        FDRE (Hold_fdre_C_D)         0.091    -0.471    teller/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga_mapping/ball_h_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.250ns (58.838%)  route 0.175ns (41.162%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    vga_mapping/clk_out1
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_mapping/ball_h_motion_reg[31]/Q
                         net (fo=58, routed)          0.175    -0.258    vga_mapping/ball_h_motion[31]
    SLICE_X80Y134        LUT2 (Prop_lut2_I0_O)        0.045    -0.213 r  vga_mapping/h_pos_ball[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.213    vga_mapping/h_pos_ball[3]_i_2_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.149 r  vga_mapping/h_pos_ball_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    vga_mapping/h_pos_ball_reg[3]_i_1_n_4
    SLICE_X80Y134        FDRE                                         r  vga_mapping/h_pos_ball_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.861    -0.811    vga_mapping/clk_out1
    SLICE_X80Y134        FDRE                                         r  vga_mapping/h_pos_ball_reg[6]/C
                         clock pessimism              0.275    -0.536    
    SLICE_X80Y134        FDRE (Hold_fdre_C_D)         0.134    -0.402    vga_mapping/h_pos_ball_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_mapping/ball_h_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.251ns (58.659%)  route 0.177ns (41.341%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    vga_mapping/clk_out1
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_mapping/ball_h_motion_reg[31]/Q
                         net (fo=58, routed)          0.177    -0.256    vga_mapping/ball_h_motion[31]
    SLICE_X80Y134        LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  vga_mapping/h_pos_ball[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    vga_mapping/h_pos_ball[3]_i_3_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.146 r  vga_mapping/h_pos_ball_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.146    vga_mapping/h_pos_ball_reg[3]_i_1_n_5
    SLICE_X80Y134        FDRE                                         r  vga_mapping/h_pos_ball_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.861    -0.811    vga_mapping/clk_out1
    SLICE_X80Y134        FDRE                                         r  vga_mapping/h_pos_ball_reg[5]/C
                         clock pessimism              0.275    -0.536    
    SLICE_X80Y134        FDRE (Hold_fdre_C_D)         0.134    -0.402    vga_mapping/h_pos_ball_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_mapping/ball_h_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/ball_h_motion_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    vga_mapping/clk_out1
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_mapping/ball_h_motion_reg[31]/Q
                         net (fo=58, routed)          0.168    -0.265    vga_mapping/ball_h_motion[31]
    SLICE_X79Y134        LUT6 (Prop_lut6_I5_O)        0.045    -0.220 r  vga_mapping/ball_h_motion[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    vga_mapping/ball_h_motion[31]_i_1_n_0
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.860    -0.813    vga_mapping/clk_out1
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/C
                         clock pessimism              0.239    -0.574    
    SLICE_X79Y134        FDRE (Hold_fdre_C_D)         0.091    -0.483    vga_mapping/ball_h_motion_reg[31]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_mapping/v_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.586    -0.578    vga_mapping/clk_out1
    SLICE_X80Y122        FDRE                                         r  vga_mapping/v_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  vga_mapping/v_pos_ball_reg[2]/Q
                         net (fo=12, routed)          0.187    -0.227    vga_mapping/v_pos_ball_reg[2]
    SLICE_X80Y122        LUT1 (Prop_lut1_I0_O)        0.045    -0.182 r  vga_mapping/v_pos_ball[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    vga_mapping/v_pos_ball[2]_i_1_n_0
    SLICE_X80Y122        FDRE                                         r  vga_mapping/v_pos_ball_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.854    -0.818    vga_mapping/clk_out1
    SLICE_X80Y122        FDRE                                         r  vga_mapping/v_pos_ball_reg[2]/C
                         clock pessimism              0.240    -0.578    
    SLICE_X80Y122        FDRE (Hold_fdre_C_D)         0.120    -0.458    vga_mapping/v_pos_ball_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.311%)  route 0.204ns (52.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.588    -0.576    teller/clk_out1
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  teller/v_cnt_reg[6]/Q
                         net (fo=22, routed)          0.204    -0.231    teller/v_pos[6]
    SLICE_X81Y130        LUT3 (Prop_lut3_I1_O)        0.042    -0.189 r  teller/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    teller/p_0_in__0[7]
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.815    teller/clk_out1
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[7]/C
                         clock pessimism              0.239    -0.576    
    SLICE_X81Y130        FDRE (Hold_fdre_C_D)         0.107    -0.469    teller/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.184ns (47.203%)  route 0.206ns (52.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.588    -0.576    teller/clk_out1
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  teller/v_cnt_reg[6]/Q
                         net (fo=22, routed)          0.206    -0.229    teller/v_pos[6]
    SLICE_X81Y130        LUT5 (Prop_lut5_I2_O)        0.043    -0.186 r  teller/v_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    teller/p_0_in__0[9]
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.815    teller/clk_out1
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[9]/C
                         clock pessimism              0.239    -0.576    
    SLICE_X81Y130        FDRE (Hold_fdre_C_D)         0.107    -0.469    teller/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.184ns (46.789%)  route 0.209ns (53.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.594    -0.570    teller/clk_out1
    SLICE_X86Y131        FDRE                                         r  teller/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  teller/h_cnt_reg[1]/Q
                         net (fo=30, routed)          0.209    -0.220    teller/h_pos[1]
    SLICE_X86Y131        LUT5 (Prop_lut5_I2_O)        0.043    -0.177 r  teller/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    teller/p_0_in[4]
    SLICE_X86Y131        FDRE                                         r  teller/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.863    -0.809    teller/clk_out1
    SLICE_X86Y131        FDRE                                         r  teller/h_cnt_reg[4]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X86Y131        FDRE (Hold_fdre_C_D)         0.107    -0.463    teller/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    teller/clk_out1
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  teller/v_cnt_reg[1]/Q
                         net (fo=23, routed)          0.211    -0.200    teller/v_pos[1]
    SLICE_X80Y131        LUT3 (Prop_lut3_I1_O)        0.043    -0.157 r  teller/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    teller/p_0_in__0[2]
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.814    teller/clk_out1
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[2]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X80Y131        FDRE (Hold_fdre_C_D)         0.131    -0.444    teller/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Klokje/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Klokje/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y134    vga_mapping/h_pos_ball_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y134    vga_mapping/h_pos_ball_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y134    vga_mapping/h_pos_ball_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y134    vga_mapping/h_pos_ball_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y135    vga_mapping/h_pos_ball_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y135    vga_mapping/h_pos_ball_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y135    vga_mapping/h_pos_ball_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X77Y127    vga_mapping/v_pos_ball_reg[26]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y131    teller/v_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y131    teller/v_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y131    teller/v_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y131    teller/v_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y131    teller/v_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y122    vga_mapping/v_pos_ball_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y129    vga_mapping/v_pos_ball_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y133    teller/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y134    vga_mapping/ball_h_motion_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y137    vga_mapping/h_pos_ball_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y134    vga_mapping/h_pos_ball_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y134    vga_mapping/h_pos_ball_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y134    vga_mapping/h_pos_ball_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y134    vga_mapping/h_pos_ball_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y135    vga_mapping/h_pos_ball_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y135    vga_mapping/h_pos_ball_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y135    vga_mapping/h_pos_ball_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y127    vga_mapping/v_pos_ball_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y122    vga_mapping/v_pos_ball_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y129    vga_mapping/v_pos_ball_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Klokje/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Klokje/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.512ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/ball_v_motion_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 1.943ns (44.010%)  route 2.472ns (55.990%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.701    -0.839    vga_mapping/clk_out1
    SLICE_X80Y134        FDRE                                         r  vga_mapping/h_pos_ball_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  vga_mapping/h_pos_ball_reg[3]/Q
                         net (fo=12, routed)          1.315     0.994    vga_mapping/h_pos_ball_reg[3]
    SLICE_X77Y135        LUT2 (Prop_lut2_I1_O)        0.124     1.118 r  vga_mapping/ball_v_motion[31]_i_93/O
                         net (fo=1, routed)           0.000     1.118    vga_mapping/ball_v_motion[31]_i_93_n_0
    SLICE_X77Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.650 r  vga_mapping/ball_v_motion_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     1.650    vga_mapping/ball_v_motion_reg[31]_i_66_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.764 r  vga_mapping/ball_v_motion_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.764    vga_mapping/ball_v_motion_reg[31]_i_38_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.878 r  vga_mapping/ball_v_motion_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.878    vga_mapping/ball_v_motion_reg[31]_i_13_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.106 r  vga_mapping/ball_v_motion_reg[31]_i_3/CO[2]
                         net (fo=1, routed)           1.157     3.263    vga_mapping/ball_v_motion34_in
    SLICE_X76Y128        LUT6 (Prop_lut6_I1_O)        0.313     3.576 r  vga_mapping/ball_v_motion[31]_i_1/O
                         net (fo=1, routed)           0.000     3.576    vga_mapping/ball_v_motion[31]_i_1_n_0
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    38.548    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
                         clock pessimism              0.560    39.108    
                         clock uncertainty           -0.098    39.010    
    SLICE_X76Y128        FDRE (Setup_fdre_C_D)        0.077    39.087    vga_mapping/ball_v_motion_reg[31]
  -------------------------------------------------------------------
                         required time                         39.087    
                         arrival time                          -3.576    
  -------------------------------------------------------------------
                         slack                                 35.512    

Slack (MET) :             35.749ns  (required time - arrival time)
  Source:                 vga_mapping/v_pos_ball_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/ball_h_motion_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.899ns (45.699%)  route 2.256ns (54.301%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.684    -0.856    vga_mapping/clk_out1
    SLICE_X77Y122        FDRE                                         r  vga_mapping/v_pos_ball_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  vga_mapping/v_pos_ball_reg[4]/Q
                         net (fo=9, routed)           1.306     0.906    vga_mapping/v_pos_ball_reg[4]
    SLICE_X79Y124        LUT2 (Prop_lut2_I0_O)        0.124     1.030 r  vga_mapping/ball_h_motion[31]_i_101/O
                         net (fo=1, routed)           0.000     1.030    vga_mapping/ball_h_motion[31]_i_101_n_0
    SLICE_X79Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.580 r  vga_mapping/ball_h_motion_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.009     1.589    vga_mapping/ball_h_motion_reg[31]_i_71_n_0
    SLICE_X79Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  vga_mapping/ball_h_motion_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.703    vga_mapping/ball_h_motion_reg[31]_i_43_n_0
    SLICE_X79Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  vga_mapping/ball_h_motion_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.817    vga_mapping/ball_h_motion_reg[31]_i_17_n_0
    SLICE_X79Y127        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.045 r  vga_mapping/ball_h_motion_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.942     2.986    vga_mapping/ball_h_motion2
    SLICE_X79Y134        LUT6 (Prop_lut6_I2_O)        0.313     3.299 r  vga_mapping/ball_h_motion[31]_i_1/O
                         net (fo=1, routed)           0.000     3.299    vga_mapping/ball_h_motion[31]_i_1_n_0
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.578    38.557    vga_mapping/clk_out1
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/C
                         clock pessimism              0.560    39.117    
                         clock uncertainty           -0.098    39.019    
    SLICE_X79Y134        FDRE (Setup_fdre_C_D)        0.029    39.048    vga_mapping/ball_h_motion_reg[31]
  -------------------------------------------------------------------
                         required time                         39.048    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                 35.749    

Slack (MET) :             35.935ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 2.099ns (52.371%)  route 1.909ns (47.629%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 38.549 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.818 r  vga_mapping/v_pos_ball_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.818    vga_mapping/v_pos_ball_reg[23]_i_1_n_0
    SLICE_X77Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.932 r  vga_mapping/v_pos_ball_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.932    vga_mapping/v_pos_ball_reg[27]_i_1_n_0
    SLICE_X77Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.155 r  vga_mapping/v_pos_ball_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.155    vga_mapping/v_pos_ball_reg[31]_i_1_n_7
    SLICE_X77Y129        FDRE                                         r  vga_mapping/v_pos_ball_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.570    38.549    vga_mapping/clk_out1
    SLICE_X77Y129        FDRE                                         r  vga_mapping/v_pos_ball_reg[31]/C
                         clock pessimism              0.576    39.125    
                         clock uncertainty           -0.098    39.027    
    SLICE_X77Y129        FDRE (Setup_fdre_C_D)        0.062    39.089    vga_mapping/v_pos_ball_reg[31]
  -------------------------------------------------------------------
                         required time                         39.089    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                 35.935    

Slack (MET) :             35.938ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 2.096ns (52.335%)  route 1.909ns (47.665%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.818 r  vga_mapping/v_pos_ball_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.818    vga_mapping/v_pos_ball_reg[23]_i_1_n_0
    SLICE_X77Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.152 r  vga_mapping/v_pos_ball_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.152    vga_mapping/v_pos_ball_reg[27]_i_1_n_6
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    38.548    vga_mapping/clk_out1
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[28]/C
                         clock pessimism              0.577    39.125    
                         clock uncertainty           -0.098    39.027    
    SLICE_X77Y128        FDRE (Setup_fdre_C_D)        0.062    39.089    vga_mapping/v_pos_ball_reg[28]
  -------------------------------------------------------------------
                         required time                         39.089    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                 35.938    

Slack (MET) :             35.959ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 2.075ns (52.084%)  route 1.909ns (47.916%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.818 r  vga_mapping/v_pos_ball_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.818    vga_mapping/v_pos_ball_reg[23]_i_1_n_0
    SLICE_X77Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.131 r  vga_mapping/v_pos_ball_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.131    vga_mapping/v_pos_ball_reg[27]_i_1_n_4
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    38.548    vga_mapping/clk_out1
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[30]/C
                         clock pessimism              0.577    39.125    
                         clock uncertainty           -0.098    39.027    
    SLICE_X77Y128        FDRE (Setup_fdre_C_D)        0.062    39.089    vga_mapping/v_pos_ball_reg[30]
  -------------------------------------------------------------------
                         required time                         39.089    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                 35.959    

Slack (MET) :             36.033ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 2.001ns (51.177%)  route 1.909ns (48.823%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.818 r  vga_mapping/v_pos_ball_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.818    vga_mapping/v_pos_ball_reg[23]_i_1_n_0
    SLICE_X77Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.057 r  vga_mapping/v_pos_ball_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.057    vga_mapping/v_pos_ball_reg[27]_i_1_n_5
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    38.548    vga_mapping/clk_out1
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[29]/C
                         clock pessimism              0.577    39.125    
                         clock uncertainty           -0.098    39.027    
    SLICE_X77Y128        FDRE (Setup_fdre_C_D)        0.062    39.089    vga_mapping/v_pos_ball_reg[29]
  -------------------------------------------------------------------
                         required time                         39.089    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                 36.033    

Slack (MET) :             36.049ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.982ns (50.939%)  route 1.909ns (49.061%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 38.546 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.038 r  vga_mapping/v_pos_ball_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.038    vga_mapping/v_pos_ball_reg[23]_i_1_n_6
    SLICE_X77Y127        FDRE                                         r  vga_mapping/v_pos_ball_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.567    38.546    vga_mapping/clk_out1
    SLICE_X77Y127        FDRE                                         r  vga_mapping/v_pos_ball_reg[24]/C
                         clock pessimism              0.576    39.122    
                         clock uncertainty           -0.098    39.024    
    SLICE_X77Y127        FDRE (Setup_fdre_C_D)        0.062    39.086    vga_mapping/v_pos_ball_reg[24]
  -------------------------------------------------------------------
                         required time                         39.086    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 36.049    

Slack (MET) :             36.049ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 1.985ns (50.977%)  route 1.909ns (49.023%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.818 r  vga_mapping/v_pos_ball_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.818    vga_mapping/v_pos_ball_reg[23]_i_1_n_0
    SLICE_X77Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.041 r  vga_mapping/v_pos_ball_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.041    vga_mapping/v_pos_ball_reg[27]_i_1_n_7
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    38.548    vga_mapping/clk_out1
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[27]/C
                         clock pessimism              0.577    39.125    
                         clock uncertainty           -0.098    39.027    
    SLICE_X77Y128        FDRE (Setup_fdre_C_D)        0.062    39.089    vga_mapping/v_pos_ball_reg[27]
  -------------------------------------------------------------------
                         required time                         39.089    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                 36.049    

Slack (MET) :             36.070ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.961ns (50.673%)  route 1.909ns (49.327%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 38.546 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.017 r  vga_mapping/v_pos_ball_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.017    vga_mapping/v_pos_ball_reg[23]_i_1_n_4
    SLICE_X77Y127        FDRE                                         r  vga_mapping/v_pos_ball_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.567    38.546    vga_mapping/clk_out1
    SLICE_X77Y127        FDRE                                         r  vga_mapping/v_pos_ball_reg[26]/C
                         clock pessimism              0.576    39.122    
                         clock uncertainty           -0.098    39.024    
    SLICE_X77Y127        FDRE (Setup_fdre_C_D)        0.062    39.086    vga_mapping/v_pos_ball_reg[26]
  -------------------------------------------------------------------
                         required time                         39.086    
                         arrival time                          -3.017    
  -------------------------------------------------------------------
                         slack                                 36.070    

Slack (MET) :             36.095ns  (required time - arrival time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.766ns (22.839%)  route 2.588ns (77.161%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.697    -0.843    teller/clk_out1
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  teller/v_cnt_reg[1]/Q
                         net (fo=23, routed)          1.391     1.066    teller/v_pos[1]
    SLICE_X84Y131        LUT6 (Prop_lut6_I2_O)        0.124     1.190 f  teller/v_cnt[9]_i_4/O
                         net (fo=1, routed)           0.452     1.642    teller/v_cnt[9]_i_4_n_0
    SLICE_X84Y131        LUT6 (Prop_lut6_I4_O)        0.124     1.766 r  teller/v_cnt[9]_i_1/O
                         net (fo=11, routed)          0.745     2.511    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.576    38.555    teller/clk_out1
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[5]/C
                         clock pessimism              0.577    39.132    
                         clock uncertainty           -0.098    39.034    
    SLICE_X81Y130        FDRE (Setup_fdre_C_R)       -0.429    38.605    teller/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.605    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                 36.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.212ns (62.047%)  route 0.130ns (37.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    teller/clk_out1
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  teller/v_cnt_reg[1]/Q
                         net (fo=23, routed)          0.130    -0.281    teller/v_pos[1]
    SLICE_X81Y131        LUT5 (Prop_lut5_I2_O)        0.048    -0.233 r  teller/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    teller/p_0_in__0[4]
    SLICE_X81Y131        FDRE                                         r  teller/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.814    teller/clk_out1
    SLICE_X81Y131        FDRE                                         r  teller/v_cnt_reg[4]/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.098    -0.465    
    SLICE_X81Y131        FDRE (Hold_fdre_C_D)         0.107    -0.358    teller/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    teller/clk_out1
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  teller/v_cnt_reg[1]/Q
                         net (fo=23, routed)          0.130    -0.281    teller/v_pos[1]
    SLICE_X81Y131        LUT4 (Prop_lut4_I0_O)        0.045    -0.236 r  teller/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    teller/p_0_in__0[3]
    SLICE_X81Y131        FDRE                                         r  teller/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.814    teller/clk_out1
    SLICE_X81Y131        FDRE                                         r  teller/v_cnt_reg[3]/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.098    -0.465    
    SLICE_X81Y131        FDRE (Hold_fdre_C_D)         0.091    -0.374    teller/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga_mapping/ball_h_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.250ns (58.838%)  route 0.175ns (41.162%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    vga_mapping/clk_out1
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_mapping/ball_h_motion_reg[31]/Q
                         net (fo=58, routed)          0.175    -0.258    vga_mapping/ball_h_motion[31]
    SLICE_X80Y134        LUT2 (Prop_lut2_I0_O)        0.045    -0.213 r  vga_mapping/h_pos_ball[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.213    vga_mapping/h_pos_ball[3]_i_2_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.149 r  vga_mapping/h_pos_ball_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    vga_mapping/h_pos_ball_reg[3]_i_1_n_4
    SLICE_X80Y134        FDRE                                         r  vga_mapping/h_pos_ball_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.861    -0.811    vga_mapping/clk_out1
    SLICE_X80Y134        FDRE                                         r  vga_mapping/h_pos_ball_reg[6]/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.098    -0.439    
    SLICE_X80Y134        FDRE (Hold_fdre_C_D)         0.134    -0.305    vga_mapping/h_pos_ball_reg[6]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vga_mapping/ball_h_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.251ns (58.659%)  route 0.177ns (41.341%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    vga_mapping/clk_out1
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_mapping/ball_h_motion_reg[31]/Q
                         net (fo=58, routed)          0.177    -0.256    vga_mapping/ball_h_motion[31]
    SLICE_X80Y134        LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  vga_mapping/h_pos_ball[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    vga_mapping/h_pos_ball[3]_i_3_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.146 r  vga_mapping/h_pos_ball_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.146    vga_mapping/h_pos_ball_reg[3]_i_1_n_5
    SLICE_X80Y134        FDRE                                         r  vga_mapping/h_pos_ball_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.861    -0.811    vga_mapping/clk_out1
    SLICE_X80Y134        FDRE                                         r  vga_mapping/h_pos_ball_reg[5]/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.098    -0.439    
    SLICE_X80Y134        FDRE (Hold_fdre_C_D)         0.134    -0.305    vga_mapping/h_pos_ball_reg[5]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga_mapping/ball_h_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/ball_h_motion_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    vga_mapping/clk_out1
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_mapping/ball_h_motion_reg[31]/Q
                         net (fo=58, routed)          0.168    -0.265    vga_mapping/ball_h_motion[31]
    SLICE_X79Y134        LUT6 (Prop_lut6_I5_O)        0.045    -0.220 r  vga_mapping/ball_h_motion[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    vga_mapping/ball_h_motion[31]_i_1_n_0
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.860    -0.813    vga_mapping/clk_out1
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/C
                         clock pessimism              0.239    -0.574    
                         clock uncertainty            0.098    -0.477    
    SLICE_X79Y134        FDRE (Hold_fdre_C_D)         0.091    -0.386    vga_mapping/ball_h_motion_reg[31]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_mapping/v_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.586    -0.578    vga_mapping/clk_out1
    SLICE_X80Y122        FDRE                                         r  vga_mapping/v_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  vga_mapping/v_pos_ball_reg[2]/Q
                         net (fo=12, routed)          0.187    -0.227    vga_mapping/v_pos_ball_reg[2]
    SLICE_X80Y122        LUT1 (Prop_lut1_I0_O)        0.045    -0.182 r  vga_mapping/v_pos_ball[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    vga_mapping/v_pos_ball[2]_i_1_n_0
    SLICE_X80Y122        FDRE                                         r  vga_mapping/v_pos_ball_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.854    -0.818    vga_mapping/clk_out1
    SLICE_X80Y122        FDRE                                         r  vga_mapping/v_pos_ball_reg[2]/C
                         clock pessimism              0.240    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X80Y122        FDRE (Hold_fdre_C_D)         0.120    -0.361    vga_mapping/v_pos_ball_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.311%)  route 0.204ns (52.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.588    -0.576    teller/clk_out1
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  teller/v_cnt_reg[6]/Q
                         net (fo=22, routed)          0.204    -0.231    teller/v_pos[6]
    SLICE_X81Y130        LUT3 (Prop_lut3_I1_O)        0.042    -0.189 r  teller/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    teller/p_0_in__0[7]
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.815    teller/clk_out1
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[7]/C
                         clock pessimism              0.239    -0.576    
                         clock uncertainty            0.098    -0.479    
    SLICE_X81Y130        FDRE (Hold_fdre_C_D)         0.107    -0.372    teller/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.184ns (47.203%)  route 0.206ns (52.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.588    -0.576    teller/clk_out1
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  teller/v_cnt_reg[6]/Q
                         net (fo=22, routed)          0.206    -0.229    teller/v_pos[6]
    SLICE_X81Y130        LUT5 (Prop_lut5_I2_O)        0.043    -0.186 r  teller/v_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    teller/p_0_in__0[9]
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.815    teller/clk_out1
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[9]/C
                         clock pessimism              0.239    -0.576    
                         clock uncertainty            0.098    -0.479    
    SLICE_X81Y130        FDRE (Hold_fdre_C_D)         0.107    -0.372    teller/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.184ns (46.789%)  route 0.209ns (53.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.594    -0.570    teller/clk_out1
    SLICE_X86Y131        FDRE                                         r  teller/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  teller/h_cnt_reg[1]/Q
                         net (fo=30, routed)          0.209    -0.220    teller/h_pos[1]
    SLICE_X86Y131        LUT5 (Prop_lut5_I2_O)        0.043    -0.177 r  teller/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    teller/p_0_in[4]
    SLICE_X86Y131        FDRE                                         r  teller/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.863    -0.809    teller/clk_out1
    SLICE_X86Y131        FDRE                                         r  teller/h_cnt_reg[4]/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.098    -0.473    
    SLICE_X86Y131        FDRE (Hold_fdre_C_D)         0.107    -0.366    teller/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    teller/clk_out1
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  teller/v_cnt_reg[1]/Q
                         net (fo=23, routed)          0.211    -0.200    teller/v_pos[1]
    SLICE_X80Y131        LUT3 (Prop_lut3_I1_O)        0.043    -0.157 r  teller/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    teller/p_0_in__0[2]
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.814    teller/clk_out1
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[2]/C
                         clock pessimism              0.239    -0.575    
                         clock uncertainty            0.098    -0.478    
    SLICE_X80Y131        FDRE (Hold_fdre_C_D)         0.131    -0.347    teller/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.512ns  (required time - arrival time)
  Source:                 vga_mapping/h_pos_ball_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/ball_v_motion_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 1.943ns (44.010%)  route 2.472ns (55.990%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.701    -0.839    vga_mapping/clk_out1
    SLICE_X80Y134        FDRE                                         r  vga_mapping/h_pos_ball_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  vga_mapping/h_pos_ball_reg[3]/Q
                         net (fo=12, routed)          1.315     0.994    vga_mapping/h_pos_ball_reg[3]
    SLICE_X77Y135        LUT2 (Prop_lut2_I1_O)        0.124     1.118 r  vga_mapping/ball_v_motion[31]_i_93/O
                         net (fo=1, routed)           0.000     1.118    vga_mapping/ball_v_motion[31]_i_93_n_0
    SLICE_X77Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.650 r  vga_mapping/ball_v_motion_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000     1.650    vga_mapping/ball_v_motion_reg[31]_i_66_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.764 r  vga_mapping/ball_v_motion_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.764    vga_mapping/ball_v_motion_reg[31]_i_38_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.878 r  vga_mapping/ball_v_motion_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.878    vga_mapping/ball_v_motion_reg[31]_i_13_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.106 r  vga_mapping/ball_v_motion_reg[31]_i_3/CO[2]
                         net (fo=1, routed)           1.157     3.263    vga_mapping/ball_v_motion34_in
    SLICE_X76Y128        LUT6 (Prop_lut6_I1_O)        0.313     3.576 r  vga_mapping/ball_v_motion[31]_i_1/O
                         net (fo=1, routed)           0.000     3.576    vga_mapping/ball_v_motion[31]_i_1_n_0
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    38.548    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
                         clock pessimism              0.560    39.108    
                         clock uncertainty           -0.098    39.010    
    SLICE_X76Y128        FDRE (Setup_fdre_C_D)        0.077    39.087    vga_mapping/ball_v_motion_reg[31]
  -------------------------------------------------------------------
                         required time                         39.087    
                         arrival time                          -3.576    
  -------------------------------------------------------------------
                         slack                                 35.512    

Slack (MET) :             35.749ns  (required time - arrival time)
  Source:                 vga_mapping/v_pos_ball_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/ball_h_motion_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.899ns (45.699%)  route 2.256ns (54.301%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.684    -0.856    vga_mapping/clk_out1
    SLICE_X77Y122        FDRE                                         r  vga_mapping/v_pos_ball_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  vga_mapping/v_pos_ball_reg[4]/Q
                         net (fo=9, routed)           1.306     0.906    vga_mapping/v_pos_ball_reg[4]
    SLICE_X79Y124        LUT2 (Prop_lut2_I0_O)        0.124     1.030 r  vga_mapping/ball_h_motion[31]_i_101/O
                         net (fo=1, routed)           0.000     1.030    vga_mapping/ball_h_motion[31]_i_101_n_0
    SLICE_X79Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.580 r  vga_mapping/ball_h_motion_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.009     1.589    vga_mapping/ball_h_motion_reg[31]_i_71_n_0
    SLICE_X79Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  vga_mapping/ball_h_motion_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.703    vga_mapping/ball_h_motion_reg[31]_i_43_n_0
    SLICE_X79Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  vga_mapping/ball_h_motion_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.817    vga_mapping/ball_h_motion_reg[31]_i_17_n_0
    SLICE_X79Y127        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.045 r  vga_mapping/ball_h_motion_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.942     2.986    vga_mapping/ball_h_motion2
    SLICE_X79Y134        LUT6 (Prop_lut6_I2_O)        0.313     3.299 r  vga_mapping/ball_h_motion[31]_i_1/O
                         net (fo=1, routed)           0.000     3.299    vga_mapping/ball_h_motion[31]_i_1_n_0
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.578    38.557    vga_mapping/clk_out1
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/C
                         clock pessimism              0.560    39.117    
                         clock uncertainty           -0.098    39.019    
    SLICE_X79Y134        FDRE (Setup_fdre_C_D)        0.029    39.048    vga_mapping/ball_h_motion_reg[31]
  -------------------------------------------------------------------
                         required time                         39.048    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                 35.749    

Slack (MET) :             35.935ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 2.099ns (52.371%)  route 1.909ns (47.629%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 38.549 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.818 r  vga_mapping/v_pos_ball_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.818    vga_mapping/v_pos_ball_reg[23]_i_1_n_0
    SLICE_X77Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.932 r  vga_mapping/v_pos_ball_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.932    vga_mapping/v_pos_ball_reg[27]_i_1_n_0
    SLICE_X77Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.155 r  vga_mapping/v_pos_ball_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.155    vga_mapping/v_pos_ball_reg[31]_i_1_n_7
    SLICE_X77Y129        FDRE                                         r  vga_mapping/v_pos_ball_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.570    38.549    vga_mapping/clk_out1
    SLICE_X77Y129        FDRE                                         r  vga_mapping/v_pos_ball_reg[31]/C
                         clock pessimism              0.576    39.125    
                         clock uncertainty           -0.098    39.027    
    SLICE_X77Y129        FDRE (Setup_fdre_C_D)        0.062    39.089    vga_mapping/v_pos_ball_reg[31]
  -------------------------------------------------------------------
                         required time                         39.089    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                 35.935    

Slack (MET) :             35.938ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 2.096ns (52.335%)  route 1.909ns (47.665%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.818 r  vga_mapping/v_pos_ball_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.818    vga_mapping/v_pos_ball_reg[23]_i_1_n_0
    SLICE_X77Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.152 r  vga_mapping/v_pos_ball_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.152    vga_mapping/v_pos_ball_reg[27]_i_1_n_6
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    38.548    vga_mapping/clk_out1
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[28]/C
                         clock pessimism              0.577    39.125    
                         clock uncertainty           -0.098    39.027    
    SLICE_X77Y128        FDRE (Setup_fdre_C_D)        0.062    39.089    vga_mapping/v_pos_ball_reg[28]
  -------------------------------------------------------------------
                         required time                         39.089    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                 35.938    

Slack (MET) :             35.959ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 2.075ns (52.084%)  route 1.909ns (47.916%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.818 r  vga_mapping/v_pos_ball_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.818    vga_mapping/v_pos_ball_reg[23]_i_1_n_0
    SLICE_X77Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.131 r  vga_mapping/v_pos_ball_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.131    vga_mapping/v_pos_ball_reg[27]_i_1_n_4
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    38.548    vga_mapping/clk_out1
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[30]/C
                         clock pessimism              0.577    39.125    
                         clock uncertainty           -0.098    39.027    
    SLICE_X77Y128        FDRE (Setup_fdre_C_D)        0.062    39.089    vga_mapping/v_pos_ball_reg[30]
  -------------------------------------------------------------------
                         required time                         39.089    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                 35.959    

Slack (MET) :             36.033ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 2.001ns (51.177%)  route 1.909ns (48.823%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.818 r  vga_mapping/v_pos_ball_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.818    vga_mapping/v_pos_ball_reg[23]_i_1_n_0
    SLICE_X77Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.057 r  vga_mapping/v_pos_ball_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.057    vga_mapping/v_pos_ball_reg[27]_i_1_n_5
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    38.548    vga_mapping/clk_out1
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[29]/C
                         clock pessimism              0.577    39.125    
                         clock uncertainty           -0.098    39.027    
    SLICE_X77Y128        FDRE (Setup_fdre_C_D)        0.062    39.089    vga_mapping/v_pos_ball_reg[29]
  -------------------------------------------------------------------
                         required time                         39.089    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                 36.033    

Slack (MET) :             36.049ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.982ns (50.939%)  route 1.909ns (49.061%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 38.546 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.038 r  vga_mapping/v_pos_ball_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.038    vga_mapping/v_pos_ball_reg[23]_i_1_n_6
    SLICE_X77Y127        FDRE                                         r  vga_mapping/v_pos_ball_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.567    38.546    vga_mapping/clk_out1
    SLICE_X77Y127        FDRE                                         r  vga_mapping/v_pos_ball_reg[24]/C
                         clock pessimism              0.576    39.122    
                         clock uncertainty           -0.098    39.024    
    SLICE_X77Y127        FDRE (Setup_fdre_C_D)        0.062    39.086    vga_mapping/v_pos_ball_reg[24]
  -------------------------------------------------------------------
                         required time                         39.086    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 36.049    

Slack (MET) :             36.049ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 1.985ns (50.977%)  route 1.909ns (49.023%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.818 r  vga_mapping/v_pos_ball_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.818    vga_mapping/v_pos_ball_reg[23]_i_1_n_0
    SLICE_X77Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.041 r  vga_mapping/v_pos_ball_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.041    vga_mapping/v_pos_ball_reg[27]_i_1_n_7
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    38.548    vga_mapping/clk_out1
    SLICE_X77Y128        FDRE                                         r  vga_mapping/v_pos_ball_reg[27]/C
                         clock pessimism              0.577    39.125    
                         clock uncertainty           -0.098    39.027    
    SLICE_X77Y128        FDRE (Setup_fdre_C_D)        0.062    39.089    vga_mapping/v_pos_ball_reg[27]
  -------------------------------------------------------------------
                         required time                         39.089    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                 36.049    

Slack (MET) :             36.070ns  (required time - arrival time)
  Source:                 vga_mapping/ball_v_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.961ns (50.673%)  route 1.909ns (49.327%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 38.546 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.687    -0.853    vga_mapping/clk_out1
    SLICE_X76Y128        FDRE                                         r  vga_mapping/ball_v_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518    -0.335 r  vga_mapping/ball_v_motion_reg[31]/Q
                         net (fo=58, routed)          1.900     1.565    vga_mapping/ball_v_motion[31]
    SLICE_X77Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.689 r  vga_mapping/v_pos_ball[3]_i_4/O
                         net (fo=1, routed)           0.000     1.689    vga_mapping/v_pos_ball[3]_i_4_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.239 r  vga_mapping/v_pos_ball_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    vga_mapping/v_pos_ball_reg[3]_i_1_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  vga_mapping/v_pos_ball_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    vga_mapping/v_pos_ball_reg[7]_i_1_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  vga_mapping/v_pos_ball_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.476    vga_mapping/v_pos_ball_reg[11]_i_1_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.590 r  vga_mapping/v_pos_ball_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.590    vga_mapping/v_pos_ball_reg[15]_i_1_n_0
    SLICE_X77Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.704 r  vga_mapping/v_pos_ball_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.704    vga_mapping/v_pos_ball_reg[19]_i_1_n_0
    SLICE_X77Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.017 r  vga_mapping/v_pos_ball_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.017    vga_mapping/v_pos_ball_reg[23]_i_1_n_4
    SLICE_X77Y127        FDRE                                         r  vga_mapping/v_pos_ball_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.567    38.546    vga_mapping/clk_out1
    SLICE_X77Y127        FDRE                                         r  vga_mapping/v_pos_ball_reg[26]/C
                         clock pessimism              0.576    39.122    
                         clock uncertainty           -0.098    39.024    
    SLICE_X77Y127        FDRE (Setup_fdre_C_D)        0.062    39.086    vga_mapping/v_pos_ball_reg[26]
  -------------------------------------------------------------------
                         required time                         39.086    
                         arrival time                          -3.017    
  -------------------------------------------------------------------
                         slack                                 36.070    

Slack (MET) :             36.095ns  (required time - arrival time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.766ns (22.839%)  route 2.588ns (77.161%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.697    -0.843    teller/clk_out1
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  teller/v_cnt_reg[1]/Q
                         net (fo=23, routed)          1.391     1.066    teller/v_pos[1]
    SLICE_X84Y131        LUT6 (Prop_lut6_I2_O)        0.124     1.190 f  teller/v_cnt[9]_i_4/O
                         net (fo=1, routed)           0.452     1.642    teller/v_cnt[9]_i_4_n_0
    SLICE_X84Y131        LUT6 (Prop_lut6_I4_O)        0.124     1.766 r  teller/v_cnt[9]_i_1/O
                         net (fo=11, routed)          0.745     2.511    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          1.576    38.555    teller/clk_out1
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[5]/C
                         clock pessimism              0.577    39.132    
                         clock uncertainty           -0.098    39.034    
    SLICE_X81Y130        FDRE (Setup_fdre_C_R)       -0.429    38.605    teller/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.605    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                 36.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.212ns (62.047%)  route 0.130ns (37.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    teller/clk_out1
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  teller/v_cnt_reg[1]/Q
                         net (fo=23, routed)          0.130    -0.281    teller/v_pos[1]
    SLICE_X81Y131        LUT5 (Prop_lut5_I2_O)        0.048    -0.233 r  teller/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    teller/p_0_in__0[4]
    SLICE_X81Y131        FDRE                                         r  teller/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.814    teller/clk_out1
    SLICE_X81Y131        FDRE                                         r  teller/v_cnt_reg[4]/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.098    -0.465    
    SLICE_X81Y131        FDRE (Hold_fdre_C_D)         0.107    -0.358    teller/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    teller/clk_out1
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  teller/v_cnt_reg[1]/Q
                         net (fo=23, routed)          0.130    -0.281    teller/v_pos[1]
    SLICE_X81Y131        LUT4 (Prop_lut4_I0_O)        0.045    -0.236 r  teller/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    teller/p_0_in__0[3]
    SLICE_X81Y131        FDRE                                         r  teller/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.814    teller/clk_out1
    SLICE_X81Y131        FDRE                                         r  teller/v_cnt_reg[3]/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.098    -0.465    
    SLICE_X81Y131        FDRE (Hold_fdre_C_D)         0.091    -0.374    teller/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga_mapping/ball_h_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.250ns (58.838%)  route 0.175ns (41.162%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    vga_mapping/clk_out1
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_mapping/ball_h_motion_reg[31]/Q
                         net (fo=58, routed)          0.175    -0.258    vga_mapping/ball_h_motion[31]
    SLICE_X80Y134        LUT2 (Prop_lut2_I0_O)        0.045    -0.213 r  vga_mapping/h_pos_ball[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.213    vga_mapping/h_pos_ball[3]_i_2_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.149 r  vga_mapping/h_pos_ball_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    vga_mapping/h_pos_ball_reg[3]_i_1_n_4
    SLICE_X80Y134        FDRE                                         r  vga_mapping/h_pos_ball_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.861    -0.811    vga_mapping/clk_out1
    SLICE_X80Y134        FDRE                                         r  vga_mapping/h_pos_ball_reg[6]/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.098    -0.439    
    SLICE_X80Y134        FDRE (Hold_fdre_C_D)         0.134    -0.305    vga_mapping/h_pos_ball_reg[6]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vga_mapping/ball_h_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/h_pos_ball_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.251ns (58.659%)  route 0.177ns (41.341%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    vga_mapping/clk_out1
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_mapping/ball_h_motion_reg[31]/Q
                         net (fo=58, routed)          0.177    -0.256    vga_mapping/ball_h_motion[31]
    SLICE_X80Y134        LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  vga_mapping/h_pos_ball[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    vga_mapping/h_pos_ball[3]_i_3_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.146 r  vga_mapping/h_pos_ball_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.146    vga_mapping/h_pos_ball_reg[3]_i_1_n_5
    SLICE_X80Y134        FDRE                                         r  vga_mapping/h_pos_ball_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.861    -0.811    vga_mapping/clk_out1
    SLICE_X80Y134        FDRE                                         r  vga_mapping/h_pos_ball_reg[5]/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.098    -0.439    
    SLICE_X80Y134        FDRE (Hold_fdre_C_D)         0.134    -0.305    vga_mapping/h_pos_ball_reg[5]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga_mapping/ball_h_motion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/ball_h_motion_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    vga_mapping/clk_out1
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_mapping/ball_h_motion_reg[31]/Q
                         net (fo=58, routed)          0.168    -0.265    vga_mapping/ball_h_motion[31]
    SLICE_X79Y134        LUT6 (Prop_lut6_I5_O)        0.045    -0.220 r  vga_mapping/ball_h_motion[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    vga_mapping/ball_h_motion[31]_i_1_n_0
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.860    -0.813    vga_mapping/clk_out1
    SLICE_X79Y134        FDRE                                         r  vga_mapping/ball_h_motion_reg[31]/C
                         clock pessimism              0.239    -0.574    
                         clock uncertainty            0.098    -0.477    
    SLICE_X79Y134        FDRE (Hold_fdre_C_D)         0.091    -0.386    vga_mapping/ball_h_motion_reg[31]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_mapping/v_pos_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_pos_ball_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.586    -0.578    vga_mapping/clk_out1
    SLICE_X80Y122        FDRE                                         r  vga_mapping/v_pos_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  vga_mapping/v_pos_ball_reg[2]/Q
                         net (fo=12, routed)          0.187    -0.227    vga_mapping/v_pos_ball_reg[2]
    SLICE_X80Y122        LUT1 (Prop_lut1_I0_O)        0.045    -0.182 r  vga_mapping/v_pos_ball[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    vga_mapping/v_pos_ball[2]_i_1_n_0
    SLICE_X80Y122        FDRE                                         r  vga_mapping/v_pos_ball_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.854    -0.818    vga_mapping/clk_out1
    SLICE_X80Y122        FDRE                                         r  vga_mapping/v_pos_ball_reg[2]/C
                         clock pessimism              0.240    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X80Y122        FDRE (Hold_fdre_C_D)         0.120    -0.361    vga_mapping/v_pos_ball_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.311%)  route 0.204ns (52.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.588    -0.576    teller/clk_out1
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  teller/v_cnt_reg[6]/Q
                         net (fo=22, routed)          0.204    -0.231    teller/v_pos[6]
    SLICE_X81Y130        LUT3 (Prop_lut3_I1_O)        0.042    -0.189 r  teller/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    teller/p_0_in__0[7]
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.815    teller/clk_out1
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[7]/C
                         clock pessimism              0.239    -0.576    
                         clock uncertainty            0.098    -0.479    
    SLICE_X81Y130        FDRE (Hold_fdre_C_D)         0.107    -0.372    teller/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.184ns (47.203%)  route 0.206ns (52.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.588    -0.576    teller/clk_out1
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  teller/v_cnt_reg[6]/Q
                         net (fo=22, routed)          0.206    -0.229    teller/v_pos[6]
    SLICE_X81Y130        LUT5 (Prop_lut5_I2_O)        0.043    -0.186 r  teller/v_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    teller/p_0_in__0[9]
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.815    teller/clk_out1
    SLICE_X81Y130        FDRE                                         r  teller/v_cnt_reg[9]/C
                         clock pessimism              0.239    -0.576    
                         clock uncertainty            0.098    -0.479    
    SLICE_X81Y130        FDRE (Hold_fdre_C_D)         0.107    -0.372    teller/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.184ns (46.789%)  route 0.209ns (53.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.594    -0.570    teller/clk_out1
    SLICE_X86Y131        FDRE                                         r  teller/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  teller/h_cnt_reg[1]/Q
                         net (fo=30, routed)          0.209    -0.220    teller/h_pos[1]
    SLICE_X86Y131        LUT5 (Prop_lut5_I2_O)        0.043    -0.177 r  teller/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    teller/p_0_in[4]
    SLICE_X86Y131        FDRE                                         r  teller/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.863    -0.809    teller/clk_out1
    SLICE_X86Y131        FDRE                                         r  teller/h_cnt_reg[4]/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.098    -0.473    
    SLICE_X86Y131        FDRE (Hold_fdre_C_D)         0.107    -0.366    teller/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    teller/clk_out1
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  teller/v_cnt_reg[1]/Q
                         net (fo=23, routed)          0.211    -0.200    teller/v_pos[1]
    SLICE_X80Y131        LUT3 (Prop_lut3_I1_O)        0.043    -0.157 r  teller/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    teller/p_0_in__0[2]
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.814    teller/clk_out1
    SLICE_X80Y131        FDRE                                         r  teller/v_cnt_reg[2]/C
                         clock pessimism              0.239    -0.575    
                         clock uncertainty            0.098    -0.478    
    SLICE_X80Y131        FDRE (Hold_fdre_C_D)         0.131    -0.347    teller/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.189    





