// Seed: 4118899140
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  assign id_1 = 1'b0;
  reg id_2;
  always @(1) begin
    id_2 <= id_1;
  end
  logic id_3;
  reg   id_4 = id_1;
  assign id_2 = 1;
  logic id_5;
endmodule
