<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ADuCM302x Device Drivers API Reference Manual: adi_pwr_def.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ADuCM302x Device Drivers API Reference Manual
   &#160;<span id="projectnumber">Release 3.1.2.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('adi__pwr__def_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">adi_pwr_def.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *****************************************************************************</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @file:    adi_pwr_def.h</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @brief:   Definitions for the system clock and power management.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Copyright (c) 2016-2017 Analog Devices, Inc.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *   this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * - Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *   this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *   and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * - Modified versions of the software must be conspicuously marked as such.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * - This software is licensed solely and exclusively for use with processors</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *   manufactured by or for Analog Devices, Inc.</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * - This software may not be combined or merged with other code in any manner</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *   that would cause the software to become subject to terms and conditions</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *   which differ from those listed here.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * - Neither the name of Analog Devices, Inc. nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *   contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *   from this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * - The use of this software may or may not infringe the patent rights of one</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *   or more patent holders.  This license does not release you from the</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *   requirement that you obtain separate licenses from these patent holders</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *   to use this software.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES, INC. AND CONTRIBUTORS &quot;AS IS&quot; AND ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * TITLE, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * NO EVENT SHALL ANALOG DEVICES, INC. OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, PUNITIVE OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, DAMAGES ARISING OUT OF CLAIMS OF INTELLECTUAL</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * PROPERTY RIGHTS INFRINGEMENT; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *****************************************************************************/</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifndef ADI_PWR_DEF_H</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define ADI_PWR_DEF_H</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; <span class="comment">/*Power control register access key */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define ADI_PMG_KEY             (0x4859u)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; <span class="comment">/*Osc control register access key */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define ADI_OSC_KEY             (0xCB14u)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; <span class="comment">/*HCLK/PCLK minimum Divider value */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define CLOCK_MIN_DIV_VALUE     (0x1u)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; <span class="comment">/*HCLK/PCLK maximum Divider value */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define CLOCK_MAX_DIV_VALUE     (32u)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; <span class="comment">/*ADC Clock minimum Divider value */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define ACLK_MIN_DIV_VALUE      (0x1u)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; <span class="comment">/*ADC Clock maximum Divider value */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define ACLK_MAX_DIV_VALUE      (511u)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* Minimum divider for PLL */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define MINIMUM_PLL_DIVIDER     (0x02u)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* Minimum multiplier for PLL */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define MINIMUM_PLL_MULTIPLIER  (0x08u)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* Maximum external clock */</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define MAXIMUM_EXT_CLOCK       (26000000u)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/* Macro mapping from ADuCM4x50 to ADuCM302x */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#if defined(__ADUCM302x__)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define BITM_CLKG_OSC_CTL_HFOSC_EN   BITM_CLKG_OSC_CTL_HFOSCEN</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define BITP_CLKG_OSC_CTL_HFOSC_OK   BITP_CLKG_OSC_CTL_HFOSCOK</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define BITM_CLKG_OSC_CTL_HFX_EN     BITM_CLKG_OSC_CTL_LFXTALEN  </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define BITM_CLKG_CLK_CTL0_PLL_IPSEL BITM_CLKG_CLK_CTL0_SPLLIPSEL</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define BITP_CLKG_CLK_CTL0_PLL_IPSEL BITP_CLKG_CLK_CTL0_SPLLIPSEL </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define BITM_CLKG_OSC_CTL_LFCLK_MUX  BITM_CLKG_OSC_CTL_LFCLKMUX</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define BITP_CLKG_OSC_CTL_LFCLK_MUX  BITP_CLKG_OSC_CTL_LFCLKMUX</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define BITP_CLKG_OSC_CTL_HFX_EN     BITP_CLKG_OSC_CTL_HFXTALEN</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define BITM_CLKG_OSC_CTL_HFX_OK     BITM_CLKG_OSC_CTL_HFXTALOK         </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define BITP_CLKG_OSC_CTL_LFX_EN     BITP_CLKG_OSC_CTL_LFXTALEN</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define BITM_CLKG_OSC_CTL_LFX_EN     BITM_CLKG_OSC_CTL_LFXTALEN</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define BITM_CLKG_OSC_CTL_LFX_OK     BITM_CLKG_OSC_CTL_LFXTALOK</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define BITP_CLKG_OSC_CTL_HFOSC_EN   BITP_CLKG_OSC_CTL_HFOSCEN</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define BITM_CLKG_OSC_CTL_HFOSC_OK   BITM_CLKG_OSC_CTL_HFOSCOK</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define BITM_CLKG_OSC_CTL_LFOSC_OK   BITM_CLKG_OSC_CTL_LFOSCOK</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define BITM_CLKG_OSC_CTL_LFX_BYP    BITM_CLKG_OSC_CTL_LFXTAL_BYPASS</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;   </div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ADUCM302x__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#if defined(__ADUCM4x50__)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; <span class="comment">/* Default osc  control register value</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">  * LFXTAL ROBUST MODE has to be enabled (system clock anomaly)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">  * LFXTAL ROBUST LOAD has to be 0b11    (system clock anomaly)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define OSCCTRL_CONFIG_VALUE                                                                                              \</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">          ( (uint32_t) ADI_PWR_LF_CLOCK_MUX                             &lt;&lt; BITP_CLKG_OSC_CTL_LFCLK_MUX                  | \</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_HFOSC_CLOCK_ENABLE                       &lt;&lt; BITP_CLKG_OSC_CTL_HFOSC_EN                   | \</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_LFXTAL_CLOCK_ENABLE                      &lt;&lt; BITP_CLKG_OSC_CTL_LFX_EN                     | \</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_HFXTAL_CLOCK_ENABLE                      &lt;&lt; BITP_CLKG_OSC_CTL_HFX_EN                     | \</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_LFXTAL_CLOCK_MON_ENABLE                  &lt;&lt; BITP_CLKG_OSC_CTL_LFX_MON_EN                 | \</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_LFXTAL_FAIL_AUTO_SWITCH_ENABLE           &lt;&lt; BITP_CLKG_OSC_CTL_LFX_AUTSW_EN               | \</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">            (uint32_t) 1                                                &lt;&lt; BITP_CLKG_OSC_CTL_LFX_ROBUST_EN              | \</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">            (uint32_t) 3                                                &lt;&lt; BITP_CLKG_OSC_CTL_LFX_ROBUST_LD              | \</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_ROOT_CLOCK_MON_INT_ENABLE                &lt;&lt; BITP_CLKG_OSC_CTL_ROOT_MON_EN                | \</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_ROOT_CLOCK_FAIL_AUTOSWITCH_ENABLE        &lt;&lt; BITP_CLKG_OSC_CTL_ROOT_AUTSW_EN )</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            </div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; <span class="comment">/* Default osc control register value */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define OSCCTRL_CONFIG_VALUE                                                                                              \</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">          ( (uint32_t) ADI_PWR_LF_CLOCK_MUX                             &lt;&lt; BITP_CLKG_OSC_CTL_LFCLKMUX                   | \</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_HFOSC_CLOCK_ENABLE                       &lt;&lt; BITP_CLKG_OSC_CTL_HFOSCEN                    | \</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_LFXTAL_CLOCK_ENABLE                      &lt;&lt; BITP_CLKG_OSC_CTL_LFXTALEN                   | \</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_HFXTAL_CLOCK_ENABLE                      &lt;&lt; BITP_CLKG_OSC_CTL_HFXTALEN                   | \</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_LFXTAL_CLOCK_MON_ENABLE                  &lt;&lt; BITP_CLKG_OSC_CTL_LFXTAL_MON_EN )            </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ADUCM4x50__ */</span><span class="preprocessor">      </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;     </div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#if defined(__ADUCM4x50__)            </span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; <span class="comment">/* Default clock control register-0 value */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define CLOCK_CTL0_CONFIG_VALUE                                                                                           \</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">          ( (uint32_t) ADI_PWR_INPUT_TO_ROOT_CLOCK_MUX                  &lt;&lt; BITP_CLKG_CLK_CTL0_CLKMUX                    | \</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_GPIO_CLOCK_OUT_SELECT                    &lt;&lt; BITP_CLKG_CLK_CTL0_CLKOUT                    | \</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_INPUT_TO_RCLK_MUX                        &lt;&lt; BITP_CLKG_CLK_CTL0_RCLKMUX                   | \</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_INPUT_TO_SPLL_MUX                        &lt;&lt; BITP_CLKG_CLK_CTL0_PLL_IPSEL                 | \</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_LFXTAL_CLOCK_INTERRUPT_ENABLE            &lt;&lt; BITP_CLKG_CLK_CTL0_LFXTALIE                  | \</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_HFXTAL_CLOCK_INTERRUPT_ENABLE            &lt;&lt; BITP_CLKG_CLK_CTL0_HFXTALIE )</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* Default clock control register-0 value */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define CLOCK_CTL0_CONFIG_VALUE                                                                                           \</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">          ( (uint32_t) ADI_PWR_INPUT_TO_ROOT_CLOCK_MUX                  &lt;&lt; BITP_CLKG_CLK_CTL0_CLKMUX                    | \</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_INPUT_TO_RCLK_MUX                        &lt;&lt; BITP_CLKG_CLK_CTL0_RCLKMUX                   | \</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_INPUT_TO_SPLL_MUX                        &lt;&lt; BITP_CLKG_CLK_CTL0_SPLLIPSEL                 | \</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_LFXTAL_CLOCK_INTERRUPT_ENABLE            &lt;&lt; BITP_CLKG_CLK_CTL0_LFXTALIE                  | \</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_HFXTAL_CLOCK_INTERRUPT_ENABLE            &lt;&lt; BITP_CLKG_CLK_CTL0_HFXTALIE )            </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#endif            </span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;            </div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; <span class="comment">/* Default clock control register-1 value */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define CLOCK_CTL1_CONFIG_VALUE                                                                                           \</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">          ( (uint32_t) ADI_PWR_HCLK_DIVIDE_COUNT                        &lt;&lt; BITP_CLKG_CLK_CTL1_HCLKDIVCNT                | \</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_PCLK_DIVIDE_COUNT                        &lt;&lt; BITP_CLKG_CLK_CTL1_PCLKDIVCNT                | \</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_ACLK_DIVIDE_COUNT                        &lt;&lt; BITP_CLKG_CLK_CTL1_ACLKDIVCNT )</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#if defined(__ADUCM4x50__)            </span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* Default clock control register-2 value */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define CLOCK_CTL2_CONFIG_VALUE                                                                                           \</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">          ( (uint32_t) ADI_PWR_HFOSC_AUTO_DIV_BY_1                      &lt;&lt; BITP_CLKG_CLK_CTL2_HFOSCAUTODIV_EN           | \</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_HFOSC_DIVIDE_SELECT                      &lt;&lt; BITP_CLKG_CLK_CTL2_HFOSCDIVCLKSEL )</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            </div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ADUCM4x50__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;            </div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; <span class="comment">/* Default clock control register-3 value */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define CLOCK_CTL3_CONFIG_VALUE                                                                                           \</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">          ( (uint32_t) ADI_PWR_SPLL_MUL_FACTOR                          &lt;&lt; BITP_CLKG_CLK_CTL3_SPLLNSEL                  | \</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_SPLL_ENABLE_DIV2                         &lt;&lt; BITP_CLKG_CLK_CTL3_SPLLDIV2                  | \</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_SPLL_ENABLE                              &lt;&lt; BITP_CLKG_CLK_CTL3_SPLLEN                    | \</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_SPLL_INTERRUPT_ENABLE                    &lt;&lt; BITP_CLKG_CLK_CTL3_SPLLIE                    | \</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_SPLL_DIV_FACTOR                          &lt;&lt; BITP_CLKG_CLK_CTL3_SPLLMSEL                  | \</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_SPLL_ENABLE_MUL2                         &lt;&lt; BITP_CLKG_CLK_CTL3_SPLLMUL2 )</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#if defined(__ADUCM4x50__)            </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; <span class="comment">/* Default clock control register-5 value */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define CLOCK_CTL5_CONFIG_VALUE                                                                                           \</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">          ( (uint32_t) ADI_PWR_GPT0_CLOCK_ENABLE                        &lt;&lt; BITP_CLKG_CLK_CTL5_GPTCLK0OFF                | \</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_GPT1_CLOCK_ENABLE                        &lt;&lt; BITP_CLKG_CLK_CTL5_GPTCLK1OFF                | \</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_GPT2_CLOCK_ENABLE                        &lt;&lt; BITP_CLKG_CLK_CTL5_GPTCLK2OFF                | \</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_I2C_CLOCK_ENABLE                         &lt;&lt; BITP_CLKG_CLK_CTL5_UCLKI2COFF                | \</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_GPIO_CLOCK_ENABLE                        &lt;&lt; BITP_CLKG_CLK_CTL5_GPIOCLKOFF                | \</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_PCLK_ENABLE                              &lt;&lt; BITP_CLKG_CLK_CTL5_PERCLKOFF                 | \</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_TIMER_RGB_ENABLE                         &lt;&lt; BITP_CLKG_CLK_CTL5_TMRRGBCLKOFF )</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; <span class="comment">/* Default clock control register-5 value */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define CLOCK_CTL5_CONFIG_VALUE                                                                                           \</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">          ( (uint32_t) ADI_PWR_GPT0_CLOCK_ENABLE                        &lt;&lt; BITP_CLKG_CLK_CTL5_GPTCLK0OFF                | \</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_GPT1_CLOCK_ENABLE                        &lt;&lt; BITP_CLKG_CLK_CTL5_GPTCLK1OFF                | \</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_GPT2_CLOCK_ENABLE                        &lt;&lt; BITP_CLKG_CLK_CTL5_GPTCLK2OFF                | \</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_I2C_CLOCK_ENABLE                         &lt;&lt; BITP_CLKG_CLK_CTL5_UCLKI2COFF                | \</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_GPIO_CLOCK_ENABLE                        &lt;&lt; BITP_CLKG_CLK_CTL5_GPIOCLKOFF                | \</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_PCLK_ENABLE                              &lt;&lt; BITP_CLKG_CLK_CTL5_PERCLKOFF )</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;            </div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/* Default configuration for Power supply monitor Interrupt Enable Register */</span>            </div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define PWM_INTERRUPT_CONFIG                                                                                              \</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">          ( (uint32_t) ADI_PWR_ENABLE_VBAT_INTERRUPT                    &lt;&lt; BITP_PMG_IEN_VBAT                            | \</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_ENABLE_VREG_UNDER_VOLTAGE_INTERRUPT      &lt;&lt; BITP_PMG_IEN_VREGUNDR                        | \</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_ENABLE_VREG_OVER_VOLTAGE_INTERRUPT       &lt;&lt; BITP_PMG_IEN_VREGOVR                         | \</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_ENABLE_BATTERY_VOLTAGE_RANGE_INTERRUPT   &lt;&lt; BITP_PMG_IEN_IENBAT                          | \</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_BATTERY_VOLTAGE_RANGE_FOR_INTERRUPT      &lt;&lt; BITP_PMG_IEN_RANGEBAT )</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;            </div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; <span class="comment">/* Default configuration for Power Mode Register */</span>            </div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"> #define PWM_PWRMOD_CONFIG                                                                                                \</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">         (  (uint32_t) ADI_PWR_ENABLE_BATTERY_VOLTAGE_MONITORING        &lt;&lt; BITP_PMG_PWRMOD_MONVBATN ) </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160; </div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#if defined(__ADUCM4x50__)              </span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/* Default configuration for HP Buck Control register */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define PWM_HPBUCK_CONTROL                                                                                                \</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">         (  (uint32_t) ADI_PWR_HP_BUCK_ENABLE                           &lt;&lt; BITP_PMG_CTL1_HPBUCKEN                       | \</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_HP_BUCK_LOAD_MODE                        &lt;&lt; BITP_PMG_CTL1_HPBUCK_LD_MODE                 | \</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">            (uint32_t) ADI_PWR_HP_BUCK_LOW_POWER_MODE                   &lt;&lt; BITP_PMG_CTL1_HPBUCK_LOWPWR_MODE )  </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/* Default configuration for HP Buck Control register */</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define PWM_HPBUCK_CONTROL                                                                                                \</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">         (  (uint32_t) ADI_PWR_HP_BUCK_ENABLE                           &lt;&lt; BITP_PMG_CTL1_HPBUCKEN )</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#endif            </span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; <span class="comment">/*Selecting HFOSC as input for generating root clock*/</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define HFMUX_INTERNAL_OSC_VAL      (0u &lt;&lt; BITP_CLKG_CLK_CTL0_CLKMUX)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; <span class="comment">/*Selecting HFXTAL as input for generating root clock*/</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define HFMUX_EXTERNAL_XTAL_VAL     (1u &lt;&lt; BITP_CLKG_CLK_CTL0_CLKMUX)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; <span class="comment">/*Selecting SPLL as input for generating root clock*/</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define HFMUX_SYSTEM_SPLL_VAL       (2u &lt;&lt; BITP_CLKG_CLK_CTL0_CLKMUX)</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; <span class="comment">/*Selecting GPIO as input for generating root clock*/</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define HFMUX_GPIO_VAL              (3u &lt;&lt; BITP_CLKG_CLK_CTL0_CLKMUX)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/* Interrupt handler for the battery voltage interrupt */</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="keywordtype">void</span> Battery_Voltage_Int_Handler(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/* Interrupt handler for the VREG under/over voltage interrupt */</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="keywordtype">void</span> Vreg_over_Int_Handler(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/* Interrupt handler for PLL interrupts. */</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="keywordtype">void</span> PLL_Int_Handler(<span class="keywordtype">void</span>);     </div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">/*Interrupt handler for oscillator interrupts.*/</span>                                 </div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="keywordtype">void</span> Crystal_osc_Int_Handler(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ADI_PWR_DEF_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">** EOF</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">*/</span></div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74389ed8173ad57b461b9d623a1f3867.html">Source</a></li><li class="navelem"><a class="el" href="dir_36a35d82e14cdcd09424cf13ee60ea41.html">drivers</a></li><li class="navelem"><a class="el" href="dir_4c658c62e3719b9bc4d85bbeb63f3a16.html">pwr</a></li><li class="navelem"><b>adi_pwr_def.h</b></li>
    <li class="footer">Generated on Mon Aug 6 2018 21:48:22 for ADuCM302x Device Drivers API Reference Manual by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
