design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/darkriscv,darkriscv,RUN_2025.10.12_17.40.22,flow completed,0h10m3s0ms,0h5m55s0ms,9965.356082633549,2.3197866497,3986.14243305342,-1,64.6633,767.77,8050,0,0,0,0,0,0,0,0,0,0,0,781932,89585,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,858687976.0,0.0,52.86,51.31,12.39,17.73,-1,5613,7291,85,1724,0,0,0,6906,67,12,164,140,349,277,58,3091,1312,1322,34,4856,3517,9767,14870,9247,42257,544348.1344,0.0244,0.0189,3.01e-05,0.0308,0.0231,4.31e-06,0.0393,0.0278,5.21e-06,11.1,100.0,10.0,100,1,40,153.18,153.6,0.3,1,10,0.5,1,gf180mcu_fd_sc_mcu7t5v0,AREA 0
