Analysis & Synthesis report for DE10_LITE_SDRAM_Nios_Test
Tue Nov 24 15:35:57 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_next
 12. State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_state
 13. State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_next
 14. State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_state
 15. State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0
 23. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2|DE10_LITE_Qsys_altpll_0_dffpipe_l2c:dffpipe3
 24. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 25. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 26. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_1oc1:auto_generated
 27. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram
 28. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux:cmd_demux
 29. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 30. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux
 31. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_001
 32. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 33. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 34. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 35. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_005
 36. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_006
 37. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_007
 38. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_008
 39. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 40. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 41. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 42. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 43. Source assignments for DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Source assignments for DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. Source assignments for DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001
 46. Source assignments for DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 47. Source assignments for DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 48. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo
 49. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo
 50. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram
 51. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 52. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 53. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 54. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
 55. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 56. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
 57. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator
 58. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
 59. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 60. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
 61. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator
 62. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 63. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 64. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 65. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 66. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 67. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
 68. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 69. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
 70. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 71. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 72. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 73. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent
 74. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 75. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo
 76. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo
 77. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent
 78. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 79. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo
 80. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
 81. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 82. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
 83. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
 84. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 85. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
 86. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
 87. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
 88. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 89. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
 90. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_data_in_s1_agent
 91. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_data_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 92. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo
 93. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router:router|DE10_LITE_Qsys_mm_interconnect_0_router_default_decode:the_default_decode
 94. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001|DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
 95. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_003|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_004:router_004|DE10_LITE_Qsys_mm_interconnect_0_router_004_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_005|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_004:router_006|DE10_LITE_Qsys_mm_interconnect_0_router_004_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_007|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
101. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_008:router_008|DE10_LITE_Qsys_mm_interconnect_0_router_008_default_decode:the_default_decode
102. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_009|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_010|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
105. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
106. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
107. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
108. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
109. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
110. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb
111. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
112. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
113. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
114. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
115. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
116. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
117. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
119. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
120. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
121. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
122. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
123. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
124. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
125. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
126. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
127. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
128. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
129. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
130. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
131. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
132. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
133. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006
134. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
135. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
136. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller
137. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
138. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
139. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001
140. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
141. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
142. scfifo Parameter Settings by Entity Instance
143. altsyncram Parameter Settings by Entity Instance
144. Port Connectivity Checks: "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
145. Port Connectivity Checks: "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001"
146. Port Connectivity Checks: "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
147. Port Connectivity Checks: "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller"
148. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
149. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
150. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
151. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
152. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
153. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
154. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
155. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
156. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_008:router_008|DE10_LITE_Qsys_mm_interconnect_0_router_008_default_decode:the_default_decode"
157. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_004:router_004|DE10_LITE_Qsys_mm_interconnect_0_router_004_default_decode:the_default_decode"
158. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode"
159. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001|DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
160. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router:router|DE10_LITE_Qsys_mm_interconnect_0_router_default_decode:the_default_decode"
161. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo"
162. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_data_in_s1_agent"
163. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
164. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
165. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
166. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
167. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
168. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
169. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
170. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo"
171. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent"
172. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo"
173. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo"
174. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent"
175. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
176. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
177. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
178. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
179. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
180. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
181. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
182. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
183. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator"
184. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
185. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
186. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
187. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator"
188. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
189. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
190. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
191. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
192. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
193. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
194. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|DE10_LITE_Qsys_sdram_input_efifo_module:the_DE10_LITE_Qsys_sdram_input_efifo_module"
195. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2"
196. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0"
197. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic"
198. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart"
199. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1"
200. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0"
201. Port Connectivity Checks: "DE10_LITE_Qsys:u0"
202. Post-Synthesis Netlist Statistics for Top Partition
203. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
204. Elapsed Time Per Partition
205. Analysis & Synthesis Messages
206. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 24 15:35:57 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DE10_LITE_SDRAM_Nios_Test                   ;
; Top-level Entity Name              ; DE10_LITE_SDRAM_Nios_Test                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 5,052                                       ;
;     Total combinational functions  ; 3,949                                       ;
;     Dedicated logic registers      ; 2,919                                       ;
; Total registers                    ; 2919                                        ;
; Total pins                         ; 159                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 865,280                                     ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+------------------------------------------------------------------+---------------------------+---------------------------+
; Option                                                           ; Setting                   ; Default Value             ;
+------------------------------------------------------------------+---------------------------+---------------------------+
; Device                                                           ; 10M50DAF484C7G            ;                           ;
; Top-level entity name                                            ; DE10_LITE_SDRAM_Nios_Test ; DE10_LITE_SDRAM_Nios_Test ;
; Family name                                                      ; MAX 10 FPGA               ; Cyclone V                 ;
; Use smart compilation                                            ; Off                       ; Off                       ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                        ; On                        ;
; Enable compact report table                                      ; Off                       ; Off                       ;
; Restructure Multiplexers                                         ; Auto                      ; Auto                      ;
; Create Debugging Nodes for IP Cores                              ; Off                       ; Off                       ;
; Preserve fewer node names                                        ; On                        ; On                        ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                    ; Enable                    ;
; Verilog Version                                                  ; Verilog_2001              ; Verilog_2001              ;
; VHDL Version                                                     ; VHDL_1993                 ; VHDL_1993                 ;
; State Machine Processing                                         ; Auto                      ; Auto                      ;
; Safe State Machine                                               ; Off                       ; Off                       ;
; Extract Verilog State Machines                                   ; On                        ; On                        ;
; Extract VHDL State Machines                                      ; On                        ; On                        ;
; Ignore Verilog initial constructs                                ; Off                       ; Off                       ;
; Iteration limit for constant Verilog loops                       ; 5000                      ; 5000                      ;
; Iteration limit for non-constant Verilog loops                   ; 250                       ; 250                       ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                        ; On                        ;
; Infer RAMs from Raw Logic                                        ; On                        ; On                        ;
; Parallel Synthesis                                               ; On                        ; On                        ;
; DSP Block Balancing                                              ; Auto                      ; Auto                      ;
; NOT Gate Push-Back                                               ; On                        ; On                        ;
; Power-Up Don't Care                                              ; On                        ; On                        ;
; Remove Redundant Logic Cells                                     ; Off                       ; Off                       ;
; Remove Duplicate Registers                                       ; On                        ; On                        ;
; Ignore CARRY Buffers                                             ; Off                       ; Off                       ;
; Ignore CASCADE Buffers                                           ; Off                       ; Off                       ;
; Ignore GLOBAL Buffers                                            ; Off                       ; Off                       ;
; Ignore ROW GLOBAL Buffers                                        ; Off                       ; Off                       ;
; Ignore LCELL Buffers                                             ; Off                       ; Off                       ;
; Ignore SOFT Buffers                                              ; On                        ; On                        ;
; Limit AHDL Integers to 32 Bits                                   ; Off                       ; Off                       ;
; Optimization Technique                                           ; Balanced                  ; Balanced                  ;
; Carry Chain Length                                               ; 70                        ; 70                        ;
; Auto Carry Chains                                                ; On                        ; On                        ;
; Auto Open-Drain Pins                                             ; On                        ; On                        ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                       ; Off                       ;
; Auto ROM Replacement                                             ; On                        ; On                        ;
; Auto RAM Replacement                                             ; On                        ; On                        ;
; Auto DSP Block Replacement                                       ; On                        ; On                        ;
; Auto Shift Register Replacement                                  ; Auto                      ; Auto                      ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                      ; Auto                      ;
; Auto Clock Enable Replacement                                    ; On                        ; On                        ;
; Strict RAM Replacement                                           ; Off                       ; Off                       ;
; Allow Synchronous Control Signals                                ; On                        ; On                        ;
; Force Use of Synchronous Clear Signals                           ; Off                       ; Off                       ;
; Auto RAM Block Balancing                                         ; On                        ; On                        ;
; Auto RAM to Logic Cell Conversion                                ; Off                       ; Off                       ;
; Auto Resource Sharing                                            ; Off                       ; Off                       ;
; Allow Any RAM Size For Recognition                               ; Off                       ; Off                       ;
; Allow Any ROM Size For Recognition                               ; Off                       ; Off                       ;
; Allow Any Shift Register Size For Recognition                    ; Off                       ; Off                       ;
; Use LogicLock Constraints during Resource Balancing              ; On                        ; On                        ;
; Ignore translate_off and synthesis_off directives                ; Off                       ; Off                       ;
; Timing-Driven Synthesis                                          ; On                        ; On                        ;
; Report Parameter Settings                                        ; On                        ; On                        ;
; Report Source Assignments                                        ; On                        ; On                        ;
; Report Connectivity Checks                                       ; On                        ; On                        ;
; Ignore Maximum Fan-Out Assignments                               ; Off                       ; Off                       ;
; Synchronization Register Chain Length                            ; 2                         ; 2                         ;
; Power Optimization During Synthesis                              ; Normal compilation        ; Normal compilation        ;
; HDL message level                                                ; Level2                    ; Level2                    ;
; Suppress Register Optimization Related Messages                  ; Off                       ; Off                       ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                      ; 5000                      ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                      ; 5000                      ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                       ; 100                       ;
; Clock MUX Protection                                             ; On                        ; On                        ;
; Auto Gated Clock Conversion                                      ; Off                       ; Off                       ;
; Block Design Naming                                              ; Auto                      ; Auto                      ;
; SDC constraint protection                                        ; Off                       ; Off                       ;
; Synthesis Effort                                                 ; Auto                      ; Auto                      ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                        ; On                        ;
; Pre-Mapping Resynthesis Optimization                             ; Off                       ; Off                       ;
; Analysis & Synthesis Message Level                               ; Medium                    ; Medium                    ;
; Disable Register Merging Across Hierarchies                      ; Auto                      ; Auto                      ;
; Resource Aware Inference For Block RAM                           ; On                        ; On                        ;
+------------------------------------------------------------------+---------------------------+---------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------+
; File Name with User-Entered Path                                                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                          ; Library        ;
+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------+
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/de10_lite_qsys.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/de10_lite_qsys.v                                                                     ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v                                                 ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_gpio_data_in.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_gpio_data_in.v                                             ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_irq_mapper.sv                                              ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v                                                ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_key.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_key.v                                                      ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v                                        ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter.v                      ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006.v                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006.v                  ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux.sv                             ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux_001.sv                         ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux.sv                               ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux_002.sv                           ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv                                ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv                            ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv                            ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_004.sv                            ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv                            ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux.sv                             ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux_002.sv                         ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux_003.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux_003.sv                         ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux.sv                               ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux_001.sv                           ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0.v                                             ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v                                         ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; Auto-Found Verilog HDL File                  ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; Auto-Found Verilog HDL File                  ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_tck.v                         ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; Auto-Found Verilog HDL File                  ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_mult_cell.v                               ; yes             ; Auto-Found Verilog HDL File                  ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_mult_cell.v                               ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; Auto-Found Verilog HDL File                  ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_test_bench.v                              ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_onchip_memory2.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_onchip_memory2.v                                           ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v                                                    ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sysid_qsys.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sysid_qsys.v                                               ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_timer.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_timer.v                                                    ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_avalon_sc_fifo.v                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_avalon_sc_fifo.v                                                   ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_avalon_st_clock_crosser.v                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_avalon_st_clock_crosser.v                                          ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v                                ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v                                ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv                                               ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter.sv                                            ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv                                     ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_uncompressor.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_uncompressor.sv                                       ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_merlin_master_agent.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_merlin_master_agent.sv                                             ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_merlin_master_translator.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_merlin_master_translator.sv                                        ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv                                              ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_translator.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_translator.sv                                         ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_merlin_traffic_limiter.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_merlin_traffic_limiter.sv                                          ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv                                            ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_reset_controller.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_reset_controller.v                                                 ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_reset_synchronizer.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_reset_synchronizer.v                                               ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_std_synchronizer_nocut.v                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_std_synchronizer_nocut.v                                           ; DE10_LITE_Qsys ;
; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_wrap_burst_converter.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/src/vhdl/sdram_nios_test/db/ip/de10_lite_qsys/submodules/altera_wrap_burst_converter.sv                                            ; DE10_LITE_Qsys ;
; de10_lite_sdram_nios_test.v                                                                                                           ; yes             ; Auto-Found Verilog HDL File                  ; D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v                                                                               ;                ;
; scfifo.tdf                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                     ;                ;
; a_regfifo.inc                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                  ;                ;
; a_dpfifo.inc                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                   ;                ;
; a_i2fifo.inc                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                   ;                ;
; a_fffifo.inc                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                   ;                ;
; a_f2fifo.inc                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                   ;                ;
; aglobal181.inc                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                 ;                ;
; db/scfifo_9621.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/src/VHDL/SDRAM_Nios_Test/db/scfifo_9621.tdf                                                                                        ;                ;
; db/a_dpfifo_bb01.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/src/VHDL/SDRAM_Nios_Test/db/a_dpfifo_bb01.tdf                                                                                      ;                ;
; db/a_fefifo_7cf.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/src/VHDL/SDRAM_Nios_Test/db/a_fefifo_7cf.tdf                                                                                       ;                ;
; db/cntr_337.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/src/VHDL/SDRAM_Nios_Test/db/cntr_337.tdf                                                                                           ;                ;
; db/altsyncram_dtn1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_dtn1.tdf                                                                                    ;                ;
; db/cntr_n2b.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/src/VHDL/SDRAM_Nios_Test/db/cntr_n2b.tdf                                                                                           ;                ;
; alt_jtag_atlantic.v                                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                            ;                ;
; sld_jtag_endpoint_adapter.vhd                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                  ;                ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                              ;                ;
; altsyncram.tdf                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;                ;
; stratix_ram_block.inc                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;                ;
; lpm_mux.inc                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;                ;
; lpm_decode.inc                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;                ;
; a_rdenreg.inc                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;                ;
; altrom.inc                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                     ;                ;
; altram.inc                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                     ;                ;
; altdpram.inc                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                   ;                ;
; db/altsyncram_2uc1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_2uc1.tdf                                                                                    ;                ;
; db/altsyncram_vkc1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_vkc1.tdf                                                                                    ;                ;
; db/altsyncram_vhc1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_vhc1.tdf                                                                                    ;                ;
; db/altsyncram_5tb1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_5tb1.tdf                                                                                    ;                ;
; altera_mult_add.tdf                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                            ;                ;
; db/altera_mult_add_bbo2.v                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/src/VHDL/SDRAM_Nios_Test/db/altera_mult_add_bbo2.v                                                                                 ;                ;
; altera_mult_add_rtl.v                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                          ;                ;
; db/altsyncram_ptb1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_ptb1.tdf                                                                                    ;                ;
; db/altsyncram_aoe1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_aoe1.tdf                                                                                    ;                ;
; db/altsyncram_hec1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_hec1.tdf                                                                                    ;                ;
; altera_std_synchronizer.v                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                      ;                ;
; db/altsyncram_0n61.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_0n61.tdf                                                                                    ;                ;
; sld_virtual_jtag_basic.v                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                       ;                ;
; db/altsyncram_1oc1.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_1oc1.tdf                                                                                    ;                ;
; db/decode_c7a.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/src/VHDL/SDRAM_Nios_Test/db/decode_c7a.tdf                                                                                         ;                ;
; db/mux_93b.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/src/VHDL/SDRAM_Nios_Test/db/mux_93b.tdf                                                                                            ;                ;
; pzdyqx.vhd                                                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                     ;                ;
; sld_hub.vhd                                                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                    ; altera_sld     ;
; db/ip/sldddbdda0a/alt_sld_fab.v                                                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/src/VHDL/SDRAM_Nios_Test/db/ip/sldddbdda0a/alt_sld_fab.v                                                                           ; alt_sld_fab    ;
; db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab.v                                                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/src/VHDL/SDRAM_Nios_Test/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab.v                                                    ; alt_sld_fab    ;
; db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/src/VHDL/SDRAM_Nios_Test/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                             ; alt_sld_fab    ;
; db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/src/VHDL/SDRAM_Nios_Test/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                          ; alt_sld_fab    ;
; db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                    ; yes             ; Encrypted Auto-Found VHDL File               ; D:/src/VHDL/SDRAM_Nios_Test/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                        ; alt_sld_fab    ;
; db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/src/VHDL/SDRAM_Nios_Test/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                          ; alt_sld_fab    ;
; sld_jtag_hub.vhd                                                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                               ;                ;
; sld_rom_sr.vhd                                                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                 ;                ;
; lpm_mult.tdf                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                   ;                ;
; lpm_add_sub.inc                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                ;                ;
; multcore.inc                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                   ;                ;
; bypassff.inc                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                   ;                ;
; altshift.inc                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                   ;                ;
; db/mult_9401.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/src/VHDL/SDRAM_Nios_Test/db/mult_9401.tdf                                                                                          ;                ;
; db/mult_9b01.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/src/VHDL/SDRAM_Nios_Test/db/mult_9b01.tdf                                                                                          ;                ;
+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,052                                                                                                       ;
;                                             ;                                                                                                             ;
; Total combinational functions               ; 3949                                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                                             ;
;     -- 4 input functions                    ; 2154                                                                                                        ;
;     -- 3 input functions                    ; 1164                                                                                                        ;
;     -- <=2 input functions                  ; 631                                                                                                         ;
;                                             ;                                                                                                             ;
; Logic elements by mode                      ;                                                                                                             ;
;     -- normal mode                          ; 3699                                                                                                        ;
;     -- arithmetic mode                      ; 250                                                                                                         ;
;                                             ;                                                                                                             ;
; Total registers                             ; 2919                                                                                                        ;
;     -- Dedicated logic registers            ; 2919                                                                                                        ;
;     -- I/O registers                        ; 0                                                                                                           ;
;                                             ;                                                                                                             ;
; I/O pins                                    ; 159                                                                                                         ;
; Total memory bits                           ; 865280                                                                                                      ;
;                                             ;                                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                                           ;
;                                             ;                                                                                                             ;
; Total PLLs                                  ; 1                                                                                                           ;
;     -- PLLs                                 ; 1                                                                                                           ;
;                                             ;                                                                                                             ;
; Maximum fan-out node                        ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 3011                                                                                                        ;
; Total fan-out                               ; 30738                                                                                                       ;
; Average fan-out                             ; 4.04                                                                                                        ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                            ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+----------------+
; |DE10_LITE_SDRAM_Nios_Test                                                                                                              ; 3949 (0)            ; 2919 (0)                  ; 865280      ; 0          ; 6            ; 0       ; 3         ; 159  ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DE10_LITE_SDRAM_Nios_Test                              ; work           ;
;    |DE10_LITE_Qsys:u0|                                                                                                                  ; 3661 (0)            ; 2756 (0)                  ; 865280      ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DE10_LITE_Qsys                                         ; DE10_LITE_Qsys ;
;       |DE10_LITE_Qsys_altpll_0:altpll_0|                                                                                                ; 8 (7)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                                                                                ; DE10_LITE_Qsys_altpll_0                                ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1|                                                                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1                                                                                                                                                                                                                                                                                                                                                                        ; DE10_LITE_Qsys_altpll_0_altpll_3h92                    ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2|                                                                                 ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                                   ; DE10_LITE_Qsys_altpll_0_stdsync_sv6                    ; DE10_LITE_Qsys ;
;             |DE10_LITE_Qsys_altpll_0_dffpipe_l2c:dffpipe3|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2|DE10_LITE_Qsys_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                                      ; DE10_LITE_Qsys_altpll_0_dffpipe_l2c                    ; DE10_LITE_Qsys ;
;       |DE10_LITE_Qsys_gpio_data_in:gpio_data_in|                                                                                        ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in                                                                                                                                                                                                                                                                                                                                                                                                        ; DE10_LITE_Qsys_gpio_data_in                            ; DE10_LITE_Qsys ;
;       |DE10_LITE_Qsys_jtag_uart:jtag_uart|                                                                                              ; 139 (36)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                              ; DE10_LITE_Qsys_jtag_uart                               ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|                                                      ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                      ; DE10_LITE_Qsys_jtag_uart_scfifo_r                      ; DE10_LITE_Qsys ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                         ; scfifo                                                 ; work           ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                              ; scfifo_9621                                            ; work           ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                         ; a_dpfifo_bb01                                          ; work           ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                 ; a_fefifo_7cf                                           ; work           ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                            ; cntr_337                                               ; work           ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                 ; altsyncram_dtn1                                        ; work           ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                   ; cntr_n2b                                               ; work           ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                         ; cntr_n2b                                               ; work           ;
;          |DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|                                                      ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                      ; DE10_LITE_Qsys_jtag_uart_scfifo_w                      ; DE10_LITE_Qsys ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                         ; scfifo                                                 ; work           ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                              ; scfifo_9621                                            ; work           ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                         ; a_dpfifo_bb01                                          ; work           ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                 ; a_fefifo_7cf                                           ; work           ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                            ; cntr_337                                               ; work           ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                 ; altsyncram_dtn1                                        ; work           ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                   ; cntr_n2b                                               ; work           ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                         ; cntr_n2b                                               ; work           ;
;          |alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|                                                                 ; 52 (52)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                 ; alt_jtag_atlantic                                      ; work           ;
;       |DE10_LITE_Qsys_key:key|                                                                                                          ; 11 (11)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key                                                                                                                                                                                                                                                                                                                                                                                                                          ; DE10_LITE_Qsys_key                                     ; DE10_LITE_Qsys ;
;       |DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|                                                                              ; 750 (0)             ; 491 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                              ; DE10_LITE_Qsys_mm_interconnect_0                       ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_mm_interconnect_0_cmd_demux:cmd_demux|                                                                         ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                         ; DE10_LITE_Qsys_mm_interconnect_0_cmd_demux             ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                 ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                 ; DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001         ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                     ; 54 (50)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                                                                     ; DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002           ; DE10_LITE_Qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                               ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                     ; 59 (55)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                                                                                                     ; DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002           ; DE10_LITE_Qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                               ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_mm_interconnect_0_router:router|                                                                               ; 34 (34)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                               ; DE10_LITE_Qsys_mm_interconnect_0_router                ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001|                                                                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                       ; DE10_LITE_Qsys_mm_interconnect_0_router_001            ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                                                                                 ; DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002         ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_004|                                                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                                                                                                                                 ; DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002         ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|                                                                             ; 145 (145)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                             ; DE10_LITE_Qsys_mm_interconnect_0_rsp_mux               ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                     ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                     ; DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001           ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|                                                                    ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                  ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                      ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                  ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|                                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                  ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                  ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                  ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                  ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|                                                                       ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                  ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 105 (105)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                  ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 46 (46)             ; 40 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                  ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                  ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                  ; DE10_LITE_Qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 4 (0)               ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser               ; DE10_LITE_Qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 12 (8)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                         ; DE10_LITE_Qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                          ; DE10_LITE_Qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                          ; DE10_LITE_Qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser               ; DE10_LITE_Qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 22 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                         ; DE10_LITE_Qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                          ; DE10_LITE_Qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                          ; DE10_LITE_Qsys ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_master_agent                             ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                           ; 3 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                              ; DE10_LITE_Qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                       ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:gpio_data_in_s1_agent|                                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_data_in_s1_agent                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                              ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                              ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                              ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 13 (7)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                              ; DE10_LITE_Qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 6 (6)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                       ; altera_merlin_burst_uncompressor                       ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                              ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:timer_s1_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                              ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                 ; 1 (1)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                         ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:gpio_data_in_s1_translator|                                                                    ; 5 (5)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                         ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 11 (11)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                         ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                         ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                         ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:onchip_memory2_s1_translator|                                                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                         ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                         ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                         ; DE10_LITE_Qsys ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter                          ; DE10_LITE_Qsys ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                          ; DE10_LITE_Qsys ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 65 (65)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_width_adapter                            ; DE10_LITE_Qsys ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 18 (18)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_width_adapter                            ; DE10_LITE_Qsys ;
;       |DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|                                                                                        ; 2264 (33)           ; 1733 (39)                 ; 64256       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                        ; DE10_LITE_Qsys_nios2_gen2_0                            ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|                                                                                          ; 2231 (1934)         ; 1694 (1359)               ; 64256       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                    ; DE10_LITE_Qsys_nios2_gen2_0_cpu                        ; DE10_LITE_Qsys ;
;             |DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht|                                            ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                                                     ; DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module             ; DE10_LITE_Qsys ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                           ; altsyncram                                             ; work           ;
;                   |altsyncram_vhc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated                                                                                                                                                                                                                            ; altsyncram_vhc1                                        ; work           ;
;             |DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data|                                    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                                                             ; DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module         ; DE10_LITE_Qsys ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                                             ; work           ;
;                   |altsyncram_aoe1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated                                                                                                                                                                                                                    ; altsyncram_aoe1                                        ; work           ;
;             |DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag|                                      ; 0 (0)               ; 0 (0)                     ; 1152        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                                                               ; DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module          ; DE10_LITE_Qsys ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1152        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                     ; altsyncram                                             ; work           ;
;                   |altsyncram_ptb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1152        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ptb1:auto_generated                                                                                                                                                                                                                      ; altsyncram_ptb1                                        ; work           ;
;             |DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim|                                ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                                                         ; DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module       ; DE10_LITE_Qsys ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; altsyncram                                             ; work           ;
;                   |altsyncram_hec1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated                                                                                                                                                                                                                ; altsyncram_hec1                                        ; work           ;
;             |DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data|                                    ; 2 (0)               ; 1 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                                             ; DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module         ; DE10_LITE_Qsys ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                                             ; work           ;
;                   |altsyncram_2uc1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated                                                                                                                                                                                                                    ; altsyncram_2uc1                                        ; work           ;
;             |DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag|                                      ; 0 (0)               ; 0 (0)                     ; 2944        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                                               ; DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module          ; DE10_LITE_Qsys ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2944        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                     ; altsyncram                                             ; work           ;
;                   |altsyncram_vkc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2944        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vkc1:auto_generated                                                                                                                                                                                                                      ; altsyncram_vkc1                                        ; work           ;
;             |DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|                                   ; 0 (0)               ; 64 (0)                    ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                                            ; DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell              ; DE10_LITE_Qsys ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                         ; altera_mult_add                                        ; work           ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated                                                                                                                                                                                                     ; altera_mult_add_bbo2                                   ; work           ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                            ; altera_mult_add_rtl                                    ; work           ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                   ; ama_multiplier_function                                ; work           ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                 ; ama_register_function                                  ; work           ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                    ; lpm_mult                                               ; work           ;
;                               |mult_9401:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated                                                                           ; mult_9401                                              ; work           ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                         ; altera_mult_add                                        ; work           ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated                                                                                                                                                                                                     ; altera_mult_add_bbo2                                   ; work           ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                            ; altera_mult_add_rtl                                    ; work           ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                   ; ama_multiplier_function                                ; work           ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                 ; ama_register_function                                  ; work           ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                    ; lpm_mult                                               ; work           ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                                                                           ; mult_9b01                                              ; work           ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                         ; altera_mult_add                                        ; work           ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated                                                                                                                                                                                                     ; altera_mult_add_bbo2                                   ; work           ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                            ; altera_mult_add_rtl                                    ; work           ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                   ; ama_multiplier_function                                ; work           ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                 ; ama_register_function                                  ; work           ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                    ; lpm_mult                                               ; work           ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                                                                           ; mult_9b01                                              ; work           ;
;             |DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|                                   ; 295 (37)            ; 270 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                            ; DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci              ; DE10_LITE_Qsys ;
;                |DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|            ; 92 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                ; DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper    ; DE10_LITE_Qsys ;
;                   |DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|           ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk     ; DE10_LITE_Qsys ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                ; work           ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                ; work           ;
;                   |DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|                 ; 82 (82)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck                                                            ; DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck        ; DE10_LITE_Qsys ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                ; work           ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                ; work           ;
;                   |sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy|                                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy                                                                                         ; sld_virtual_jtag_basic                                 ; work           ;
;                |DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|                  ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                      ; DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg       ; DE10_LITE_Qsys ;
;                |DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break|                    ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                        ; DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break        ; DE10_LITE_Qsys ;
;                |DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|                    ; 8 (8)               ; 8 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                        ; DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug        ; DE10_LITE_Qsys ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                    ; altera_std_synchronizer                                ; work           ;
;                |DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem|                          ; 115 (115)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                              ; DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem           ; DE10_LITE_Qsys ;
;                   |DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram|                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module   ; DE10_LITE_Qsys ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                             ; work           ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                        ; work           ;
;             |DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a|                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                             ; DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module ; DE10_LITE_Qsys ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                             ; work           ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                                                    ; altsyncram_5tb1                                        ; work           ;
;             |DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b|                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                             ; DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module ; DE10_LITE_Qsys ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                             ; work           ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                                                    ; altsyncram_5tb1                                        ; work           ;
;       |DE10_LITE_Qsys_onchip_memory2:onchip_memory2|                                                                                    ; 69 (1)              ; 2 (0)                     ; 800000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                                                                                                                    ; DE10_LITE_Qsys_onchip_memory2                          ; DE10_LITE_Qsys ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 68 (0)              ; 2 (0)                     ; 800000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                             ; work           ;
;             |altsyncram_1oc1:auto_generated|                                                                                            ; 68 (0)              ; 2 (2)                     ; 800000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_1oc1:auto_generated                                                                                                                                                                                                                                                                                                                                           ; altsyncram_1oc1                                        ; work           ;
;                |decode_c7a:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_1oc1:auto_generated|decode_c7a:decode3                                                                                                                                                                                                                                                                                                                        ; decode_c7a                                             ; work           ;
;                |mux_93b:mux2|                                                                                                           ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_1oc1:auto_generated|mux_93b:mux2                                                                                                                                                                                                                                                                                                                              ; mux_93b                                                ; work           ;
;       |DE10_LITE_Qsys_sdram:sdram|                                                                                                      ; 274 (220)           ; 250 (158)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                                      ; DE10_LITE_Qsys_sdram                                   ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_sdram_input_efifo_module:the_DE10_LITE_Qsys_sdram_input_efifo_module|                                          ; 54 (54)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|DE10_LITE_Qsys_sdram_input_efifo_module:the_DE10_LITE_Qsys_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                                  ; DE10_LITE_Qsys_sdram_input_efifo_module                ; DE10_LITE_Qsys ;
;       |DE10_LITE_Qsys_timer:timer|                                                                                                      ; 132 (132)           ; 120 (120)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer                                                                                                                                                                                                                                                                                                                                                                                                                      ; DE10_LITE_Qsys_timer                                   ; DE10_LITE_Qsys ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                ; DE10_LITE_Qsys ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                              ; DE10_LITE_Qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                              ; DE10_LITE_Qsys ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                ; DE10_LITE_Qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                              ; DE10_LITE_Qsys ;
;    |pzdyqx:nabboc|                                                                                                                      ; 122 (0)             ; 72 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; pzdyqx                                                 ; work           ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 122 (12)            ; 72 (9)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                        ; pzdyqx_impl                                            ; work           ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                                          ; GHVD5181                                               ; work           ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                                        ; LQYT7093                                               ; work           ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                                      ; KIFI3548                                               ; work           ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                                      ; LQYT7093                                               ; work           ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 22 (22)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                                      ; PUDL0439                                               ; work           ;
;    |sld_hub:auto_hub|                                                                                                                   ; 166 (1)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; sld_hub                                                ; altera_sld     ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 165 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                  ; alt_sld_fab_with_jtag_input                            ; altera_sld     ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 165 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                               ; alt_sld_fab                                            ; alt_sld_fab    ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 165 (1)             ; 91 (7)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                           ; alt_sld_fab_alt_sld_fab                                ; alt_sld_fab    ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 164 (0)             ; 84 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                               ; alt_sld_fab_alt_sld_fab_sldfabric                      ; alt_sld_fab    ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 164 (118)           ; 84 (55)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                  ; sld_jtag_hub                                           ; work           ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 28 (28)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                          ; sld_rom_sr                                             ; work           ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                        ; sld_shadow_jsm                                         ; altera_sld     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ptb1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 18           ; 64           ; 18           ; 1152   ; None ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vkc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944   ; None ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_1oc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; 25000        ; 32           ; --           ; --           ; 800000 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                                       ; IP Include File                                 ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                        ;                                                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                    ;                                                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                                                          ;                                                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                        ;                                                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                                                          ;                                                 ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0                                                                                                                                                                                                                                                                                                                                                                                                          ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                                         ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in                                                                                                                                                                                                                                                                                                                                                                 ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                                                                     ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                       ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key                                                                                                                                                                                                                                                                                                                                                                                   ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                       ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                                                                                                    ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                             ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                                                          ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                  ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                               ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                                              ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                           ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                                              ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                           ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                                                              ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                           ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                                                              ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                           ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                                                                              ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                           ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006                                                                                                                                                                                                                                                                          ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0                                                                                                                                                                                   ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                                                                                              ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                           ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                                                                                              ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                           ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                  ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                          ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                      ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                  ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                              ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                  ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                                                              ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                  ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                  ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                  ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                  ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                      ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                  ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_data_in_s1_agent                                                                                                                                                                                                                                                                                                       ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator                                                                                                                                                                                                                                                                                             ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                           ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                 ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                                ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                      ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                             ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                        ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                   ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                          ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                     ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                      ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                 ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                            ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                                                                                                                     ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                                                                           ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                        ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                                                                ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                                                                                ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                                                                                                                ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_004:router_006                                                                                                                                                                                                                                                                                                ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_007                                                                                                                                                                                                                                                                                                ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_008:router_008                                                                                                                                                                                                                                                                                                ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_009                                                                                                                                                                                                                                                                                                ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_010                                                                                                                                                                                                                                                                                                ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                  ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                              ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                                          ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                                                          ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                                                                                          ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                                              ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                              ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                                              ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                                                              ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                      ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                              ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                              ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                       ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                                                                    ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                                                                                                                                                    ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                                              ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                    ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                                                              ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                    ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                 ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                             ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                              ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                      ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                        ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                  ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                      ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                        ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                      ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                      ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                     ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                               ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                 ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                                                   ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                 ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                                               ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                                   ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                                       ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                               ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                                     ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                                   ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                       ;                                                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                                                 ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                                                                             ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                   ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                               ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                               ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sysid_qsys:sysid_qsys                                                                                                                                                                                                                                                                                                                                                                     ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer                                                                                                                                                                                                                                                                                                                                                                               ; D:/src/VHDL/SDRAM_Nios_Test/DE10_LITE_Qsys.qsys ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_next ;
+------------------+------------------+------------------+------------------+--------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001   ;
+------------------+------------------+------------------+------------------+--------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                  ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                  ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                  ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                  ;
+------------------+------------------+------------------+------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_state                                                                                                       ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_next ;
+------------+------------+------------+------------+--------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                 ;
+------------+------------+------------+------------+--------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                          ;
+------------+------------+------------+------------+--------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                                          ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                                          ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                          ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                          ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                          ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                    ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                     ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Total number of protected registers is 54                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                     ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0,4,5,9,10,13..15,17,22,29,31]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[4..31]                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|d1_data_in[2,3]                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|d2_data_in[2,3]                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[8..31]                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[3..31]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[27..31]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[1,3]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|edge_capture[2,3]                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[1]                                                                                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                              ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                             ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                              ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                              ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                              ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                              ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                            ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                            ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                            ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                            ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                            ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                            ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                                          ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                                          ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                                          ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                                          ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                                                                          ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                                                                          ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                                          ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                                          ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                           ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                           ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                  ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                  ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                  ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[1..3,6..8,11,12,16,18..21,23..28]                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                                                   ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..25]                                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                   ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                                            ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                             ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                  ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                            ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_dest_id[3]                                                                                                                                                                                                                                                               ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_channel[5]                                                                                                                                                                                                                                                               ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                            ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                            ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                            ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                            ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                            ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                  ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                  ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                  ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                            ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                              ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                             ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                              ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                              ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                              ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                              ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                           ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                           ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                                                                   ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                                                  ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[5..9,11..26]                                                                                                                                                                                                                                                                                  ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                                                                          ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                                                                          ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                                                                          ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                                                                          ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                                                                          ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                                                                          ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                                                                          ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                                                                          ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_data_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_data_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Total Number of Removed Registers = 1111                                                                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                               ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                                               ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_data_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_data_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_data_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_data_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                               ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                             ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port clock_enable ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                             ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                                             ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                             ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                                             ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                                             ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                                             ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                       ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                                             ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                                                                               ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                                             ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|edge_capture[2],                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|edge_capture[3]                                                                                                                                                                                                                                                                                                                                                          ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[13]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[12]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[11]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[10]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[9]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[8]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[7]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[6]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[5]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[4]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|d1_data_in[3]                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|d2_data_in[3]                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|d1_data_in[2]                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|d2_data_in[2]                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[31]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[30]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[29]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[28]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[27]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[26]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[25]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[24]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[23]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[22]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[21]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[20]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[19]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[18]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[17]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[16]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[15]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[14]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[13]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[12]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[11]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[10]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[9]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in|readdata[8]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                                               ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                                               ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                                                                               ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                                                               ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                                               ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[31]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[30]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[29]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[28]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[27]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                             ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[26]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                             ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                              ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                              ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                              ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                              ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[25]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[24]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[23]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[22]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                         ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                         ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                         ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                         ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[21]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[20]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[19]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[18]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[17]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[16]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[15]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key|readdata[14]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                             ; Stuck at VCC                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                             ; Stuck at VCC                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2919  ;
; Number of registers using Synchronous Clear  ; 102   ;
; Number of registers using Synchronous Load   ; 261   ;
; Number of registers using Asynchronous Clear ; 2241  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2086  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|internal_counter[0]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|internal_counter[1]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|internal_counter[2]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|internal_counter[3]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|internal_counter[4]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|internal_counter[7]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|internal_counter[9]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|internal_counter[10]                                                                                                                                                                                                                                                               ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|internal_counter[15]                                                                                                                                                                                                                                                               ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|internal_counter[16]                                                                                                                                                                                                                                                               ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                           ; 1       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                         ; 11      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 38      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                          ; 29      ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                ; 1       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                 ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                 ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                 ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                      ; 11      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                    ; 4       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                             ; 5       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                             ; 1       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                             ; 4       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                      ; 3       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                     ; 16      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                  ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                  ; 2       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                             ; 1       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                ; 1       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                          ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                     ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                     ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                     ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                      ; 2       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                             ; 1       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                              ; 1       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                 ; 1       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                            ; 1       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[15]                                                                                                                                                                                                           ; 1       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[24]                                                                                                                                                                                                           ; 1       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|period_l_register[0]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|period_l_register[1]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|period_l_register[2]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|period_l_register[3]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|period_l_register[4]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|period_l_register[7]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|period_l_register[9]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|period_l_register[10]                                                                                                                                                                                                                                                              ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|period_l_register[15]                                                                                                                                                                                                                                                              ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|period_h_register[0]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                  ; 1       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                   ; 9       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                  ; 1       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 68                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[15]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|d_byteenable[3]                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|d_address_line_field[5]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_st_data[31]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_slow_inst_result[6]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[11]                                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]                                                                                                              ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[28]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[21]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[3]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]                                                                                                               ;
; 5:1                ; 25 bits   ; 75 LEs        ; 75 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[2]                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|DE10_LITE_Qsys_sdram_input_efifo_module:the_DE10_LITE_Qsys_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|F_pc[18]                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                                                        ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|active_addr[16]                                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|E_logic_result[15]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|dc_data_rd_port_addr[1]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[6]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[16]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[12]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[30]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router:router|src_channel[8]                                                                                                                                                                                                                                                                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router:router|src_data[90]                                                                                                                                                                                                                                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|D_src2_reg[17]                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[14]                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[26]                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[1]                                                                                                                                                                                                                                                                                        ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|F_ic_tag_rd_addr_nxt[5]                                                                                                                                                                                                                                                                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                                                                       ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0 ;
+----------------+-------+------+-------------------------------------------+
; Assignment     ; Value ; From ; To                                        ;
+----------------+-------+------+-------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                ;
+----------------+-------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2|DE10_LITE_Qsys_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_1oc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram ;
+-----------------------------+-------+------+------------------------+
; Assignment                  ; Value ; From ; To                     ;
+-----------------------------+-------+------+------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0        ;
+-----------------------------+-------+------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+--------------------------------------------------+
; Assignment        ; Value ; From ; To                                               ;
+-------------------+-------+------+--------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]           ;
+-------------------+-------+------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 25000                ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 25000                ; Signed Integer                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_1oc1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                         ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                         ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                                          ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                          ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                                          ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                                          ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                                                 ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                                 ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                                                 ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                                                 ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                                                 ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                                                 ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                 ;
; ID                        ; 1     ; Signed Integer                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                 ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                             ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                             ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 73    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 77    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 75    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_data_in_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_data_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router:router|DE10_LITE_Qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001|DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_003|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_004:router_004|DE10_LITE_Qsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_005|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_004:router_006|DE10_LITE_Qsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_007|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_008:router_008|DE10_LITE_Qsys_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_009|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_010|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                               ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                      ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                   ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 53    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L ; 51    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                        ;
; ST_DATA_W      ; 87    ; Signed Integer                                                                                                                                                                                                                                        ;
; ST_CHANNEL_W   ; 9     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                   ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                   ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 53    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 54    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 56    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 57    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 59    ; Signed Integer                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 82    ; Signed Integer                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 83    ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 60    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 61    ; Signed Integer                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 84    ; Signed Integer                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 86    ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 47    ; Signed Integer                                                                                                                   ;
; IN_ST_DATA_W                  ; 87    ; Signed Integer                                                                                                                   ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                   ;
; OUT_ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                   ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                   ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                   ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 74    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 75    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 77    ; Signed Integer                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 100   ; Signed Integer                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 101   ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 78    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 79    ; Signed Integer                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 102   ; Signed Integer                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 104   ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 65    ; Signed Integer                                                                                                                   ;
; IN_ST_DATA_W                  ; 105   ; Signed Integer                                                                                                                   ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                   ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                                                   ;
; OUT_ST_DATA_W                 ; 87    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                   ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 116   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 116   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                               ;
+---------------------------+----------+--------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                             ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                     ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                     ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                     ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                     ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                     ;
+---------------------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                         ;
; Entity Instance            ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
; Entity Instance            ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                        ;
; Entity Instance                           ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                       ;
;     -- NUMWORDS_A                         ; 25000                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                   ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                              ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                              ;
+----------------+-------+----------+------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                         ;
+----------------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                       ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                    ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                               ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                               ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                       ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_008:router_008|DE10_LITE_Qsys_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_004:router_004|DE10_LITE_Qsys_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001|DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router:router|DE10_LITE_Qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_data_in_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_data_in_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                               ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                        ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_data_in_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|DE10_LITE_Qsys_sdram_input_efifo_module:the_DE10_LITE_Qsys_sdram_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0" ;
+---------------------+--------+----------+----------------------------------------------+
; Port                ; Type   ; Severity ; Details                                      ;
+---------------------+--------+----------+----------------------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected                       ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected                       ;
+---------------------+--------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic"                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart"                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                  ;
+----------+-------+----------+------------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                             ;
+----------+-------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0" ;
+--------------------+--------+----------+---------------------------------------+
; Port               ; Type   ; Severity ; Details                               ;
+--------------------+--------+----------+---------------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected                ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                ;
; c2                 ; Output ; Info     ; Explicitly unconnected                ;
; c3                 ; Output ; Info     ; Explicitly unconnected                ;
; c4                 ; Output ; Info     ; Explicitly unconnected                ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                          ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                          ;
; phasestep          ; Input  ; Info     ; Stuck at GND                          ;
; scanclk            ; Input  ; Info     ; Stuck at GND                          ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                          ;
; scandata           ; Input  ; Info     ; Stuck at GND                          ;
; configupdate       ; Input  ; Info     ; Stuck at GND                          ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                ;
+--------------------+--------+----------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0"                                                                                                                                                                                           ;
+-----------------------------------+---------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                              ; Type    ; Severity         ; Details                                                                                                                                                                ;
+-----------------------------------+---------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n                     ; Input   ; Info             ; Stuck at VCC                                                                                                                                                           ;
; altpll_0_locked_conduit_export    ; Output  ; Info             ; Explicitly unconnected                                                                                                                                                 ;
; altpll_0_phasedone_conduit_export ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                                                 ;
; altpll_0_areset_conduit_export    ; Input   ; Info             ; Explicitly unconnected                                                                                                                                                 ;
; key_external_connection_export    ; Input   ; Warning          ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "key_external_connection_export[3..2]" will be connected to GND. ;
+-----------------------------------+---------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 199                         ;
; cycloneiii_ff         ; 2756                        ;
;     CLR               ; 563                         ;
;     CLR SCLR          ; 6                           ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 32                          ;
;     ENA               ; 400                         ;
;     ENA CLR           ; 1389                        ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA CLR SCLR SLD  ; 52                          ;
;     ENA CLR SLD       ; 134                         ;
;     ENA SLD           ; 15                          ;
;     SLD               ; 10                          ;
;     plain             ; 142                         ;
; cycloneiii_io_obuf    ; 36                          ;
; cycloneiii_lcell_comb ; 3667                        ;
;     arith             ; 237                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 131                         ;
;         3 data inputs ; 105                         ;
;     normal            ; 3430                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 61                          ;
;         2 data inputs ; 349                         ;
;         3 data inputs ; 993                         ;
;         4 data inputs ; 2022                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 379                         ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 3.42                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.02                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Nov 24 15:33:24 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_SDRAM_Nios_Test -c DE10_LITE_SDRAM_Nios_Test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "DE10_LITE_Qsys.qsys"
Info (12250): 2020.11.24.15:33:44 Progress: Loading SDRAM_Nios_Test/DE10_LITE_Qsys.qsys
Info (12250): 2020.11.24.15:33:45 Progress: Reading input file
Info (12250): 2020.11.24.15:33:45 Progress: Adding altpll_0 [altpll 18.1]
Info (12250): 2020.11.24.15:33:47 Progress: Parameterizing module altpll_0
Info (12250): 2020.11.24.15:33:47 Progress: Adding clk_50 [clock_source 18.1]
Info (12250): 2020.11.24.15:33:47 Progress: Parameterizing module clk_50
Info (12250): 2020.11.24.15:33:47 Progress: Adding gpio_data_in [altera_avalon_pio 18.1]
Info (12250): 2020.11.24.15:33:47 Progress: Parameterizing module gpio_data_in
Info (12250): 2020.11.24.15:33:47 Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info (12250): 2020.11.24.15:33:47 Progress: Parameterizing module jtag_uart
Info (12250): 2020.11.24.15:33:47 Progress: Adding key [altera_avalon_pio 18.1]
Info (12250): 2020.11.24.15:33:47 Progress: Parameterizing module key
Info (12250): 2020.11.24.15:33:47 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info (12250): 2020.11.24.15:33:47 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2020.11.24.15:33:47 Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2020.11.24.15:33:47 Progress: Parameterizing module onchip_memory2
Info (12250): 2020.11.24.15:33:47 Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2020.11.24.15:33:47 Progress: Parameterizing module sdram
Info (12250): 2020.11.24.15:33:47 Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Info (12250): 2020.11.24.15:33:47 Progress: Parameterizing module sysid_qsys
Info (12250): 2020.11.24.15:33:47 Progress: Adding timer [altera_avalon_timer 18.1]
Info (12250): 2020.11.24.15:33:47 Progress: Parameterizing module timer
Info (12250): 2020.11.24.15:33:47 Progress: Building connections
Info (12250): 2020.11.24.15:33:47 Progress: Parameterizing connections
Info (12250): 2020.11.24.15:33:47 Progress: Validating
Info (12250): 2020.11.24.15:33:49 Progress: Done reading input file
Info (12250): DE10_LITE_Qsys.gpio_data_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): DE10_LITE_Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): DE10_LITE_Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): DE10_LITE_Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): DE10_LITE_Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): DE10_LITE_Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info (12250): DE10_LITE_Qsys: Generating DE10_LITE_Qsys "DE10_LITE_Qsys" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info (12250): Altpll_0: "DE10_LITE_Qsys" instantiated altpll "altpll_0"
Info (12250): Gpio_data_in: Starting RTL generation for module 'DE10_LITE_Qsys_gpio_data_in'
Info (12250): Gpio_data_in:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_gpio_data_in --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_1949387172961800814.dir/0004_gpio_data_in_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_1949387172961800814.dir/0004_gpio_data_in_gen//DE10_LITE_Qsys_gpio_data_in_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Gpio_data_in: Done RTL generation for module 'DE10_LITE_Qsys_gpio_data_in'
Info (12250): Gpio_data_in: "DE10_LITE_Qsys" instantiated altera_avalon_pio "gpio_data_in"
Info (12250): Jtag_uart: Starting RTL generation for module 'DE10_LITE_Qsys_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE10_LITE_Qsys_jtag_uart --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_1949387172961800814.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_1949387172961800814.dir/0005_jtag_uart_gen//DE10_LITE_Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'DE10_LITE_Qsys_jtag_uart'
Info (12250): Jtag_uart: "DE10_LITE_Qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Key: Starting RTL generation for module 'DE10_LITE_Qsys_key'
Info (12250): Key:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_key --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_1949387172961800814.dir/0006_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_1949387172961800814.dir/0006_key_gen//DE10_LITE_Qsys_key_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Key: Done RTL generation for module 'DE10_LITE_Qsys_key'
Info (12250): Key: "DE10_LITE_Qsys" instantiated altera_avalon_pio "key"
Info (12250): Nios2_gen2_0: "DE10_LITE_Qsys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2: Starting RTL generation for module 'DE10_LITE_Qsys_onchip_memory2'
Info (12250): Onchip_memory2:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE10_LITE_Qsys_onchip_memory2 --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_1949387172961800814.dir/0007_onchip_memory2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_1949387172961800814.dir/0007_onchip_memory2_gen//DE10_LITE_Qsys_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2: Done RTL generation for module 'DE10_LITE_Qsys_onchip_memory2'
Info (12250): Onchip_memory2: "DE10_LITE_Qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info (12250): Sdram: Starting RTL generation for module 'DE10_LITE_Qsys_sdram'
Info (12250): Sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE10_LITE_Qsys_sdram --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_1949387172961800814.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_1949387172961800814.dir/0008_sdram_gen//DE10_LITE_Qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'DE10_LITE_Qsys_sdram'
Info (12250): Sdram: "DE10_LITE_Qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Sysid_qsys: "DE10_LITE_Qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info (12250): Timer: Starting RTL generation for module 'DE10_LITE_Qsys_timer'
Info (12250): Timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE10_LITE_Qsys_timer --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_1949387172961800814.dir/0010_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_1949387172961800814.dir/0010_timer_gen//DE10_LITE_Qsys_timer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer: Done RTL generation for module 'DE10_LITE_Qsys_timer'
Info (12250): Timer: "DE10_LITE_Qsys" instantiated altera_avalon_timer "timer"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "DE10_LITE_Qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "DE10_LITE_Qsys" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "DE10_LITE_Qsys" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'DE10_LITE_Qsys_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE10_LITE_Qsys_nios2_gen2_0_cpu --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_1949387172961800814.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_1949387172961800814.dir/0013_cpu_gen//DE10_LITE_Qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2020.11.24 15:34:37 (*) Starting Nios II generation
Info (12250): Cpu: # 2020.11.24 15:34:37 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2020.11.24 15:34:39 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2020.11.24 15:34:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2020.11.24 15:34:39 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2020.11.24 15:34:40 (*)   Plaintext license not found.
Info (12250): Cpu: # 2020.11.24 15:34:40 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2020.11.24 15:34:41 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2020.11.24 15:34:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2020.11.24 15:34:41 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2020.11.24 15:34:41 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2020.11.24 15:34:41 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2020.11.24 15:34:41 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2020.11.24 15:34:41 (*)     Testbench
Info (12250): Cpu: # 2020.11.24 15:34:41 (*)     Instruction decoding
Info (12250): Cpu: # 2020.11.24 15:34:41 (*)       Instruction fields
Info (12250): Cpu: # 2020.11.24 15:34:41 (*)       Instruction decodes
Info (12250): Cpu: # 2020.11.24 15:34:42 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2020.11.24 15:34:42 (*)       Instruction controls
Info (12250): Cpu: # 2020.11.24 15:34:42 (*)     Pipeline frontend
Info (12250): Cpu: # 2020.11.24 15:34:42 (*)     Pipeline backend
Info (12250): Cpu: # 2020.11.24 15:34:46 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2020.11.24 15:34:48 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2020.11.24 15:34:49 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'DE10_LITE_Qsys_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info (12250): Nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info (12250): Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v
Info (12250): Sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info (12250): Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info (12250): Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info (12250): DE10_LITE_Qsys: Done "DE10_LITE_Qsys" with 41 modules, 72 files
Info (12249): Finished elaborating Platform Designer system entity "DE10_LITE_Qsys.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/de10_lite_qsys.v
    Info (12023): Found entity 1: DE10_LITE_Qsys File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 6
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_altpll_0_dffpipe_l2c File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v Line: 37
    Info (12023): Found entity 2: DE10_LITE_Qsys_altpll_0_stdsync_sv6 File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v Line: 98
    Info (12023): Found entity 3: DE10_LITE_Qsys_altpll_0_altpll_3h92 File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v Line: 130
    Info (12023): Found entity 4: DE10_LITE_Qsys_altpll_0 File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v Line: 217
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_gpio_data_in.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_gpio_data_in File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_gpio_data_in.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_irq_mapper.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_irq_mapper File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_jtag_uart_sim_scfifo_w File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 21
    Info (12023): Found entity 2: DE10_LITE_Qsys_jtag_uart_scfifo_w File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 78
    Info (12023): Found entity 3: DE10_LITE_Qsys_jtag_uart_sim_scfifo_r File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 164
    Info (12023): Found entity 4: DE10_LITE_Qsys_jtag_uart_scfifo_r File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 243
    Info (12023): Found entity 5: DE10_LITE_Qsys_jtag_uart File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_key.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_key File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_key.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0 File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006 File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_cmd_demux File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001 File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_cmd_mux File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002 File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_default_decode File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_001 File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_002 File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_004_default_decode File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_004 File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_008_default_decode File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_008 File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_demux File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002 File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003 File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_mux File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001 File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_nios2_gen2_0 File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 1001
    Info (12023): Found entity 12: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 1262
    Info (12023): Found entity 13: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 1451
    Info (12023): Found entity 14: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 1634
    Info (12023): Found entity 15: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 1702
    Info (12023): Found entity 16: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 1784
    Info (12023): Found entity 17: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 1856
    Info (12023): Found entity 18: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 1899
    Info (12023): Found entity 19: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 1946
    Info (12023): Found entity 20: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 2432
    Info (12023): Found entity 21: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 2455
    Info (12023): Found entity 22: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_performance_monitors File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 2525
    Info (12023): Found entity 23: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 2542
    Info (12023): Found entity 24: DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 2635
    Info (12023): Found entity 25: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 2700
    Info (12023): Found entity 26: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 2881
    Info (12023): Found entity 27: DE10_LITE_Qsys_nios2_gen2_0_cpu File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_onchip_memory2.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_onchip_memory2 File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_onchip_memory2.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_sdram_input_efifo_module File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v Line: 21
    Info (12023): Found entity 2: DE10_LITE_Qsys_sdram File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram_test_component.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_sdram_test_component_ram_module File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram_test_component.v Line: 21
    Info (12023): Found entity 2: DE10_LITE_Qsys_sdram_test_component File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sysid_qsys.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_sysid_qsys File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_timer.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_timer File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_wrap_burst_converter.sv Line: 27
Warning (10037): Verilog HDL or VHDL warning at de10_lite_qsys_sdram.v(318): conditional expression evaluates to a constant File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at de10_lite_qsys_sdram.v(328): conditional expression evaluates to a constant File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at de10_lite_qsys_sdram.v(338): conditional expression evaluates to a constant File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at de10_lite_qsys_sdram.v(682): conditional expression evaluates to a constant File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v Line: 682
Warning (12125): Using design file de10_lite_sdram_nios_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE10_LITE_SDRAM_Nios_Test File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 35
Info (12127): Elaborating entity "DE10_LITE_SDRAM_Nios_Test" for the top level hierarchy
Warning (10034): Output port "LEDR" at de10_lite_sdram_nios_test.v(49) has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 49
Warning (10034): Output port "HEX0" at de10_lite_sdram_nios_test.v(52) has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 52
Warning (10034): Output port "HEX1" at de10_lite_sdram_nios_test.v(53) has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 53
Warning (10034): Output port "HEX2" at de10_lite_sdram_nios_test.v(54) has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 54
Warning (10034): Output port "HEX3" at de10_lite_sdram_nios_test.v(55) has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 55
Warning (10034): Output port "HEX4" at de10_lite_sdram_nios_test.v(56) has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 56
Warning (10034): Output port "HEX5" at de10_lite_sdram_nios_test.v(57) has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 57
Warning (10034): Output port "VGA_R" at de10_lite_sdram_nios_test.v(75) has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 75
Warning (10034): Output port "VGA_G" at de10_lite_sdram_nios_test.v(76) has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 76
Warning (10034): Output port "VGA_B" at de10_lite_sdram_nios_test.v(77) has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 77
Warning (10034): Output port "VGA_HS" at de10_lite_sdram_nios_test.v(73) has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 73
Warning (10034): Output port "VGA_VS" at de10_lite_sdram_nios_test.v(74) has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 74
Warning (10034): Output port "CLK_I2C_SCL" at de10_lite_sdram_nios_test.v(80) has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 80
Warning (10034): Output port "GSENSOR_SCLK" at de10_lite_sdram_nios_test.v(84) has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 84
Warning (10034): Output port "GSENSOR_CS_N" at de10_lite_sdram_nios_test.v(88) has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 88
Info (12128): Elaborating entity "DE10_LITE_Qsys" for hierarchy "DE10_LITE_Qsys:u0" File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 137
Info (12128): Elaborating entity "DE10_LITE_Qsys_altpll_0" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 123
Info (12128): Elaborating entity "DE10_LITE_Qsys_altpll_0_stdsync_sv6" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v Line: 288
Info (12128): Elaborating entity "DE10_LITE_Qsys_altpll_0_dffpipe_l2c" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2|DE10_LITE_Qsys_altpll_0_dffpipe_l2c:dffpipe3" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v Line: 116
Info (12128): Elaborating entity "DE10_LITE_Qsys_altpll_0_altpll_3h92" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v Line: 294
Info (12128): Elaborating entity "DE10_LITE_Qsys_gpio_data_in" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_gpio_data_in:gpio_data_in" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 131
Info (12128): Elaborating entity "DE10_LITE_Qsys_jtag_uart" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 144
Info (12128): Elaborating entity "DE10_LITE_Qsys_jtag_uart_scfifo_w" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: D:/src/VHDL/SDRAM_Nios_Test/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: D:/src/VHDL/SDRAM_Nios_Test/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: D:/src/VHDL/SDRAM_Nios_Test/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/src/VHDL/SDRAM_Nios_Test/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: D:/src/VHDL/SDRAM_Nios_Test/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: D:/src/VHDL/SDRAM_Nios_Test/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: D:/src/VHDL/SDRAM_Nios_Test/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: D:/src/VHDL/SDRAM_Nios_Test/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: D:/src/VHDL/SDRAM_Nios_Test/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: D:/src/VHDL/SDRAM_Nios_Test/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "DE10_LITE_Qsys_jtag_uart_scfifo_r" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic" with the following parameter: File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DE10_LITE_Qsys_key" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_key:key" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 156
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 187
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 5986
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 6988
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf
    Info (12023): Found entity 1: altsyncram_2uc1 File: D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_2uc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2uc1" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 7054
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vkc1.tdf
    Info (12023): Found entity 1: altsyncram_vkc1 File: D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_vkc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vkc1" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vkc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 7252
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf
    Info (12023): Found entity 1: altsyncram_vhc1 File: D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_vhc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vhc1" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 8209
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf
    Info (12023): Found entity 1: altsyncram_5tb1 File: D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_5tb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5tb1" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 8227
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 8812
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v
    Info (12023): Found entity 1: altera_mult_add_bbo2 File: D:/src/VHDL/SDRAM_Nios_Test/db/altera_mult_add_bbo2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_bbo2" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: D:/src/VHDL/SDRAM_Nios_Test/db/altera_mult_add_bbo2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 9234
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ptb1.tdf
    Info (12023): Found entity 1: altsyncram_ptb1 File: D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_ptb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ptb1" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ptb1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 9300
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf
    Info (12023): Found entity 1: altsyncram_aoe1 File: D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_aoe1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_aoe1" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 9412
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf
    Info (12023): Found entity 1: altsyncram_hec1 File: D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_hec1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hec1" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 10217
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 632
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 3128
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 3151
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 3178
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 3216
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 3231
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 1752
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 3246
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 2065
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 2074
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 2083
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 3251
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 3265
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 3284
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 3304
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 3406
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DE10_LITE_Qsys_onchip_memory2" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 201
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_onchip_memory2.v Line: 66
Info (12130): Elaborated megafunction instantiation "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_onchip_memory2.v Line: 66
Info (12133): Instantiated megafunction "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" with the following parameter: File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_onchip_memory2.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "25000"
    Info (12134): Parameter "numwords_a" = "25000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1oc1.tdf
    Info (12023): Found entity 1: altsyncram_1oc1 File: D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_1oc1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_1oc1" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_1oc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf
    Info (12023): Found entity 1: decode_c7a File: D:/src/VHDL/SDRAM_Nios_Test/db/decode_c7a.tdf Line: 22
Info (12128): Elaborating entity "decode_c7a" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_1oc1:auto_generated|decode_c7a:decode3" File: D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_1oc1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_93b.tdf
    Info (12023): Found entity 1: mux_93b File: D:/src/VHDL/SDRAM_Nios_Test/db/mux_93b.tdf Line: 22
Info (12128): Elaborating entity "mux_93b" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_1oc1:auto_generated|mux_93b:mux2" File: D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_1oc1.tdf Line: 44
Info (12128): Elaborating entity "DE10_LITE_Qsys_sdram" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 224
Info (12128): Elaborating entity "DE10_LITE_Qsys_sdram_input_efifo_module" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|DE10_LITE_Qsys_sdram_input_efifo_module:the_DE10_LITE_Qsys_sdram_input_efifo_module" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v Line: 298
Info (12128): Elaborating entity "DE10_LITE_Qsys_sysid_qsys" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sysid_qsys:sysid_qsys" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 231
Info (12128): Elaborating entity "DE10_LITE_Qsys_timer" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 242
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 313
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 792
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 852
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 916
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 980
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 1044
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 1108
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 1172
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 1236
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 1300
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 1364
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 1509
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 1590
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 1674
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 1715
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 2131
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 2465
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 2506
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 2547
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router:router" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 2813
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router_default_decode" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router:router|DE10_LITE_Qsys_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv Line: 192
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router_001" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 2829
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001|DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router_002" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 2845
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router_004" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_004:router_004" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 2877
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router_004_default_decode" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_004:router_004|DE10_LITE_Qsys_mm_interconnect_0_router_004_default_decode:the_default_decode" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router_008" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_008:router_008" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 2941
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router_008_default_decode" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_008:router_008|DE10_LITE_Qsys_mm_interconnect_0_router_008_default_decode:the_default_decode" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 3023
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 3073
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 3123
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_cmd_demux" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 3188
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 3211
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_cmd_mux" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 3228
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 3268
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_rsp_demux" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 3393
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 3433
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 3450
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_rsp_mux" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 3606
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 3629
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 3695
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 3761
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 3795
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 3858
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 4032
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006.v Line: 200
Info (12128): Elaborating entity "DE10_LITE_Qsys_irq_mapper" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_irq_mapper:irq_mapper" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 322
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 385
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001" File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 448
Warning (12020): Port "jdo" on the entity instantiation of "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.11.24.15:35:23 Progress: Loading sldddbdda0a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldddbdda0a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/sldddbdda0a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_avalon_sc_fifo.v Line: 108
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9401.tdf
    Info (12023): Found entity 1: mult_9401 File: D:/src/VHDL/SDRAM_Nios_Test/db/mult_9401.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf
    Info (12023): Found entity 1: mult_9b01 File: D:/src/VHDL/SDRAM_Nios_Test/db/mult_9b01.tdf Line: 28
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "CLK_I2C_SDA" has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 81
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 85
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 86
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 95
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 95
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 95
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 95
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 95
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 95
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 95
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 95
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 95
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 95
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 95
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 95
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 95
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 95
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 95
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 95
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 98
Info (13000): Registers with preset signals will power-up high File: D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 49
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 49
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 49
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 49
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 49
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 49
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 49
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 49
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 49
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 49
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 52
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 52
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 52
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 52
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 52
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 52
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 52
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 52
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 53
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 53
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 53
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 53
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 53
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 53
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 53
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 53
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 54
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 54
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 54
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 54
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 54
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 54
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 54
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 54
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 55
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 55
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 55
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 55
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 55
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 55
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 55
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 55
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 56
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 56
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 56
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 56
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 56
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 56
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 56
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 56
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 57
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 57
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 57
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 57
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 57
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 57
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 57
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 57
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 61
    Warning (13410): Pin "VGA_HS" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 73
    Warning (13410): Pin "VGA_VS" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 74
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 75
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 75
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 75
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 75
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 76
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 76
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 76
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 76
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 77
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 77
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 77
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 77
    Warning (13410): Pin "CLK_I2C_SCL" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 80
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 84
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 88
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 326 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file D:/src/VHDL/SDRAM_Nios_Test/output_files/DE10_LITE_SDRAM_Nios_Test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 38
    Warning (15610): No output dependent on input pin "MAX10_CLK1_50" File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 39
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 46
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 46
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 46
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 46
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 46
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 46
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 46
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 46
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 46
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 46
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 87
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v Line: 87
Info (21057): Implemented 5975 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 99 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 5425 logic cells
    Info (21064): Implemented 379 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 145 warnings
    Info: Peak virtual memory: 4970 megabytes
    Info: Processing ended: Tue Nov 24 15:35:57 2020
    Info: Elapsed time: 00:02:33
    Info: Total CPU time (on all processors): 00:03:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/src/VHDL/SDRAM_Nios_Test/output_files/DE10_LITE_SDRAM_Nios_Test.map.smsg.


