timestamp 1731669992
version 8.3
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
node "a_402_n568#" 34 0 402 -568 ndif 80 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_380_n568#" 34 0 380 -568 ndif 80 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd" 131 164.402 329 -558 ndc 300 160 0 0 0 0 0 0 0 0 0 0 0 0 268 182 0 0 0 0 0 0 0 0 0 0
node "Q" 58 52.4001 402 -536 pdif 100 50 100 50 0 0 0 0 0 0 0 0 0 0 107 76 0 0 0 0 0 0 0 0 0 0
node "a_380_n536#" 285 143.911 380 -536 pdif 100 50 100 50 0 0 0 0 0 0 134 130 0 0 117 82 0 0 0 0 0 0 0 0 0 0
node "mid" 302 161.621 358 -558 ndif 50 30 200 90 0 0 0 0 0 0 134 130 0 0 117 82 0 0 0 0 0 0 0 0 0 0
node "a_358_n536#" 75 0 358 -536 pdif 0 0 160 88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_336_n536#" 75 0 336 -536 pdif 0 0 160 88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 232 7.54952e-14 329 -536 pdif 0 0 600 280 0 0 0 0 0 0 0 0 0 0 289 196 0 0 0 0 0 0 0 0 0 0
node "a_336_n558#" 336 155.811 336 -558 ndif 50 30 200 90 0 0 0 0 0 0 152 148 0 0 117 82 0 0 0 0 0 0 0 0 0 0
node "clk" 682 793.64 340 -539 p 0 0 0 0 0 0 0 0 0 0 368 364 0 0 252 172 284 190 0 0 0 0 0 0 0 0
node "D" 262 124.344 330 -547 pc 0 0 0 0 0 0 0 0 0 0 152 148 0 0 34 28 0 0 0 0 0 0 0 0 0 0
node "w_323_n542#" 2587 3937.25 323 -542 nw 0 0 0 0 3920 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "w_323_n542#" "D" 64.77
cap "VDD" "mid" 80.1615
cap "VDD" "clk" 213.66
cap "VDD" "D" 63.459
cap "clk" "gnd" 356.885
cap "gnd" "mid" 63.459
cap "a_380_n536#" "w_323_n542#" 105.2
cap "VDD" "a_336_n536#" 9.354
cap "gnd" "D" 41.7934
cap "clk" "mid" 326.87
cap "VDD" "a_380_n536#" 16.7025
cap "clk" "D" 33.993
cap "a_336_n558#" "w_323_n542#" 87.4902
cap "gnd" "a_380_n536#" 16.7025
cap "VDD" "a_336_n558#" 75.1515
cap "gnd" "a_380_n568#" 13.362
cap "clk" "a_380_n536#" 90.0045
cap "a_336_n558#" "gnd" 41.7934
cap "VDD" "a_358_n536#" 13.362
cap "Q" "w_323_n542#" 31.4124
cap "VDD" "w_323_n542#" 78.1806
cap "clk" "a_336_n558#" 33.993
cap "clk" "w_323_n542#" 454.713
cap "mid" "w_323_n542#" 87.4902
fet nfet 406 -568 407 -567 40 44 "Gnd!" "clk" 4 0 "a_402_n568#" 20 0 "Q" 20 0
fet nfet 400 -568 401 -567 40 44 "Gnd!" "a_380_n536#" 4 0 "gnd" 20 0 "a_402_n568#" 20 0
fet nfet 384 -568 385 -567 40 44 "Gnd!" "clk" 4 0 "a_380_n568#" 20 0 "a_380_n536#" 20 0
fet nfet 378 -568 379 -567 40 44 "Gnd!" "mid" 4 0 "gnd" 20 0 "a_380_n568#" 20 0
fet nfet 356 -558 357 -557 20 24 "Gnd!" "a_336_n558#" 4 0 "gnd" 10 0 "mid" 10 0
fet nfet 334 -558 335 -557 20 24 "Gnd!" "D" 4 0 "gnd" 10 0 "a_336_n558#" 10 0
fet pfet 400 -536 401 -535 40 44 "w_323_n542#" "a_380_n536#" 4 0 "VDD" 20 0 "Q" 20 0
fet pfet 378 -536 379 -535 40 44 "w_323_n542#" "mid" 4 0 "VDD" 20 0 "a_380_n536#" 20 0
fet pfet 362 -536 363 -535 80 84 "w_323_n542#" "clk" 4 0 "a_358_n536#" 40 0 "mid" 40 0
fet pfet 356 -536 357 -535 80 84 "w_323_n542#" "a_336_n558#" 4 0 "VDD" 40 0 "a_358_n536#" 40 0
fet pfet 340 -536 341 -535 80 84 "w_323_n542#" "clk" 4 0 "a_336_n536#" 40 0 "a_336_n558#" 40 0
fet pfet 334 -536 335 -535 80 84 "w_323_n542#" "D" 4 0 "VDD" 40 0 "a_336_n536#" 40 0
subcap "Q" -2.9517
subcap "a_380_n536#" -31.56
subcap "mid" -31.56
subcap "clk" -431.082
subcap "D" -5.9034
