<html>  <head>  <meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Model Advisor Report for 'DSM_MOD8_HDL'</title>  
<style><!--
H3 {font-size:14pt; font-weight:200;}  
H4 {font-size:9pt; font-weight:normal;}  
H5 {font-size: 12pt; font-style:italic; font-weight: bold; color: #333333; margin-bottom: 2px}  
body {font-family: Arial, Helvetica, sans-serif}  
.subsection {padding-left: 30px;}  

table.AdvTable { border-collapse:collapse; margin:0px 0px 20px 0px; border:1px solid #ececec; border-right:none; border-bottom:none; }
.AdvTable td.AdvTableColHeading { padding-left:5px; padding-right:5px; color:#fff; line-height:120%; background:#80a0c1 url(data:image/gif;base64,R0lGODlhAQAaAKIAAHSRr3mXtn+fv2V/mX2cvG2JpVxzi4CgwSH5BAAAAAAALAAAAAABABoAAAMJeLrcLCSAMkwCADs=) repeat-x bottom left; border-right: 1px solid #ececec; border-bottom: 1px solid #ececec; }
.AdvTable td { padding-left:5px; padding-right:5px; border-right:1px solid #ececec; border-bottom: 1px solid #ececec; }
td.AdvTableColHeading p { margin-bottom:0px; }
.AdvTable p { margin-bottom:10px; }
table.AdvTableNoBorder { border-collapse:collapse; margin:0px 0px 20px 0px; border:none}
.AdvTableNoBorder td { padding-left:5px; padding-right:5px; border:none; }
.AdvTableNoBorder p { margin-bottom:10px; }
--></style>  
<script> <!-- 
// rtwreport needs it 
function init() {
    var showFailed = document.getElementById("Failed Checkbox");
    var showPassed = document.getElementById("Passed Checkbox");
    var showWarning = document.getElementById("Warning Checkbox");
    var showNotRun = document.getElementById("Not Run Checkbox");       
    
    inputText = RegExp('\\?(.*)').exec(window.location.search);
    
    if (inputText == null) {
        return;
    }
    else {
        showFailed.checked = false;
        showPassed.checked = false;
        showWarning.checked = false;
        showNotRun.checked = false;
    }
    
    if (!inputText[1].localeCompare("showPassedChecks")) {
        showPassed.checked = true;
    }
    if (!inputText[1].localeCompare("showWarningChecks")) {
        showWarning.checked = true;
    }
    if (!inputText[1].localeCompare("showFailedChecks")) {
        showFailed.checked = true;
    }
    if (!inputText[1].localeCompare("showNotRunChecks")) {
        showNotRun.checked = true;
    }
    updateVisibleChecks();
}

function updateVisibleChecks(){
    
    var showFailed = document.getElementById("Failed Checkbox").checked;
    var showPassed = document.getElementById("Passed Checkbox").checked;
    var showWarning = document.getElementById("Warning Checkbox").checked;
    var showNotRun = document.getElementById("Not Run Checkbox").checked;
    var allshowFlag = showFailed && showPassed && showWarning && showNotRun;
    var passedChecks = document.getElementsByName("Passed Check");
    var failedChecks = document.getElementsByName("Failed Check");
    var warningChecks = document.getElementsByName("Warning Check");
    var notRunChecks = document.getElementsByName("Not Run Check");
    var i;
    
    if(failedChecks==null){failedChecks = 0;}
    if(passedChecks==null){passedChecks = 0;}
    if(warningChecks==null){warningChecks = 0;}
    if(notRunChecks==null){notRunChecks = 0;}
    
    for(i = 0; i < passedChecks.length; i++)
    {
        passedChecks[i].style.display = "none";
    }     
    for(i = 0; i < failedChecks.length; i++)
    {
        failedChecks[i].style.display = "none";
    }     
    for(i = 0; i < warningChecks.length; i++)
    {
        warningChecks[i].style.display = "none";
    }     
    for(i = 0; i < notRunChecks.length; i++)
    {
        notRunChecks[i].style.display = "none";
    }     
    
    if(showFailed || allshowFlag)
    {
        for(i = 0; i < failedChecks.length; i++)
        {
	    failedChecks[i].style.display = "";
        }     
    }
    
    if(showPassed || allshowFlag)
    {
        for(i = 0; i < passedChecks.length; i++)
        {
	    passedChecks[i].style.display = "";
        }     
    }
    
    if(showWarning || allshowFlag)
    {
        for(i = 0; i < warningChecks.length; i++)
        {
	    warningChecks[i].style.display = "";
        }     
    }
    
    if(showNotRun || allshowFlag)
    {
        for(i = 0; i < notRunChecks.length; i++)
        {
	    notRunChecks[i].style.display = "";
        }     
    }
}

function MATableShrink(o,tagNameStr,tagNameStr1){
    var temp = document.getElementsByName(tagNameStr);
    var classUsed = document.getElementsByName('EmbedImages'); 
    var embeddedMode = !(classUsed.length == 0);
    if (temp[0].style.display == "") 
    {
        temp[0].style.display = "none";
        if (embeddedMode)
        {
            //o.innerHTML = '<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAABGdBTUEAALGOfPtRkwAAACBjSFJNAAB6JQAAgIMAAPn/AACA6QAAdTAAAOpgAAA6mAAAF2+SX8VGAAAAkUlEQVR42mL8//8/AyUAIICYGCgEAAFEsQEAAUSxAQABxIIu0NTURDBQ6urqGGFsgABiwaagpqYOp+aWliYUPkAAEfQCCwt+JQABRHEYAAQQCzE2w9h//vzDUAcQQDgNgCkGacamEQYAAohiLwAEEEED8NkOAgABxEJMVOEDAAHESGlmAgggisMAIIAoNgAgwAC+/BqtC+40NQAAAABJRU5ErkJggg==" class="plus"/>';        
            o.firstChild.src = "data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAABGdBTUEAALGOfPtRkwAAACBjSFJNAAB6JQAAgIMAAPn/AACA6QAAdTAAAOpgAAA6mAAAF2+SX8VGAAAAkUlEQVR42mL8//8/AyUAIICYGCgEAAFEsQEAAUSxAQABxIIu0NTURDBQ6urqGGFsgABiwaagpqYOp+aWliYUPkAAEfQCCwt+JQABRHEYAAQQCzE2w9h//vzDUAcQQDgNgCkGacamEQYAAohiLwAEEEED8NkOAgABxEJMVOEDAAHESGlmAgggisMAIIAoNgAgwAC+/BqtC+40NQAAAABJRU5ErkJggg==";
        }
        else
        {
            //o.innerHTML = '<img src="plus.png"/>';    
            o.firstChild.src = "plus.png";
        }
        temp = document.getElementsByName(tagNameStr1);
        if(temp[0] != undefined)
        {
            temp[0].style.display = "";
        }
    } 
    else 
    {
        temp[0].style.display = "";
        if (embeddedMode)
        {
            //o.innerHTML = '<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAABGdBTUEAALGOfPtRkwAAACBjSFJNAAB6JQAAgIMAAPn/AACA6QAAdTAAAOpgAAA6mAAAF2+SX8VGAAAAhklEQVR42mL8//8/AyUAIICYGCgEAAFEsQEAAUSxAQABxIIu0NTURDBQ6urqGGFsgABiwaagpqYOp+aWliYUPkAAUewFgACi2ACAAGLBKcGCafafP/8wxAACCKcB2BRjAwABRLEXAAKIYgMAAoiFmKjCBwACiJHSzAQQQBR7ASCAKDYAIMAAUtQUow+YsTsAAAAASUVORK5CYII=" />';
            o.firstChild.src = "data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAABGdBTUEAALGOfPtRkwAAACBjSFJNAAB6JQAAgIMAAPn/AACA6QAAdTAAAOpgAAA6mAAAF2+SX8VGAAAAhklEQVR42mL8//8/AyUAIICYGCgEAAFEsQEAAUSxAQABxIIu0NTURDBQ6urqGGFsgABiwaagpqYOp+aWliYUPkAAUewFgACi2ACAAGLBKcGCafafP/8wxAACCKcB2BRjAwABRLEXAAKIYgMAAoiFmKjCBwACiJHSzAQQQBR7ASCAKDYAIMAAUtQUow+YsTsAAAAASUVORK5CYII=";
        }
        else
        {
            //o.innerHTML = '<img src="minus.png"/>';
            o.firstChild.src = "minus.png";
        }
        temp = document.getElementsByName(tagNameStr1);
        if(temp[0] != undefined)
        {
            temp[0].style.display = "none";
        }
    }
}

// rtwreport needs it 
function updateHyperlink() {
    docObj = window.document;
    loc = document.location;
    var aHash = "";
    var externalweb = "false";
    if (loc.search || loc.hash) {
        if (loc.search)
            aHash = loc.search.substring(1);
        else
            aHash = loc.hash.substring(1);
    }    
    var args = new Array();
    args = aHash.split('&');
    for (var i = 0; i < args.length; ++i) {
        var arg = args[i];
          sep = arg.indexOf('=');
        if (sep != -1) {
            var cmd = arg.substring(0,sep);
            var opt = arg.substring(sep+1);
            switch (cmd.toLowerCase()) {
            case "externalweb":
                externalweb = opt;
                break;
            }
        }
    }        
    if (externalweb === "true") {        
        var objs = docObj.getElementsByTagName("a");
        if (objs.length > 0 && objs[0].removeAttribute) {
            for (var i = 0; i < objs.length; ++i) {           
                if (objs[i].href.indexOf('matlab') > -1)           
                    objs[i].removeAttribute("href");                
            }
        }
    }
    init();
}
    
/* Copyright 2013 The MathWorks, Inc. */
//COLLAPSIBLE FEATURE
/* global variables */
var GlobalCollapseState = "off";

/* System defined collapsible mode */
function collapseSDHelper(o, CollElement, disp){

    if (CollElement.nodeName == "UL" || CollElement.nodeName == "OL"){
        var CollName = "LI";
    }else if (CollElement.nodeName == "TABLE"){
        var CollName = "TR";
    }
    // get children (li for list and tr for table)
    var children = CollElement.childNodes;
    if (children[0].nodeName=="TBODY"){
        children = children[0].childNodes;
    }
    var nElements = 0;
    for (var i=0;i<children.length;i++){
        if (children[i].nodeName == CollName){
            nElements = nElements + 1;
            if (nElements > 5){
                children[i].style.display = disp;
            }
        }
    }
    if (disp == "none"){
        if (CollName == "LI"){
            var text = " items)";
        }else{
            var text = " rows)";
        }
        var textNode = document.createTextNode(("\u2228 More (" + (nElements-5) + text));
        o.replaceChild(textNode,o.firstChild);

        CollElement.setAttribute("dataCollapse", "on");
    }else{
        var textNode = document.createTextNode(("\u2227 " + "Less"));
        o.replaceChild(textNode,o.firstChild);

        CollElement.setAttribute("dataCollapse", "off");
    }
}

function collapseSD(o, ID){
    var CollElement = document.getElementById(ID);
    if (CollElement != null){
        if (CollElement.getAttribute("dataCollapse") == "off"){
            var disp="none";
        }else{
            var disp="";
        }
        collapseSDHelper(o, CollElement, disp);
    }
}

/* Collapse all mode */
function collapseAllHelper(o, CollElement, CollInfo, disp){

    if (CollElement != null){
        if (disp == "none"){
            CollElement.style.display = disp;
			o.firstChild.src = "data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAABGdBTUEAALGOfPtRkwAAACBjSFJNAAB6JQAAgIMAAPn/AACA6QAAdTAAAOpgAAA6mAAAF2+SX8VGAAAAkUlEQVR42mL8//8/AyUAIICYGCgEAAFEsQEAAUSxAQABxIIu0NTURDBQ6urqGGFsgABiwaagpqYOp+aWliYUPkAAEfQCCwt+JQABRHEYAAQQCzE2w9h//vzDUAcQQDgNgCkGacamEQYAAohiLwAEEEED8NkOAgABxEJMVOEDAAHESGlmAgggisMAIIAoNgAgwAC+/BqtC+40NQAAAABJRU5ErkJggg==";
        }else{
            CollElement.style.display = disp;
			o.firstChild.src = "data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAABGdBTUEAALGOfPtRkwAAACBjSFJNAAB6JQAAgIMAAPn/AACA6QAAdTAAAOpgAAA6mAAAF2+SX8VGAAAAhklEQVR42mL8//8/AyUAIICYGCgEAAFEsQEAAUSxAQABxIIu0NTURDBQ6urqGGFsgABiwaagpqYOp+aWliYUPkAAUewFgACi2ACAAGLBKcGCafafP/8wxAACCKcB2BRjAwABRLEXAAKIYgMAAoiFmKjCBwACiJHSzAQQQBR7ASCAKDYAIMAAUtQUow+YsTsAAAAASUVORK5CYII=";
        }

        if (CollInfo != null){
            if (disp == "none"){
                CollInfo.style.display = "";
            }else{
                CollInfo.style.display = "none";
            }
        }
    }
}
function collapseAll(o, ID, ID2){
    var CollElement = document.getElementById(ID);
    var CollInfo = document.getElementById(ID2);

    if (CollElement.style.display == ""){
        var disp = "none";
    }else{
        var disp = "";
    }

    collapseAllHelper(o, CollElement, CollInfo, disp);
}

/* Collapsible helper functions */
function getNextTag(o, tag){
    while(o.nextSibling.nodeName != tag){
        o = o.nextSibling;
    }
    return o.nextSibling;
}

function getPreviousTag(o, tag){
    while(o.nodeName != tag){
        o = o.previousSibling;
    }
    return o;
}

function getElByClassName(cla, tags){
    //var nodes;
    var ClassNodes = [];
    for (var i=0;i<tags.length;i++){
        var nodes = document.getElementsByTagName(tags[i]);
        for (var ii=0;ii<nodes.length;ii++){
            var tempclass = nodes[ii].className;
            if (nodes[ii].className.indexOf(cla) != -1){
                ClassNodes.push(nodes[ii]);
            }
        }
    }
    return ClassNodes;
}

/* Expand / collapse all */
function expandCollapseAll(o){
	/* IE has no method for getting elements by class name */
    if (!(document.getElementsByClassName)){
        var SDCollapse = getElByClassName("SystemdefinedCollapse", Array("table","ul","ol"));
    }else{		
        var SDCollapse = document.getElementsByClassName("SystemdefinedCollapse");
    }
    var Button = null;

    if (GlobalCollapseState == "off"){
        var disp = "none";
        GlobalCollapseState = "on";
        if (o != null){
            o.innerHTML = "&or; ";
        }
    }else{
        var disp = "";
        GlobalCollapseState = "off";
        if (o != null){
            o.innerHTML = "&and; ";
        }
    }
    for (var i=0;i<SDCollapse.length;i++){
        Button = getNextTag(SDCollapse[i], "SPAN");
        collapseSDHelper(Button, SDCollapse[i], disp);
    }
	
    if (!(document.getElementsByClassName)){
        var AllCollapse = getElByClassName("AllCollapse", Array("div"));
    }else{		
        var AllCollapse = document.getElementsByClassName("AllCollapse");
    }

    for (i=0;i<AllCollapse.length;i++){
		Button = getPreviousTag(AllCollapse[i], "SPAN");
		
        var HiddenText =  getNextTag(AllCollapse[i], "DIV");
        collapseAllHelper(Button, AllCollapse[i], HiddenText, disp);
    }
}


function expandCollapseAllOnLoad(){
    GlobalCollapseState = "on";
    var Switch = document.getElementById("ExpandCollapseAll");
    expandCollapseAll(Switch);
}
//END COLLAPSIBLE

 --></script></head>  
<body onload="updateHyperlink(); expandCollapseAllOnLoad();">  
<table width="100%" class="AdvTableNoBorder" border="0"><tr><td colspan="2" align="center"><b>Model Advisor Report - <font color="#800000">DSM_MOD8_HDL.slx</font></b>
</td>
</tr>
<tr><td align="left" valign="top"><b>Simulink version: <font color="#800000">8.2</font></b>
</td>
<td align="right" valign="top"><b>Model version: <font color="#800000">1.172</font></b>
</td>
</tr>
<tr><td align="left" valign="top"><b>System: <font color="#800000">DSM_MOD8_HDL</font></b>
</td>
<td align="right" valign="top"><b>Current run: <font color="#800000">07-Jan-2018 17:17:51</font></b>
</td>
</tr>
</table>
<br /><font color="#800000"><b>Run Summary</b></font><br /><table width="60%" class="AdvTableNoBorder" border="0"><tr><td align="left" valign="top"><b><input  type="checkbox" onClick="updateVisibleChecks()" id ="Passed Checkbox"  checked = "checked" /> Pass</b>
</td>
<td align="left" valign="top"><b><input  type="checkbox" onClick="updateVisibleChecks()" id ="Failed Checkbox"  checked = "checked" />Fail</b>
</td>
<td align="left" valign="top"><b><input  type="checkbox" onClick="updateVisibleChecks()" id ="Warning Checkbox"  checked = "checked" />Warning</b>
</td>
<td align="left" valign="top"><b><input  type="checkbox" onClick="updateVisibleChecks()" id ="Not Run Checkbox"  checked = "checked" />Not Run</b>
</td>
<td align="left" valign="top"><b>Total</b>
</td>
</tr>
<tr><td align="left" valign="top">&#160;&#160;<img src="task_passed.png" /> 1</td>
<td align="left" valign="top">&#160;&#160;<img src="task_failed.png" /> 0</td>
<td align="left" valign="top">&#160;&#160;<img src="task_warning.png" /> 0</td>
<td align="left" valign="top">&#160;&#160;<img src="icon_task.png" /> 0</td>
<td align="left" valign="top"> 1</td>
</tr>
</table>
<!-- Compile Status Flag --><!-- Service Status Flag -->
<!-- mdladv_ignore_start --><div name = "Passed Check"  id = "Passed Check" style="margin-left: 0pt;"><!-- mdladv_ignore_finish -->
<p><hr /></p>  <A NAME="CheckRecord_65" /><!-- mdladv_ignore_start --><img border="0" src="task_passed.png" />&#160;<!-- mdladv_ignore_finish --><font size="+1"><!-- mdladv_ignore_start --></font><!-- mdladv_ignore_finish --><b>4.2.2. Perform Mapping</b><!-- mdladv_ignore_start --><font><!-- mdladv_ignore_finish --></font>
<!-- mdladv_ignore_start --><div align="left" class="subsection"><!-- mdladv_ignore_finish --><p /><font color="Green">Passed</font>
Mapping.<p /><font color="Green">Synthesis Tool Log:</font>
<p /><pre>### Open existing Xilinx ISE 14.7 project hdl_prj\ise_prj\DSM_MOD8_HDL_ise.xise
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/FIL/JTAG/hdl_prj/hdlsrc/DSM_MOD8_HDL/DSM_MOD8_HDL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/FIL/JTAG/hdl_prj/hdlsrc/DSM_MOD8_HDL/Quantizer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/FIL/JTAG/hdl_prj/hdlsrc/DSM_MOD8_HDL/Sign.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
### Running Map in Xilinx ISE 14.7 ...
Qt: Untested Windows version 6.2 detected!
INFO:TclTasksC:1850 - process run : Translate is done.

Started : "Translate".
Running ngdbuild...
Command Line: ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 DSM_MOD8_HDL.ngc DSM_MOD8_HDL.ngd

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -intstyle
ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 DSM_MOD8_HDL.ngc
DSM_MOD8_HDL.ngd

Reading NGO file "C:/FIL/JTAG/hdl_prj/ise_prj/DSM_MOD8_HDL.ngc" ...
Gathering constraint information from source properties...
Done.

Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "DSM_MOD8_HDL.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   4 sec

Writing NGDBUILD log file "DSM_MOD8_HDL.bld"...

NGDBUILD done.

Process "Translate" completed successfully

Started : "Map".
Running map...
Command Line: map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o DSM_MOD8_HDL_map.ncd DSM_MOD8_HDL.ngd DSM_MOD8_HDL.pcf
Using target part "6slx45csg324-3".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 14 secs 
Total CPU  time at the beginning of Placer: 12 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f818ba) REAL time: 17 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f818ba) REAL time: 17 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f818ba) REAL time: 17 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
.........
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:c830bcd8) REAL time: 20 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:c830bcd8) REAL time: 20 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:c830bcd8) REAL time: 20 secs 

Phase 7.3  Local Placement Optimization
........
Phase 7.3  Local Placement Optimization (Checksum:b9879c2d) REAL time: 21 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:b9879c2d) REAL time: 21 secs 

Phase 9.8  Global Placement
..............................
...............................................................................................
.....................................................................
................
Phase 9.8  Global Placement (Checksum:37918730) REAL time: 27 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:37918730) REAL time: 27 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:e18df2f0) REAL time: 31 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:e18df2f0) REAL time: 32 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:e18df2f0) REAL time: 32 secs 

Total REAL time to Placer completion: 32 secs 
Total CPU  time to Placer completion: 29 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                   718 out of  54,576    1%
    Number used as Flip Flops:                 368
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:              350
  Number of Slice LUTs:                      2,448 out of  27,288    8%
    Number used as logic:                    2,442 out of  27,288    8%
      Number using O6 output only:           1,807
      Number using O5 output only:             210
      Number using O5 and O6:                  425
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   6,408    0%
    Number used exclusively as route-thrus:      6
      Number with same-slice register load:      0
      Number with same-slice carry load:         6
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   637 out of   6,822    9%
  Number of MUXCYs used:                     2,516 out of  13,644   18%
  Number of LUT Flip Flop pairs used:        2,448
    Number with an unused Flip Flop:         1,730 out of   2,448   70%
    Number with an unused LUT:                   0 out of   2,448    0%
    Number of fully used LUT-FF pairs:         718 out of   2,448   29%
    Number of unique control sets:               1
INFO:TclTasksC:1850 - process run : Map is done.
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        52 out of     218   23%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of     116    0%
  Number of RAMB8BWERs:                          0 out of     232    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       1 out of      16    6%
    Number used as BUFGs:                        1
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     376    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     376    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           36 out of      58   62%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       4    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                2.18

Peak Memory Usage:  438 MB
Total REAL time to MAP completion:  33 secs 
Total CPU time to MAP completion:   29 secs 

Mapping completed.
See MAP report file "DSM_MOD8_HDL_map.mrp" for details.

Process "Map" completed successfully
### Map Complete.
### Running PostMapTiming in Xilinx ISE 14.7 ...
INFO:TclTasksC:1850 - process run : Generate Post-Map Static Timing is done.

Started : "Generate Post-Map Static Timing".
Running trce...
Command Line: trce -intstyle ise -v 3 -a -s 3 -n 3 -fastpaths -xml DSM_MOD8_HDL_preroute.twx DSM_MOD8_HDL_map.ncd -o DSM_MOD8_HDL_preroute.twr DSM_MOD8_HDL.pcf
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
   "DSM_MOD8_HDL" is an NCD, version 3.2, device xc6slx45, package csg324, speed
-3

Analysis completed Sun Jan 07 17:20:01 2018
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 18 secs 

Process "Generate Post-Map Static Timing" completed successfully
### PostMapTiming Complete.
### Close Xilinx ISE 14.7 project.

Elapsed time is 79.3732 seconds.
</pre><!-- mdladv_ignore_start --><!-- inputparam_section_start --><H5><b>Input Parameters Selection</b>
</H5><table class="AdvTable" border="1"><tr><td align="left" valign="top" class="AdvTableColHeading"><b>Name</b>
</td>
<td align="left" valign="top" class="AdvTableColHeading"><b>Value</b>
</td>
</tr>
<tr><td align="left" valign="top">Skip pre-route timing analysis</td>
<td align="left" valign="top">false</td>
</tr>
</table>
<!-- inputparam_section_finish --><!-- mdladv_ignore_finish --><!-- mdladv_ignore_start --></div><!-- mdladv_ignore_finish --><!-- mdladv_ignore_start --></div><!-- mdladv_ignore_finish -->

</body>  
</html>  