Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: TestEquipment.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TestEquipment.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TestEquipment"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : TestEquipment
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : TestEquipment.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx92i/DTSD_LabWork2/Counter.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "C:/Xilinx92i/DTSD_LabWork2/LFSR.vhd" in Library work.
Architecture behavioral of Entity lfsr is up to date.
Compiling vhdl file "C:/Xilinx92i/DTSD_LabWork2/Controller.vhd" in Library work.
Architecture behavioral of Entity controller is up to date.
Compiling vhdl file "C:/Xilinx92i/DTSD_LabWork2/TestVectorGenerator.vhd" in Library work.
Architecture behavioral of Entity testvectorgenerator is up to date.
Compiling vhdl file "C:/Xilinx92i/DTSD_LabWork2/SignatureGenerator.vhd" in Library work.
Architecture behavioral of Entity signaturegenerator is up to date.
Compiling vhdl file "C:/Xilinx92i/DTSD_LabWork2/CompressionCounter.vhd" in Library work.
Architecture behavioral of Entity compressioncounter is up to date.
Compiling vhdl file "C:/Xilinx92i/DTSD_LabWork2/Comparator.vhd" in Library work.
Architecture behavioral of Entity comparator is up to date.
Compiling vhdl file "C:/Xilinx92i/DTSD_LabWork2/TestEquipment.vhd" in Library work.
Architecture behavioral of Entity testequipment is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TestEquipment> in library <work> (architecture <behavioral>) with generics.
	COUNT_LENGTH = 15
	GOOD_COUNT = 1
	GOOD_SIGNATURE = 1
	NUMBER_OF_TEST_CASE = 100
	SIGNATURE_LENGTH = 15
	UUT_INP_N = 15

Analyzing hierarchy for entity <Controller> in library <work> (architecture <behavioral>) with generics.
	N = 100
	UUT_INP_N = 15

Analyzing hierarchy for entity <TestVectorGenerator> in library <work> (architecture <behavioral>) with generics.
	UUT_INP_N = 15

Analyzing hierarchy for entity <SignatureGenerator> in library <work> (architecture <behavioral>) with generics.
	SIGNATURE_LENGTH = 15

Analyzing hierarchy for entity <CompressionCounter> in library <work> (architecture <behavioral>) with generics.
	N = 15

Analyzing hierarchy for entity <Comparator> in library <work> (architecture <behavioral>) with generics.
	N = 15

Analyzing hierarchy for entity <Counter> in library <work> (architecture <behavioral>) with generics.
	N = 100

Analyzing hierarchy for entity <LFSR> in library <work> (architecture <behavioral>) with generics.
	SEQ_LENGTH = 15

Analyzing hierarchy for entity <Counter> in library <work> (architecture <behavioral>) with generics.
	N = 15


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <TestEquipment> in library <work> (Architecture <behavioral>).
	COUNT_LENGTH = 15
	GOOD_COUNT = 1
	GOOD_SIGNATURE = 1
	NUMBER_OF_TEST_CASE = 100
	SIGNATURE_LENGTH = 15
	UUT_INP_N = 15
Entity <TestEquipment> analyzed. Unit <TestEquipment> generated.

Analyzing generic Entity <Controller> in library <work> (Architecture <behavioral>).
	N = 100
	UUT_INP_N = 15
Entity <Controller> analyzed. Unit <Controller> generated.

Analyzing generic Entity <Counter.1> in library <work> (Architecture <behavioral>).
	N = 100
Entity <Counter.1> analyzed. Unit <Counter.1> generated.

Analyzing generic Entity <TestVectorGenerator> in library <work> (Architecture <behavioral>).
	UUT_INP_N = 15
Entity <TestVectorGenerator> analyzed. Unit <TestVectorGenerator> generated.

Analyzing generic Entity <LFSR> in library <work> (Architecture <behavioral>).
	SEQ_LENGTH = 15
Entity <LFSR> analyzed. Unit <LFSR> generated.

Analyzing generic Entity <Counter.2> in library <work> (Architecture <behavioral>).
	N = 15
Entity <Counter.2> analyzed. Unit <Counter.2> generated.

Analyzing generic Entity <SignatureGenerator> in library <work> (Architecture <behavioral>).
	SIGNATURE_LENGTH = 15
Entity <SignatureGenerator> analyzed. Unit <SignatureGenerator> generated.

Analyzing generic Entity <CompressionCounter> in library <work> (Architecture <behavioral>).
	N = 15
Entity <CompressionCounter> analyzed. Unit <CompressionCounter> generated.

Analyzing generic Entity <Comparator> in library <work> (Architecture <behavioral>).
	N = 15
Entity <Comparator> analyzed. Unit <Comparator> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Comparator>.
    Related source file is "C:/Xilinx92i/DTSD_LabWork2/Comparator.vhd".
    Found 15-bit comparator equal for signal <Eq$cmp_eq0000> created at line 43.
    Summary:
	inferred   1 Comparator(s).
Unit <Comparator> synthesized.


Synthesizing Unit <Counter_1>.
    Related source file is "C:/Xilinx92i/DTSD_LabWork2/Counter.vhd".
    Found 100-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <Counter_1> synthesized.


Synthesizing Unit <LFSR>.
    Related source file is "C:/Xilinx92i/DTSD_LabWork2/LFSR.vhd".
    Found 1-bit xor16 for signal <FEEDBACK>.
    Found 15-bit register for signal <REG>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <LFSR> synthesized.


Synthesizing Unit <Counter_2>.
    Related source file is "C:/Xilinx92i/DTSD_LabWork2/Counter.vhd".
    Found 15-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <Counter_2> synthesized.


Synthesizing Unit <Controller>.
    Related source file is "C:/Xilinx92i/DTSD_LabWork2/Controller.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 100-bit comparator equal for signal <current_state$cmp_eq0000> created at line 118.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Comparator(s).
Unit <Controller> synthesized.


Synthesizing Unit <TestVectorGenerator>.
    Related source file is "C:/Xilinx92i/DTSD_LabWork2/TestVectorGenerator.vhd".
Unit <TestVectorGenerator> synthesized.


Synthesizing Unit <SignatureGenerator>.
    Related source file is "C:/Xilinx92i/DTSD_LabWork2/SignatureGenerator.vhd".
Unit <SignatureGenerator> synthesized.


Synthesizing Unit <CompressionCounter>.
    Related source file is "C:/Xilinx92i/DTSD_LabWork2/CompressionCounter.vhd".
    Found 1-bit xor2 for signal <count_en$xor0000> created at line 75.
    Found 1-bit register for signal <previous_input>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <CompressionCounter> synthesized.


Synthesizing Unit <TestEquipment>.
    Related source file is "C:/Xilinx92i/DTSD_LabWork2/TestEquipment.vhd".
Unit <TestEquipment> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 100-bit up counter                                    : 1
 15-bit up counter                                     : 2
# Registers                                            : 31
 1-bit register                                        : 31
# Comparators                                          : 3
 100-bit comparator equal                              : 1
 15-bit comparator equal                               : 2
# Xors                                                 : 3
 1-bit xor16                                           : 2
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <CONTROLLER0/current_state> on signal <current_state[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 00
 inittest      | 01
 testexecution | 11
 testdone      | 10
---------------------------
Loading device for application Rf_Device from file '3s200.nph' in environment C:\Xilinx92i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 3
 100-bit up counter                                    : 1
 15-bit up counter                                     : 2
# Registers                                            : 33
 Flip-Flops                                            : 33
# Comparators                                          : 3
 100-bit comparator equal                              : 1
 15-bit comparator equal                               : 2
# Xors                                                 : 3
 1-bit xor16                                           : 2
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TestEquipment> ...

Optimizing unit <LFSR> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TestEquipment, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 148
 Flip-Flops                                            : 148

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TestEquipment.ngr
Top Level Output File Name         : TestEquipment
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 440
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 113
#      LUT2                        : 3
#      LUT3                        : 31
#      LUT4                        : 37
#      MUXCY                       : 138
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 113
# FlipFlops/Latches                : 148
#      FDE                         : 30
#      FDR                         : 2
#      FDRE                        : 115
#      FDRSE                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 3
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     109  out of   1920     5%  
 Number of Slice Flip Flops:           148  out of   3840     3%  
 Number of 4 input LUTs:               186  out of   3840     4%  
 Number of IOs:                         22
 Number of bonded IOBs:                 22  out of    173    12%  
 Number of GCLKs:                        1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 148   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.926ns (Maximum Frequency: 112.033MHz)
   Minimum input arrival time before clock: 3.794ns
   Maximum output required time after clock: 10.373ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 8.926ns (frequency: 112.033MHz)
  Total number of paths / destination ports: 5959 / 408
-------------------------------------------------------------------------
Delay:               8.926ns (Levels of Logic = 100)
  Source:            CONTROLLER0/StateCounter/count_1 (FF)
  Destination:       CONTROLLER0/StateCounter/count_99 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: CONTROLLER0/StateCounter/count_1 to CONTROLLER0/StateCounter/count_99
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.626   1.040  CONTROLLER0/StateCounter/count_1 (CONTROLLER0/StateCounter/count_1)
     LUT1:I0->O            1   0.479   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<1>_rt (CONTROLLER0/StateCounter/Mcount_count_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<1> (CONTROLLER0/StateCounter/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<2> (CONTROLLER0/StateCounter/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<3> (CONTROLLER0/StateCounter/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<4> (CONTROLLER0/StateCounter/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<5> (CONTROLLER0/StateCounter/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<6> (CONTROLLER0/StateCounter/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<7> (CONTROLLER0/StateCounter/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<8> (CONTROLLER0/StateCounter/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<9> (CONTROLLER0/StateCounter/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<10> (CONTROLLER0/StateCounter/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<11> (CONTROLLER0/StateCounter/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<12> (CONTROLLER0/StateCounter/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<13> (CONTROLLER0/StateCounter/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<14> (CONTROLLER0/StateCounter/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<15> (CONTROLLER0/StateCounter/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<16> (CONTROLLER0/StateCounter/Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<17> (CONTROLLER0/StateCounter/Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<18> (CONTROLLER0/StateCounter/Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<19> (CONTROLLER0/StateCounter/Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<20> (CONTROLLER0/StateCounter/Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<21> (CONTROLLER0/StateCounter/Mcount_count_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<22> (CONTROLLER0/StateCounter/Mcount_count_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<23> (CONTROLLER0/StateCounter/Mcount_count_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<24> (CONTROLLER0/StateCounter/Mcount_count_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<25> (CONTROLLER0/StateCounter/Mcount_count_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<26> (CONTROLLER0/StateCounter/Mcount_count_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<27> (CONTROLLER0/StateCounter/Mcount_count_cy<27>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<28> (CONTROLLER0/StateCounter/Mcount_count_cy<28>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<29> (CONTROLLER0/StateCounter/Mcount_count_cy<29>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<30> (CONTROLLER0/StateCounter/Mcount_count_cy<30>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<31> (CONTROLLER0/StateCounter/Mcount_count_cy<31>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<32> (CONTROLLER0/StateCounter/Mcount_count_cy<32>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<33> (CONTROLLER0/StateCounter/Mcount_count_cy<33>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<34> (CONTROLLER0/StateCounter/Mcount_count_cy<34>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<35> (CONTROLLER0/StateCounter/Mcount_count_cy<35>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<36> (CONTROLLER0/StateCounter/Mcount_count_cy<36>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<37> (CONTROLLER0/StateCounter/Mcount_count_cy<37>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<38> (CONTROLLER0/StateCounter/Mcount_count_cy<38>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<39> (CONTROLLER0/StateCounter/Mcount_count_cy<39>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<40> (CONTROLLER0/StateCounter/Mcount_count_cy<40>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<41> (CONTROLLER0/StateCounter/Mcount_count_cy<41>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<42> (CONTROLLER0/StateCounter/Mcount_count_cy<42>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<43> (CONTROLLER0/StateCounter/Mcount_count_cy<43>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<44> (CONTROLLER0/StateCounter/Mcount_count_cy<44>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<45> (CONTROLLER0/StateCounter/Mcount_count_cy<45>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<46> (CONTROLLER0/StateCounter/Mcount_count_cy<46>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<47> (CONTROLLER0/StateCounter/Mcount_count_cy<47>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<48> (CONTROLLER0/StateCounter/Mcount_count_cy<48>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<49> (CONTROLLER0/StateCounter/Mcount_count_cy<49>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<50> (CONTROLLER0/StateCounter/Mcount_count_cy<50>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<51> (CONTROLLER0/StateCounter/Mcount_count_cy<51>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<52> (CONTROLLER0/StateCounter/Mcount_count_cy<52>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<53> (CONTROLLER0/StateCounter/Mcount_count_cy<53>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<54> (CONTROLLER0/StateCounter/Mcount_count_cy<54>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<55> (CONTROLLER0/StateCounter/Mcount_count_cy<55>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<56> (CONTROLLER0/StateCounter/Mcount_count_cy<56>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<57> (CONTROLLER0/StateCounter/Mcount_count_cy<57>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<58> (CONTROLLER0/StateCounter/Mcount_count_cy<58>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<59> (CONTROLLER0/StateCounter/Mcount_count_cy<59>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<60> (CONTROLLER0/StateCounter/Mcount_count_cy<60>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<61> (CONTROLLER0/StateCounter/Mcount_count_cy<61>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<62> (CONTROLLER0/StateCounter/Mcount_count_cy<62>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<63> (CONTROLLER0/StateCounter/Mcount_count_cy<63>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<64> (CONTROLLER0/StateCounter/Mcount_count_cy<64>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<65> (CONTROLLER0/StateCounter/Mcount_count_cy<65>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<66> (CONTROLLER0/StateCounter/Mcount_count_cy<66>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<67> (CONTROLLER0/StateCounter/Mcount_count_cy<67>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<68> (CONTROLLER0/StateCounter/Mcount_count_cy<68>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<69> (CONTROLLER0/StateCounter/Mcount_count_cy<69>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<70> (CONTROLLER0/StateCounter/Mcount_count_cy<70>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<71> (CONTROLLER0/StateCounter/Mcount_count_cy<71>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<72> (CONTROLLER0/StateCounter/Mcount_count_cy<72>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<73> (CONTROLLER0/StateCounter/Mcount_count_cy<73>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<74> (CONTROLLER0/StateCounter/Mcount_count_cy<74>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<75> (CONTROLLER0/StateCounter/Mcount_count_cy<75>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<76> (CONTROLLER0/StateCounter/Mcount_count_cy<76>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<77> (CONTROLLER0/StateCounter/Mcount_count_cy<77>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<78> (CONTROLLER0/StateCounter/Mcount_count_cy<78>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<79> (CONTROLLER0/StateCounter/Mcount_count_cy<79>)
     MUXCY:CI->O           1   0.055   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<80> (CONTROLLER0/StateCounter/Mcount_count_cy<80>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<81> (CONTROLLER0/StateCounter/Mcount_count_cy<81>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<82> (CONTROLLER0/StateCounter/Mcount_count_cy<82>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<83> (CONTROLLER0/StateCounter/Mcount_count_cy<83>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<84> (CONTROLLER0/StateCounter/Mcount_count_cy<84>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<85> (CONTROLLER0/StateCounter/Mcount_count_cy<85>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<86> (CONTROLLER0/StateCounter/Mcount_count_cy<86>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<87> (CONTROLLER0/StateCounter/Mcount_count_cy<87>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<88> (CONTROLLER0/StateCounter/Mcount_count_cy<88>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<89> (CONTROLLER0/StateCounter/Mcount_count_cy<89>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<90> (CONTROLLER0/StateCounter/Mcount_count_cy<90>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<91> (CONTROLLER0/StateCounter/Mcount_count_cy<91>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<92> (CONTROLLER0/StateCounter/Mcount_count_cy<92>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<93> (CONTROLLER0/StateCounter/Mcount_count_cy<93>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<94> (CONTROLLER0/StateCounter/Mcount_count_cy<94>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<95> (CONTROLLER0/StateCounter/Mcount_count_cy<95>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<96> (CONTROLLER0/StateCounter/Mcount_count_cy<96>)
     MUXCY:CI->O           1   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<97> (CONTROLLER0/StateCounter/Mcount_count_cy<97>)
     MUXCY:CI->O           0   0.056   0.000  CONTROLLER0/StateCounter/Mcount_count_cy<98> (CONTROLLER0/StateCounter/Mcount_count_cy<98>)
     XORCY:CI->O           1   0.786   0.000  CONTROLLER0/StateCounter/Mcount_count_xor<99> (Result<99>)
     FDRE:D                    0.176          CONTROLLER0/StateCounter/count_99
    ----------------------------------------
    Total                      8.926ns (7.886ns logic, 1.040ns route)
                                       (88.3% logic, 11.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              3.794ns (Levels of Logic = 2)
  Source:            uut_output (PAD)
  Destination:       COMP_COUNTER0/C1/count_0 (FF)
  Destination Clock: CLK rising

  Data Path: uut_output to COMP_COUNTER0/C1/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   1.066  uut_output_IBUF (uut_output_IBUF)
     LUT3:I0->O           15   0.479   1.010  COMP_COUNTER0/C1_not0000_inv1 (COMP_COUNTER0/C1_not0000_inv)
     FDRE:CE                   0.524          COMP_COUNTER0/C1/count_0
    ----------------------------------------
    Total                      3.794ns (1.718ns logic, 2.076ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 47 / 18
-------------------------------------------------------------------------
Offset:              10.373ns (Levels of Logic = 4)
  Source:            SIGN_GENERATOR0/LFSR0/REG_9 (FF)
  Destination:       PASS_nFAIL1 (PAD)
  Source Clock:      CLK rising

  Data Path: SIGN_GENERATOR0/LFSR0/REG_9 to PASS_nFAIL1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.626   1.040  SIGN_GENERATOR0/LFSR0/REG_9 (SIGN_GENERATOR0/LFSR0/REG_9)
     LUT4:I0->O            1   0.479   0.976  PASS_nFAIL156 (PASS_nFAIL1_map25)
     LUT4:I0->O            1   0.479   0.704  PASS_nFAIL169_SW0 (N159)
     LUT4:I3->O            1   0.479   0.681  PASS_nFAIL169 (PASS_nFAIL1_OBUF)
     OBUF:I->O                 4.909          PASS_nFAIL1_OBUF (PASS_nFAIL1)
    ----------------------------------------
    Total                     10.373ns (6.972ns logic, 3.401ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
CPU : 2.54 / 2.65 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 204396 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

