library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity kuch is
	port (a,b: in integer,c: out integer);
end kuch;

architecture behave of kuch is
begin
process(a,b)
begin	
	c <= a+b;
end process
end behave;
