#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001c43eacc330 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c43eb0c3e0 .scope module, "tb" "tb" 3 79;
 .timescale -12 -12;
L_000001c43eb0bf00 .functor NOT 1, L_000001c43eb91a50, C4<0>, C4<0>, C4<0>;
L_000001c43eb0b790 .functor XOR 1, L_000001c43eb917d0, L_000001c43eb919b0, C4<0>, C4<0>;
L_000001c43eb0b560 .functor XOR 1, L_000001c43eb0b790, L_000001c43eb91b90, C4<0>, C4<0>;
v000001c43eb92090_0 .net *"_ivl_10", 0 0, L_000001c43eb91b90;  1 drivers
v000001c43eb91f50_0 .net *"_ivl_12", 0 0, L_000001c43eb0b560;  1 drivers
v000001c43eb90f10_0 .net *"_ivl_2", 0 0, L_000001c43eb90c90;  1 drivers
v000001c43eb91550_0 .net *"_ivl_4", 0 0, L_000001c43eb917d0;  1 drivers
v000001c43eb908d0_0 .net *"_ivl_6", 0 0, L_000001c43eb919b0;  1 drivers
v000001c43eb92590_0 .net *"_ivl_8", 0 0, L_000001c43eb0b790;  1 drivers
v000001c43eb90970_0 .net "areset", 0 0, L_000001c43eb0b020;  1 drivers
v000001c43eb915f0_0 .var "clk", 0 0;
v000001c43eb90dd0_0 .net "j", 0 0, v000001c43eb92130_0;  1 drivers
v000001c43eb91730_0 .net "k", 0 0, v000001c43eb91370_0;  1 drivers
v000001c43eb90bf0_0 .net "out_dut", 0 0, v000001c43eb921d0_0;  1 drivers
v000001c43eb91190_0 .net "out_ref", 0 0, L_000001c43eb91ff0;  1 drivers
v000001c43eb91c30_0 .var/2u "stats1", 159 0;
v000001c43eb923b0_0 .var/2u "strobe", 0 0;
v000001c43eb91230_0 .net "tb_match", 0 0, L_000001c43eb91a50;  1 drivers
v000001c43eb90e70_0 .net "tb_mismatch", 0 0, L_000001c43eb0bf00;  1 drivers
v000001c43eb90a10_0 .net "wavedrom_enable", 0 0, v000001c43eb92270_0;  1 drivers
v000001c43eb90fb0_0 .net "wavedrom_title", 511 0, v000001c43eb91410_0;  1 drivers
L_000001c43eb90c90 .concat [ 1 0 0 0], L_000001c43eb91ff0;
L_000001c43eb917d0 .concat [ 1 0 0 0], L_000001c43eb91ff0;
L_000001c43eb919b0 .concat [ 1 0 0 0], v000001c43eb921d0_0;
L_000001c43eb91b90 .concat [ 1 0 0 0], L_000001c43eb91ff0;
L_000001c43eb91a50 .cmp/eeq 1, L_000001c43eb90c90, L_000001c43eb0b560;
S_000001c43eb0c570 .scope module, "good1" "RefModule" 3 122, 4 2 0, S_000001c43eb0c3e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /INPUT 1 "areset";
    .port_info 4 /OUTPUT 1 "out";
P_000001c43eb32120 .param/l "A" 0 4 10, +C4<00000000000000000000000000000000>;
P_000001c43eb32158 .param/l "B" 0 4 10, +C4<00000000000000000000000000000001>;
v000001c43eb0e3a0_0 .net *"_ivl_0", 31 0, L_000001c43eb91050;  1 drivers
L_000001c43ef10088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c43eb0eda0_0 .net *"_ivl_3", 30 0, L_000001c43ef10088;  1 drivers
L_000001c43ef100d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c43eb0ebc0_0 .net/2u *"_ivl_4", 31 0, L_000001c43ef100d0;  1 drivers
v000001c43eb0ec60_0 .net "areset", 0 0, L_000001c43eb0b020;  alias, 1 drivers
v000001c43eb0e080_0 .net "clk", 0 0, v000001c43eb915f0_0;  1 drivers
v000001c43eb0e120_0 .net "j", 0 0, v000001c43eb92130_0;  alias, 1 drivers
v000001c43eb0ed00_0 .net "k", 0 0, v000001c43eb91370_0;  alias, 1 drivers
v000001c43eb0e260_0 .var "next", 0 0;
v000001c43eb0e300_0 .net "out", 0 0, L_000001c43eb91ff0;  alias, 1 drivers
v000001c43eb0e440_0 .var "state", 0 0;
E_000001c43eb34ab0 .event posedge, v000001c43eb0ec60_0, v000001c43eb0e080_0;
E_000001c43eb34830 .event edge, v000001c43eb0e440_0, v000001c43eb0e120_0, v000001c43eb0ed00_0;
L_000001c43eb91050 .concat [ 1 31 0 0], v000001c43eb0e440_0, L_000001c43ef10088;
L_000001c43eb91ff0 .cmp/eq 32, L_000001c43eb91050, L_000001c43ef100d0;
S_000001c43eb21ec0 .scope module, "stim1" "stimulus_gen" 3 116, 3 6 0, S_000001c43eb0c3e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "j";
    .port_info 2 /OUTPUT 1 "k";
    .port_info 3 /OUTPUT 1 "areset";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
    .port_info 6 /INPUT 1 "tb_match";
L_000001c43eb0b020 .functor BUFZ 1, v000001c43eb91690_0, C4<0>, C4<0>, C4<0>;
v000001c43eb910f0_0 .net "areset", 0 0, L_000001c43eb0b020;  alias, 1 drivers
v000001c43eb926d0_0 .net "clk", 0 0, v000001c43eb915f0_0;  alias, 1 drivers
v000001c43eb912d0_0 .var "d", 23 0;
v000001c43eb92130_0 .var "j", 0 0;
v000001c43eb91370_0 .var "k", 0 0;
v000001c43eb91690_0 .var "reset", 0 0;
v000001c43eb91870_0 .net "tb_match", 0 0, L_000001c43eb91a50;  alias, 1 drivers
v000001c43eb92270_0 .var "wavedrom_enable", 0 0;
v000001c43eb91410_0 .var "wavedrom_title", 511 0;
E_000001c43eb344b0/0 .event negedge, v000001c43eb0e080_0;
E_000001c43eb344b0/1 .event posedge, v000001c43eb0e080_0;
E_000001c43eb344b0 .event/or E_000001c43eb344b0/0, E_000001c43eb344b0/1;
S_000001c43eb22050 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 66, 3 66 0, S_000001c43eb21ec0;
 .timescale -12 -12;
v000001c43eb0e580_0 .var/2s "i", 31 0;
E_000001c43eb34e30 .event posedge, v000001c43eb0e080_0;
S_000001c43eb221e0 .scope task, "reset_test" "reset_test" 3 17, 3 17 0, S_000001c43eb21ec0;
 .timescale -12 -12;
v000001c43eb0e620_0 .var/2u "arfail", 0 0;
v000001c43eb0e8a0_0 .var "async", 0 0;
v000001c43eb0e940_0 .var/2u "datafail", 0 0;
v000001c43eb90ab0_0 .var/2u "srfail", 0 0;
E_000001c43eb34f30 .event negedge, v000001c43eb0e080_0;
TD_tb.stim1.reset_test ;
    %wait E_000001c43eb34e30;
    %wait E_000001c43eb34e30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c43eb91690_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c43eb34e30;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_000001c43eb34f30;
    %load/vec4 v000001c43eb91870_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001c43eb0e940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c43eb91690_0, 0;
    %wait E_000001c43eb34e30;
    %load/vec4 v000001c43eb91870_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001c43eb0e620_0, 0, 1;
    %wait E_000001c43eb34e30;
    %load/vec4 v000001c43eb91870_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001c43eb90ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c43eb91690_0, 0;
    %load/vec4 v000001c43eb90ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 31 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001c43eb0e620_0;
    %load/vec4 v000001c43eb0e8a0_0;
    %load/vec4 v000001c43eb0e940_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001c43eb0e8a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 33 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_000001c43eb2e1f0 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_000001c43eb21ec0;
 .timescale -12 -12;
v000001c43eb92630_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001c43eb2e380 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_000001c43eb21ec0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001c43eb2e510 .scope module, "top_module1" "TopModule" 3 129, 5 3 0, S_000001c43eb0c3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /INPUT 1 "areset";
    .port_info 4 /OUTPUT 1 "out";
P_000001c43eb31c20 .param/l "OFF" 1 5 12, C4<0>;
P_000001c43eb31c58 .param/l "ON" 1 5 13, C4<1>;
v000001c43eb91cd0_0 .net "areset", 0 0, L_000001c43eb0b020;  alias, 1 drivers
v000001c43eb91d70_0 .net "clk", 0 0, v000001c43eb915f0_0;  alias, 1 drivers
v000001c43eb91910_0 .net "j", 0 0, v000001c43eb92130_0;  alias, 1 drivers
v000001c43eb90830_0 .net "k", 0 0, v000001c43eb91370_0;  alias, 1 drivers
v000001c43eb924f0_0 .var "next_state", 0 0;
v000001c43eb914b0_0 .net "out", 0 0, v000001c43eb921d0_0;  alias, 1 drivers
v000001c43eb921d0_0 .var "state", 0 0;
E_000001c43eb34870 .event edge, v000001c43eb921d0_0, v000001c43eb0e120_0, v000001c43eb0ed00_0;
S_000001c43eae2f30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 138, 3 138 0, S_000001c43eb0c3e0;
 .timescale -12 -12;
E_000001c43eb34a30 .event edge, v000001c43eb923b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001c43eb923b0_0;
    %nor/r;
    %assign/vec4 v000001c43eb923b0_0, 0;
    %wait E_000001c43eb34a30;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_000001c43eb21ec0;
T_4 ;
    %pushi/vec4 1387519, 0, 24;
    %store/vec4 v000001c43eb912d0_0, 0, 24;
    %end;
    .thread T_4, $init;
    .scope S_000001c43eb21ec0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c43eb91690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c43eb92130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c43eb91370_0, 0;
    %wait E_000001c43eb34e30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c43eb91690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c43eb92130_0, 0;
    %wait E_000001c43eb34e30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c43eb92130_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c43eb0e8a0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_000001c43eb221e0;
    %join;
    %fork t_1, S_000001c43eb22050;
    %jmp t_0;
    .scope S_000001c43eb22050;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c43eb0e580_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001c43eb0e580_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_000001c43eb34e30;
    %load/vec4 v000001c43eb912d0_0;
    %pushi/vec4 22, 0, 34;
    %load/vec4 v000001c43eb0e580_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %pad/s 34;
    %sub;
    %part/s 2;
    %split/vec4 1;
    %assign/vec4 v000001c43eb92130_0, 0;
    %assign/vec4 v000001c43eb91370_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c43eb0e580_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001c43eb0e580_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_000001c43eb21ec0;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_000001c43eb2e380;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c43eb344b0;
    %vpi_func 3 70 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v000001c43eb91370_0, 0;
    %assign/vec4 v000001c43eb92130_0, 0;
    %vpi_func 3 71 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v000001c43eb91690_0, 0;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 74 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001c43eb0c570;
T_6 ;
Ewait_0 .event/or E_000001c43eb34830, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001c43eb0e440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v000001c43eb0e120_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.3, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.4, 8;
T_6.3 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.4, 8;
 ; End of false expr.
    %blend;
T_6.4;
    %pad/s 1;
    %store/vec4 v000001c43eb0e260_0, 0, 1;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v000001c43eb0ed00_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.6, 8;
T_6.5 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_6.6, 8;
 ; End of false expr.
    %blend;
T_6.6;
    %pad/s 1;
    %store/vec4 v000001c43eb0e260_0, 0, 1;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c43eb0c570;
T_7 ;
    %wait E_000001c43eb34ab0;
    %load/vec4 v000001c43eb0ec60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c43eb0e440_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001c43eb0e260_0;
    %assign/vec4 v000001c43eb0e440_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c43eb2e510;
T_8 ;
    %wait E_000001c43eb34ab0;
    %load/vec4 v000001c43eb91cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c43eb921d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001c43eb924f0_0;
    %assign/vec4 v000001c43eb921d0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001c43eb2e510;
T_9 ;
    %wait E_000001c43eb34870;
    %load/vec4 v000001c43eb921d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c43eb924f0_0, 0, 1;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v000001c43eb91910_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %store/vec4 v000001c43eb924f0_0, 0, 1;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v000001c43eb90830_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.6, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %store/vec4 v000001c43eb924f0_0, 0, 1;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001c43eb0c3e0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c43eb915f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c43eb923b0_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_000001c43eb0c3e0;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v000001c43eb915f0_0;
    %inv;
    %store/vec4 v000001c43eb915f0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_000001c43eb0c3e0;
T_12 ;
    %vpi_call/w 3 108 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 109 "$dumpvars", 32'sb00000000000000000000000000000001, v000001c43eb926d0_0, v000001c43eb90e70_0, v000001c43eb915f0_0, v000001c43eb90dd0_0, v000001c43eb91730_0, v000001c43eb90970_0, v000001c43eb91190_0, v000001c43eb90bf0_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_000001c43eb0c3e0;
T_13 ;
    %load/vec4 v000001c43eb91c30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call/w 3 147 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v000001c43eb91c30_0, 64, 32>, &PV<v000001c43eb91c30_0, 32, 32> {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 148 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_13.1 ;
    %vpi_call/w 3 150 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001c43eb91c30_0, 128, 32>, &PV<v000001c43eb91c30_0, 0, 32> {0 0 0};
    %vpi_call/w 3 151 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 152 "$display", "Mismatches: %1d in %1d samples", &PV<v000001c43eb91c30_0, 128, 32>, &PV<v000001c43eb91c30_0, 0, 32> {0 0 0};
    %end;
    .thread T_13, $final;
    .scope S_000001c43eb0c3e0;
T_14 ;
    %wait E_000001c43eb344b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c43eb91c30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c43eb91c30_0, 4, 32;
    %load/vec4 v000001c43eb91230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001c43eb91c30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 163 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c43eb91c30_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c43eb91c30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c43eb91c30_0, 4, 32;
T_14.0 ;
    %load/vec4 v000001c43eb91190_0;
    %load/vec4 v000001c43eb91190_0;
    %load/vec4 v000001c43eb90bf0_0;
    %xor;
    %load/vec4 v000001c43eb91190_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v000001c43eb91c30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 167 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c43eb91c30_0, 4, 32;
T_14.6 ;
    %load/vec4 v000001c43eb91c30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c43eb91c30_0, 4, 32;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001c43eb0c3e0;
T_15 ;
    %delay 1000000, 0;
    %vpi_call/w 3 175 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 176 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob110_fsm2_test.sv";
    "dataset_code-complete-iccad2023/Prob110_fsm2_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob110_fsm2/Prob110_fsm2_sample01.sv";
