# Active SVF file /home/IC/Projects/System/dft/System_Top_DFT.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/IC/Projects/System/dft/System_Top_DFT.svf
# Timestamp : Sun Sep 28 17:09:01 2025
# DC Version: K-2015.06 (built May 28, 2015)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version K-2015.06 } \
    { dc_product_build_date { May 28, 2015 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_multiple_separator_style , } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { dc_allow_rtl_pg false } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_preserve_sequential none } \
    { hdlin_sverilog_std 2012 } \
    { hdlin_sv_packages enable } \
    { hdlin_sv_union_member_naming FALSE } \
    { hdlin_vhdl_std 2008 } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 4096 } \
    { link_portname_allow_period_to_match_underscore false } \
    { port_complement_naming_style %s_BAR } \
    { simplified_verification_mode FALSE } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { upf_iso_filter_elements_with_applies_to ENABLE } \
    { upf_isols_allow_instances_in_elements true } \
    { link_library { * scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { target_library { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { search_path { . /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/System/std_cells /home/IC/Projects/System/rtl } } \
    { synopsys_root /opt/Synopsys/Synplify2015 } \
    { cwd /home/IC/Projects/System/dft } \
    { analyze { -format verilog -library WORK \{ /home/IC/Projects/System/rtl/strt_check.v /home/IC/Projects/System/rtl/parity_calc.v /home/IC/Projects/System/rtl/FIFO_WR.v /home/IC/Projects/System/rtl/UART_FSM.v /home/IC/Projects/System/rtl/Pulse_Gen.v /home/IC/Projects/System/rtl/ALU.v /home/IC/Projects/System/rtl/stop_check.v /home/IC/Projects/System/rtl/FIFO_MEM_CNTRL.v /home/IC/Projects/System/rtl/UART_RX.v /home/IC/Projects/System/rtl/Clock_Divider.v /home/IC/Projects/System/rtl/mux2X1.v /home/IC/Projects/System/rtl/parity_check.v /home/IC/Projects/System/rtl/ASYNC_FIFO.v /home/IC/Projects/System/rtl/System_Top.v /home/IC/Projects/System/rtl/CLK_GATE.v /home/IC/Projects/System/rtl/System_Top_DFT.v /home/IC/Projects/System/rtl/DATA_SYNC.v /home/IC/Projects/System/rtl/CLKDIV_MUX.v /home/IC/Projects/System/rtl/UART_TX.v /home/IC/Projects/System/rtl/serializer.v /home/IC/Projects/System/rtl/data_sampling.v /home/IC/Projects/System/rtl/UART.v /home/IC/Projects/System/rtl/edge_bit_counter.v /home/IC/Projects/System/rtl/DF_SYNC.v /home/IC/Projects/System/rtl/FIFO_RD.v /home/IC/Projects/System/rtl/Reg_file.v /home/IC/Projects/System/rtl/Sys_Ctrl.sv /home/IC/Projects/System/rtl/FSM.sv /home/IC/Projects/System/rtl/deserializer.v /home/IC/Projects/System/rtl/RST_SYNC.v /home/IC/Projects/System/rtl/UART_MUX.v \} } } } 

guide_instance_map \
  -design { System_Top_DFT } \
  -instance { M1 } \
  -linked { mux2X1 } 

guide_instance_map \
  -design { System_Top_DFT } \
  -instance { U_SYS_CTRL } \
  -linked { Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16 } 

guide_instance_map \
  -design { System_Top_DFT } \
  -instance { U_REG_FILE } \
  -linked { Reg_file_WIDTH8_ADDR4 } 

guide_instance_map \
  -design { System_Top_DFT } \
  -instance { U_ALU } \
  -linked { ALU_OPER_WIDTH8 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/rtl/ALU.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { System_Top_DFT } \
  -instance { U_UART } \
  -linked { UART_DATA_WIDTH8 } 

guide_instance_map \
  -design { System_Top_DFT } \
  -instance { U_DATA_SYNC } \
  -linked { DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 } 

guide_instance_map \
  -design { System_Top_DFT } \
  -instance { U_ASYNC_FIFO } \
  -linked { ASYNC_FIFO_DATA_WIDTH8 } 

guide_instance_map \
  -design { System_Top_DFT } \
  -instance { U_PULSE_GEN } \
  -linked { PULSE_GEN } 

guide_instance_map \
  -design { System_Top_DFT } \
  -instance { U_CLK_GATE } \
  -linked { CLK_GATE } 

guide_instance_map \
  -design { System_Top_DFT } \
  -instance { U0_CLK_DIV } \
  -linked { Clock_Divider } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/rtl/Clock_Divider.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { System_Top_DFT } \
  -instance { U_CLK_DIVMUX } \
  -linked { CLKDIV_MUX_WIDTH8 } 

guide_instance_map \
  -design { System_Top_DFT } \
  -instance { RST_SYNC_1 } \
  -linked { RST_SYNC_NUM_STAGES2 } 

guide_instance_map \
  -design { UART_DATA_WIDTH8 } \
  -instance { U0_UART_TX } \
  -linked { UART_TX_DATA_WIDTH8 } 

guide_instance_map \
  -design { UART_DATA_WIDTH8 } \
  -instance { U0_UART_RX } \
  -linked { UART_RX_DATA_WIDTH8 } 

guide_instance_map \
  -design { ASYNC_FIFO_DATA_WIDTH8 } \
  -instance { U0_FIFO_MEM } \
  -linked { FIFO_MEM_CNTRL_DATA_WIDTH8 } 

guide_instance_map \
  -design { ASYNC_FIFO_DATA_WIDTH8 } \
  -instance { sync_r2w } \
  -linked { DF_SYNC_DATA_WIDTH8 } 

guide_instance_map \
  -design { ASYNC_FIFO_DATA_WIDTH8 } \
  -instance { U1_FIFO_WR } \
  -linked { FIFO_WR_DATA_WIDTH8 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/rtl/FIFO_WR.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { ASYNC_FIFO_DATA_WIDTH8 } \
  -instance { U1_FIFO_RD } \
  -linked { FIFO_RD_DATA_WIDTH8 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/rtl/FIFO_RD.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TX_DATA_WIDTH8 } \
  -instance { fsm } \
  -linked { UART_FSM } 

guide_instance_map \
  -design { UART_TX_DATA_WIDTH8 } \
  -instance { ser } \
  -linked { serializer_DATA_WIDTH8 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/rtl/serializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TX_DATA_WIDTH8 } \
  -instance { par_calc } \
  -linked { parity_calc_DATA_WIDTH8 } 

guide_instance_map \
  -design { UART_TX_DATA_WIDTH8 } \
  -instance { mux } \
  -linked { UART_MUX } 

guide_instance_map \
  -design { UART_RX_DATA_WIDTH8 } \
  -instance { data_samp } \
  -linked { data_sampling } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/rtl/data_sampling.v 12.309 } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { data_sampling } \
  -input { 6 src_1 } \
  -output { 6 div_19_out } \
  -pre_resource { { 6 } div_19 = DIV { { src_1 ZERO 6 } { U`b000010 } } } \
  -pre_assign { div_19_out = { div_19 ZERO 6 } } \
  -post_assign { div_19_out = { src_1 5 1 ZERO 6 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { data_sampling } \
  -input { 6 src_1 } \
  -output { 6 div_19_2_out } \
  -pre_resource { { 6 } div_19_2 = DIV { { src_1 ZERO 6 } { U`b000010 } } } \
  -pre_assign { div_19_2_out = { div_19_2 ZERO 6 } } \
  -post_assign { div_19_2_out = { src_1 5 1 ZERO 6 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { data_sampling } \
  -input { 6 src_1 } \
  -output { 6 div_19_3_out } \
  -pre_resource { { 6 } div_19_3 = DIV { { src_1 ZERO 6 } { U`b000010 } } } \
  -pre_assign { div_19_3_out = { div_19_3 ZERO 6 } } \
  -post_assign { div_19_3_out = { src_1 5 1 ZERO 6 } } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX_DATA_WIDTH8 } \
  -instance { deserial } \
  -linked { deserializer_DATA_WIDTH8 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/rtl/deserializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX_DATA_WIDTH8 } \
  -instance { counter } \
  -linked { edge_bit_counter } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/rtl/edge_bit_counter.v 12.309 } 

guide_replace \
  -origin { Presto_cm } \
  -type { svfReplacePrestoCellMerging } \
  -design { edge_bit_counter } \
  -input { 6 IN0 } \
  -input { 1 IN1 } \
  -output { 6 OUT0_out } \
  -output { 6 OUT1_out } \
  -pre_resource { { 6 } sub_16 = SUB { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -pre_resource { { 6 } sub_14 = SUB { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -pre_assign { OUT0_out = { sub_16 ZERO 6 } } \
  -pre_assign { OUT1_out = { sub_14 ZERO 6 } } \
  -post_resource { { 6 } sub_14 = SUB { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -post_assign { OUT0_out = { sub_14 ZERO 6 } } \
  -post_assign { OUT1_out = { sub_14 ZERO 6 } } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX_DATA_WIDTH8 } \
  -instance { par_chk } \
  -linked { parity_check_DATA_WIDTH8 } 

guide_instance_map \
  -design { UART_RX_DATA_WIDTH8 } \
  -instance { stp_chk } \
  -linked { stop_check } 

guide_instance_map \
  -design { UART_RX_DATA_WIDTH8 } \
  -instance { strt_chk } \
  -linked { strt_check } 

guide_instance_map \
  -design { UART_RX_DATA_WIDTH8 } \
  -instance { fsm } \
  -linked { FSM } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/rtl/FSM.sv 12.309 } 

guide_replace \
  -origin { Presto_cm } \
  -type { svfReplacePrestoCellMerging } \
  -design { FSM } \
  -input { 5 IN0 } \
  -input { 2 IN1 } \
  -output { 6 OUT0_out } \
  -output { 6 OUT1_out } \
  -pre_resource { { 6 } add_145 = ADD { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -pre_resource { { 6 } add_139 = ADD { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -pre_assign { OUT0_out = { add_145 ZERO 6 } } \
  -pre_assign { OUT1_out = { add_139 ZERO 6 } } \
  -post_resource { { 6 } add_139 = ADD { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -post_assign { OUT0_out = { add_139 ZERO 6 } } \
  -post_assign { OUT1_out = { add_139 ZERO 6 } } 

guide_replace \
  -origin { Presto_cm } \
  -type { svfReplacePrestoCellMerging } \
  -design { FSM } \
  -input { 6 IN0 } \
  -input { 6 IN1 } \
  -output { 1 OUT0_out } \
  -output { 1 OUT1_out } \
  -pre_resource { { 1 } eq_145 = EQ { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -pre_resource { { 1 } eq_139 = EQ { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -pre_assign { OUT0_out = { eq_145 ZERO 1 } } \
  -pre_assign { OUT1_out = { eq_139 ZERO 1 } } \
  -post_resource { { 1 } eq_139 = EQ { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -post_assign { OUT0_out = { eq_139 ZERO 1 } } \
  -post_assign { OUT1_out = { eq_139 ZERO 1 } } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { elaborate { -library work System_Top_DFT } } \
    { current_design System_Top_DFT } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { RST_SYNC_1 RST_SYNC_NUM_STAGES2_0 } \
    { RST_SYNC_2 RST_SYNC_NUM_STAGES2_0 } \
    { U0_CLK_DIV Clock_Divider_0 } \
    { U1_CLK_DIV Clock_Divider_0 } \
    { U_ASYNC_FIFO/sync_r2w DF_SYNC_DATA_WIDTH8_0 } \
    { U_ASYNC_FIFO/sync_w2r DF_SYNC_DATA_WIDTH8_0 } \
    { M4 mux2X1_0 } \
    { M5 mux2X1_0 } \
    { M6 mux2X1_0 } \
    { M7 mux2X1_0 } \
    { M1 mux2X1_1 } \
    { M2 mux2X1_1 } \
    { M3 mux2X1_1 } } 

guide_transformation \
  -design { Clock_Divider_0 } \
  -type { share } \
  -input { 7 src7 } \
  -output { 8 src9 } \
  -output { 8 src12 } \
  -pre_resource { { 8 } sub_25 = USUB { { src7 ZERO 8 } { `b00000001 } } } \
  -pre_resource { { 8 } sub_34 = USUB { { src7 ZERO 8 } { `b00000001 } } } \
  -pre_assign { src9 = { sub_25.out.1 } } \
  -pre_assign { src12 = { sub_34.out.1 } } \
  -post_resource { { 8 } r69 = SUB { { src7 ZERO 8 } { `b00000001 } } } \
  -post_assign { src9 = { r69.out.1 } } \
  -post_assign { src12 = { r69.out.1 } } 

guide_transformation \
  -design { Clock_Divider_0 } \
  -type { share } \
  -input { 8 src13 } \
  -input { 32 src14 } \
  -input { 32 src17 } \
  -output { 1 src15 } \
  -output { 1 src18 } \
  -pre_resource { { 1 } eq_25 = EQ { { src13 ZERO 32 } { src14 } } } \
  -pre_resource { { 1 } eq_34 = EQ { { src13 ZERO 32 } { src17 } } } \
  -pre_assign { src15 = { eq_25.out.1 } } \
  -pre_assign { src18 = { eq_34.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r70 = CMP6 { { src13 ZERO 32 } { src17 } { 0 } } } \
  -post_assign { src15 = { r70.out.5 } } \
  -post_assign { src18 = { r70.out.5 } } 

guide_transformation \
  -design { Clock_Divider_0 } \
  -type { map } \
  -input { 8 src10 } \
  -input { 7 src7 } \
  -output { 8 src11 } \
  -pre_resource { { 8 } sub_24 = USUB { { src10 } { src7 ZERO 8 } } } \
  -pre_assign { src11 = { sub_24.out.1 } } \
  -post_resource { { 8 } sub_24 = SUB { { src10 } { src7 ZERO 8 } } } \
  -post_assign { src11 = { sub_24.out.1 } } 

guide_transformation \
  -design { Clock_Divider_0 } \
  -type { map } \
  -input { 8 src11 } \
  -output { 9 src16 } \
  -pre_resource { { 9 } sub_26 = USUB { { src11 ZERO 9 } { `b000000001 } } } \
  -pre_assign { src16 = { sub_26.out.1 } } \
  -post_resource { { 9 } sub_26 = SUB { { src11 ZERO 9 } { `b000000001 } } } \
  -post_assign { src16 = { sub_26.out.1 } } 

guide_transformation \
  -design { Clock_Divider_0 } \
  -type { map } \
  -input { 8 src13 } \
  -input { 32 src19 } \
  -output { 1 src20 } \
  -pre_resource { { 1 } eq_26 = EQ { { src13 ZERO 32 } { src19 } } } \
  -pre_assign { src20 = { eq_26.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_26 = CMP6 { { src13 ZERO 32 } { src19 } { 0 } } } \
  -post_assign { src20 = { eq_26.out.5 } } 

guide_transformation \
  -design { Clock_Divider_0 } \
  -type { map } \
  -input { 8 src13 } \
  -output { 8 src21 } \
  -pre_resource { { 8 } add_43 = UADD { { src13 } { `b00000001 } } } \
  -pre_assign { src21 = { add_43.out.1 } } \
  -post_resource { { 8 } add_43 = ADD { { src13 } { `b00000001 } } } \
  -post_assign { src21 = { add_43.out.1 } } 

guide_transformation \
  -design { FIFO_RD_DATA_WIDTH8 } \
  -type { map } \
  -input { 4 src27 } \
  -input { 4 src28 } \
  -output { 1 src29 } \
  -pre_resource { { 1 } eq_17 = EQ { { src27 } { src28 } } } \
  -pre_assign { src29 = { eq_17.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_17 = CMP6 { { src27 } { src28 } { 0 } } } \
  -post_assign { src29 = { eq_17.out.5 } } 

guide_transformation \
  -design { FIFO_RD_DATA_WIDTH8 } \
  -type { map } \
  -input { 4 src30 } \
  -output { 4 src32 } \
  -pre_resource { { 4 } add_23 = UADD { { src30 } { `b0001 } } } \
  -pre_assign { src32 = { add_23.out.1 } } \
  -post_resource { { 4 } add_23 = ADD { { src30 } { `b0001 } } } \
  -post_assign { src32 = { add_23.out.1 } } 

guide_transformation \
  -design { FIFO_WR_DATA_WIDTH8 } \
  -type { map } \
  -input { 2 src33 } \
  -input { 2 src34 } \
  -output { 1 src35 } \
  -pre_resource { { 1 } eq_18 = EQ { { src33 } { src34 } } } \
  -pre_assign { src35 = { eq_18.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_18 = CMP6 { { src33 } { src34 } { 0 } } } \
  -post_assign { src35 = { eq_18.out.5 } } 

guide_transformation \
  -design { FIFO_WR_DATA_WIDTH8 } \
  -type { map } \
  -input { 4 src36 } \
  -output { 4 src38 } \
  -pre_resource { { 4 } add_26 = UADD { { src36 } { `b0001 } } } \
  -pre_assign { src38 = { add_26.out.1 } } \
  -post_resource { { 4 } add_26 = ADD { { src36 } { `b0001 } } } \
  -post_assign { src38 = { add_26.out.1 } } 

guide_transformation \
  -design { FSM } \
  -type { share } \
  -input { 5 src42 } \
  -output { 6 src44 } \
  -output { 6 src48 } \
  -output { 6 src47 } \
  -output { 6 src49 } \
  -pre_resource { { 6 } add_112 = UADD { { src42 ZERO 6 } { `b000011 } } } \
  -pre_resource { { 6 } add_121 = UADD { { src42 ZERO 6 } { `b000011 } } } \
  -pre_resource { { 6 } add_130 = UADD { { src42 ZERO 6 } { `b000011 } } } \
  -pre_resource { { 6 } add_139 = UADD { { src42 ZERO 6 } { `b000011 } } } \
  -pre_assign { src44 = { add_112.out.1 } } \
  -pre_assign { src48 = { add_121.out.1 } } \
  -pre_assign { src47 = { add_130.out.1 } } \
  -pre_assign { src49 = { add_139.out.1 } } \
  -post_resource { { 6 } r76 = ADD { { src42 ZERO 6 } { `b000011 } } } \
  -post_assign { src44 = { r76.out.1 } } \
  -post_assign { src48 = { r76.out.1 } } \
  -post_assign { src47 = { r76.out.1 } } \
  -post_assign { src49 = { r76.out.1 } } 

guide_transformation \
  -design { FSM } \
  -type { share } \
  -input { 6 src45 } \
  -input { 6 src44 } \
  -output { 1 src46 } \
  -output { 1 src51 } \
  -output { 1 src50 } \
  -output { 1 src52 } \
  -pre_resource { { 1 } eq_112 = EQ { { src45 } { src44 } } } \
  -pre_resource { { 1 } eq_121 = EQ { { src45 } { src44 } } } \
  -pre_resource { { 1 } eq_130 = EQ { { src45 } { src44 } } } \
  -pre_resource { { 1 } eq_139 = EQ { { src45 } { src44 } } } \
  -pre_assign { src46 = { eq_112.out.1 } } \
  -pre_assign { src51 = { eq_121.out.1 } } \
  -pre_assign { src50 = { eq_130.out.1 } } \
  -pre_assign { src52 = { eq_139.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r77 = CMP6 { { src45 } { src44 } { 0 } } } \
  -post_assign { src46 = { r77.out.5 } } \
  -post_assign { src51 = { r77.out.5 } } \
  -post_assign { src50 = { r77.out.5 } } \
  -post_assign { src52 = { r77.out.5 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { share } \
  -input { 6 src88 } \
  -input { 6 src87 } \
  -output { 1 src90 } \
  -output { 1 src89 } \
  -pre_resource { { 1 } lt_14 = ULT { { src88 } { src87 } } } \
  -pre_resource { { 1 } eq_16 = EQ { { src88 } { src87 } } } \
  -pre_assign { src90 = { lt_14.out.1 } } \
  -pre_assign { src89 = { eq_16.out.1 } } \
  -post_resource { { 1 0 0 0 1 0 } r65 = CMP6 { { src88 } { src87 } { 0 } } } \
  -post_assign { src90 = { r65.out.1 } } \
  -post_assign { src89 = { r65.out.5 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 6 src85 } \
  -output { 6 src87 } \
  -pre_resource { { 6 } sub_14 = USUB { { src85 } { `b000001 } } } \
  -pre_assign { src87 = { sub_14.out.1 } } \
  -post_resource { { 6 } sub_14 = SUB { { src85 } { `b000001 } } } \
  -post_assign { src87 = { sub_14.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 6 src88 } \
  -output { 6 src91 } \
  -pre_resource { { 6 } add_15 = UADD { { src88 } { `b000001 } } } \
  -pre_assign { src91 = { add_15.out.1 } } \
  -post_resource { { 6 } add_15 = ADD { { src88 } { `b000001 } } } \
  -post_assign { src91 = { add_15.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 4 src92 } \
  -output { 4 src93 } \
  -pre_resource { { 4 } add_23 = UADD { { src92 } { `b0001 } } } \
  -pre_assign { src93 = { add_23.out.1 } } \
  -post_resource { { 4 } add_23 = ADD { { src92 } { `b0001 } } } \
  -post_assign { src93 = { add_23.out.1 } } 

guide_transformation \
  -design { deserializer_DATA_WIDTH8 } \
  -type { map } \
  -input { 3 src102 } \
  -output { 3 src104 } \
  -pre_resource { { 3 } add_19 = UADD { { src102 } { `b001 } } } \
  -pre_assign { src104 = { add_19.out.1 } } \
  -post_resource { { 3 } add_19 = ADD { { src102 } { `b001 } } } \
  -post_assign { src104 = { add_19.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src108 } \
  -output { 6 src110 } \
  -pre_resource { { 6 } sub_19 = USUB { { src108 ZERO 6 } { `b000001 } } } \
  -pre_assign { src110 = { sub_19.out.1 } } \
  -post_resource { { 6 } sub_19 = SUB { { src108 ZERO 6 } { `b000001 } } } \
  -post_assign { src110 = { sub_19.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 6 src110 } \
  -input { 6 src111 } \
  -output { 1 src116 } \
  -pre_resource { { 1 } eq_19 = EQ { { src110 } { src111 } } } \
  -pre_assign { src116 = { eq_19.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_19 = CMP6 { { src110 } { src111 } { 0 } } } \
  -post_assign { src116 = { eq_19.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src108 } \
  -input { 6 src111 } \
  -output { 1 src112 } \
  -pre_resource { { 1 } eq_19_2 = EQ { { src108 ZERO 6 } { src111 } } } \
  -pre_assign { src112 = { eq_19_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_19_2 = CMP6 { { src108 ZERO 6 } { src111 } { 0 } } } \
  -post_assign { src112 = { eq_19_2.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src108 } \
  -output { 6 src113 } \
  -pre_resource { { 6 } add_19 = UADD { { src108 ZERO 6 } { `b000001 } } } \
  -pre_assign { src113 = { add_19.out.1 } } \
  -post_resource { { 6 } add_19 = ADD { { src108 ZERO 6 } { `b000001 } } } \
  -post_assign { src113 = { add_19.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 6 src113 } \
  -input { 6 src111 } \
  -output { 1 src117 } \
  -pre_resource { { 1 } eq_19_3 = EQ { { src113 } { src111 } } } \
  -pre_assign { src117 = { eq_19_3.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_19_3 = CMP6 { { src113 } { src111 } { 0 } } } \
  -post_assign { src117 = { eq_19_3.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src108 } \
  -output { 6 src115 } \
  -pre_resource { { 6 } add_19_2 = UADD { { src108 ZERO 6 } { `b000010 } } } \
  -pre_assign { src115 = { add_19_2.out.1 } } \
  -post_resource { { 6 } add_19_2 = ADD { { src108 ZERO 6 } { `b000010 } } } \
  -post_assign { src115 = { add_19_2.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 6 src115 } \
  -input { 6 src111 } \
  -output { 1 src118 } \
  -pre_resource { { 1 } eq_19_4 = EQ { { src115 } { src111 } } } \
  -pre_assign { src118 = { eq_19_4.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_19_4 = CMP6 { { src115 } { src111 } { 0 } } } \
  -post_assign { src118 = { eq_19_4.out.5 } } 

guide_transformation \
  -design { serializer_DATA_WIDTH8 } \
  -type { map } \
  -input { 3 src141 } \
  -output { 3 src143 } \
  -pre_resource { { 3 } add_21 = UADD { { src141 } { `b001 } } } \
  -pre_assign { src143 = { add_21.out.1 } } \
  -post_resource { { 3 } add_21 = ADD { { src141 } { `b001 } } } \
  -post_assign { src143 = { add_21.out.1 } } 

guide_transformation \
  -design { ALU_OPER_WIDTH8 } \
  -type { share } \
  -input { 8 src168 } \
  -input { 8 src169 } \
  -output { 1 src173 } \
  -output { 1 src172 } \
  -output { 1 src171 } \
  -pre_resource { { 1 } eq_47 = EQ { { src168 } { src169 } } } \
  -pre_resource { { 1 } gt_53 = UGT { { src168 } { src169 } } } \
  -pre_resource { { 1 } lt_59 = ULT { { src168 } { src169 } } } \
  -pre_assign { src173 = { eq_47.out.1 } } \
  -pre_assign { src172 = { gt_53.out.1 } } \
  -pre_assign { src171 = { lt_59.out.1 } } \
  -post_resource { { 1 0 1 0 1 0 } r69 = CMP6 { { src168 } { src169 } { 0 } } } \
  -post_assign { src173 = { r69.out.5 } } \
  -post_assign { src172 = { r69.out.3 } } \
  -post_assign { src171 = { r69.out.1 } } 

guide_transformation \
  -design { ALU_OPER_WIDTH8 } \
  -type { map } \
  -input { 8 src168 } \
  -input { 8 src169 } \
  -output { 9 src170 } \
  -pre_resource { { 9 } add_36 = UADD { { src168 ZERO 9 } { src169 ZERO 9 } } } \
  -pre_assign { src170 = { add_36.out.1 } } \
  -post_resource { { 9 } add_36 = ADD { { src168 ZERO 9 } { src169 ZERO 9 } } } \
  -post_assign { src170 = { add_36.out.1 } } 

guide_transformation \
  -design { ALU_OPER_WIDTH8 } \
  -type { map } \
  -input { 8 src168 } \
  -input { 8 src169 } \
  -output { 9 src176 } \
  -pre_resource { { 9 } sub_37 = USUB { { src168 ZERO 9 } { src169 ZERO 9 } } } \
  -pre_assign { src176 = { sub_37.out.1 } } \
  -post_resource { { 9 } sub_37 = SUB { { src168 ZERO 9 } { src169 ZERO 9 } } } \
  -post_assign { src176 = { sub_37.out.1 } } 

guide_transformation \
  -design { ALU_OPER_WIDTH8 } \
  -type { map } \
  -input { 8 src168 } \
  -input { 8 src169 } \
  -output { 16 src175 } \
  -pre_resource { { 16 } mult_38 = MULT_TC { { src168 } { src169 } { 0 } } } \
  -pre_assign { src175 = { mult_38.out.1 } } \
  -post_resource { { 16 } mult_38 = MULT_TC { { src168 } { src169 } { 0 } } } \
  -post_assign { src175 = { mult_38.out.1 } } 

guide_transformation \
  -design { ALU_OPER_WIDTH8 } \
  -type { map } \
  -input { 8 src168 } \
  -input { 8 src169 } \
  -output { 8 src174 } \
  -pre_resource { { 8 } div_39 = UDIV { { src168 } { src169 } } } \
  -pre_assign { src174 = { div_39.out.1 } } \
  -post_resource { { 8 } div_39 = UDIV { { src168 } { src169 } } } \
  -post_assign { src174 = { div_39.out.1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { M3 mux2X1_2 } \
    { M2 mux2X1_3 } \
    { U1_CLK_DIV Clock_Divider_1 } \
    { RST_SYNC_2 RST_SYNC_NUM_STAGES2_1 } \
    { U_ASYNC_FIFO/sync_w2r DF_SYNC_DATA_WIDTH8_1 } \
    { M7 mux2X1_4 } \
    { M6 mux2X1_5 } \
    { M5 mux2X1_6 } \
    { U1_CLK_DIV/U12 Clock_Divider_0_MUX_OP_2_1_1_0 } \
    { U0_CLK_DIV/U12 Clock_Divider_0_MUX_OP_2_1_1_1 } \
    { M7/U1 mux2X1_0_MUX_OP_2_1_1_0 } \
    { M6/U1 mux2X1_0_MUX_OP_2_1_1_1 } \
    { M5/U1 mux2X1_0_MUX_OP_2_1_1_2 } \
    { M4/U1 mux2X1_0_MUX_OP_2_1_1_3 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_ALU/div_39 ALU_OPER_WIDTH8_DW_div_uns_0 } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../src/std_logic_1164_93.vhd 12.309 } 

guide_info \
  -file \
  { { ../src/std_logic_1164_93.vhd 50085 } } 

guide_info \
  -version { ./DW_div_rpl.vhd.e 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_transformation \
  -design { ALU_OPER_WIDTH8 } \
  -type { map } \
  -input { 8 src194 } \
  -input { 8 src195 } \
  -output { 16 src196 } \
  -pre_resource { { 16 } mult_38 = MULT_TC { { src194 } { src195 } { 0 } } } \
  -pre_assign { src196 = { mult_38.out.1 } } \
  -post_resource { { 16 } mult_38 = MULT_TC { { src194 } { src195 } { 0 } } } \
  -post_assign { src196 = { mult_38.out.1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_ALU/dp_cluster_0/mult_38 ALU_OPER_WIDTH8_DW02_mult_0 } } 

guide_multiplier \
  -design { System_Top_DFT } \
  -instance { U_ALU/div_39 } \
  -arch { rpl } 

guide_multiplier \
  -design { System_Top_DFT } \
  -instance { U_ALU/mult_38 } \
  -arch { csa } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { RST_SYNC_2 RST_SYNC_NUM_STAGES2_test_0 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U0_CLK_DIV Clock_Divider_test_0 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U1_CLK_DIV Clock_Divider_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_ALU ALU_OPER_WIDTH8_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_ASYNC_FIFO ASYNC_FIFO_DATA_WIDTH8_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_ASYNC_FIFO/U0_FIFO_MEM FIFO_MEM_CNTRL_DATA_WIDTH8_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_ASYNC_FIFO/U1_FIFO_RD FIFO_RD_DATA_WIDTH8_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_ASYNC_FIFO/U1_FIFO_WR FIFO_WR_DATA_WIDTH8_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_ASYNC_FIFO/sync_r2w DF_SYNC_DATA_WIDTH8_test_0 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_ASYNC_FIFO/sync_w2r DF_SYNC_DATA_WIDTH8_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_DATA_SYNC DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_PULSE_GEN PULSE_GEN_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_REG_FILE Reg_file_WIDTH8_ADDR4_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_SYS_CTRL Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_UART UART_DATA_WIDTH8_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_UART/U0_UART_RX UART_RX_DATA_WIDTH8_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_UART/U0_UART_RX/counter edge_bit_counter_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_UART/U0_UART_RX/data_samp data_sampling_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_UART/U0_UART_RX/deserial deserializer_DATA_WIDTH8_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_UART/U0_UART_RX/fsm FSM_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_UART/U0_UART_RX/par_chk parity_check_DATA_WIDTH8_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_UART/U0_UART_RX/stp_chk stop_check_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_UART/U0_UART_RX/strt_chk strt_check_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_UART/U0_UART_TX UART_TX_DATA_WIDTH8_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_UART/U0_UART_TX/fsm UART_FSM_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_UART/U0_UART_TX/par_calc parity_calc_DATA_WIDTH8_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_UART/U0_UART_TX/ser serializer_DATA_WIDTH8_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { U_UART/U0_UART_TX/mux UART_MUX_test_1 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { RST_SYNC_1 RST_SYNC_NUM_STAGES2_test_1 } } 

guide_scan_input \
  -design { System_Top_DFT } \
  -disable_value { 0 } \
  -ports { SE } 

guide_scan_input \
  -design { System_Top_DFT } \
  -disable_value { 1 } \
  -ports { test_mode } 

guide_ununiquify \
  -design { System_Top_DFT } \
  { { RST_SYNC_1 RST_SYNC_NUM_STAGES2_test_0 } \
    { M6 mux2X1_4 } \
    { M5 mux2X1_4 } \
    { M2 mux2X1_2 } \
    { M1 mux2X1_2 } } 

guide_uniquify \
  -design { System_Top_DFT } \
  { { M3 mux2X1_2 } \
    { M2 mux2X1_3 } \
    { M1 mux2X1_1 } \
    { M7 mux2X1_4 } \
    { M6 mux2X1_5 } \
    { M5 mux2X1_6 } \
    { RST_SYNC_2 RST_SYNC_NUM_STAGES2_test_0 } \
    { RST_SYNC_1 RST_SYNC_NUM_STAGES2_test_1 } } 

#---- Recording stopped at Sun Sep 28 17:10:14 2025

setup
