$date
	Thu Sep 13 11:45:56 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module teste $end
$var wire 1 ! clk $end
$scope module CLK $end
$var reg 1 " clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#12
1"
1!
#24
0"
0!
#36
1"
1!
#48
0"
0!
#60
1"
1!
#72
0"
0!
#84
1"
1!
#96
0"
0!
#108
1"
1!
#120
0"
0!
