/dts-v1/;
/ {
        compatible = "amd,versal2-vek385-revB", "amd,versal2-vek385", "amd,versal2";
        model = "AMD Versal VEK385 revB";
        #address-cells = <0x2>;
        #size-cells = <0x2>;
        interrupt-parent = <&gic>;
        board = "vek385_1";
        device_id = "xc2ve3858";
        slrcount = <0x1>;
        family = "Versal_2VE_2VM";
        speed_grade = "2MP";

        options {

                u-boot {
                        compatible = "u-boot,config";
                        bootscr-address = <0x0 0x78000000>;
                };
        };

        cpus_a78: cpus {
                phandle = <0xfe>;
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                compatible = "cpus,cluster";
                #ranges-address-cells = <0x2>;
                #ranges-size-cells = <0x2>;

                cpu-map {

                        cluster0 {

                                core0 {
                                        cpu = <&cortexa78_0>;
                                };

                                core1 {
                                        cpu = <&cortexa78_1>;
                                };
                        };

                        cluster1 {

                                core0 {
                                        cpu = <&cortexa78_2>;
                                };

                                core1 {
                                        cpu = <&cortexa78_3>;
                                };
                        };

                        cluster2 {

                                core0 {
                                        cpu = <&cortexa78_4>;
                                };

                                core1 {
                                        cpu = <&cortexa78_5>;
                                };
                        };

                        cluster3 {

                                core0 {
                                        cpu = <&cortexa78_6>;
                                };

                                core1 {
                                        cpu = <&cortexa78_7>;
                                };
                        };
                };

                cortexa78_0: cpu@0 {
                        phandle = <0xad>;
                        compatible = "arm,cortex-a78";
                        device_type = "cpu";
                        enable-method = "psci";
                        reg = <0x0>;
                        cpu-idle-states = <&CPU_RETENTION_0>;
                        clocks = <&versal2_clk 0x98>;
                        xlnx,timestamp-clk-freq = <0x5f5dd19>;
                        xlnx,pss-ref-clk-freq = <0x1fc9f08>;
                        stamp-frequency = <0x5f5dd19>;
                        xlnx,ip-name = "cortexa78";
                        xlnx,cpu-clk-freq-hz = <0x6f42c98d>;
                        cpu-frequency = <0x6f42c98d>;
                        bus-handle = <0x2>;
                };

                cortexa78_1: cpu@100 {
                        phandle = <0xae>;
                        compatible = "arm,cortex-a78";
                        device_type = "cpu";
                        enable-method = "psci";
                        reg = <0x100>;
                        cpu-idle-states = <&CPU_RETENTION_0>;
                        clocks = <&versal2_clk 0x98>;
                        xlnx,timestamp-clk-freq = <0x5f5dd19>;
                        xlnx,pss-ref-clk-freq = <0x1fc9f08>;
                        stamp-frequency = <0x5f5dd19>;
                        xlnx,ip-name = "cortexa78";
                        xlnx,cpu-clk-freq-hz = <0x6f42c98d>;
                        cpu-frequency = <0x6f42c98d>;
                        bus-handle = <0x2>;
                };

                cortexa78_2: cpu@10000 {
                        phandle = <0xaf>;
                        compatible = "arm,cortex-a78";
                        device_type = "cpu";
                        enable-method = "psci";
                        reg = <0x10000>;
                        cpu-idle-states = <&CPU_RETENTION_0>;
                        clocks = <&versal2_clk 0x9b>;
                        xlnx,timestamp-clk-freq = <0x5f5dd19>;
                        xlnx,pss-ref-clk-freq = <0x1fc9f08>;
                        stamp-frequency = <0x5f5dd19>;
                        xlnx,ip-name = "cortexa78";
                        xlnx,cpu-clk-freq-hz = <0x6f42c98d>;
                        cpu-frequency = <0x6f42c98d>;
                        bus-handle = <0x2>;
                };

                cortexa78_3: cpu@10100 {
                        phandle = <0xb0>;
                        compatible = "arm,cortex-a78";
                        device_type = "cpu";
                        enable-method = "psci";
                        reg = <0x10100>;
                        cpu-idle-states = <&CPU_RETENTION_0>;
                        clocks = <&versal2_clk 0x9b>;
                        xlnx,timestamp-clk-freq = <0x5f5dd19>;
                        xlnx,pss-ref-clk-freq = <0x1fc9f08>;
                        stamp-frequency = <0x5f5dd19>;
                        xlnx,ip-name = "cortexa78";
                        xlnx,cpu-clk-freq-hz = <0x6f42c98d>;
                        cpu-frequency = <0x6f42c98d>;
                        bus-handle = <0x2>;
                };

                cortexa78_4: cpu@20000 {
                        phandle = <0xb1>;
                        compatible = "arm,cortex-a78";
                        device_type = "cpu";
                        enable-method = "psci";
                        reg = <0x20000>;
                        cpu-idle-states = <&CPU_RETENTION_0>;
                        clocks = <&versal2_clk 0x9a>;
                        xlnx,timestamp-clk-freq = <0x5f5dd19>;
                        xlnx,pss-ref-clk-freq = <0x1fc9f08>;
                        stamp-frequency = <0x5f5dd19>;
                        xlnx,ip-name = "cortexa78";
                        xlnx,cpu-clk-freq-hz = <0x6f42c98d>;
                        cpu-frequency = <0x6f42c98d>;
                        bus-handle = <0x2>;
                };

                cortexa78_5: cpu@20100 {
                        phandle = <0xb2>;
                        compatible = "arm,cortex-a78";
                        device_type = "cpu";
                        enable-method = "psci";
                        reg = <0x20100>;
                        cpu-idle-states = <&CPU_RETENTION_0>;
                        clocks = <&versal2_clk 0x9a>;
                        xlnx,timestamp-clk-freq = <0x5f5dd19>;
                        xlnx,pss-ref-clk-freq = <0x1fc9f08>;
                        stamp-frequency = <0x5f5dd19>;
                        xlnx,ip-name = "cortexa78";
                        xlnx,cpu-clk-freq-hz = <0x6f42c98d>;
                        cpu-frequency = <0x6f42c98d>;
                        bus-handle = <0x2>;
                };

                cortexa78_6: cpu@30000 {
                        phandle = <0xb3>;
                        compatible = "arm,cortex-a78";
                        device_type = "cpu";
                        enable-method = "psci";
                        reg = <0x30000>;
                        cpu-idle-states = <&CPU_RETENTION_0>;
                        clocks = <&versal2_clk 0x99>;
                        xlnx,timestamp-clk-freq = <0x5f5dd19>;
                        xlnx,pss-ref-clk-freq = <0x1fc9f08>;
                        stamp-frequency = <0x5f5dd19>;
                        xlnx,ip-name = "cortexa78";
                        xlnx,cpu-clk-freq-hz = <0x6f42c98d>;
                        cpu-frequency = <0x6f42c98d>;
                        bus-handle = <0x2>;
                };

                cortexa78_7: cpu@30100 {
                        phandle = <0xb4>;
                        compatible = "arm,cortex-a78";
                        device_type = "cpu";
                        enable-method = "psci";
                        reg = <0x30100>;
                        cpu-idle-states = <&CPU_RETENTION_0>;
                        xlnx,timestamp-clk-freq = <0x5f5dd19>;
                        xlnx,pss-ref-clk-freq = <0x1fc9f08>;
                        stamp-frequency = <0x5f5dd19>;
                        xlnx,ip-name = "cortexa78";
                        xlnx,cpu-clk-freq-hz = <0x6f42c98d>;
                        cpu-frequency = <0x6f42c98d>;
                        bus-handle = <0x2>;
                };

                idle-states {
                        entry-method = "psci";

                        CPU_RETENTION_0: cpu-retention-0 {
                                phandle = <0xb5>;
                                compatible = "arm,idle-state";
                                arm,psci-suspend-param = <0x0>;
                                local-timer-stop;
                                entry-latency-us = <0x12c>;
                                exit-latency-us = <0x258>;
                                min-residency-us = <0x2710>;
                        };
                };
        };

        aliases {
                serial0 = "/axi/serial@f1920000";
                serial1 = "/axi/serial@f1930000";
                mmc0 = "/axi/mmc@f1040000";
                mmc1 = "/axi/mmc@f1050000";
                i2c0 = "/axi/i2c@f1940000";
                i2c1 = "/axi/i2c@f1950000";
                i2c2 = "/axi/i2c@f1960000";
                i2c3 = "/axi/i2c@f1970000";
                i2c4 = "/axi/i2c@f1980000";
                i2c5 = "/axi/i2c@f1990000";
                i2c6 = "/axi/i2c@f19a0000";
                i2c7 = "/axi/i2c@f19b0000";
                i2c8 = "/axi/i2c@f1000000";
                spi0 = "/axi/spi@f1010000";
                spi1 = "/axi/spi@f1030000";
                spi2 = "/axi/spi@f19c0000";
                spi3 = "/axi/spi@f19d0000";
                serial3 = "/axi/coresight@f0800000";
        };

        firmware {

                psci: psci {
                        phandle = <0x117>;
                        compatible = "arm,psci-1.0";
                        method = "smc";
                };

                versal2_firmware: versal2-firmware {
                        phandle = <0xbc>;
                        compatible = "xlnx,versal2-firmware";
                        bootph-all;
                        method = "smc";
                        #power-domain-cells = <0x1>;

                        versal2_reset: reset-controller {
                                phandle = <0xe9>;
                                compatible = "xlnx,versal-reset";
                                #reset-cells = <0x1>;
                        };

                        versal2_clk: clock-controller {
                                phandle = <0xb6>;
                                #clock-cells = <0x1>;
                                compatible = "xlnx,versal2-clk";
                                bootph-all;
                                clocks = <&ref_clk>,
                                 <&ref_clk>;
                                clock-names = "ref", "pl_alt_ref";
                        };

                        versal_net_power: zynqmp-power {
                                phandle = <0x118>;
                                compatible = "xlnx,zynqmp-power";
                                interrupt-parent = <&gic>;
                                interrupts = <0x0 0x39 0x4>;
                                mboxes = <&ipi_mailbox_pmu1 0x0>,
                                 <&ipi_mailbox_pmu1 0x1>;
                                mbox-names = "tx", "rx";
                        };

                        versal_sec_cfg: versal-sec-cfg {
                                phandle = <0x119>;
                                compatible = "xlnx,versal-sec-cfg";
                                #address-cells = <0x1>;
                                #size-cells = <0x1>;

                                bbram_zeroize: bbram-zeroize@4 {
                                        phandle = <0x11a>;
                                        reg = <0x4 0x4>;
                                };

                                bbram_key: bbram-key@10 {
                                        phandle = <0x11b>;
                                        reg = <0x10 0x20>;
                                };

                                bbram_usr: bbram-usr@30 {
                                        phandle = <0x11c>;
                                        reg = <0x30 0x4>;
                                };

                                bbram_lock: bbram-lock@48 {
                                        phandle = <0x11d>;
                                        reg = <0x48 0x4>;
                                };

                                user_key0: user-key@110 {
                                        phandle = <0x11e>;
                                        reg = <0x110 0x20>;
                                };

                                user_key1: user-key@130 {
                                        phandle = <0x11f>;
                                        reg = <0x130 0x20>;
                                };

                                user_key2: user-key@150 {
                                        phandle = <0x120>;
                                        reg = <0x150 0x20>;
                                };

                                user_key3: user-key@170 {
                                        phandle = <0x121>;
                                        reg = <0x170 0x20>;
                                };

                                user_key4: user-key@190 {
                                        phandle = <0x122>;
                                        reg = <0x190 0x20>;
                                };

                                user_key5: user-key@1b0 {
                                        phandle = <0x123>;
                                        reg = <0x1b0 0x20>;
                                };

                                user_key6: user-key@1d0 {
                                        phandle = <0x124>;
                                        reg = <0x1d0 0x20>;
                                };

                                user_key7: user-key@1f0 {
                                        phandle = <0x125>;
                                        reg = <0x1f0 0x20>;
                                };
                        };
                };
        };

        fpga: fpga-region {
                phandle = <0x126>;
                compatible = "fpga-region";
                fpga-mgr = <&versal_fpga>;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
        };

        timer: timer {
                phandle = <0x127>;
                compatible = "arm,armv8-timer";
                interrupts = <0x1 0xd 0x4 0x1 0xe 0x4 0x1 0xb 0x4 0x1 0xa 0x4>;
        };

        versal_fpga: versal-fpga {
                phandle = <0xde>;
                compatible = "xlnx,versal-fpga";
        };

        sensor0: versal-thermal-sensor {
                phandle = <0xdf>;
                compatible = "xlnx,versal-thermal";
                #thermal-sensor-cells = <0x1>;
                io-channels = <&sysmon0 0xf>,
                 <&sysmon0 0x7>,
                 <&sysmon0 0x8>,
                 <&sysmon0 0x9>,
                 <&sysmon0 0xa>,
                 <&sysmon0 0xb>,
                 <&sysmon0 0xc>,
                 <&sysmon0 0xd>,
                 <&sysmon0 0xe>;
                io-channel-names = "sysmon-temp-channel", "aie-temp-ch1", "aie-temp-ch2", "aie-temp-ch3", "aie-temp-ch4", "aie-temp-ch5", "aie-temp-ch6", "aie-temp-ch7", "aie-temp-ch8";
        };

        thermal-zones {

                versal_thermal: versal-thermal {
                        phandle = <0x128>;
                        polling-delay-passive = <0xfa>;
                        polling-delay = <0x3e8>;
                        thermal-sensors = <&sensor0 0x0>;

                        trips {

                                temp_alert: temp-alert {
                                        phandle = <0x129>;
                                        temperature = <0x11170>;
                                        hysteresis = <0x0>;
                                        type = "passive";
                                };

                                ot_crit: ot-crit {
                                        phandle = <0x12a>;
                                        temperature = <0x1e848>;
                                        hysteresis = <0x0>;
                                        type = "critical";
                                };
                        };

                        cooling-maps {
                        };
                };

                versal_thermal_aie: versal-aie-thermal {
                        phandle = <0x12b>;
                        polling-delay-passive = <0xfa>;
                        polling-delay = <0x3e8>;
                        thermal-sensors = <&sensor0 0x1>;

                        trips {

                                temp_alert_aie: temp-alert-aie {
                                        phandle = <0x12c>;
                                        temperature = <0x11170>;
                                        hysteresis = <0x0>;
                                        type = "passive";
                                };

                                ot_crit_aie: ot-crit-aie {
                                        phandle = <0x12d>;
                                        temperature = <0x1e848>;
                                        hysteresis = <0x0>;
                                        type = "critical";
                                };
                        };

                        cooling-maps {
                        };
                };
        };

        amba: axi {
                phandle = <0x2>;
                compatible = "simple-bus";
                bootph-all;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                ranges;
                interrupt-parent = <&gic>;

                mmi_gpu_slcr@ed720000 {
                        reg = <0x0 0xed720000 0x0 0x20000>;
                        no-map;
                };

                gpu_physical_memory_group_manager: physical-memory-group-manager {
                        phandle = <0xe3>;
                        compatible = "arm,physical-memory-group-manager";
                };

                gpu: gpu@ed000000 {
                        phandle = <0x61>;
                        status = "okay";
                        compatible = "arm,mali-ptm";
                        ranges;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        #interrupt-cells = <0x2>;
                        xlnx,gpu-slices = <0x2>;
                        xlnx,gpu-clk-freq-mhz = <0x5f5e100>;
                        xlnx,gpu-slice0-cores = <0x2>;
                        xlnx,gpu-slice1-cores = <0x2>;
                        xlnx,ip-name = "mmi_gpu";
                        xlnx,gpu-clk-src = "PS_AXI_DMA_CLK";

                        gpu_interface@ed700000 {
                                compatible = "arm,mali-ptm-interface";
                                ranges = <0x0 0x0 0x0 0xed700000 0x0 0x20000>;
                                reg = <0x0 0xed700000 0x0 0x20000>;
                                #address-cells = <0x2>;
                                #size-cells = <0x2>;

                                gpu_system@0 {
                                        compatible = "arm,mali-gpu-system";
                                        reg = <0x0 0x0 0x0 0x10000>;
                                        interrupt-parent = <&gic>;
                                        interrupt-names = "PTM_UNCORRECTED_ERROR_IRQ", "PTM_DEFERRED_ERROR_IRQ";
                                        interrupts = <0x0 0xbc 0x4 0x0 0xbc 0x4>;
                                };

                                gpu_assign@10000 {
                                        compatible = "arm,mali-gpu-assign";
                                        reg = <0x0 0x10000 0x0 0x10000>;
                                };
                        };

                        gpu_interface@ed000000 {
                                compatible = "arm,mali-ptm-interface";
                                ranges = <0x0 0x0 0x0 0xed000000 0x0 0x300000>;
                                reg = <0x0 0xed000000 0x0 0x300000>;
                                #address-cells = <0x2>;
                                #size-cells = <0x2>;

                                gpu_partition_config_a_0: gpu_partition_config@20000 {
                                        phandle = <0xe0>;
                                        compatible = "arm,mali-gpu-partition-config";
                                        reg = <0x0 0x20000 0x0 0x10000>;
                                };

                                gpu_partition_control_a_0: gpu_partition_control@30000 {
                                        phandle = <0xe1>;
                                        compatible = "arm,mali-gpu-partition-control";
                                        reg = <0x0 0x30000 0x0 0x10000>;
                                        interrupt-parent = <&gic>;
                                        interrupt-names = "PTM_PARTITION_IRQ";
                                        interrupts = <0x0 0xb6 0x4>;
                                };

                                gpu_resource_group: gpu_resource_group@a0000 {
                                        phandle = <0x12e>;
                                        compatible = "arm,mali-gpu-resource-group";
                                        reg = <0x0 0xa0000 0x0 0x10000>;
                                        partition-config = <&gpu_partition_config_a_0>;
                                        partition-control = <&gpu_partition_control_a_0>;
                                        interrupt-parent = <&gic>;
                                        interrupt-names = "PTM_GROUP_IRQ";
                                        interrupts = <0x0 0xb5 0x4>;
                                };

                                gpu_aw_message_a_0: gpu_aw_message@fffc0 {
                                        phandle = <0xe2>;
                                        compatible = "arm,mali-gpu-aw-message";
                                        reg = <0x0 0xfffc0 0x0 0x40>;
                                        interrupt-parent = <&gic>;
                                        interrupt-names = "PTM_MESSAGE";
                                        interrupts = <0x0 0xb4 0x4>;
                                };

                                gpu_mali: gpu@e0000 {
                                        phandle = <0x12f>;
                                        compatible = "arm,mali-midgard";
                                        reg = <0x0 0xe0000 0x0 0x1ffc0>;
                                        interrupt-parent = <&gic>;
                                        interrupt-names = "JOB", "MMU", "GPU";
                                        interrupts = <0x0 0xb4 0x4 0x0 0xb4 0x4 0x0 0xb4 0x4>;
                                        arbiter-if = <&gpu_aw_message_a_0>;
                                        system-coherency = <0x1f>;
                                        physical-memory-group-manager = <&gpu_physical_memory_group_manager>;
                                        clocks = <&versal2_clk 0xdd>;
                                };
                        };
                };

                mmi_dptx: mmi_dptx@ede00000 {
                        phandle = <0x6a>;
                        compatible = "amd,mmi-dptx-1.0";
                        status = "okay";
                        reg = <0x0 0xede00000 0x0 0x40000 0x0 0xedeb0000 0x0 0x100>;
                        reg-names = "dp", "hdcp";
                        interrupts = <0x0 0xb2 0x4 0x0 0xa7 0x4>;
                        interrupt-names = "dptx", "hdcp";
                        interrupt-parent = <&gic>;
                        clock-names = "pixel_clk";
                        clocks = <&versal2_clk 0xda>;
                        xlnx,mst-mode-en = <0x0>;
                        xlnx,ip-name = "mmi_udh_dp";
                        xlnx,dp-lanes = <0x2>;
                        xlnx,edp-en = <0x0>;
                        xlnx,dp-hpd = "PMC_MIO_48";

                        ports {
                                #address-cells = <0x1>;
                                #size-cells = <0x0>;

                                port@0 {
                                        reg = <0x0>;

                                        dptx_in_0: endpoint {
                                                phandle = <0xea>;
                                                remote-endpoint = <&dc_out_0>;
                                        };
                                };

                                port@1 {
                                        reg = <0x1>;

                                        dptx_in_1: endpoint {
                                                phandle = <0xeb>;
                                                remote-endpoint = <&dc_out_1>;
                                        };
                                };

                                port@2 {
                                        reg = <0x2>;

                                        dptx_in_2: endpoint {
                                                phandle = <0xec>;
                                                remote-endpoint = <&dc_out_2>;
                                        };
                                };

                                port@3 {
                                        reg = <0x3>;

                                        dptx_in_3: endpoint {
                                                phandle = <0xed>;
                                                remote-endpoint = <&dc_out_3>;
                                        };
                                };
                        };
                };

                mmi_dcdma: dma-controller@edd10000 {
                        phandle = <0x9>;
                        compatible = "amd,mmi-dcdma-1.0";
                        status = "okay";
                        reg = <0x0 0xedd10000 0x0 0x1000>;
                        interrupts = <0x0 0xb3 0x4>;
                        interrupt-parent = <&gic>;
                        clock-names = "axi_clk";
                        #dma-cells = <0x1>;
                        clocks = <&clk50>;
                };

                mmi_dc: mmi_dc@edd00000 {
                        phandle = <0x68>;
                        compatible = "amd,mmi-dc-1.0";
                        status = "okay";
                        reg = <0x0 0xedd00000 0x0 0x1000 0x0 0xedd0a000 0x0 0x1000 0x0 0xedd0b000 0x0 0x1000 0x0 0xedd0c000 0x0 0x1000 0x0 0xedd0d000 0x0 0x1000>;
                        reg-names = "dp", "blend", "avbuf", "misc", "irq";
                        interrupts = <0x0 0xb3 0x4>;
                        interrupt-parent = <&gic>;
                        dma-names = "vid.0.0", "vid.0.1", "vid.0.2", "vid.1.0", "vid.1.1", "vid.1.2", "aud", "cur";
                        dmas = <&mmi_dcdma 0x0>,
                         <&mmi_dcdma 0x1>,
                         <&mmi_dcdma 0x2>,
                         <&mmi_dcdma 0x3>,
                         <&mmi_dcdma 0x4>,
                         <&mmi_dcdma 0x5>,
                         <&mmi_dcdma 0x6>,
                         <&mmi_dcdma 0x7>;
                        clock-names = "mmi_pll", "ps_vid_clk", "stc_ref_clk";
                        clocks = <&versal2_clk 0xd7>,
                         <&versal2_clk 0xda>,
                         <&versal2_clk 0xdf>;
                        resets = <&versal2_reset 0xc104119>;
                        xlnx,dc-stream1-pixel-mode = "None";
                        xlnx,dc-presentation-mode = "Non_Live";
                        xlnx,dc-stream1-mode = "None";
                        xlnx,dc-live-video01-mode = "None";
                        xlnx,dc-streams = <0x0>;
                        xlnx,dc-stream3-pixel-mode = "None";
                        xlnx,dc-stream0-sdp-en = <0x0>;
                        xlnx,dc-live-video-sdp-en = <0x0>;
                        xlnx,dc-stream3-mode = "None";
                        xlnx,dc-stream2-sdp-en = <0x0>;
                        xlnx,ip-name = "mmi_dc";
                        xlnx,dc-stream0-pixel-mode = "None";
                        xlnx,dc-stream0-mode = "None";
                        xlnx,dc-stream2-pixel-mode = "None";
                        xlnx,dc-live-video-alpha-en = <0x0>;
                        xlnx,dc-stream2-mode = "None";
                        xlnx,dc-live-video02-mode = "None";
                        xlnx,dc-stream1-sdp-en = <0x0>;
                        xlnx,dc-live-video-select = "None";
                        xlnx,dc-stream3-sdp-en = <0x0>;
                        xlnx,dc-operating-mode = "DC_Functional";

                        ports {
                                #address-cells = <0x1>;
                                #size-cells = <0x0>;

                                port@0 {
                                        reg = <0x0>;
                                };

                                port@1 {
                                        reg = <0x1>;
                                };

                                port@2 {
                                        reg = <0x2>;
                                };

                                port@3 {
                                        reg = <0x3>;
                                };

                                port@4 {
                                        reg = <0x4>;
                                };

                                port@5 {
                                        reg = <0x5>;
                                };

                                port@6 {
                                        reg = <0x6>;
                                };

                                port@7 {
                                        reg = <0x7>;
                                };

                                port@8 {
                                        reg = <0x8>;
                                };

                                port@9 {
                                        reg = <0x9>;
                                };

                                port@a {
                                        reg = <0xa>;
                                };

                                port@b {
                                        reg = <0xb>;
                                };

                                port@c {
                                        reg = <0xc>;

                                        dc_out_0: endpoint {
                                                phandle = <0xe4>;
                                                remote-endpoint = <&dptx_in_0>;
                                        };
                                };

                                port@d {
                                        reg = <0xd>;

                                        dc_out_1: endpoint {
                                                phandle = <0xe5>;
                                                remote-endpoint = <&dptx_in_1>;
                                        };
                                };

                                port@e {
                                        reg = <0xe>;

                                        dc_out_2: endpoint {
                                                phandle = <0xe6>;
                                                remote-endpoint = <&dptx_in_2>;
                                        };
                                };

                                port@f {
                                        reg = <0xf>;

                                        dc_out_3: endpoint {
                                                phandle = <0xe7>;
                                                remote-endpoint = <&dptx_in_3>;
                                        };
                                };

                                port@10 {
                                        reg = <0x10>;
                                };

                                port@11 {
                                        reg = <0x11>;
                                };

                                port@12 {
                                        reg = <0x12>;
                                };
                        };
                };

                adma0: dma-controller@ebd00000 {
                        phandle = <0x49>;
                        compatible = "amd,versal2-dma-1.0";
                        status = "okay";
                        reg = <0x0 0xebd00000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x48 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        clocks = <&versal2_clk 0x51>,
                         <&versal2_clk 0x52>;
                        power-domains = <&versal2_firmware 0x18224035>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,ip-name = "adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,zdma-clk-freq-hz = <0x8f0cba9>;
                        dma-coherent;
                };

                adma1: dma-controller@ebd10000 {
                        phandle = <0x4a>;
                        compatible = "amd,versal2-dma-1.0";
                        status = "okay";
                        reg = <0x0 0xebd10000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x49 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        clocks = <&versal2_clk 0x51>,
                         <&versal2_clk 0x52>;
                        power-domains = <&versal2_firmware 0x18224036>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,ip-name = "adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,zdma-clk-freq-hz = <0x8f0cba9>;
                        dma-coherent;
                };

                adma2: dma-controller@ebd20000 {
                        phandle = <0x4b>;
                        compatible = "amd,versal2-dma-1.0";
                        status = "okay";
                        reg = <0x0 0xebd20000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x4a 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        clocks = <&versal2_clk 0x51>,
                         <&versal2_clk 0x52>;
                        power-domains = <&versal2_firmware 0x18224037>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,ip-name = "adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,zdma-clk-freq-hz = <0x8f0cba9>;
                        dma-coherent;
                };

                adma3: dma-controller@ebd30000 {
                        phandle = <0x4c>;
                        compatible = "amd,versal2-dma-1.0";
                        status = "okay";
                        reg = <0x0 0xebd30000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x4b 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        clocks = <&versal2_clk 0x51>,
                         <&versal2_clk 0x52>;
                        power-domains = <&versal2_firmware 0x18224038>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,ip-name = "adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,zdma-clk-freq-hz = <0x8f0cba9>;
                        dma-coherent;
                };

                adma4: dma-controller@ebd40000 {
                        phandle = <0x4d>;
                        compatible = "amd,versal2-dma-1.0";
                        status = "okay";
                        reg = <0x0 0xebd40000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x4c 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        clocks = <&versal2_clk 0x51>,
                         <&versal2_clk 0x52>;
                        power-domains = <&versal2_firmware 0x18224039>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,ip-name = "adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,zdma-clk-freq-hz = <0x8f0cba9>;
                        dma-coherent;
                };

                adma5: dma-controller@ebd50000 {
                        phandle = <0x4e>;
                        compatible = "amd,versal2-dma-1.0";
                        status = "okay";
                        reg = <0x0 0xebd50000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x4d 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        clocks = <&versal2_clk 0x51>,
                         <&versal2_clk 0x52>;
                        power-domains = <&versal2_firmware 0x1822403a>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,ip-name = "adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,zdma-clk-freq-hz = <0x8f0cba9>;
                        dma-coherent;
                };

                adma6: dma-controller@ebd60000 {
                        phandle = <0x4f>;
                        compatible = "amd,versal2-dma-1.0";
                        status = "okay";
                        reg = <0x0 0xebd60000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x4e 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        clocks = <&versal2_clk 0x51>,
                         <&versal2_clk 0x52>;
                        power-domains = <&versal2_firmware 0x1822403b>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,ip-name = "adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,zdma-clk-freq-hz = <0x8f0cba9>;
                        dma-coherent;
                };

                adma7: dma-controller@ebd70000 {
                        phandle = <0x50>;
                        compatible = "amd,versal2-dma-1.0";
                        status = "okay";
                        reg = <0x0 0xebd70000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x4f 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        clocks = <&versal2_clk 0x51>,
                         <&versal2_clk 0x52>;
                        power-domains = <&versal2_firmware 0x1822403c>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,ip-name = "adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,zdma-clk-freq-hz = <0x8f0cba9>;
                        dma-coherent;
                };

                can0: can@f19e0000 {
                        phandle = <0x94>;
                        compatible = "xlnx,canfd-2.0";
                        status = "okay";
                        reg = <0x0 0xf19e0000 0x0 0x6000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x1b 0x4>;
                        clock-names = "can_clk", "s_axi_aclk";
                        rx-fifo-depth = <0x40>;
                        tx-mailbox-count = <0x20>;
                        clocks = <&can0_clk>,
                         <&versal2_clk 0x52>;
                        power-domains = <&versal2_firmware 0x1822401f>;
                        xlnx,can-rx-dpth = <0x40>;
                        xlnx,num-of-rx-mb-buf = <0x30>;
                        xlnx,can-clk-freq-hz = <0x98961be>;
                        xlnx,ip-name = "canfd";
                        xlnx,rx-mode = <0x0>;
                        xlnx,can-tx-dpth = <0x20>;
                        xlnx,num-of-tx-buf = <0x20>;
                        xlnx,can-board-interface = "custom";
                };

                can1: can@f19f0000 {
                        phandle = <0x95>;
                        compatible = "xlnx,canfd-2.0";
                        status = "okay";
                        reg = <0x0 0xf19f0000 0x0 0x6000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x1c 0x4>;
                        clock-names = "can_clk", "s_axi_aclk";
                        rx-fifo-depth = <0x40>;
                        tx-mailbox-count = <0x20>;
                        clocks = <&can1_clk>,
                         <&versal2_clk 0x52>;
                        power-domains = <&versal2_firmware 0x18224020>;
                        xlnx,can-rx-dpth = <0x40>;
                        xlnx,num-of-rx-mb-buf = <0x30>;
                        xlnx,can-clk-freq-hz = <0x98961be>;
                        xlnx,ip-name = "canfd";
                        xlnx,rx-mode = <0x0>;
                        xlnx,can-tx-dpth = <0x20>;
                        xlnx,num-of-tx-buf = <0x20>;
                        xlnx,can-board-interface = "custom";
                };

                can2: can@f1a00000 {
                        phandle = <0x96>;
                        compatible = "xlnx,canfd-2.0";
                        status = "okay";
                        reg = <0x0 0xf1a00000 0x0 0x6000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x5f 0x4>;
                        clock-names = "can_clk", "s_axi_aclk";
                        rx-fifo-depth = <0x40>;
                        tx-mailbox-count = <0x20>;
                        clocks = <&can2_clk>,
                         <&versal2_clk 0x52>;
                        power-domains = <&versal2_firmware 0x1822411d>;
                        xlnx,can-rx-dpth = <0x40>;
                        xlnx,num-of-rx-mb-buf = <0x30>;
                        xlnx,can-clk-freq-hz = <0x98961be>;
                        xlnx,ip-name = "canfd";
                        xlnx,rx-mode = <0x0>;
                        xlnx,can-tx-dpth = <0x20>;
                        xlnx,num-of-tx-buf = <0x20>;
                        xlnx,can-board-interface = "custom";
                };

                can3: can@f1a10000 {
                        phandle = <0x97>;
                        compatible = "xlnx,canfd-2.0";
                        status = "okay";
                        reg = <0x0 0xf1a10000 0x0 0x6000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x60 0x4>;
                        clock-names = "can_clk", "s_axi_aclk";
                        rx-fifo-depth = <0x40>;
                        tx-mailbox-count = <0x20>;
                        clocks = <&can3_clk>,
                         <&versal2_clk 0x52>;
                        power-domains = <&versal2_firmware 0x1822411e>;
                        xlnx,can-rx-dpth = <0x40>;
                        xlnx,num-of-rx-mb-buf = <0x30>;
                        xlnx,can-clk-freq-hz = <0x98961be>;
                        xlnx,ip-name = "canfd";
                        xlnx,rx-mode = <0x0>;
                        xlnx,can-tx-dpth = <0x20>;
                        xlnx,num-of-tx-buf = <0x20>;
                        xlnx,can-board-interface = "custom";
                };

                can4: can@f1a90000 {
                        phandle = <0x130>;
                        compatible = "xlnx,canfd-2.0";
                        status = "disabled";
                        reg = <0x0 0xf1a90000 0x0 0x6000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x61 0x4>;
                        clock-names = "can_clk", "s_axi_aclk";
                        rx-fifo-depth = <0x40>;
                        tx-mailbox-count = <0x20>;
                };

                can5: can@f1aa0000 {
                        phandle = <0x131>;
                        compatible = "xlnx,canfd-2.0";
                        status = "disabled";
                        reg = <0x0 0xf1aa0000 0x0 0x6000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x13 0x4>;
                        clock-names = "can_clk", "s_axi_aclk";
                        rx-fifo-depth = <0x40>;
                        tx-mailbox-count = <0x20>;
                };

                dma0: pmcdma@f11c0000 {
                        phandle = <0x7c>;
                        status = "okay";
                        compatible = "xlnx,zynqmp-csudma-1.0";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xe0 0x4>;
                        reg = <0x0 0xf11c0000 0x0 0x10000>;
                        xlnx,dma-type = <0x1>;
                        xlnx,ip-name = "pmc_dma";
                        xlnx,dmatype = <0x1>;
                };

                dma1: pmcdma@f11d0000 {
                        phandle = <0x7d>;
                        status = "okay";
                        compatible = "xlnx,zynqmp-csudma-1.0";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xe1 0x4>;
                        reg = <0x0 0xf11d0000 0x0 0x10000>;
                        xlnx,dma-type = <0x2>;
                        xlnx,ip-name = "pmc_dma";
                        xlnx,dmatype = <0x2>;
                };

                asu_dma0: asudma@ebe8c000 {
                        phandle = <0x51>;
                        status = "okay";
                        compatible = "amd,versal2-asudma-1.0";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xbe 0x4>;
                        reg = <0x0 0xebe8c000 0x0 0x1000>;
                        xlnx,dma-type = <0x3>;
                        xlnx,ip-name = "asu_dma";
                        xlnx,dmatype = <0x3>;
                };

                gem0: ethernet@f1a60000 {
                        phandle = <0x9b>;
                        compatible = "xlnx,versal-gem", "cdns,gem";
                        status = "okay";
                        reg = <0x0 0xf1a60000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x27 0x4 0x0 0x27 0x4>;
                        clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
                        clocks = <&versal2_clk 0x52>,
                         <&versal2_clk 0x58>,
                         <&versal2_clk 0x31>,
                         <&versal2_clk 0x30>,
                         <&tsu_ext_clk>;
                        power-domains = <&versal2_firmware 0x18224019>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,enet-tsu-clk-source = "MIO";
                        xlnx,has-mdio = <0x1>;
                        xlnx,gem-board-interface = "custom";
                        phy-mode = "rgmii-id";
                        xlnx,enet-slcr-1000mbps-div0 = <0x7>;
                        xlnx,enet-slcr-10mbps-div0 = <0x15e>;
                        xlnx,enet-tsu-clk-freq-hz = <0xee6b280>;
                        xlnx,ip-name = "ethernet";
                        xlnx,eth-mode = "RGMII";
                        xlnx,enet-clk-freq-hz = <0x7735464>;
                        xlnx,enet-slcr-100mbps-div0 = <0x23>;
                        phy-handle = <0xf3>;
                        dma-coherent;

                        mdio: mdio {
                                phandle = <0x132>;
                                #address-cells = <0x1>;
                                #size-cells = <0x0>;

                                phy0: ethernet-phy@1 {
                                        phandle = <0xf3>;
                                        #phy-cells = <0x1>;
                                        reg = <0x1>;
                                        compatible = "ethernet-phy-id2000.a231";
                                        ti,rx-internal-delay = <0x8>;
                                        ti,tx-internal-delay = <0xa>;
                                        ti,fifo-depth = <0x1>;
                                        ti,dp83867-rxctrl-strap-quirk;
                                        reset-assert-us = <0x64>;
                                        reset-deassert-us = <0x118>;
                                        reset-gpios = <&gpio0 0x19 0x1>;
                                };
                        };
                };

                gem1: ethernet@f1a70000 {
                        phandle = <0x133>;
                        compatible = "xlnx,versal-gem", "cdns,gem";
                        status = "disabled";
                        reg = <0x0 0xf1a70000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x29 0x4 0x0 0x29 0x4>;
                        clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
                        clocks = <&versal2_clk 0x52>,
                         <&versal2_clk 0x59>,
                         <&versal2_clk 0x33>,
                         <&versal2_clk 0x32>,
                         <&versal2_clk 0x2b>;
                        power-domains = <&versal2_firmware 0x1822401a>;
                };

                mmi_10gbe: ethernet@ed920000 {
                        phandle = <0x64>;
                        compatible = "amd,versal2-10gbe", "cdns,gem";
                        status = "okay";
                        reg = <0x0 0xed920000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xa4 0x4 0x0 0xa4 0x4 0x0 0xa4 0x4 0x0 0xa4 0x4>;
                        clock-names = "pclk", "hclk", "tx_clk", "tsu_clk";
                        dma-coherent;
                        clocks = <&clk150>,
                         <&clk150>,
                         <&clk150>,
                         <&mmi_tsu_ext_clk>;
                        power-domains = <&versal2_firmware 0x1822413a>;
                        xlnx,mdio-io = "None";
                        xlnx,has-mdio = <0x0>;
                        xlnx,enet-tsu-clk-source = "MIO";
                        xlnx,enet-tsu-clk-freq-hz = <0xee6b280>;
                        xlnx,enet-hs-mode = <0x1>;
                        xlnx,lane-config = "Lane3";
                        xlnx,ip-name = "mmi_10gbe";
                        phy-mode = "10gbase-r";

                        fixed-link {
                                speed = <0x2710>;
                                full-duplex;
                        };
                };

                gpio0: gpio@f1a50000 {
                        phandle = <0x9a>;
                        compatible = "xlnx,versal-gpio-1.0";
                        status = "okay";
                        reg = <0x0 0xf1a50000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x14 0x4>;
                        #gpio-cells = <0x2>;
                        gpio-controller;
                        #interrupt-cells = <0x2>;
                        interrupt-controller;
                        clocks = <&versal2_clk 0x52>;
                        power-domains = <&versal2_firmware 0x18224023>;
                        xlnx,ip-name = "gpio";
                        emio-gpio-width = "";
                };

                gpio1: gpio@f1020000 {
                        phandle = <0x78>;
                        compatible = "xlnx,pmc-gpio-1.0";
                        status = "okay";
                        reg = <0x0 0xf1020000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xca 0x4>;
                        #gpio-cells = <0x2>;
                        gpio-controller;
                        #interrupt-cells = <0x2>;
                        interrupt-controller;
                        clocks = <&versal2_clk 0x3d>;
                        power-domains = <&versal2_firmware 0x1822402c>;
                        xlnx,ip-name = "pmc_gpio";
                };

                i2c0: i2c@f1940000 {
                        phandle = <0x92>;
                        compatible = "cdns,i2c-r1p14";
                        status = "okay";
                        reg = <0x0 0xf1940000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x15 0x4>;
                        clocks = <&versal2_clk 0x9d>;
                        power-domains = <&versal2_firmware 0x1822401d>;
                        xlnx,clock-freq = <0x98961be>;
                        xlnx,i2c-clk-freq-hz = <0x98961be>;
                        xlnx,ip-name = "i2c";
                        xlnx,iic-board-interface = "custom";
                };

                i2c1: i2c@f1950000 {
                        phandle = <0x93>;
                        compatible = "cdns,i2c-r1p14";
                        status = "okay";
                        reg = <0x0 0xf1950000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x16 0x4>;
                        clocks = <&versal2_clk 0x9f>;
                        power-domains = <&versal2_firmware 0x1822401e>;
                        xlnx,clock-freq = <0x98961be>;
                        xlnx,i2c-clk-freq-hz = <0x98961be>;
                        xlnx,ip-name = "i2c";
                        xlnx,iic-board-interface = "custom";
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        bootph-all;
                        clock-frequency = <0x61a80>;

                        i2c-arbitrator@72 {
                                compatible = "nxp,pca9541";
                                bootph-all;
                                reg = <0x72>;

                                i2c-arb {
                                        #address-cells = <0x1>;
                                        #size-cells = <0x0>;

                                        tca6416_u37: gpio@20 {
                                                phandle = <0xf9>;
                                                compatible = "ti,tca6416";
                                                reg = <0x20>;
                                                #gpio-cells = <0x2>;
                                                gpio-controller;
                                        };

                                        eeprom: eeprom@54 {
                                                phandle = <0x134>;
                                                compatible = "atmel,24c128";
                                                bootph-all;
                                                reg = <0x54>;
                                        };

                                        i2c-mux@77 {
                                                compatible = "nxp,pca9548";
                                                #address-cells = <0x1>;
                                                #size-cells = <0x0>;
                                                reg = <0x77>;
                                                i2c-mux-idle-disconnect;

                                                i2c@0 {
                                                        #address-cells = <0x1>;
                                                        #size-cells = <0x0>;
                                                        reg = <0x0>;
                                                };

                                                i2c@1 {
                                                        #address-cells = <0x1>;
                                                        #size-cells = <0x0>;
                                                        reg = <0x1>;
                                                };

                                                i2c@2 {
                                                        #address-cells = <0x1>;
                                                        #size-cells = <0x0>;
                                                        reg = <0x2>;
                                                };

                                                i2c@3 {
                                                        #address-cells = <0x1>;
                                                        #size-cells = <0x0>;
                                                        reg = <0x3>;
                                                };
                                        };
                                };
                        };
                };

                i2c2: i2c@f1960000 {
                        phandle = <0x135>;
                        compatible = "cdns,i2c-r1p14";
                        status = "disabled";
                        reg = <0x0 0xf1960000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xb 0x4>;
                        clocks = <&versal2_clk 0xbd>;
                        power-domains = <&versal2_firmware 0x18224117>;
                };

                i2c3: i2c@f1970000 {
                        phandle = <0x136>;
                        compatible = "cdns,i2c-r1p14";
                        status = "disabled";
                        reg = <0x0 0xf1970000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xc 0x4>;
                        clocks = <&versal2_clk 0xbc>;
                        power-domains = <&versal2_firmware 0x18224118>;
                };

                i2c4: i2c@f1980000 {
                        phandle = <0x137>;
                        compatible = "cdns,i2c-r1p14";
                        status = "disabled";
                        reg = <0x0 0xf1980000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xd 0x4>;
                        clocks = <&versal2_clk 0xbb>;
                        power-domains = <&versal2_firmware 0x18224119>;
                };

                i2c5: i2c@f1990000 {
                        phandle = <0x138>;
                        compatible = "cdns,i2c-r1p14";
                        status = "disabled";
                        reg = <0x0 0xf1990000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x64 0x4>;
                        clocks = <&versal2_clk 0xc7>;
                        power-domains = <&versal2_firmware 0x1822411a>;
                };

                i2c6: i2c@f19a0000 {
                        phandle = <0x139>;
                        compatible = "cdns,i2c-r1p14";
                        status = "disabled";
                        reg = <0x0 0xf19a0000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x65 0x4>;
                        clocks = <&versal2_clk 0xc4>;
                        power-domains = <&versal2_firmware 0x1822411b>;
                };

                i2c7: i2c@f19b0000 {
                        phandle = <0x13a>;
                        compatible = "cdns,i2c-r1p14";
                        status = "disabled";
                        reg = <0x0 0xf19b0000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x66 0x4>;
                        clocks = <&versal2_clk 0xc3>;
                        power-domains = <&versal2_firmware 0x1822411c>;
                };

                i2c8: i2c@f1000000 {
                        phandle = <0x13b>;
                        compatible = "cdns,i2c-r1p14";
                        status = "disabled";
                        reg = <0x0 0xf1000000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xcb 0x4>;
                        clocks = <&versal2_clk 0x3e>;
                        power-domains = <&versal2_firmware 0x1822402d>;
                };

                i3c0: i3c@f1948000 {
                        phandle = <0x13c>;
                        compatible = "snps,dw-i3c-master-1.00a";
                        status = "disabled";
                        #address-cells = <0x3>;
                        #size-cells = <0x0>;
                        reg = <0x0 0xf1948000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x15 0x4>;
                        clocks = <&versal2_clk 0x9d>;
                        power-domains = <&versal2_firmware 0x1822401d>;
                };

                i3c1: i3c@f1958000 {
                        phandle = <0x13d>;
                        compatible = "snps,dw-i3c-master-1.00a";
                        status = "disabled";
                        #address-cells = <0x3>;
                        #size-cells = <0x0>;
                        reg = <0x0 0xf1958000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x16 0x4>;
                        clocks = <&versal2_clk 0x9f>;
                        power-domains = <&versal2_firmware 0x1822401e>;
                };

                i3c2: i3c@f1968000 {
                        phandle = <0x13e>;
                        compatible = "snps,dw-i3c-master-1.00a";
                        status = "disabled";
                        #address-cells = <0x3>;
                        #size-cells = <0x0>;
                        reg = <0x0 0xf1968000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xb 0x4>;
                        clocks = <&versal2_clk 0xbd>;
                        power-domains = <&versal2_firmware 0x18224117>;
                };

                i3c3: i3c@f1978000 {
                        phandle = <0x13f>;
                        compatible = "snps,dw-i3c-master-1.00a";
                        status = "disabled";
                        #address-cells = <0x3>;
                        #size-cells = <0x0>;
                        reg = <0x0 0xf1978000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xc 0x4>;
                        clocks = <&versal2_clk 0xbc>;
                        power-domains = <&versal2_firmware 0x18224118>;
                };

                i3c4: i3c@f1988000 {
                        phandle = <0x140>;
                        compatible = "snps,dw-i3c-master-1.00a";
                        status = "disabled";
                        #address-cells = <0x3>;
                        #size-cells = <0x0>;
                        reg = <0x0 0xf1988000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xd 0x4>;
                        clocks = <&versal2_clk 0xbb>;
                        power-domains = <&versal2_firmware 0x18224119>;
                };

                i3c5: i3c@f1998000 {
                        phandle = <0x141>;
                        compatible = "snps,dw-i3c-master-1.00a";
                        status = "disabled";
                        #address-cells = <0x3>;
                        #size-cells = <0x0>;
                        reg = <0x0 0xf1998000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x64 0x4>;
                        clocks = <&versal2_clk 0xc7>;
                        power-domains = <&versal2_firmware 0x1822411a>;
                };

                i3c6: i3c@f19a8000 {
                        phandle = <0x142>;
                        compatible = "snps,dw-i3c-master-1.00a";
                        status = "disabled";
                        #address-cells = <0x3>;
                        #size-cells = <0x0>;
                        reg = <0x0 0xf19a8000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x65 0x4>;
                        clocks = <&versal2_clk 0xc4>;
                        power-domains = <&versal2_firmware 0x1822411b>;
                };

                i3c7: i3c@f19b8000 {
                        phandle = <0x143>;
                        compatible = "snps,dw-i3c-master-1.00a";
                        status = "disabled";
                        #address-cells = <0x3>;
                        #size-cells = <0x0>;
                        reg = <0x0 0xf19b8000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x66 0x4>;
                        clocks = <&versal2_clk 0xc3>;
                        power-domains = <&versal2_firmware 0x1822411c>;
                };

                i3c8: i3c@f1008000 {
                        phandle = <0x144>;
                        compatible = "snps,dw-i3c-master-1.00a";
                        status = "disabled";
                        #address-cells = <0x3>;
                        #size-cells = <0x0>;
                        reg = <0x0 0xf1008000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xcb 0x4>;
                        clocks = <&versal2_clk 0x3e>;
                        power-domains = <&versal2_firmware 0x1822402d>;
                };

                ospi: spi@f1010000 {
                        phandle = <0x77>;
                        compatible = "amd,versal2-ospi", "cdns,qspi-nor";
                        status = "okay";
                        reg = <0x0 0xf1010000 0x0 0x10000 0x0 0xc0000000 0x0 0x20000000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xd8 0x4>;
                        cdns,fifo-depth = <0x100>;
                        cdns,fifo-width = <0x4>;
                        cdns,is-dma = <0x1>;
                        cdns,trigger-address = <0xc0000000>;
                        clock-names = "ref";
                        reset-names = "qspi";
                        clocks = <&versal2_clk 0x3a>;
                        power-domains = <&versal2_firmware 0x1822402a>;
                        resets = <&versal2_reset 0xc10402e>;
                        is-stacked = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,clock-freq = <0xbebba31>;
                        xlnx,ospi-bus-width = <0x8>;
                        xlnx,ip-name = "pmc_ospi";
                        xlnx,ospi-clk-freq-hz = <0xbebba31>;
                        is-dual = <0x0>;
                        xlnx,ospi-mode = <0x0>;
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;

                        spi_flash: flash@0 {
                                phandle = <0x145>;
                                compatible = "jedec,spi-nor";
                                spi-max-frequency = <0x1312d00>;
                                spi-rx-bus-width = <0x8>;
                                spi-tx-bus-width = <0x8>;
                                cdns,tslch-ns = <0x1>;
                                cdns,tchsh-ns = <0x1>;
                                cdns,tsd2d-ns = <0x0>;
                                cdns,tshsl-ns = <0x0>;
                                cdns,read-delay = <0x0>;
                                reg = <0x0>;
                                no-wp;

                                partitions {
                                        #size-cells = <0x1>;
                                        #address-cells = <0x1>;
                                        compatible = "fixed-partitions";

                                        partition@0 {
                                                reg = <0x0 0x200000>;
                                                label = "ospi-flash0";
                                        };

                                        partition@1 {
                                                reg = <0x200000 0x3e00000>;
                                                label = "ospi-flash1";
                                        };
                                };
                        };
                };

                pmc_wwdt: watchdog@f03f0000 {
                        phandle = <0x146>;
                        compatible = "xlnx,versal-wwdt";
                        status = "disabled";
                        reg = <0x0 0xf03f0000 0x0 0x10000>;
                        interrupt-names = "wdt", "wwdt_reset_pending", "gwdt", "gwdt_reset_pending";
                        interrupts = <0x0 0xec 0x1 0x0 0xed 0x1 0x0 0xee 0x1 0x0 0xef 0x1>;
                        interrupt-parent = <&gic>;
                };

                pmc_trng: pmc_trng@f1230000 {
                        phandle = <0x84>;
                        compatible = "xlnx,pmc-trng-11.0";
                        status = "okay";
                        reg = <0x0 0xf1230000 0x0 0x10000>;
                        xlnx,device-id = <0x0>;
                        xlnx,ip-name = "pmc_trng";
                };

                qspi: spi@f1030000 {
                        phandle = <0x147>;
                        compatible = "xlnx,versal-qspi-1.0";
                        status = "disabled";
                        reg = <0x0 0xf1030000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xd9 0x4>;
                        clock-names = "ref_clk", "pclk";
                        clocks = <&versal2_clk 0x39>,
                         <&versal2_clk 0x52>;
                        power-domains = <&versal2_firmware 0x1822402b>;
                };

                rtc: rtc@f12a0000 {
                        phandle = <0x89>;
                        compatible = "xlnx,zynqmp-rtc";
                        status = "okay";
                        reg = <0x0 0xf12a0000 0x0 0x100>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xc8 0x4 0x0 0xc9 0x4>;
                        interrupt-names = "alarm", "sec";
                        calibration = <0x7fff>;
                        power-domains = <&versal2_firmware 0x18224034>;
                        xlnx,ip-name = "pmc_rtc";
                };

                sdhci0: mmc@f1040000 {
                        phandle = <0x148>;
                        compatible = "xlnx,versal-8.9a", "arasan,sdhci-8.9a";
                        status = "disabled";
                        reg = <0x0 0xf1040000 0x0 0x10000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xda 0x4>;
                        clock-names = "clk_xin", "clk_ahb", "gate";
                        #clock-cells = <0x1>;
                        clock-output-names = "clk_out_sd0", "clk_in_sd0";
                        clocks = <&versal2_clk 0x3b>,
                         <&versal2_clk 0x52>,
                         <&versal2_clk 0x4a>;
                        power-domains = <&versal2_firmware 0x1822402e>;
                };

                sdhci1: mmc@f1050000 {
                        phandle = <0x149>;
                        compatible = "xlnx,versal-net-emmc";
                        status = "disabled";
                        reg = <0x0 0xf1050000 0x0 0x10000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xdc 0x4>;
                        clock-names = "clk_xin", "clk_ahb", "gate";
                        #clock-cells = <0x1>;
                        clock-output-names = "clk_out_sd1", "clk_in_sd1";
                        clocks = <&versal2_clk 0x3c>,
                         <&versal2_clk 0x52>,
                         <&versal2_clk 0x4a>;
                        power-domains = <&versal2_firmware 0x1822402f>;
                };

                serial0: serial@f1920000 {
                        phandle = <0x90>;
                        bootph-all;
                        compatible = "arm,pl011", "arm,primecell";
                        status = "okay";
                        reg = <0x0 0xf1920000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x19 0x4>;
                        reg-io-width = <0x4>;
                        clock-names = "uartclk", "apb_pclk";
                        clocks = <&versal2_clk 0x5c>,
                         <&versal2_clk 0x52>;
                        power-domains = <&versal2_firmware 0x18224021>;
                        xlnx,clock-freq = <0x5f5dd19>;
                        xlnx,uart-board-interface = "custom";
                        xlnx,has-modem = <0x0>;
                        xlnx,ip-name = "sbsauart";
                        xlnx,baudrate = <0x1c200>;
                        cts-override;
                        port-number = <0x0>;
                        xlnx,uart-clk-freq-hz = <0x5f5dd19>;
                };

                serial1: serial@f1930000 {
                        phandle = <0x91>;
                        bootph-all;
                        compatible = "arm,pl011", "arm,primecell";
                        status = "okay";
                        reg = <0x0 0xf1930000 0x0 0x1000>;
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x1a 0x4>;
                        reg-io-width = <0x4>;
                        clock-names = "uartclk", "apb_pclk";
                        clocks = <&versal2_clk 0x5d>,
                         <&versal2_clk 0x52>;
                        power-domains = <&versal2_firmware 0x18224022>;
                        xlnx,clock-freq = <0x5f5dd19>;
                        xlnx,uart-board-interface = "custom";
                        xlnx,has-modem = <0x0>;
                        xlnx,ip-name = "sbsauart";
                        xlnx,baudrate = <0x1c200>;
                        cts-override;
                        port-number = <0x0>;
                        xlnx,uart-clk-freq-hz = <0x5f5dd19>;
                };

                smmu: iommu@ec000000 {
                        phandle = <0x14a>;
                        compatible = "arm,smmu-v3";
                        status = "disabled";
                        reg = <0x0 0xec000000 0x0 0x40000>;
                        #iommu-cells = <0x1>;
                        interrupt-names = "combined";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xa9 0x4>;
                        dma-coherent;
                };

                spi0: spi@f19c0000 {
                        phandle = <0x14b>;
                        compatible = "cdns,spi-r1p6";
                        status = "disabled";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x17 0x4>;
                        reg = <0x0 0xf19c0000 0x0 0x1000>;
                        clock-names = "ref_clk", "pclk";
                        clocks = <&versal2_clk 0x5e>,
                         <&versal2_clk 0x52>;
                        power-domains = <&versal2_firmware 0x1822401b>;
                };

                spi1: spi@f19d0000 {
                        phandle = <0x14c>;
                        compatible = "cdns,spi-r1p6";
                        status = "disabled";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x18 0x4>;
                        reg = <0x0 0xf19d0000 0x0 0x1000>;
                        clock-names = "ref_clk", "pclk";
                        clocks = <&versal2_clk 0x5f>,
                         <&versal2_clk 0x52>;
                        power-domains = <&versal2_firmware 0x1822401c>;
                };

                sysmon0: sysmon@f1270000 {
                        phandle = <0x88>;
                        compatible = "xlnx,versal-sysmon";
                        status = "okay";
                        #io-channel-cells = <0x1>;
                        reg = <0x0 0xf1270000 0x0 0x4000>;
                        xlnx,numchannels = [07];
                        xlnx,sat-63-desc = "PS , FPD , APU3 , satellite";
                        xlnx,sat-34-y = <0x3ece>;
                        xlnx,sat-1-desc = "PMC , system , ADC";
                        xlnx,sat-17-x = <0x482e>;
                        xlnx,sat-9-x = <0x3f52>;
                        xlnx,sat-20-desc = "Clocking , column , bot , satellite , (ISP2)";
                        xlnx,sat-19-desc = "Clocking , column , top , satellite , (GTYP)";
                        xlnx,sat-17-y = <0x3961>;
                        xlnx,sat-9-y = <0x94d>;
                        xlnx,sat-32-desc = "Clocking , column , satellite";
                        xlnx,sat-22-x = <0x482e>;
                        xlnx,meas-0-root-id = <0x0>;
                        xlnx,sat-60-desc = "PS , FPD , APU0 , satellite";
                        xlnx,sat-59-desc = "MMI , Satellite";
                        xlnx,sat-22-y = <0x1b4b>;
                        xlnx,meas-1-root-id = <0x5>;
                        xlnx,ip-name = "pmc_sysmon";
                        #size-cells = <0x2>;
                        xlnx,sat-60-x = <0x0>;
                        xlnx,sat-59-x = <0x0>;
                        xlnx,meas-2-root-id = <0x1>;
                        xlnx,sat-16-desc = "ME , satellite";
                        xlnx,sat-60-y = <0x0>;
                        xlnx,sat-59-y = <0x0>;
                        xlnx,meas-2-slr-number = <0x0>;
                        xlnx,meas-3-root-id = <0x2>;
                        xlnx,sat-9-desc = "X5IO , Satellite";
                        xlnx,sat-26-x = <0x2030>;
                        xlnx,meas-4-root-id = <0x3>;
                        #address-cells = <0x2>;
                        xlnx,sat-28-desc = "VNOC , satellite";
                        xlnx,sat-26-y = <0x11bc>;
                        xlnx,meas-5-root-id = <0x4>;
                        xlnx,sat-10-x = <0x36d6>;
                        xlnx,sat-64-x = <0x0>;
                        xlnx,sat-2-x = <0x0>;
                        xlnx,meas-6-root-id = <0x6>;
                        xlnx,sat-10-y = <0x11bc>;
                        xlnx,sat-64-y = <0x0>;
                        xlnx,sat-2-y = <0x0>;
                        xlnx,sat-13-desc = "VNOC , satellite";
                        xlnx,sat-31-x = <0xa0f>;
                        xlnx,sat-6-desc = "VNOC , satellite";
                        xlnx,sat-31-y = <0x3961>;
                        xlnx,sat-14-x = <0x3353>;
                        xlnx,sat-6-x = <0x28c0>;
                        xlnx,sat-25-desc = "X5IO , Satellite";
                        xlnx,sat-14-y = <0x3ece>;
                        xlnx,sat-6-y = <0x3596>;
                        xlnx,sat-35-x = <0x12c5>;
                        xlnx,sat-10-desc = "VNOC , satellite";
                        xlnx,sat-35-y = <0x94d>;
                        xlnx,sat-18-x = <0x482e>;
                        xlnx,sat-3-desc = "VNOC , satellite";
                        xlnx,sat-18-y = <0x3332>;
                        xlnx,meas-5-slr-number = <0x0>;
                        xlnx,sat-22-desc = "Clocking , column , bot , satellite , (ISP2)";
                        xlnx,sat-23-x = <0x482e>;
                        xlnx,meas-0-slr-number = <0x0>;
                        xlnx,sat-34-desc = "ME , satellite";
                        xlnx,sat-23-y = <0x1586>;
                        xlnx,sat-62-desc = "PS , FPD , APU2 , satellite";
                        xlnx,sat-61-x = <0x0>;
                        xlnx,sat-61-y = <0x0>;
                        xlnx,sat-18-desc = "Clocking , column , satellite";
                        xlnx,sat-27-x = <0x2030>;
                        xlnx,sat-27-y = <0x1daf>;
                        xlnx,sat-11-x = <0x36d6>;
                        xlnx,sat-3-x = <0x28c0>;
                        xlnx,sat-31-desc = "Clocking , column , satellite";
                        xlnx,sat-11-y = <0x1daf>;
                        xlnx,sat-3-y = <0x11bc>;
                        xlnx,sat-32-x = <0xa0f>;
                        xlnx,sat-15-desc = "ME , satellite";
                        xlnx,sat-32-y = <0x3332>;
                        xlnx,sat-15-x = <0x3c88>;
                        xlnx,sat-8-desc = "ME , satellite";
                        xlnx,sat-7-x = <0x20e7>;
                        xlnx,sat-15-y = <0x3ece>;
                        xlnx,sat-7-y = <0x3ece>;
                        xlnx,sat-27-desc = "VNOC , satellite";
                        xlnx,meas-3-slr-number = <0x0>;
                        xlnx,sat-20-x = <0x482e>;
                        xlnx,sat-19-x = <0x482e>;
                        xlnx,sat-12-desc = "VNOC , satellite";
                        xlnx,sat-20-y = <0x273f>;
                        xlnx,sat-19-y = <0x2d6d>;
                        xlnx,sat-5-desc = "VNOC , satellite";
                        xlnx,sat-24-desc = "Clocking , column , bot , satellite , (ISP2)";
                        xlnx,sat-24-x = <0x482e>;
                        xlnx,sat-24-y = <0xf58>;
                        xlnx,sat-62-x = <0x0>;
                        xlnx,sat-64-desc = "PS , LPD , satellite";
                        xlnx,sat-62-y = <0x0>;
                        xlnx,sat-2-desc = "PMC , user , ADC";
                        xlnx,sat-28-x = <0x2030>;
                        xlnx,sat-21-desc = "Clocking , column , top , satellite , (GTYP)";
                        xlnx,sat-28-y = <0x29a3>;
                        xlnx,meas-6-slr-number = <0x0>;
                        xlnx,sat-12-x = <0x36d6>;
                        xlnx,sat-4-x = <0x28c0>;
                        xlnx,sat-12-y = <0x29a3>;
                        xlnx,sat-4-y = <0x1daf>;
                        xlnx,sat-33-desc = "ME , satellite";
                        xlnx,sat-61-desc = "PS , FPD , APU1 , satellite";
                        xlnx,sat-33-x = <0xe7c>;
                        xlnx,meas-1-slr-number = <0x0>;
                        xlnx,sat-33-y = <0x3ece>;
                        xlnx,sat-16-x = <0x45be>;
                        xlnx,sat-17-desc = "Clocking , column , satellite";
                        xlnx,sat-8-x = <0x2a1d>;
                        xlnx,sat-16-y = <0x3ece>;
                        xlnx,sat-8-y = <0x3ece>;
                        xlnx,meas-0 = "VCCAUX";
                        xlnx,sat-30-desc = "ME , satellite";
                        xlnx,sat-29-desc = "VNOC , satellite";
                        xlnx,meas-1 = "VCC_SOC";
                        xlnx,sat-21-x = <0x482e>;
                        xlnx,meas-2 = "VCCAUX_LPD";
                        xlnx,sat-21-y = <0x217a>;
                        xlnx,meas-3 = "VCC_PMC";
                        xlnx,sat-14-desc = "ME , satellite";
                        xlnx,meas-4 = "VCC_PSFP";
                        xlnx,sat-7-desc = "ME , satellite";
                        xlnx,meas-5 = "VCC_PSLP";
                        xlnx,sat-26-desc = "VNOC , satellite";
                        xlnx,sat-25-x = <0x2494>;
                        xlnx,meas-6 = "VP_VN";
                        xlnx,sat-25-y = <0x94d>;
                        xlnx,sat-63-x = <0x0>;
                        xlnx,sat-1-x = <0x0>;
                        xlnx,meas-4-slr-number = <0x0>;
                        xlnx,sat-11-desc = "VNOC , satellite";
                        xlnx,sat-63-y = <0x0>;
                        xlnx,sat-1-y = <0x0>;
                        xlnx,sat-4-desc = "VNOC , satellite";
                        xlnx,sat-30-x = <0x546>;
                        xlnx,sat-29-x = <0x2030>;
                        xlnx,sat-30-y = <0x3ece>;
                        xlnx,sat-29-y = <0x3596>;
                        xlnx,sat-23-desc = "Clocking , column , top , satellite , (ISP2)";
                        xlnx,sat-13-x = <0x36d6>;
                        xlnx,sat-5-x = <0x28c0>;
                        xlnx,sat-13-y = <0x3596>;
                        xlnx,sat-5-y = <0x29a3>;
                        xlnx,sat-35-desc = "X5IO , Satellite";
                        xlnx,sat-34-x = <0x17b1>;

                        supply@0 {
                                reg = <0x0>;
                                xlnx,name = "vccaux";
                        };

                        supply@5 {
                                reg = <0x5>;
                                xlnx,name = "vcc_soc";
                        };

                        supply@1 {
                                reg = <0x1>;
                                xlnx,name = "vccaux_lpd";
                        };

                        supply@2 {
                                reg = <0x2>;
                                xlnx,name = "vcc_pmc";
                        };

                        supply@3 {
                                reg = <0x3>;
                                xlnx,name = "vcc_psfp";
                        };

                        supply@4 {
                                reg = <0x4>;
                                xlnx,name = "vcc_pslp";
                        };

                        supply@6 {
                                reg = <0x6>;
                                xlnx,name = "vp_vn";
                        };

                        temp@7 {
                                xlnx,aie-temp;
                                reg = <0x7>;
                                xlnx,name = "aie-temp-ch1";
                        };

                        temp@8 {
                                xlnx,aie-temp;
                                reg = <0x8>;
                                xlnx,name = "aie-temp-ch2";
                        };

                        temp@14 {
                                xlnx,aie-temp;
                                reg = <0xe>;
                                xlnx,name = "aie-temp-ch3";
                        };

                        temp@15 {
                                xlnx,aie-temp;
                                reg = <0xf>;
                                xlnx,name = "aie-temp-ch4";
                        };

                        temp@16 {
                                xlnx,aie-temp;
                                reg = <0x10>;
                                xlnx,name = "aie-temp-ch5";
                        };

                        temp@30 {
                                xlnx,aie-temp;
                                reg = <0x1e>;
                                xlnx,name = "aie-temp-ch6";
                        };

                        temp@33 {
                                xlnx,aie-temp;
                                reg = <0x21>;
                                xlnx,name = "aie-temp-ch7";
                        };

                        temp@34 {
                                xlnx,aie-temp;
                                reg = <0x22>;
                                xlnx,name = "aie-temp-ch8";
                        };
                };

                ttc0: timer@f1e60000 {
                        phandle = <0x9d>;
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x2b 0x4 0x0 0x2b 0x4 0x0 0x2b 0x4>;
                        timer-width = <0x20>;
                        reg = <0x0 0xf1e60000 0x0 0x1000>;
                        clocks = <&versal2_clk 0x27>;
                        power-domains = <&versal2_firmware 0x18224024>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,ttc-clk2-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk1-clksrc = "APB";
                        xlnx,clock-freq = <0x8f0cba9>;
                        xlnx,ttc-clk2-clksrc = "APB";
                        xlnx,ip-name = "ttc";
                        xlnx,ttc-clk0-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk1-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk0-clksrc = "APB";
                        #pwm-cells = <0x3>;
                };

                ttc1: timer@f1e70000 {
                        phandle = <0x9e>;
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x2c 0x4 0x0 0x2c 0x4 0x0 0x2c 0x4>;
                        timer-width = <0x20>;
                        reg = <0x0 0xf1e70000 0x0 0x1000>;
                        clocks = <&versal2_clk 0x28>;
                        power-domains = <&versal2_firmware 0x18224025>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,ttc-clk2-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk1-clksrc = "APB";
                        xlnx,clock-freq = <0x8f0cba9>;
                        xlnx,ttc-clk2-clksrc = "APB";
                        xlnx,ip-name = "ttc";
                        xlnx,ttc-clk0-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk1-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk0-clksrc = "APB";
                };

                ttc2: timer@f1e80000 {
                        phandle = <0x9f>;
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x2d 0x4 0x0 0x2d 0x4 0x0 0x2d 0x4>;
                        timer-width = <0x20>;
                        reg = <0x0 0xf1e80000 0x0 0x1000>;
                        clocks = <&versal2_clk 0x29>;
                        power-domains = <&versal2_firmware 0x18224026>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,ttc-clk2-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk1-clksrc = "APB";
                        xlnx,clock-freq = <0x8f0cba9>;
                        xlnx,ttc-clk2-clksrc = "APB";
                        xlnx,ip-name = "ttc";
                        xlnx,ttc-clk0-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk1-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk0-clksrc = "APB";
                };

                ttc3: timer@f1e90000 {
                        phandle = <0xa0>;
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x2e 0x4 0x0 0x2e 0x4 0x0 0x2e 0x4>;
                        timer-width = <0x20>;
                        reg = <0x0 0xf1e90000 0x0 0x1000>;
                        clocks = <&versal2_clk 0x2a>;
                        power-domains = <&versal2_firmware 0x18224027>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,ttc-clk2-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk1-clksrc = "APB";
                        xlnx,clock-freq = <0x8f0cba9>;
                        xlnx,ttc-clk2-clksrc = "APB";
                        xlnx,ip-name = "ttc";
                        xlnx,ttc-clk0-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk1-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk0-clksrc = "APB";
                };

                ttc4: timer@f1ea0000 {
                        phandle = <0xa1>;
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x2f 0x4 0x0 0x2f 0x4 0x0 0x2f 0x4>;
                        timer-width = <0x20>;
                        reg = <0x0 0xf1ea0000 0x0 0x1000>;
                        clocks = <&versal2_clk 0xcc>;
                        power-domains = <&versal2_firmware 0x1822411f>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,ttc-clk2-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk1-clksrc = "APB";
                        xlnx,clock-freq = <0x8f0cba9>;
                        xlnx,ttc-clk2-clksrc = "APB";
                        xlnx,ip-name = "ttc";
                        xlnx,ttc-clk0-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk1-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk0-clksrc = "APB";
                };

                ttc5: timer@f1eb0000 {
                        phandle = <0xa2>;
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x30 0x4 0x0 0x30 0x4 0x0 0x30 0x4>;
                        timer-width = <0x20>;
                        reg = <0x0 0xf1eb0000 0x0 0x1000>;
                        clocks = <&versal2_clk 0xcd>;
                        power-domains = <&versal2_firmware 0x18224120>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,ttc-clk2-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk1-clksrc = "APB";
                        xlnx,clock-freq = <0x8f0cba9>;
                        xlnx,ttc-clk2-clksrc = "APB";
                        xlnx,ip-name = "ttc";
                        xlnx,ttc-clk0-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk1-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk0-clksrc = "APB";
                };

                ttc6: timer@f1ec0000 {
                        phandle = <0xa3>;
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x31 0x4 0x0 0x31 0x4 0x0 0x31 0x4>;
                        timer-width = <0x20>;
                        reg = <0x0 0xf1ec0000 0x0 0x1000>;
                        clocks = <&versal2_clk 0xce>;
                        power-domains = <&versal2_firmware 0x18224121>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,ttc-clk2-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk1-clksrc = "APB";
                        xlnx,clock-freq = <0x8f0cba9>;
                        xlnx,ttc-clk2-clksrc = "APB";
                        xlnx,ip-name = "ttc";
                        xlnx,ttc-clk0-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk1-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk0-clksrc = "APB";
                };

                ttc7: timer@f1ed0000 {
                        phandle = <0xa4>;
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x32 0x4 0x0 0x32 0x4 0x0 0x32 0x4>;
                        timer-width = <0x20>;
                        reg = <0x0 0xf1ed0000 0x0 0x1000>;
                        clocks = <&versal2_clk 0xcf>;
                        power-domains = <&versal2_firmware 0x18224122>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,ttc-clk2-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk1-clksrc = "APB";
                        xlnx,clock-freq = <0x8f0cba9>;
                        xlnx,ttc-clk2-clksrc = "APB";
                        xlnx,ip-name = "ttc";
                        xlnx,ttc-clk0-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk1-freq-hz = <0x8f0cba9>;
                        xlnx,ttc-clk0-clksrc = "APB";
                };

                ufshc: ufs@f10b0000 {
                        phandle = <0x7a>;
                        compatible = "amd,versal2-ufs";
                        status = "okay";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xea 0x4>;
                        reg = <0x0 0xf10b0000 0x0 0x100>;
                        freq-table-hz = <0x0 0x0>;
                        clock-names = "core_clk";
                        reset-names = "ufshc-rst", "ufsphy-rst";
                        clocks = <&versal2_clk 0xc8>;
                        power-domains = <&versal2_firmware 0x18224116>;
                        resets = <&versal2_reset 0xc104103>,
                         <&versal2_reset 0xc10407c>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,device-id = <0x0>;
                        xlnx,ip-name = "pmc_ufs_xhci";
                        xlnx,ref-pad-clk-freq-hz = <0x18cba80>;
                        xlnx,clk-freq-hz = <0x11e19751>;
                        xlnx,cfg-clk-freq-hz = <0x18cba80>;
                        dma-coherent;
                };

                usb0: usb@f1ee0000 {
                        phandle = <0x14d>;
                        compatible = "xlnx,versal-dwc3";
                        status = "disabled";
                        reg = <0x0 0xf1ee0000 0x0 0x100>;
                        clock-names = "bus_clk", "ref_clk";
                        reset-names = "usb_crst";
                        ranges;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        clocks = <&versal2_clk 0x5b>,
                         <&versal2_clk 0x5b>;
                        power-domains = <&versal2_firmware 0x18224018>;
                        resets = <&versal2_reset 0xc104036>;

                        dwc3_0: usb@f1b00000 {
                                phandle = <0x14e>;
                                compatible = "snps,dwc3";
                                status = "disabled";
                                reg = <0x0 0xf1b00000 0x0 0x10000>;
                                interrupt-names = "host", "peripheral", "otg", "wakeup";
                                interrupts = <0x0 0x1d 0x4 0x0 0x1d 0x4 0x0 0x21 0x4 0x0 0x62 0x4>;
                                interrupt-parent = <&gic>;
                                snps,dis_u2_susphy_quirk;
                                snps,dis_u3_susphy_quirk;
                                snps,quirk-frame-length-adjustment = <0x20>;
                                snps,usb3_lpm_capable;
                                clock-names = "ref";
                                clocks = <&versal2_clk 0x5b>;
                        };
                };

                usb1: usb@f1ef0000 {
                        phandle = <0xa5>;
                        compatible = "xlnx,versal-dwc3";
                        status = "okay";
                        reg = <0x0 0xf1ef0000 0x0 0x100>;
                        clock-names = "bus_clk", "ref_clk";
                        reset-names = "usb_crst";
                        ranges;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        clocks = <&versal2_clk 0xae>,
                         <&versal2_clk 0xae>;
                        power-domains = <&versal2_firmware 0x182240d7>;
                        resets = <&versal2_reset 0xc1040c6>;
                        xlnx,ip-name = "usb";
                        dma-coherent;

                        dwc3_1: usb@f1c00000 {
                                phandle = <0x9c>;
                                compatible = "snps,dwc3";
                                status = "okay";
                                reg = <0x0 0xf1c00000 0x0 0x10000>;
                                interrupt-names = "host", "peripheral", "otg", "wakeup";
                                interrupts = <0x0 0x22 0x4 0x0 0x22 0x4 0x0 0x26 0x4 0x0 0x63 0x4>;
                                interrupt-parent = <&gic>;
                                snps,dis_u2_susphy_quirk;
                                snps,dis_u3_susphy_quirk;
                                snps,quirk-frame-length-adjustment = <0x20>;
                                snps,usb3_lpm_capable;
                                clock-names = "ref";
                                clocks = <&versal2_clk 0xae>;
                                xlnx,is-cache-coherent = <0x0>;
                                xlnx,ip-name = "usb_xhci";
                                dr_mode = "host";
                                maximum-speed = "high-speed";
                                dma-coherent;
                                #address-cells = <0x1>;
                                #size-cells = <0x0>;

                                hub_2_0: hub@1 {
                                        phandle = <0x14f>;
                                        compatible = "usb424,2744";
                                        reg = <0x1>;
                                        reset-gpios = <&gpio0 0xe 0x1>;
                                };
                        };
                };

                usb_mmi: mmi-usb {
                        phandle = <0x150>;
                        compatible = "xlnx,versal2-mmi-dwc3";
                        status = "okay";
                        clock-names = "bus_clk", "ref_clk";
                        ranges;
                        dma-coherent;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        clocks = <&clk256>,
                         <&versal2_clk 0xd0>;
                        resets = <&versal2_reset 0xc10407b>;
                        power-domains = <&versal2_firmware 0x18224135>;

                        mmi_dwc3: usb@edec0000 {
                                phandle = <0x72>;
                                compatible = "snps,dwc3";
                                status = "okay";
                                reg = <0x0 0xedec0000 0x0 0x10000>;
                                interrupt-names = "host", "peripheral";
                                interrupts = <0x0 0xbf 0x4 0x0 0xbf 0x4>;
                                interrupt-parent = <&gic>;
                                snps,dis_u2_susphy_quirk;
                                snps,dis_u3_susphy_quirk;
                                snps,quirk-frame-length-adjustment = <0x20>;
                                snps,usb3_lpm_capable;
                                dr_mode = "host";
                                clock-names = "ref";
                                dma-coherent;
                                clocks = <&versal2_clk 0xd0>;
                                xlnx,ip-name = "mmi_usb_cfg";
                                xlnx,super-speed = <0x1>;
                        };
                };

                mdb_pcie0: pcie@ed931000 {
                        phandle = <0x66>;
                        compatible = "amd,versal2-mdb-host";
                        status = "okay";
                        reg = <0x0 0xed931000 0x0 0x2000 0x1000 0x100000 0x0 0xff00000 0x1000 0x0 0x0 0x100000 0x0 0xed860000 0x0 0x2000>;
                        reg-names = "slcr", "config", "dbi", "atu";
                        ranges = <0x2000000 0x0 0xa0000000 0x0 0xa0000000 0x0 0x8000000 0x43000000 0x1100 0x0 0x1100 0x0 0x100 0x0>;
                        interrupts = <0x0 0xa5 0x4>;
                        interrupt-parent = <&gic>;
                        interrupt-map-mask = <0x0 0x0 0x0 0x7>;
                        interrupt-map = <0x0 0x0 0x0 0x1 &mdb_intc_0 0x0>,
                         <0x0 0x0 0x0 0x2 &mdb_intc_0 0x1>,
                         <0x0 0x0 0x0 0x3 &mdb_intc_0 0x2>,
                         <0x0 0x0 0x0 0x4 &mdb_intc_0 0x3>;
                        msi-map = <0x0 &its 0x0 0x10000>;
                        xlnx,num-of-bars = <0x2>;
                        xlnx,port-type = <0x1>;
                        xlnx,csr-slcr = <0x1000 0x0 0x0>;
                        xlnx,iatu-address = <0xed860000>;
                        #address-cells = <0x3>;
                        #size-cells = <0x2>;
                        #interrupt-cells = <0x1>;
                        device_type = "pci";
                        xlnx,ip-name = "mmi_pcie0_slcr";

                        mdb_intc_0: interrupt-controller {
                                phandle = <0xf7>;
                                #address-cells = <0x0>;
                                #interrupt-cells = <0x1>;
                                interrupt-controller;
                        };

                        pcie@0,0 {
                                device_type = "pci";
                                reg = <0x0 0x0 0x0 0x0 0x0>;
                                reset-gpios = <&tca6416_u37 0x7 0x1>;
                                #address-cells = <0x3>;
                                #size-cells = <0x2>;
                                ranges;
                        };
                };

                mdb_pcie1: pcie@ed939000 {
                        phandle = <0x151>;
                        compatible = "amd,versal2-mdb-host";
                        status = "disabled";
                        reg = <0x0 0xed939000 0x0 0x2000 0x1400 0x100000 0x0 0xff00000 0x1400 0x0 0x0 0x100000 0x0 0xed8e0000 0x0 0x2000>;
                        reg-names = "slcr", "config", "dbi", "atu";
                        ranges = <0x2000000 0x0 0xa8000000 0x0 0xa8000000 0x0 0x8000000 0x43000000 0x1500 0x0 0x1500 0x0 0x100 0x0>;
                        interrupts = <0x0 0xa6 0x4>;
                        interrupt-parent = <&gic>;
                        interrupt-map-mask = <0x0 0x0 0x0 0x7>;
                        interrupt-map = <0x0 0x0 0x0 0x1 &mdb_intc_1 0x0>,
                         <0x0 0x0 0x0 0x2 &mdb_intc_1 0x1>,
                         <0x0 0x0 0x0 0x3 &mdb_intc_1 0x2>,
                         <0x0 0x0 0x0 0x4 &mdb_intc_1 0x3>;
                        msi-map = <0x0 &its 0x10000 0x10000>;
                        xlnx,num-of-bars = <0x2>;
                        xlnx,port-type = <0x1>;
                        xlnx,csr-slcr = <0x1400 0x0 0x0>;
                        xlnx,iatu-address = <0xed8e0000>;
                        #address-cells = <0x3>;
                        #size-cells = <0x2>;
                        #interrupt-cells = <0x1>;
                        device_type = "pci";

                        mdb_intc_1: interrupt-controller {
                                phandle = <0xfa>;
                                #address-cells = <0x0>;
                                #interrupt-cells = <0x1>;
                                interrupt-controller;
                        };
                };

                wwdt0: watchdog@ecc10000 {
                        phandle = <0x152>;
                        compatible = "xlnx,versal-wwdt";
                        status = "disabled";
                        reg = <0x0 0xecc10000 0x0 0x10000>;
                        interrupt-names = "wdt", "wwdt_reset_pending", "gwdt", "gwdt_reset_pending";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xec 0x1 0x0 0xed 0x1 0x0 0xee 0x1 0x0 0xef 0x1>;
                        timeout-sec = <0x1e>;
                        clocks = <&versal2_clk 0xb5>;
                        power-domains = <&versal2_firmware 0x182240db>;
                };

                wwdt1: watchdog@ecd10000 {
                        phandle = <0x153>;
                        compatible = "xlnx,versal-wwdt";
                        status = "disabled";
                        reg = <0x0 0xecd10000 0x0 0x10000>;
                        interrupt-names = "wdt", "wwdt_reset_pending", "gwdt", "gwdt_reset_pending";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xf0 0x1 0x0 0xf1 0x1 0x0 0xf2 0x1 0x0 0xf3 0x1>;
                        timeout-sec = <0x1e>;
                        clocks = <&versal2_clk 0xb6>;
                        power-domains = <&versal2_firmware 0x182240dc>;
                };

                wwdt2: watchdog@ece10000 {
                        phandle = <0x154>;
                        compatible = "xlnx,versal-wwdt";
                        status = "disabled";
                        reg = <0x0 0xece10000 0x0 0x10000>;
                        interrupt-names = "wdt", "wwdt_reset_pending", "gwdt", "gwdt_reset_pending";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xf4 0x1 0x0 0xf5 0x1 0x0 0xf6 0x1 0x0 0xf7 0x1>;
                        timeout-sec = <0x1e>;
                        clocks = <&versal2_clk 0xb7>;
                        power-domains = <&versal2_firmware 0x182240dd>;
                };

                wwdt3: watchdog@ecf10000 {
                        phandle = <0x155>;
                        compatible = "xlnx,versal-wwdt";
                        status = "disabled";
                        reg = <0x0 0xecf10000 0x0 0x10000>;
                        interrupt-names = "wdt", "wwdt_reset_pending", "gwdt", "gwdt_reset_pending";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0xf8 0x1 0x0 0xf9 0x1 0x0 0xfa 0x1 0x0 0xfb 0x1>;
                        timeout-sec = <0x1e>;
                        clocks = <&versal2_clk 0xb8>;
                        power-domains = <&versal2_firmware 0x182240de>;
                };

                xilsem_edac: edac@f2014050 {
                        phandle = <0x156>;
                        compatible = "xlnx,versal-xilsem-edac";
                        status = "disabled";
                        reg = <0x0 0xf2014050 0x0 0xc4>;
                };

                lpd_wwdt0: watchdog@eb000000 {
                        phandle = <0x157>;
                        compatible = "xlnx,versal-wwdt";
                        status = "disabled";
                        reg = <0x0 0xeb000000 0x0 0x10000>;
                        interrupt-names = "wdt", "wwdt_reset_pending", "gwdt", "gwdt_reset_pending";
                        interrupts = <0x0 0xec 0x1 0x0 0xed 0x1 0x0 0xee 0x1 0x0 0xef 0x1>;
                        interrupt-parent = <&gic>;
                        timeout-sec = <0x1e>;
                };

                lpd_wwdt1: watchdog@eb010000 {
                        phandle = <0x158>;
                        compatible = "xlnx,versal-wwdt";
                        status = "disabled";
                        reg = <0x0 0xeb010000 0x0 0x10000>;
                        interrupt-names = "wdt", "wwdt_reset_pending", "gwdt", "gwdt_reset_pending";
                        interrupts = <0x0 0xf0 0x1 0x0 0xf1 0x1 0x0 0xf2 0x1 0x0 0xf3 0x1>;
                        interrupt-parent = <&gic>;
                        timeout-sec = <0x1e>;
                };

                lpd_wwdt2: watchdog@eb020000 {
                        phandle = <0x159>;
                        compatible = "xlnx,versal-wwdt";
                        status = "disabled";
                        reg = <0x0 0xeb020000 0x0 0x10000>;
                        interrupt-names = "wdt", "wwdt_reset_pending", "gwdt", "gwdt_reset_pending";
                        interrupts = <0x0 0xf4 0x1 0x0 0xf5 0x1 0x0 0xf6 0x1 0x0 0xf7 0x1>;
                        interrupt-parent = <&gic>;
                        timeout-sec = <0x1e>;
                };

                lpd_wwdt3: watchdog@eb030000 {
                        phandle = <0x15a>;
                        compatible = "xlnx,versal-wwdt";
                        status = "disabled";
                        reg = <0x0 0xeb030000 0x0 0x10000>;
                        interrupt-names = "wdt", "wwdt_reset_pending", "gwdt", "gwdt_reset_pending";
                        interrupts = <0x0 0xf8 0x1 0x0 0xf9 0x1 0x0 0xfa 0x1 0x0 0xfb 0x1>;
                        interrupt-parent = <&gic>;
                        timeout-sec = <0x1e>;
                };

                lpd_wwdt4: watchdog@eb040000 {
                        phandle = <0x15b>;
                        compatible = "xlnx,versal-wwdt";
                        status = "disabled";
                        reg = <0x0 0xeb040000 0x0 0x10000>;
                        interrupt-names = "wdt", "wwdt_reset_pending", "gwdt", "gwdt_reset_pending";
                        interrupts = <0x0 0xfc 0x1 0x0 0xfd 0x1 0x0 0xfe 0x1 0x0 0xff 0x1>;
                        interrupt-parent = <&gic>;
                        timeout-sec = <0x1e>;
                };

                coresight: coresight@f0800000 {
                        phandle = <0x74>;
                        compatible = "xlnx,coresight-1.0";
                        status = "okay";
                        reg = <0x0 0xf0800000 0x0 0x4000>;
                        xlnx,ip-name = "coresight";
                };

                ipi0: mailbox@eb330000 {
                        phandle = <0xa>;
                        compatible = "xlnx,versal-ipi-mailbox";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x39 0x4>;
                        reg = <0x0 0xeb330000 0x0 0x10000 0x0 0xeb3f0400 0x0 0x200>;
                        xlnx,ipi-id = <0x2>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        ranges;
                        reg-names = "ctrl", "msg";

                        ipi_0_to_ipi_asu: child@eb310000 {
                                phandle = <0x15c>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x0>;
                                reg = <0x0 0xeb310000 0x0 0x10000 0x0 0xeb3f0000 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_0_to_ipi_0: child@eb330000 {
                                phandle = <0x15d>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x2>;
                                reg = <0x0 0xeb330000 0x0 0x10000 0x0 0xeb3f0400 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_0_to_ipi_1: child@eb340000 {
                                phandle = <0x15e>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x3>;
                                reg = <0x0 0xeb340000 0x0 0x10000 0x0 0xeb3f0600 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_0_to_ipi_1_nobuf: child@eb3b0000 {
                                phandle = <0x15f>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xa>;
                                reg = <0x0 0xeb3b0000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_0_to_ipi_2: child@eb350000 {
                                phandle = <0x160>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x4>;
                                reg = <0x0 0xeb350000 0x0 0x10000 0x0 0xeb3f0800 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_0_to_ipi_2_nobuf: child@eb3b1000 {
                                phandle = <0x161>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xb>;
                                reg = <0x0 0xeb3b1000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_0_to_ipi_3: child@eb360000 {
                                phandle = <0x162>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x5>;
                                reg = <0x0 0xeb360000 0x0 0x10000 0x0 0xeb3f0a00 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_0_to_ipi_3_nobuf: child@eb3b2000 {
                                phandle = <0x163>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xc>;
                                reg = <0x0 0xeb3b2000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_0_to_ipi_4: child@eb370000 {
                                phandle = <0x164>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x6>;
                                reg = <0x0 0xeb370000 0x0 0x10000 0x0 0xeb3f0c00 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_0_to_ipi_4_nobuf: child@eb3b3000 {
                                phandle = <0x165>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xd>;
                                reg = <0x0 0xeb3b3000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_0_to_ipi_5: child@eb380000 {
                                phandle = <0x166>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x7>;
                                reg = <0x0 0xeb380000 0x0 0x10000 0x0 0xeb3f0e00 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_0_to_ipi_5_nobuf: child@eb3b4000 {
                                phandle = <0x167>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xe>;
                                reg = <0x0 0xeb3b4000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_0_to_ipi_6: child@eb3a0000 {
                                phandle = <0x168>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x9>;
                                reg = <0x0 0xeb3a0000 0x0 0x10000>;
                                reg-names = "ctrl";
                        };

                        ipi_0_to_ipi_6_nobuf: child@eb3b5000 {
                                phandle = <0x169>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xf>;
                                reg = <0x0 0xeb3b5000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_0_to_ipi_pmc: child@eb320000 {
                                phandle = <0x16a>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x1>;
                                reg = <0x0 0xeb320000 0x0 0x10000 0x0 0xeb3f0200 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_0_to_ipi_pmc_nobuf: child@eb390000 {
                                phandle = <0x16b>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x8>;
                                reg = <0x0 0xeb390000 0x0 0x10000>;
                                reg-names = "ctrl";
                        };
                };

                ipi3: mailbox@eb360000 {
                        phandle = <0xc>;
                        compatible = "xlnx,versal-ipi-mailbox";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x3c 0x4>;
                        reg = <0x0 0xeb360000 0x0 0x10000 0x0 0xeb3f0a00 0x0 0x200>;
                        xlnx,ipi-id = <0x5>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        ranges;
                        reg-names = "ctrl", "msg";

                        ipi_3_to_ipi_asu: child@eb310000 {
                                phandle = <0x18c>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x0>;
                                reg = <0x0 0xeb310000 0x0 0x10000 0x0 0xeb3f0000 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_3_to_ipi_0: child@eb330000 {
                                phandle = <0x18d>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x2>;
                                reg = <0x0 0xeb330000 0x0 0x10000 0x0 0xeb3f0400 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_3_to_ipi_1: child@eb340000 {
                                phandle = <0x18e>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x3>;
                                reg = <0x0 0xeb340000 0x0 0x10000 0x0 0xeb3f0600 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_3_to_ipi_1_nobuf: child@eb3b0000 {
                                phandle = <0x18f>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xa>;
                                reg = <0x0 0xeb3b0000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_3_to_ipi_2: child@eb350000 {
                                phandle = <0x190>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x4>;
                                reg = <0x0 0xeb350000 0x0 0x10000 0x0 0xeb3f0800 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_3_to_ipi_2_nobuf: child@eb3b1000 {
                                phandle = <0x191>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xb>;
                                reg = <0x0 0xeb3b1000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_3_to_ipi_3: child@eb360000 {
                                phandle = <0x192>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x5>;
                                reg = <0x0 0xeb360000 0x0 0x10000 0x0 0xeb3f0a00 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_3_to_ipi_3_nobuf: child@eb3b2000 {
                                phandle = <0x193>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xc>;
                                reg = <0x0 0xeb3b2000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_3_to_ipi_4: child@eb370000 {
                                phandle = <0x194>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x6>;
                                reg = <0x0 0xeb370000 0x0 0x10000 0x0 0xeb3f0c00 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_3_to_ipi_4_nobuf: child@eb3b3000 {
                                phandle = <0x195>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xd>;
                                reg = <0x0 0xeb3b3000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_3_to_ipi_5: child@eb380000 {
                                phandle = <0x196>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x7>;
                                reg = <0x0 0xeb380000 0x0 0x10000 0x0 0xeb3f0e00 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_3_to_ipi_5_nobuf: child@eb3b4000 {
                                phandle = <0x197>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xe>;
                                reg = <0x0 0xeb3b4000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_3_to_ipi_6: child@eb3a0000 {
                                phandle = <0x198>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x9>;
                                reg = <0x0 0xeb3a0000 0x0 0x10000>;
                                reg-names = "ctrl";
                        };

                        ipi_3_to_ipi_6_nobuf: child@eb3b5000 {
                                phandle = <0x199>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xf>;
                                reg = <0x0 0xeb3b5000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_3_to_ipi_pmc: child@eb320000 {
                                phandle = <0x19a>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x1>;
                                reg = <0x0 0xeb320000 0x0 0x10000 0x0 0xeb3f0200 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_3_to_ipi_pmc_nobuf: child@eb390000 {
                                phandle = <0x19b>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x8>;
                                reg = <0x0 0xeb390000 0x0 0x10000>;
                                reg-names = "ctrl";
                        };
                };

                ipi4: mailbox@eb370000 {
                        phandle = <0xd>;
                        compatible = "xlnx,versal-ipi-mailbox";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x3d 0x4>;
                        reg = <0x0 0xeb370000 0x0 0x10000 0x0 0xeb3f0c00 0x0 0x200>;
                        xlnx,ipi-id = <0x6>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        ranges;
                        reg-names = "ctrl", "msg";

                        ipi_4_to_ipi_asu: child@eb310000 {
                                phandle = <0x19c>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x0>;
                                reg = <0x0 0xeb310000 0x0 0x10000 0x0 0xeb3f0000 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_4_to_ipi_0: child@eb330000 {
                                phandle = <0x19d>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x2>;
                                reg = <0x0 0xeb330000 0x0 0x10000 0x0 0xeb3f0400 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_4_to_ipi_1: child@eb340000 {
                                phandle = <0x19e>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x3>;
                                reg = <0x0 0xeb340000 0x0 0x10000 0x0 0xeb3f0600 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_4_to_ipi_1_nobuf: child@eb3b0000 {
                                phandle = <0x19f>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xa>;
                                reg = <0x0 0xeb3b0000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_4_to_ipi_2: child@eb350000 {
                                phandle = <0x1a0>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x4>;
                                reg = <0x0 0xeb350000 0x0 0x10000 0x0 0xeb3f0800 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_4_to_ipi_2_nobuf: child@eb3b1000 {
                                phandle = <0x1a1>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xb>;
                                reg = <0x0 0xeb3b1000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_4_to_ipi_3: child@eb360000 {
                                phandle = <0x1a2>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x5>;
                                reg = <0x0 0xeb360000 0x0 0x10000 0x0 0xeb3f0a00 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_4_to_ipi_3_nobuf: child@eb3b2000 {
                                phandle = <0x1a3>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xc>;
                                reg = <0x0 0xeb3b2000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_4_to_ipi_4: child@eb370000 {
                                phandle = <0x1a4>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x6>;
                                reg = <0x0 0xeb370000 0x0 0x10000 0x0 0xeb3f0c00 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_4_to_ipi_4_nobuf: child@eb3b3000 {
                                phandle = <0x1a5>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xd>;
                                reg = <0x0 0xeb3b3000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_4_to_ipi_5: child@eb380000 {
                                phandle = <0x1a6>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x7>;
                                reg = <0x0 0xeb380000 0x0 0x10000 0x0 0xeb3f0e00 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_4_to_ipi_5_nobuf: child@eb3b4000 {
                                phandle = <0x1a7>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xe>;
                                reg = <0x0 0xeb3b4000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_4_to_ipi_6: child@eb3a0000 {
                                phandle = <0x1a8>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x9>;
                                reg = <0x0 0xeb3a0000 0x0 0x10000>;
                                reg-names = "ctrl";
                        };

                        ipi_4_to_ipi_6_nobuf: child@eb3b5000 {
                                phandle = <0x1a9>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xf>;
                                reg = <0x0 0xeb3b5000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_4_to_ipi_pmc: child@eb320000 {
                                phandle = <0x1aa>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x1>;
                                reg = <0x0 0xeb320000 0x0 0x10000 0x0 0xeb3f0200 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_4_to_ipi_pmc_nobuf: child@eb390000 {
                                phandle = <0x1ab>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x8>;
                                reg = <0x0 0xeb390000 0x0 0x10000>;
                                reg-names = "ctrl";
                        };
                };

                ipi5: mailbox@eb380000 {
                        phandle = <0xe>;
                        compatible = "xlnx,versal-ipi-mailbox";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x3e 0x4>;
                        reg = <0x0 0xeb380000 0x0 0x10000 0x0 0xeb3f0e00 0x0 0x200>;
                        xlnx,ipi-id = <0x7>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        ranges;
                        reg-names = "ctrl", "msg";

                        ipi_5_to_ipi_asu: child@eb310000 {
                                phandle = <0x1ac>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x0>;
                                reg = <0x0 0xeb310000 0x0 0x10000 0x0 0xeb3f0000 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_5_to_ipi_0: child@eb330000 {
                                phandle = <0x1ad>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x2>;
                                reg = <0x0 0xeb330000 0x0 0x10000 0x0 0xeb3f0400 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_5_to_ipi_1: child@eb340000 {
                                phandle = <0x1ae>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x3>;
                                reg = <0x0 0xeb340000 0x0 0x10000 0x0 0xeb3f0600 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_5_to_ipi_1_nobuf: child@eb3b0000 {
                                phandle = <0x1af>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xa>;
                                reg = <0x0 0xeb3b0000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_5_to_ipi_2: child@eb350000 {
                                phandle = <0x1b0>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x4>;
                                reg = <0x0 0xeb350000 0x0 0x10000 0x0 0xeb3f0800 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_5_to_ipi_2_nobuf: child@eb3b1000 {
                                phandle = <0x1b1>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xb>;
                                reg = <0x0 0xeb3b1000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_5_to_ipi_3: child@eb360000 {
                                phandle = <0x1b2>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x5>;
                                reg = <0x0 0xeb360000 0x0 0x10000 0x0 0xeb3f0a00 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_5_to_ipi_3_nobuf: child@eb3b2000 {
                                phandle = <0x1b3>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xc>;
                                reg = <0x0 0xeb3b2000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_5_to_ipi_4: child@eb370000 {
                                phandle = <0x1b4>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x6>;
                                reg = <0x0 0xeb370000 0x0 0x10000 0x0 0xeb3f0c00 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_5_to_ipi_4_nobuf: child@eb3b3000 {
                                phandle = <0x1b5>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xd>;
                                reg = <0x0 0xeb3b3000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_5_to_ipi_5: child@eb380000 {
                                phandle = <0x1b6>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x7>;
                                reg = <0x0 0xeb380000 0x0 0x10000 0x0 0xeb3f0e00 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_5_to_ipi_5_nobuf: child@eb3b4000 {
                                phandle = <0x1b7>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xe>;
                                reg = <0x0 0xeb3b4000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_5_to_ipi_6: child@eb3a0000 {
                                phandle = <0x1b8>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x9>;
                                reg = <0x0 0xeb3a0000 0x0 0x10000>;
                                reg-names = "ctrl";
                        };

                        ipi_5_to_ipi_6_nobuf: child@eb3b5000 {
                                phandle = <0x1b9>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xf>;
                                reg = <0x0 0xeb3b5000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_5_to_ipi_pmc: child@eb320000 {
                                phandle = <0x1ba>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x1>;
                                reg = <0x0 0xeb320000 0x0 0x10000 0x0 0xeb3f0200 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_5_to_ipi_pmc_nobuf: child@eb390000 {
                                phandle = <0x1bb>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x8>;
                                reg = <0x0 0xeb390000 0x0 0x10000>;
                                reg-names = "ctrl";
                        };
                };

                ipi6: mailbox@eb3a0000 {
                        phandle = <0xf>;
                        compatible = "xlnx,versal-ipi-mailbox";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x3f 0x4>;
                        reg = <0x0 0xeb3a0000 0x0 0x10000>;
                        xlnx,ipi-id = <0x9>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        ranges;
                        reg-names = "ctrl";

                        ipi_6_to_ipi_asu: child@eb310000 {
                                phandle = <0x1bc>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x0>;
                                reg = <0x0 0xeb310000 0x0 0x10000 0x0 0xeb3f0000 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_6_to_ipi_0: child@eb330000 {
                                phandle = <0x1bd>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x2>;
                                reg = <0x0 0xeb330000 0x0 0x10000 0x0 0xeb3f0400 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_6_to_ipi_1: child@eb340000 {
                                phandle = <0x1be>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x3>;
                                reg = <0x0 0xeb340000 0x0 0x10000 0x0 0xeb3f0600 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_6_to_ipi_1_nobuf: child@eb3b0000 {
                                phandle = <0x1bf>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xa>;
                                reg = <0x0 0xeb3b0000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_6_to_ipi_2: child@eb350000 {
                                phandle = <0x1c0>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x4>;
                                reg = <0x0 0xeb350000 0x0 0x10000 0x0 0xeb3f0800 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_6_to_ipi_2_nobuf: child@eb3b1000 {
                                phandle = <0x1c1>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xb>;
                                reg = <0x0 0xeb3b1000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_6_to_ipi_3: child@eb360000 {
                                phandle = <0x1c2>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x5>;
                                reg = <0x0 0xeb360000 0x0 0x10000 0x0 0xeb3f0a00 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_6_to_ipi_3_nobuf: child@eb3b2000 {
                                phandle = <0x1c3>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xc>;
                                reg = <0x0 0xeb3b2000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_6_to_ipi_4: child@eb370000 {
                                phandle = <0x1c4>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x6>;
                                reg = <0x0 0xeb370000 0x0 0x10000 0x0 0xeb3f0c00 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_6_to_ipi_4_nobuf: child@eb3b3000 {
                                phandle = <0x1c5>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xd>;
                                reg = <0x0 0xeb3b3000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_6_to_ipi_5: child@eb380000 {
                                phandle = <0x1c6>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x7>;
                                reg = <0x0 0xeb380000 0x0 0x10000 0x0 0xeb3f0e00 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_6_to_ipi_5_nobuf: child@eb3b4000 {
                                phandle = <0x1c7>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xe>;
                                reg = <0x0 0xeb3b4000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_6_to_ipi_6: child@eb3a0000 {
                                phandle = <0x1c8>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x9>;
                                reg = <0x0 0xeb3a0000 0x0 0x10000>;
                                reg-names = "ctrl";
                        };

                        ipi_6_to_ipi_6_nobuf: child@eb3b5000 {
                                phandle = <0x1c9>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xf>;
                                reg = <0x0 0xeb3b5000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_6_to_ipi_pmc: child@eb320000 {
                                phandle = <0x1ca>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x1>;
                                reg = <0x0 0xeb320000 0x0 0x10000 0x0 0xeb3f0200 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_6_to_ipi_pmc_nobuf: child@eb390000 {
                                phandle = <0x1cb>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x8>;
                                reg = <0x0 0xeb390000 0x0 0x10000>;
                                reg-names = "ctrl";
                        };
                };

                ipi_nobuf1: mailbox@eb3b0000 {
                        phandle = <0xb>;
                        compatible = "xlnx,versal-ipi-mailbox";
                        interrupt-parent = <&gic>;
                        interrupts = <0x0 0x40 0x4>;
                        reg = <0x0 0xeb3b0000 0x0 0x1000>;
                        xlnx,ipi-id = <0xa>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        ranges;
                        reg-names = "ctrl";

                        ipi_1_nobuf_to_ipi_asu: child@eb310000 {
                                phandle = <0x1cc>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x0>;
                                reg = <0x0 0xeb310000 0x0 0x10000 0x0 0xeb3f0000 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_1_nobuf_to_ipi_0: child@eb330000 {
                                phandle = <0x1cd>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x2>;
                                reg = <0x0 0xeb330000 0x0 0x10000 0x0 0xeb3f0400 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_1_nobuf_to_ipi_1: child@eb340000 {
                                phandle = <0x1ce>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x3>;
                                reg = <0x0 0xeb340000 0x0 0x10000 0x0 0xeb3f0600 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_1_nobuf_to_ipi_1_nobuf: child@eb3b0000 {
                                phandle = <0x1cf>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xa>;
                                reg = <0x0 0xeb3b0000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_1_nobuf_to_ipi_2: child@eb350000 {
                                phandle = <0x1d0>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x4>;
                                reg = <0x0 0xeb350000 0x0 0x10000 0x0 0xeb3f0800 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_1_nobuf_to_ipi_2_nobuf: child@eb3b1000 {
                                phandle = <0x1d1>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xb>;
                                reg = <0x0 0xeb3b1000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_1_nobuf_to_ipi_3: child@eb360000 {
                                phandle = <0x1d2>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x5>;
                                reg = <0x0 0xeb360000 0x0 0x10000 0x0 0xeb3f0a00 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_1_nobuf_to_ipi_3_nobuf: child@eb3b2000 {
                                phandle = <0x1d3>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xc>;
                                reg = <0x0 0xeb3b2000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_1_nobuf_to_ipi_4: child@eb370000 {
                                phandle = <0x1d4>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x6>;
                                reg = <0x0 0xeb370000 0x0 0x10000 0x0 0xeb3f0c00 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_1_nobuf_to_ipi_4_nobuf: child@eb3b3000 {
                                phandle = <0x1d5>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xd>;
                                reg = <0x0 0xeb3b3000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_1_nobuf_to_ipi_5: child@eb380000 {
                                phandle = <0x1d6>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x7>;
                                reg = <0x0 0xeb380000 0x0 0x10000 0x0 0xeb3f0e00 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_1_nobuf_to_ipi_5_nobuf: child@eb3b4000 {
                                phandle = <0x1d7>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xe>;
                                reg = <0x0 0xeb3b4000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_1_nobuf_to_ipi_6: child@eb3a0000 {
                                phandle = <0x1d8>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x9>;
                                reg = <0x0 0xeb3a0000 0x0 0x10000>;
                                reg-names = "ctrl";
                        };

                        ipi_1_nobuf_to_ipi_6_nobuf: child@eb3b5000 {
                                phandle = <0x1d9>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0xf>;
                                reg = <0x0 0xeb3b5000 0x0 0x1000>;
                                reg-names = "ctrl";
                        };

                        ipi_1_nobuf_to_ipi_pmc: child@eb320000 {
                                phandle = <0x1da>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x1>;
                                reg = <0x0 0xeb320000 0x0 0x10000 0x0 0xeb3f0200 0x0 0x200>;
                                reg-names = "ctrl", "msg";
                        };

                        ipi_1_nobuf_to_ipi_pmc_nobuf: child@eb390000 {
                                phandle = <0x1db>;
                                compatible = "xlnx,versal-ipi-dest-mailbox";
                                #mbox-cells = <0x1>;
                                xlnx,ipi-id = <0x8>;
                                reg = <0x0 0xeb390000 0x0 0x10000>;
                                reg-names = "ctrl";
                        };
                };

                ps_wizard_0_mmi_0_cpm_cdx_dpu_high: ps_wizard_0_mmi_0_cpm_cdx_dpu_high@100000000000 {
                        phandle = <0xac>;
                        compatible = "xlnx,cpm-cdx-dpu-high-11.0";
                        status = "okay";
                        xlnx,ip-name = "cpm_cdx_dpu_high";
                        reg = <0x1000 0x0 0x800 0x0>;
                };

                ps_wizard_0_mmi_0_mmi_dpdma: ps_wizard_0_mmi_0_mmi_dpdma@edd10000 {
                        phandle = <0x69>;
                        compatible = "xlnx,mmi-dpdma-11.0";
                        status = "okay";
                        xlnx,ip-name = "mmi_dpdma";
                        reg = <0x0 0xedd10000 0x0 0x10000>;
                };

                ps_wizard_0_mmi_0_mmi_gtyp_cfg: ps_wizard_0_mmi_0_mmi_gtyp_cfg@ed900000 {
                        phandle = <0x63>;
                        compatible = "xlnx,mmi-gtyp-cfg-11.0";
                        status = "okay";
                        xlnx,ip-name = "mmi_gtyp_cfg";
                        reg = <0x0 0xed900000 0x0 0x20000>;
                };

                ps_wizard_0_mmi_0_mmi_hdcp: ps_wizard_0_mmi_0_mmi_hdcp@edeb0000 {
                        phandle = <0x6f>;
                        compatible = "xlnx,mmi-hdcp-11.0";
                        status = "okay";
                        xlnx,ip-name = "mmi_hdcp";
                        reg = <0x0 0xedeb0000 0x0 0x8000>;
                };

                ps_wizard_0_mmi_0_mmi_pcie0: ps_wizard_0_mmi_0_mmi_pcie0@ed800000 {
                        phandle = <0x62>;
                        compatible = "xlnx,mmi-pcie0-11.0";
                        xlnx,mmi-axi-slv-ecam1-base-addrr-l = <0x0>;
                        xlnx,mmi-axi-slv-bridge1-base-addrr-h = <0x1000>;
                        xlnx,mmi-axi-slv-ecam0-base-addrr-h = <0x0>;
                        xlnx,ip-name = "mmi_pcie0";
                        reg = <0x0 0xed800000 0x0 0x80000>;
                        xlnx,mmi-pcie0-port-type = "Root_Port_of_PCIe_Root_Port_Complex";
                        xlnx,mmi-axi-slv-bridge1-base-addrr-l = <0x10000000>;
                        xlnx,mmi-axi-slv-ecam0-base-addrr-l = <0xa0000000>;
                        xlnx,mmi-pcie0-perst = "None";
                        xlnx,mmi-axi-slv-bridge0-base-addrr-h = <0x0>;
                        status = "okay";
                        xlnx,mmi-axi-slv-ecam1-base-addrr-h = <0x1000>;
                        xlnx,mmi-axi-slv-bridge0-base-addrr-l = <0xa0000000>;
                };

                ps_wizard_0_mmi_0_mmi_trng: ps_wizard_0_mmi_0_mmi_trng@ede80000 {
                        phandle = <0x6c>;
                        compatible = "xlnx,mmi-trng-11.0";
                        status = "okay";
                        xlnx,ip-name = "mmi_trng";
                        reg = <0x0 0xede80000 0x0 0x10000>;
                };

                ps_wizard_0_mmi_0_mmi_pcie_region_0: ps_wizard_0_mmi_0_mmi_pcie_region_0@a0000000 {
                        phandle = <0x15>;
                        compatible = "xlnx,mmi-pcie-region-0-11.0";
                        status = "okay";
                        xlnx,ip-name = "mmi_pcie_region_0";
                        reg = <0x0 0xa0000000 0x0 0x10000000>;
                };

                ps_wizard_0_mmi_0_r52_tcm_alias: ps_wizard_0_mmi_0_r52_tcm_alias@0 {
                        phandle = <0x25c>;
                        compatible = "xlnx,tcm-global-11.0";
                        status = "okay";
                        xlnx,ip-name = "tcm_global";
                        xlnx,is-hierarchy;
                        reg = <0x0 0x0 0x0 0x100000>;
                };

                ps_wizard_0_ps11_0_cpm_cdx_dpu_high: ps_wizard_0_ps11_0_cpm_cdx_dpu_high@100000000000 {
                        phandle = <0xab>;
                        compatible = "xlnx,cpm-cdx-dpu-high-11.0";
                        status = "okay";
                        xlnx,ip-name = "cpm_cdx_dpu_high";
                        reg = <0x1000 0x0 0x800 0x0>;
                };

                ps_wizard_0_ps11_0_noc_pcie_0: ps_wizard_0_ps11_0_noc_pcie_0@a0000000 {
                        phandle = <0x14>;
                        compatible = "xlnx,noc-pcie-0-11.0";
                        status = "okay";
                        xlnx,ip-name = "noc_pcie_0";
                        reg = <0x0 0xa0000000 0x0 0x10000000>;
                };

                ps_wizard_0_ps11_0_r52_tcm_alias: ps_wizard_0_ps11_0_r52_tcm_alias@0 {
                        phandle = <0xbb>;
                        compatible = "xlnx,tcm-global-11.0";
                        status = "okay";
                        xlnx,ip-name = "tcm_global";
                        reg = <0x0 0x0 0x0 0x20000>;
                };

                ps_wizard_0_ps11_0_pmc_ufs_0: ps_wizard_0_ps11_0_pmc_ufs_0@f10a0000 {
                        phandle = <0x79>;
                        xlnx,phy-fw-ld-mode = <0x0>;
                        compatible = "xlnx,pmc-ufs-11.0";
                        status = "okay";
                        xlnx,ip-name = "pmc_ufs";
                        xlnx,ref-pad-clk-freq-hz = <0x18cba80>;
                        xlnx,clk-freq-hz = <0x11e19751>;
                        reg = <0x0 0xf10a0000 0x0 0x10000>;
                        xlnx,cfg-clk-freq-hz = <0x18cba80>;
                };

                gic: interrupt-controller@e2000000 {
                        phandle = <0x1b>;
                        xlnx,ip-name = "acpu_gic";
                        status = "okay";
                        ranges;
                        #size-cells = <0x2>;
                        #address-cells = <0x2>;
                        interrupts = <0x1 0x9 0x4>;
                        interrupt-parent = <&gic>;
                        interrupt-controller;
                        reg = <0x0 0xe2000000 0x0 0x10000 0x0 0xe2060000 0x0 0x200000>;
                        #interrupt-cells = <0x3>;
                        compatible = "arm,gic-v3";

                        its: msi-controller@e2040000 {
                                phandle = <0xf8>;
                                reg = <0x0 0xe2040000 0x0 0x20000>;
                                #msi-cells = <0x1>;
                                msi-controller;
                                compatible = "arm,gic-v3-its";
                        };
                };
        };

        ref_clk: ref-clk {
                phandle = <0xdc>;
                bootph-all;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x1fca055>;
                clock-output-names = "ref_clk";
        };

        can0_clk: can0-clk {
                phandle = <0xee>;
                #clock-cells = <0x0>;
                compatible = "fixed-factor-clock";
                clocks = <&versal2_clk 0x9e>;
                clock-div = <0x2>;
                clock-mult = <0x1>;
        };

        can1_clk: can1-clk {
                phandle = <0xef>;
                #clock-cells = <0x0>;
                compatible = "fixed-factor-clock";
                clocks = <&versal2_clk 0xac>;
                clock-div = <0x2>;
                clock-mult = <0x1>;
        };

        can2_clk: can2-clk {
                phandle = <0xf0>;
                #clock-cells = <0x0>;
                compatible = "fixed-factor-clock";
                clocks = <&versal2_clk 0xc1>;
                clock-div = <0x2>;
                clock-mult = <0x1>;
        };

        can3_clk: can3-clk {
                phandle = <0xf1>;
                #clock-cells = <0x0>;
                compatible = "fixed-factor-clock";
                clocks = <&versal2_clk 0xc6>;
                clock-div = <0x2>;
                clock-mult = <0x1>;
        };

        clk50: clk50 {
                phandle = <0xe8>;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x2faf080>;
        };

        clk150: clk150 {
                phandle = <0xf4>;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x8f0d180>;
        };

        clk250: clk250 {
                phandle = <0x263>;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0xee6b280>;
        };

        clk256: clk256 {
                phandle = <0xf6>;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0xf424000>;
        };

        zynqmp-ipi {
                compatible = "xlnx,zynqmp-ipi-mailbox";
                interrupt-parent = <&gic>;
                interrupts = <0x0 0x39 0x4>;
                xlnx,ipi-id = <0x2>;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                ranges;

                ipi_mailbox_pmu1: mailbox@eb3f0440 {
                        phandle = <0xdd>;
                        reg = <0x0 0xeb3f0440 0x0 0x20 0x0 0xeb3f0460 0x0 0x20 0x0 0xeb3f0280 0x0 0x20 0x0 0xeb3f02a0 0x0 0x20>;
                        reg-names = "local_request_region", "local_response_region", "remote_request_region", "remote_response_region";
                        #mbox-cells = <0x1>;
                        xlnx,ipi-id = <0x1>;
                };
        };

        mmi_tsu_ext_clk: mmi_tsu_ext_clk {
                phandle = <0xf5>;
                compatible = "fixed-clock";
                clock-frequency = <0xee6b280>;
                #clock-cells = <0x0>;
        };

        tsu_ext_clk: tsu_ext_clk {
                phandle = <0xf2>;
                compatible = "fixed-clock";
                clock-frequency = <0xee6b280>;
                #clock-cells = <0x0>;
        };

        NoC_C0_C1_ddr_memory: memory@00000000 {
                phandle = <0x4>;
                compatible = "xlnx,axi-noc2-1.1";
                xlnx,ip-name = "axi_noc2";
                device_type = "memory";
                reg = <0x0 0x0 0x0 0x80000000 0x8 0x0 0x1 0x80000000>;
                memory_type = "memory";
        };

        NoC_C2_C3_ddr_memory: memory@50000000000 {
                phandle = <0x5>;
                compatible = "xlnx,axi-noc2-1.1";
                xlnx,ip-name = "axi_noc2";
                device_type = "memory";
                reg = <0x500 0x0 0x2 0x0>;
                memory_type = "memory";
        };

        NoC_C4_ddr_memory: memory@60000000000 {
                phandle = <0x6>;
                compatible = "xlnx,axi-noc2-1.1";
                xlnx,ip-name = "axi_noc2";
                device_type = "memory";
                reg = <0x600 0x0 0x1 0x0>;
                memory_type = "memory";
        };

        chosen {
                stdout-path = "serial1:115200n8";
                bootargs = "earlycon=pl011,mmio32,0xf1930000 console=ttyAMA1,115200";
        };

        reserved-memory {
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                ranges;

                ddrboot@9800100 {
                        no-map;
                        reg = <0x0 0x9800100 0x0 0x5ff00>;
                        phandle = <0x270>;
                };

                rsctbl@9800000 {
                        no-map;
                        reg = <0x0 0x9800000 0x0 0x100>;
                        phandle = <0x271>;
                };

                vdev0vring0@9860000 {
                        phandle = <0x272>;
                        no-map;
                        reg = <0x0 0x9860000 0x0 0x4000>;
                };

                vdev0vring1@9864000 {
                        phandle = <0x273>;
                        no-map;
                        reg = <0x0 0x9864000 0x0 0x4000>;
                };

                vdev0buffer@9868000 {
                        phandle = <0x274>;
                        no-map;
                        reg = <0x0 0x9868000 0x0 0x40000>;
                        compatible = "shared-dma-pool";
                };
        };

        pwm-fan {
                compatible = "pwm-fan";
                status = "okay";
                pwms = <&ttc0 0x2 0x9c40 0x1>;
        };

        __symbols__ {
                cpus_a78 = "/cpus-a78@0";
                cortexa78_0 = "/cpus-a78@0/cpu@0";
                cortexa78_1 = "/cpus-a78@0/cpu@100";
                cortexa78_2 = "/cpus-a78@0/cpu@10000";
                cortexa78_3 = "/cpus-a78@0/cpu@10100";
                cortexa78_4 = "/cpus-a78@0/cpu@20000";
                cortexa78_5 = "/cpus-a78@0/cpu@20100";
                cortexa78_6 = "/cpus-a78@0/cpu@30000";
                cortexa78_7 = "/cpus-a78@0/cpu@30100";
                CPU_RETENTION_0 = "/cpus-a78@0/idle-states/cpu-retention-0";
                psci = "/firmware/psci";
                versal2_firmware = "/firmware/versal2-firmware";
                versal2_reset = "/firmware/versal2-firmware/reset-controller";
                versal2_clk = "/firmware/versal2-firmware/clock-controller";
                versal_net_power = "/firmware/versal2-firmware/zynqmp-power";
                versal_sec_cfg = "/firmware/versal2-firmware/versal-sec-cfg";
                bbram_zeroize = "/firmware/versal2-firmware/versal-sec-cfg/bbram-zeroize@4";
                bbram_key = "/firmware/versal2-firmware/versal-sec-cfg/bbram-key@10";
                bbram_usr = "/firmware/versal2-firmware/versal-sec-cfg/bbram-usr@30";
                bbram_lock = "/firmware/versal2-firmware/versal-sec-cfg/bbram-lock@48";
                user_key0 = "/firmware/versal2-firmware/versal-sec-cfg/user-key@110";
                user_key1 = "/firmware/versal2-firmware/versal-sec-cfg/user-key@130";
                user_key2 = "/firmware/versal2-firmware/versal-sec-cfg/user-key@150";
                user_key3 = "/firmware/versal2-firmware/versal-sec-cfg/user-key@170";
                user_key4 = "/firmware/versal2-firmware/versal-sec-cfg/user-key@190";
                user_key5 = "/firmware/versal2-firmware/versal-sec-cfg/user-key@1b0";
                user_key6 = "/firmware/versal2-firmware/versal-sec-cfg/user-key@1d0";
                user_key7 = "/firmware/versal2-firmware/versal-sec-cfg/user-key@1f0";
                fpga = "/fpga-region";
                timer = "/timer";
                versal_fpga = "/versal-fpga";
                amba_apu = "/apu-bus";
                its = "/apu-bus/interrupt-controller@e2000000/msi-controller@e2040000";
                sensor0 = "/versal-thermal-sensor";
                versal_thermal = "/thermal-zones/versal-thermal";
                temp_alert = "/thermal-zones/versal-thermal/trips/temp-alert";
                ot_crit = "/thermal-zones/versal-thermal/trips/ot-crit";
                versal_thermal_aie = "/thermal-zones/versal-aie-thermal";
                temp_alert_aie = "/thermal-zones/versal-aie-thermal/trips/temp-alert-aie";
                ot_crit_aie = "/thermal-zones/versal-aie-thermal/trips/ot-crit-aie";
                amba = "/axi";
                imux = "/axi/interrupt-multiplex";
                gpu_physical_memory_group_manager = "/axi/physical-memory-group-manager";
                gpu = "/axi/gpu@ed000000";
                gpu_partition_config_a_0 = "/axi/gpu@ed000000/gpu_interface@ed000000/gpu_partition_config@20000";
                gpu_partition_control_a_0 = "/axi/gpu@ed000000/gpu_interface@ed000000/gpu_partition_control@30000";
                gpu_resource_group = "/axi/gpu@ed000000/gpu_interface@ed000000/gpu_resource_group@a0000";
                gpu_aw_message_a_0 = "/axi/gpu@ed000000/gpu_interface@ed000000/gpu_aw_message@fffc0";
                gpu_mali = "/axi/gpu@ed000000/gpu_interface@ed000000/gpu@e0000";
                mmi_dptx = "/axi/mmi_dptx@ede00000";
                dptx_in_0 = "/axi/mmi_dptx@ede00000/ports/port@0/endpoint";
                dptx_in_1 = "/axi/mmi_dptx@ede00000/ports/port@1/endpoint";
                dptx_in_2 = "/axi/mmi_dptx@ede00000/ports/port@2/endpoint";
                dptx_in_3 = "/axi/mmi_dptx@ede00000/ports/port@3/endpoint";
                mmi_dcdma = "/axi/dma-controller@edd10000";
                mmi_dc = "/axi/mmi_dc@edd00000";
                dc_out_0 = "/axi/mmi_dc@edd00000/ports/port@c/endpoint";
                dc_out_1 = "/axi/mmi_dc@edd00000/ports/port@d/endpoint";
                dc_out_2 = "/axi/mmi_dc@edd00000/ports/port@e/endpoint";
                dc_out_3 = "/axi/mmi_dc@edd00000/ports/port@f/endpoint";
                adma0 = "/axi/dma-controller@ebd00000";
                adma1 = "/axi/dma-controller@ebd10000";
                adma2 = "/axi/dma-controller@ebd20000";
                adma3 = "/axi/dma-controller@ebd30000";
                adma4 = "/axi/dma-controller@ebd40000";
                adma5 = "/axi/dma-controller@ebd50000";
                adma6 = "/axi/dma-controller@ebd60000";
                adma7 = "/axi/dma-controller@ebd70000";
                can0 = "/axi/can@f19e0000";
                can1 = "/axi/can@f19f0000";
                can2 = "/axi/can@f1a00000";
                can3 = "/axi/can@f1a10000";
                can4 = "/axi/can@f1a90000";
                can5 = "/axi/can@f1aa0000";
                dma0 = "/axi/pmcdma@f11c0000";
                dma1 = "/axi/pmcdma@f11d0000";
                asu_dma0 = "/axi/asudma@ebe8c000";
                gem0 = "/axi/ethernet@f1a60000";
                mdio = "/axi/ethernet@f1a60000/mdio";
                phy0 = "/axi/ethernet@f1a60000/mdio/ethernet-phy@1";
                gem1 = "/axi/ethernet@f1a70000";
                mmi_10gbe = "/axi/ethernet@ed920000";
                gpio0 = "/axi/gpio@f1a50000";
                gpio1 = "/axi/gpio@f1020000";
                i2c0 = "/axi/i2c@f1940000";
                i2c1 = "/axi/i2c@f1950000";
                tca6416_u37 = "/axi/i2c@f1950000/i2c-arbitrator@72/i2c-arb/gpio@20";
                eeprom = "/axi/i2c@f1950000/i2c-arbitrator@72/i2c-arb/eeprom@54";
                i2c2 = "/axi/i2c@f1960000";
                i2c3 = "/axi/i2c@f1970000";
                i2c4 = "/axi/i2c@f1980000";
                i2c5 = "/axi/i2c@f1990000";
                i2c6 = "/axi/i2c@f19a0000";
                i2c7 = "/axi/i2c@f19b0000";
                i2c8 = "/axi/i2c@f1000000";
                i3c0 = "/axi/i3c@f1948000";
                i3c1 = "/axi/i3c@f1958000";
                i3c2 = "/axi/i3c@f1968000";
                i3c3 = "/axi/i3c@f1978000";
                i3c4 = "/axi/i3c@f1988000";
                i3c5 = "/axi/i3c@f1998000";
                i3c6 = "/axi/i3c@f19a8000";
                i3c7 = "/axi/i3c@f19b8000";
                i3c8 = "/axi/i3c@f1008000";
                ospi = "/axi/spi@f1010000";
                spi_flash = "/axi/spi@f1010000/flash@0";
                pmc_wwdt = "/axi/watchdog@f03f0000";
                pmc_trng = "/axi/pmc_trng@f1230000";
                qspi = "/axi/spi@f1030000";
                rtc = "/axi/rtc@f12a0000";
                sdhci0 = "/axi/mmc@f1040000";
                sdhci1 = "/axi/mmc@f1050000";
                serial0 = "/axi/serial@f1920000";
                serial1 = "/axi/serial@f1930000";
                smmu = "/axi/iommu@ec000000";
                spi0 = "/axi/spi@f19c0000";
                spi1 = "/axi/spi@f19d0000";
                sysmon0 = "/axi/sysmon@f1270000";
                ttc0 = "/axi/timer@f1e60000";
                ttc1 = "/axi/timer@f1e70000";
                ttc2 = "/axi/timer@f1e80000";
                ttc3 = "/axi/timer@f1e90000";
                ttc4 = "/axi/timer@f1ea0000";
                ttc5 = "/axi/timer@f1eb0000";
                ttc6 = "/axi/timer@f1ec0000";
                ttc7 = "/axi/timer@f1ed0000";
                ufshc = "/axi/ufs@f10b0000";
                usb0 = "/axi/usb@f1ee0000";
                dwc3_0 = "/axi/usb@f1ee0000/usb@f1b00000";
                usb1 = "/axi/usb@f1ef0000";
                dwc3_1 = "/axi/usb@f1ef0000/usb@f1c00000";
                hub_2_0 = "/axi/usb@f1ef0000/usb@f1c00000/hub@1";
                usb_mmi = "/axi/mmi-usb";
                mmi_dwc3 = "/axi/mmi-usb/usb@edec0000";
                mdb_pcie0 = "/axi/pcie@ed931000";
                mdb_intc_0 = "/axi/pcie@ed931000/interrupt-controller";
                mdb_pcie1 = "/axi/pcie@ed939000";
                mdb_intc_1 = "/axi/pcie@ed939000/interrupt-controller";
                wwdt0 = "/axi/watchdog@ecc10000";
                wwdt1 = "/axi/watchdog@ecd10000";
                wwdt2 = "/axi/watchdog@ece10000";
                wwdt3 = "/axi/watchdog@ecf10000";
                xilsem_edac = "/axi/edac@f2014050";
                lpd_wwdt0 = "/axi/watchdog@eb000000";
                lpd_wwdt1 = "/axi/watchdog@eb010000";
                lpd_wwdt2 = "/axi/watchdog@eb020000";
                lpd_wwdt3 = "/axi/watchdog@eb030000";
                lpd_wwdt4 = "/axi/watchdog@eb040000";
                coresight = "/axi/coresight@f0800000";
                ipi0 = "/axi/mailbox@eb330000";
                ipi_0_to_ipi_asu = "/axi/mailbox@eb330000/child@eb310000";
                ipi_0_to_ipi_0 = "/axi/mailbox@eb330000/child@eb330000";
                ipi_0_to_ipi_1 = "/axi/mailbox@eb330000/child@eb340000";
                ipi_0_to_ipi_1_nobuf = "/axi/mailbox@eb330000/child@eb3b0000";
                ipi_0_to_ipi_2 = "/axi/mailbox@eb330000/child@eb350000";
                ipi_0_to_ipi_2_nobuf = "/axi/mailbox@eb330000/child@eb3b1000";
                ipi_0_to_ipi_3 = "/axi/mailbox@eb330000/child@eb360000";
                ipi_0_to_ipi_3_nobuf = "/axi/mailbox@eb330000/child@eb3b2000";
                ipi_0_to_ipi_4 = "/axi/mailbox@eb330000/child@eb370000";
                ipi_0_to_ipi_4_nobuf = "/axi/mailbox@eb330000/child@eb3b3000";
                ipi_0_to_ipi_5 = "/axi/mailbox@eb330000/child@eb380000";
                ipi_0_to_ipi_5_nobuf = "/axi/mailbox@eb330000/child@eb3b4000";
                ipi_0_to_ipi_6 = "/axi/mailbox@eb330000/child@eb3a0000";
                ipi_0_to_ipi_6_nobuf = "/axi/mailbox@eb330000/child@eb3b5000";
                ipi_0_to_ipi_pmc = "/axi/mailbox@eb330000/child@eb320000";
                ipi_0_to_ipi_pmc_nobuf = "/axi/mailbox@eb330000/child@eb390000";
                ipi3 = "/axi/mailbox@eb360000";
                ipi_3_to_ipi_asu = "/axi/mailbox@eb360000/child@eb310000";
                ipi_3_to_ipi_0 = "/axi/mailbox@eb360000/child@eb330000";
                ipi_3_to_ipi_1 = "/axi/mailbox@eb360000/child@eb340000";
                ipi_3_to_ipi_1_nobuf = "/axi/mailbox@eb360000/child@eb3b0000";
                ipi_3_to_ipi_2 = "/axi/mailbox@eb360000/child@eb350000";
                ipi_3_to_ipi_2_nobuf = "/axi/mailbox@eb360000/child@eb3b1000";
                ipi_3_to_ipi_3 = "/axi/mailbox@eb360000/child@eb360000";
                ipi_3_to_ipi_3_nobuf = "/axi/mailbox@eb360000/child@eb3b2000";
                ipi_3_to_ipi_4 = "/axi/mailbox@eb360000/child@eb370000";
                ipi_3_to_ipi_4_nobuf = "/axi/mailbox@eb360000/child@eb3b3000";
                ipi_3_to_ipi_5 = "/axi/mailbox@eb360000/child@eb380000";
                ipi_3_to_ipi_5_nobuf = "/axi/mailbox@eb360000/child@eb3b4000";
                ipi_3_to_ipi_6 = "/axi/mailbox@eb360000/child@eb3a0000";
                ipi_3_to_ipi_6_nobuf = "/axi/mailbox@eb360000/child@eb3b5000";
                ipi_3_to_ipi_pmc = "/axi/mailbox@eb360000/child@eb320000";
                ipi_3_to_ipi_pmc_nobuf = "/axi/mailbox@eb360000/child@eb390000";
                ipi4 = "/axi/mailbox@eb370000";
                ipi_4_to_ipi_asu = "/axi/mailbox@eb370000/child@eb310000";
                ipi_4_to_ipi_0 = "/axi/mailbox@eb370000/child@eb330000";
                ipi_4_to_ipi_1 = "/axi/mailbox@eb370000/child@eb340000";
                ipi_4_to_ipi_1_nobuf = "/axi/mailbox@eb370000/child@eb3b0000";
                ipi_4_to_ipi_2 = "/axi/mailbox@eb370000/child@eb350000";
                ipi_4_to_ipi_2_nobuf = "/axi/mailbox@eb370000/child@eb3b1000";
                ipi_4_to_ipi_3 = "/axi/mailbox@eb370000/child@eb360000";
                ipi_4_to_ipi_3_nobuf = "/axi/mailbox@eb370000/child@eb3b2000";
                ipi_4_to_ipi_4 = "/axi/mailbox@eb370000/child@eb370000";
                ipi_4_to_ipi_4_nobuf = "/axi/mailbox@eb370000/child@eb3b3000";
                ipi_4_to_ipi_5 = "/axi/mailbox@eb370000/child@eb380000";
                ipi_4_to_ipi_5_nobuf = "/axi/mailbox@eb370000/child@eb3b4000";
                ipi_4_to_ipi_6 = "/axi/mailbox@eb370000/child@eb3a0000";
                ipi_4_to_ipi_6_nobuf = "/axi/mailbox@eb370000/child@eb3b5000";
                ipi_4_to_ipi_pmc = "/axi/mailbox@eb370000/child@eb320000";
                ipi_4_to_ipi_pmc_nobuf = "/axi/mailbox@eb370000/child@eb390000";
                ipi5 = "/axi/mailbox@eb380000";
                ipi_5_to_ipi_asu = "/axi/mailbox@eb380000/child@eb310000";
                ipi_5_to_ipi_0 = "/axi/mailbox@eb380000/child@eb330000";
                ipi_5_to_ipi_1 = "/axi/mailbox@eb380000/child@eb340000";
                ipi_5_to_ipi_1_nobuf = "/axi/mailbox@eb380000/child@eb3b0000";
                ipi_5_to_ipi_2 = "/axi/mailbox@eb380000/child@eb350000";
                ipi_5_to_ipi_2_nobuf = "/axi/mailbox@eb380000/child@eb3b1000";
                ipi_5_to_ipi_3 = "/axi/mailbox@eb380000/child@eb360000";
                ipi_5_to_ipi_3_nobuf = "/axi/mailbox@eb380000/child@eb3b2000";
                ipi_5_to_ipi_4 = "/axi/mailbox@eb380000/child@eb370000";
                ipi_5_to_ipi_4_nobuf = "/axi/mailbox@eb380000/child@eb3b3000";
                ipi_5_to_ipi_5 = "/axi/mailbox@eb380000/child@eb380000";
                ipi_5_to_ipi_5_nobuf = "/axi/mailbox@eb380000/child@eb3b4000";
                ipi_5_to_ipi_6 = "/axi/mailbox@eb380000/child@eb3a0000";
                ipi_5_to_ipi_6_nobuf = "/axi/mailbox@eb380000/child@eb3b5000";
                ipi_5_to_ipi_pmc = "/axi/mailbox@eb380000/child@eb320000";
                ipi_5_to_ipi_pmc_nobuf = "/axi/mailbox@eb380000/child@eb390000";
                ipi6 = "/axi/mailbox@eb3a0000";
                ipi_6_to_ipi_asu = "/axi/mailbox@eb3a0000/child@eb310000";
                ipi_6_to_ipi_0 = "/axi/mailbox@eb3a0000/child@eb330000";
                ipi_6_to_ipi_1 = "/axi/mailbox@eb3a0000/child@eb340000";
                ipi_6_to_ipi_1_nobuf = "/axi/mailbox@eb3a0000/child@eb3b0000";
                ipi_6_to_ipi_2 = "/axi/mailbox@eb3a0000/child@eb350000";
                ipi_6_to_ipi_2_nobuf = "/axi/mailbox@eb3a0000/child@eb3b1000";
                ipi_6_to_ipi_3 = "/axi/mailbox@eb3a0000/child@eb360000";
                ipi_6_to_ipi_3_nobuf = "/axi/mailbox@eb3a0000/child@eb3b2000";
                ipi_6_to_ipi_4 = "/axi/mailbox@eb3a0000/child@eb370000";
                ipi_6_to_ipi_4_nobuf = "/axi/mailbox@eb3a0000/child@eb3b3000";
                ipi_6_to_ipi_5 = "/axi/mailbox@eb3a0000/child@eb380000";
                ipi_6_to_ipi_5_nobuf = "/axi/mailbox@eb3a0000/child@eb3b4000";
                ipi_6_to_ipi_6 = "/axi/mailbox@eb3a0000/child@eb3a0000";
                ipi_6_to_ipi_6_nobuf = "/axi/mailbox@eb3a0000/child@eb3b5000";
                ipi_6_to_ipi_pmc = "/axi/mailbox@eb3a0000/child@eb320000";
                ipi_6_to_ipi_pmc_nobuf = "/axi/mailbox@eb3a0000/child@eb390000";
                ipi_nobuf1 = "/axi/mailbox@eb3b0000";
                ipi_1_nobuf_to_ipi_asu = "/axi/mailbox@eb3b0000/child@eb310000";
                ipi_1_nobuf_to_ipi_0 = "/axi/mailbox@eb3b0000/child@eb330000";
                ipi_1_nobuf_to_ipi_1 = "/axi/mailbox@eb3b0000/child@eb340000";
                ipi_1_nobuf_to_ipi_1_nobuf = "/axi/mailbox@eb3b0000/child@eb3b0000";
                ipi_1_nobuf_to_ipi_2 = "/axi/mailbox@eb3b0000/child@eb350000";
                ipi_1_nobuf_to_ipi_2_nobuf = "/axi/mailbox@eb3b0000/child@eb3b1000";
                ipi_1_nobuf_to_ipi_3 = "/axi/mailbox@eb3b0000/child@eb360000";
                ipi_1_nobuf_to_ipi_3_nobuf = "/axi/mailbox@eb3b0000/child@eb3b2000";
                ipi_1_nobuf_to_ipi_4 = "/axi/mailbox@eb3b0000/child@eb370000";
                ipi_1_nobuf_to_ipi_4_nobuf = "/axi/mailbox@eb3b0000/child@eb3b3000";
                ipi_1_nobuf_to_ipi_5 = "/axi/mailbox@eb3b0000/child@eb380000";
                ipi_1_nobuf_to_ipi_5_nobuf = "/axi/mailbox@eb3b0000/child@eb3b4000";
                ipi_1_nobuf_to_ipi_6 = "/axi/mailbox@eb3b0000/child@eb3a0000";
                ipi_1_nobuf_to_ipi_6_nobuf = "/axi/mailbox@eb3b0000/child@eb3b5000";
                ipi_1_nobuf_to_ipi_pmc = "/axi/mailbox@eb3b0000/child@eb320000";
                ipi_1_nobuf_to_ipi_pmc_nobuf = "/axi/mailbox@eb3b0000/child@eb390000";
                ps_wizard_0_mmi_0_cpm_cdx_dpu_high = "/axi/ps_wizard_0_mmi_0_cpm_cdx_dpu_high@100000000000";
                ps_wizard_0_mmi_0_mmi_dpdma = "/axi/ps_wizard_0_mmi_0_mmi_dpdma@edd10000";
                ps_wizard_0_mmi_0_mmi_gtyp_cfg = "/axi/ps_wizard_0_mmi_0_mmi_gtyp_cfg@ed900000";
                ps_wizard_0_mmi_0_mmi_hdcp = "/axi/ps_wizard_0_mmi_0_mmi_hdcp@edeb0000";
                ps_wizard_0_mmi_0_mmi_pcie0 = "/axi/ps_wizard_0_mmi_0_mmi_pcie0@ed800000";
                ps_wizard_0_mmi_0_mmi_trng = "/axi/ps_wizard_0_mmi_0_mmi_trng@ede80000";
                ps_wizard_0_mmi_0_mmi_pcie_region_0 = "/axi/ps_wizard_0_mmi_0_mmi_pcie_region_0@a0000000";
                ps_wizard_0_mmi_0_r52_tcm_alias = "/axi/ps_wizard_0_mmi_0_r52_tcm_alias@0";
                ps_wizard_0_ps11_0_cpm_cdx_dpu_high = "/axi/ps_wizard_0_ps11_0_cpm_cdx_dpu_high@100000000000";
                ps_wizard_0_ps11_0_noc_pcie_0 = "/axi/ps_wizard_0_ps11_0_noc_pcie_0@a0000000";
                ps_wizard_0_ps11_0_r52_tcm_alias = "/axi/ps_wizard_0_ps11_0_r52_tcm_alias@0";
                ps_wizard_0_ps11_0_pmc_ufs_0 = "/axi/ps_wizard_0_ps11_0_pmc_ufs_0@f10a0000";
                ref_clk = "/ref-clk";
                can0_clk = "/can0-clk";
                can1_clk = "/can1-clk";
                can2_clk = "/can2-clk";
                can3_clk = "/can3-clk";
                clk50 = "/clk50";
                clk150 = "/clk150";
                clk250 = "/clk250";
                clk256 = "/clk256";
                ipi_mailbox_pmu1 = "/zynqmp-ipi/mailbox@eb3f0440";
                mmi_tsu_ext_clk = "/mmi_tsu_ext_clk";
                tsu_ext_clk = "/tsu_ext_clk";
                NoC_C0_C1_ddr_memory = "/memory@00000000";
                NoC_C2_C3_ddr_memory = "/memory@50000000000";
                NoC_C4_ddr_memory = "/memory@60000000000";
                gic = "/axi/interrupt-controller@e2000000";
        };

        domains {

                APU_Linux {
                        phandle = <0x26c>;
                        compatible = "openamp,domain-v1";
                        cpus = <&cpus_a78 0xf 0x3>;
                        os,type = "linux";

                        domain-to-domain {
                                compatible = "openamp,domain-to-domain-v1";

                                remoteproc-relation {
                                        compatible = "openamp,remoteproc-v2";
                                        remote = <0x266>;
                                        elfload;
                                        elfload0 = <0x2b 0x2c 0x2d 0x267 0x268>;
                                };

                                rpmsg-relation {
                                        compatible = "openamp,rpmsg-v1";
                                        remote = <0x266>;
                                        carveouts = <0x269 0x26a 0x26b>;
                                        mbox = <0xb>;
                                };
                        };

                        reserved-memory {

                                rpu0vdev0vring1 {
                                        phandle = <0x26a>;
                                        start = <0x9864000>;
                                        size = <0x4000>;
                                        no-map;
                                };

                                rpu0vdev0vring0 {
                                        phandle = <0x269>;
                                        start = <0x9860000>;
                                        size = <0x4000>;
                                        no-map;
                                };

                                rpu0vdev0buffer {
                                        phandle = <0x26b>;
                                        start = <0x9868000>;
                                        size = <0x40000>;
                                        no-map;
                                };

                                ddrboot {
                                        phandle = <0x267>;
                                        start = <0x9800100>;
                                        size = <0x5ff00>;
                                        no-map;
                                };

                                rsctbl {
                                        phandle = <0x268>;
                                        start = <0x9800000>;
                                        size = <0x100>;
                                        no-map;
                                };
                        };
                };

                RPU_Zephyr {
                        phandle = <0x266>;
                        compatible = "openamp,domain-v1";
                        os,type = "zephyr";
                        xlnx,ddr-boot = <0x1>;
                        sram = <0xeba00000 0x10000 0xeba10000 0x8000 0xeba20000 0x8000>;
                        access = <&ttc2 0x0>,
                         <&ipi_nobuf1 0x0>,
                         <&serial0 0x0>,
                         <&serial1 0x0>,
                         <&sdhci0 0x0>,
                         <&sdhci1 0x0>,
                         <&serial1 0x0>,
                         <&serial1 0x0>,
                         <&serial1 0x0>,
                         <&coresight 0x0>,
                         <&ospi 0x0>,
                         <&qspi 0x0>,
                         <&spi0 0x0>,
                         <&spi1 0x0>,
                         <&i2c0 0x0>,
                         <&i2c1 0x0>,
                         <&i2c2 0x0>,
                         <&i2c3 0x0>,
                         <&i2c4 0x0>,
                         <&i2c5 0x0>,
                         <&i2c6 0x0>,
                         <&i2c7 0x0>,
                         <&i2c8 0x0>;
                        cpu_config_str = "split";
                        core_num = "0";
                        access-json = "[{\"dev\": \"r52_0a_atcm_global@eba00000\", \"label\": \"r52_0a_atcm_global\", \"flags\": {}}, {\"dev\": \"r52_0a_btcm_global@eba10000\", \"label\": \"r52_0a_btcm_global\", \"flags\": {}}, {\"dev\": \"r52_0a_ctcm_global@eba20000\", \"label\": \"r52_0a_ctcm_global\", \"flags\": {}}, {\"dev\": \"timer@f1e80000\", \"flags\": {}, \"label\": \"ttc2\", \"spec_name\": \"TTC2\"}, {\"dev\": \"mailbox@eb340000\", \"flags\": {}, \"label\": \"ipi1\", \"spec_name\": \"IPI1\"}, {\"dev\": \"mailbox@eb3b1000\", \"flags\": {}, \"label\": \"ipi_nobuf2\", \"spec_name\": \"IPI_NO_BUF2\"}, {\"dev\": \"mailbox@eb3b0000\", \"flags\": {}, \"label\": \"ipi_nobuf1\", \"spec_name\": \"IPI_NO_BUF1\"}, {\"dev\": \"serial@f1920000\", \"flags\": {}, \"label\": \"serial0\", \"spec_name\": \"UART0\"}, {\"dev\": \"serial@f1930000\", \"flags\": {}, \"label\": \"serial1\", \"spec_name\": \"UART1\"}, {\"dev\": \"mmc@f1040000\", \"flags\": {}}, {\"dev\": \"mmc@f1050000\", \"flags\": {}}, {\"dev\": \"serial@f1930000\", \"flags\": {}}, {\"dev\": \"serial@f1930000\", \"flags\": {}}, {\"dev\": \"serial@f1930000\", \"flags\": {}}, {\"dev\": \"serial@b2090000\", \"flags\": {}}, {\"dev\": \"coresight@f0800000\", \"flags\": {}}, {\"dev\": \"spi@f1010000\", \"flags\": {}}, {\"dev\": \"spi@f1030000\", \"flags\": {}}, {\"dev\": \"spi@f19c0000\", \"flags\": {}}, {\"dev\": \"spi@f19d0000\", \"flags\": {}}, {\"dev\": \"i2c@f1940000\", \"flags\": {}}, {\"dev\": \"i2c@f1950000\", \"flags\": {}}, {\"dev\": \"i2c@f1960000\", \"flags\": {}}, {\"dev\": \"i2c@f1970000\", \"flags\": {}}, {\"dev\": \"i2c@f1980000\", \"flags\": {}}, {\"dev\": \"i2c@f1990000\", \"flags\": {}}, {\"dev\": \"i2c@f19a0000\", \"flags\": {}}, {\"dev\": \"i2c@f19b0000\", \"flags\": {}}, {\"dev\": \"i2c@f1000000\", \"flags\": {}}]";

                        domain-to-domain {
                                compatible = "openamp,domain-to-domain-v1";
                                cluster_cpu = "cortexr52_0";

                                rpmsg-relation {
                                        compatible = "openamp,rpmsg-v1";
                                        host = <0x26c>;
                                        mbox = <0xb9>;
                                        carveouts = <0x26d 0x26e 0x26f>;
                                };
                        };

                        reserved-memory {
                                ranges = <0x1>;

                                rpu0vdev0vring1 {
                                        phandle = <0x26e>;
                                        start = <0x9864000>;
                                        size = <0x4000>;
                                        no-map;
                                };

                                rpu0vdev0vring0 {
                                        phandle = <0x26d>;
                                        start = <0x9860000>;
                                        size = <0x4000>;
                                        no-map;
                                };

                                rpu0vdev0buffer {
                                        phandle = <0x26f>;
                                        start = <0x9868000>;
                                        size = <0x40000>;
                                        no-map;
                                };

                                rsctbl {
                                        start = <0x9800000>;
                                        size = <0x100>;
                                        no-map;
                                };

                                ddrboot {
                                        start = <0x9800100>;
                                        size = <0x5ff00>;
                                        no-map;
                                };
                        };
                };
        };

        remoteproc@eba00000 {
                compatible = "xlnx,versal-net-r52fss";
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                xlnx,cluster-mode = <0x0>;
                ranges = <0x0 0x0 0x0 0xeba00000 0x0 0x10000 0x0 0x10000 0x0 0xeba10000 0x0 0x8000 0x0 0x18000 0x0 0xeba20000 0x0 0x8000>;

                r52f@0 {
                        compatible = "xlnx,versal2-r52f";
                        power-domains = <&versal2_firmware 0x181100bf>,
                         <&versal2_firmware 0x183180cb>,
                         <&versal2_firmware 0x183180cc>,
                         <&versal2_firmware 0x183180cd>;
                        reg = <0x0 0x0 0x0 0x10000 0x0 0x10000 0x0 0x8000 0x0 0x18000 0x0 0x8000>;
                        reg-names = "r52_0a_atcm_global@eba00000", "r52_0a_btcm_global@eba10000", "r52_0a_ctcm_global@eba20000";
                        memory-region = <0x271 0x274 0x272 0x273 0x270>;
                        mboxes = <&ipi_1_nobuf_to_ipi_2_nobuf 0x0>,
                         <&ipi_1_nobuf_to_ipi_2_nobuf 0x1>;
                        mbox-names = "tx", "rx";
                };
        };
};
