
<!DOCTYPE html>

<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta charset="utf-8" />
    <title>SAP-1 Processor Architecture &#8212; SAP-1 Processor Architecture  documentation</title>
    <link rel="stylesheet" href="_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
    <script type="text/javascript" id="documentation_options" data-url_root="./" src="_static/documentation_options.js"></script>
    <script type="text/javascript" src="_static/jquery.js"></script>
    <script type="text/javascript" src="_static/underscore.js"></script>
    <script type="text/javascript" src="_static/doctools.js"></script>
    <script type="text/javascript" src="_static/language_data.js"></script>
    <script async="async" type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-AMS-MML_HTMLorMML"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="Instruction Set Architecture (ISA)" href="isa.html" />
    <link href="_static/style.css" rel="stylesheet" type="text/css">

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <div class="section" id="sap-1-processor-architecture">
<h1>SAP-1 Processor Architecture<a class="headerlink" href="#sap-1-processor-architecture" title="Permalink to this headline">¶</a></h1>
<div class="toctree-wrapper compound">
<p class="caption"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="isa.html">Instruction Set Architecture (ISA)</a><ul>
<li class="toctree-l2"><a class="reference internal" href="isa.html#control-word">Control Word</a></li>
<li class="toctree-l2"><a class="reference internal" href="isa.html#microcode">Microcode</a><ul>
<li class="toctree-l3"><a class="reference internal" href="isa.html#fetch-cycle">Fetch Cycle</a></li>
<li class="toctree-l3"><a class="reference internal" href="isa.html#instruction-table">Instruction Table</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="block-diagram.html">Hardware Blocks</a><ul>
<li class="toctree-l2"><a class="reference internal" href="logical-blocks/clk.html">Clock (CLK)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/clk.html#mode-of-operation">Mode of Operation</a></li>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/clk.html#schematic">Schematic</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="logical-blocks/datareg.html">Data Register A</a><ul>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/datareg.html#mode-of-operation">Mode of Operation</a></li>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/datareg.html#schematic">Schematic</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="logical-blocks/datareg.html">Data Register B</a><ul>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/datareg.html#mode-of-operation">Mode of Operation</a></li>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/datareg.html#schematic">Schematic</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="logical-blocks/datareg.html">Instruction Register</a><ul>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/datareg.html#mode-of-operation">Mode of Operation</a></li>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/datareg.html#schematic">Schematic</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="logical-blocks/alu.html">Arithmetic Logic Unit (ALU)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/alu.html#mode-of-operation">Mode of Operation</a></li>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/alu.html#schematic">Schematic</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="logical-blocks/ram.html">Random Access Memory (RAM)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/ram.html#mode-of-operation">Mode of Operation</a></li>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/ram.html#schematic">Schematic</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="logical-blocks/mar.html">Memory Address Register (MAR)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/mar.html#mode-of-operation">Mode of Operation</a></li>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/mar.html#schematic">Schematic</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="logical-blocks/pc.html">Program Counter (PC)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/pc.html#mode-of-operation">Mode of Operation</a></li>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/pc.html#schematic">Schematic</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="logical-blocks/out.html">Output Display (OUT)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/out.html#mode-of-operation">Mode of Operation</a></li>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/out.html#schematic">Schematic</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="logical-blocks/id.html">Instruction Decoder (ID)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/id.html#mode-of-operation">Mode of Operation</a></li>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/id.html#schematic">Schematic</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="logical-blocks/sr.html">Status Register (SR)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/sr.html#mode-of-operation">Mode of Operation</a></li>
<li class="toctree-l3"><a class="reference internal" href="logical-blocks/sr.html#schematic">Schematic</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</div>
</div>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="#">SAP-1 Processor Architecture</a></h1>








<h3>Navigation</h3>
<p class="caption"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="isa.html">Instruction Set Architecture (ISA)</a></li>
<li class="toctree-l1"><a class="reference internal" href="block-diagram.html">Hardware Blocks</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="#">Documentation overview</a><ul>
      <li>Next: <a href="isa.html" title="next chapter">Instruction Set Architecture (ISA)</a></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2019, Daniel Grießhaber.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 2.1.2</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="_sources/index.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>