// SPDX-License-Identifier: GPL-2.0
/*
 * Prototyping platform for fmc1553 applications
 *
 * hdl_project: <fmc1553/zcu102>
 *
 */
/dts-v1/;

#include "zynqmp-zcu102-rev1.0.dts"
#include <dt-bindings/interrupt-controller/irq.h>

&i2c1 {
	i2c-mux@75 {
 		i2c@0 { /* HPC0 */
 			#address-cells = <1>;
 			#size-cells = <0>;
 			reg = <0>;
 			/* HPC0_IIC */
 			/*eeprom@50 { */
 			/*	compatible = "at24,24c64";*/
 			/*	reg = <0x50>; */
 			/*};*/

 		};
	};
};

/ {
	fpga_axi: fpga-axi@0 {
		interrupt-parent = <&gic>;
		compatible = "simple-bus";
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0 0 0 0xffffffff>;
		
    mil_1553_axi_fifo: axi_fifo_mm_s@83c00000 {
        compatible = "xlnx,axi-fifo-mm-s-4.1";
        interrupt-parent = <&gic>;
        interrupts = <0 110 IRQ_TYPE_LEVEL_HIGH>;
        reg = <0x83c00000 0x10000>;
        xlnx,axi-str-rxd-protocol = "XIL_AXI_STREAM_ETH_DATA";
        xlnx,axi-str-rxd-tdata-width = <0x20>;
        xlnx,axi-str-txc-protocol = "XIL_AXI_STREAM_ETH_CTRL";
        xlnx,axi-str-txc-tdata-width = <0x20>;
        xlnx,axi-str-txd-protocol = "XIL_AXI_STREAM_ETH_DATA";
        xlnx,axi-str-txd-tdata-width = <0x20>;
        xlnx,axis-tdest-width = <0x4>;
        xlnx,axis-tid-width = <0x4>;
        xlnx,axis-tuser-width = <0x4>;
        xlnx,data-interface-type = <0x0>;
        xlnx,has-axis-tdest = <0x0>;
        xlnx,has-axis-tid = <0x0>;
        xlnx,has-axis-tkeep = <0x1>;
        xlnx,has-axis-tstrb = <0x0>;
        xlnx,has-axis-tuser = <0x0>;
        xlnx,rx-fifo-depth = <0x200>;
        xlnx,rx-fifo-pe-threshold = <0x5>;
        xlnx,rx-fifo-pf-threshold = <0x1fb>;
        xlnx,s-axi-id-width = <0x4>;
        xlnx,s-axi4-data-width = <0x20>;
        xlnx,select-xpm = <0x0>;
        xlnx,tx-fifo-depth = <0x200>;
        xlnx,tx-fifo-pe-threshold = <0x5>;
        xlnx,tx-fifo-pf-threshold = <0x1fb>;
        xlnx,use-rx-cut-through = <0x0>;
        xlnx,use-rx-data = <0x1>;
        xlnx,use-tx-ctrl = <0x0>;
        xlnx,use-tx-cut-through = <0x0>;
        xlnx,use-tx-data = <0x1>;
        xlnx,tx-max-pkt-size = <257>; 
        xlnx,rx-min-pkt-size = <255>; 
    };

		axi_ad9694_adxcvr: axi-adxcvr-rx@84a50000 {
			compatible = "adi,axi-adxcvr-1.0";
			reg = <0x84a50000 0x1000>;

			clocks = <&fpga_ref_clock>;
			clock-names = "conv";

			#clock-cells = <1>;
			clock-output-names = "adc_gt_clk", "rx_out_clk";

			adi,sys-clk-select = <3>;
			adi,out-clk-select = <2>;
			adi,use-lpm-enable;
    };

		axi_ad9694_rx_jesd: axi-jesd204-rx@84aa0000 {
			compatible = "adi,axi-jesd204-rx-1.0";
			reg = <0x84aa0000 0x1000>;

			interrupts = <0 107 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&clk 71>, <&axi_ad9694_adxcvr 1>, <&axi_ad9694_adxcvr 0>;
			clock-names = "s_axi_aclk", "device_clk", "lane_clk";

			adi,octets-per-frame = <1>;
			adi,frames-per-multiframe = <32>;
			adi,converter-resolution = <8>;
			adi,bits-per-sample = <8>;
			adi,converters-per-device = <2>;
			adi,subclass = <0>;

			#clock-cells = <0>;
			clock-output-names = "jesd_adc_lane_clk";
		};

		rx_dma: rx-dmac@9c400000 {
			compatible = "adi,axi-dmac-1.00.a";
			reg = <0x9c400000 0x10000>;
			#dma-cells = <1>;
			interrupts = <0 109 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&clk 72>;

			adi,channels {
				#size-cells = <0>;
				#address-cells = <1>;

				dma-channel@0 {
					reg = <0>;
					adi,source-bus-width = <64>;
					adi,source-bus-type = <2>;
					adi,destination-bus-width = <64>;
					adi,destination-bus-type = <0>;
				};
			};
		};

		axi_ad9694_core: axi-ad9694-hpc@84a10000 {
			compatible = "adi,axi-ad9694-1.0";
			reg = <0x84a10000 0x10000>;
			dmas = <&rx_dma 0>;
			dma-names = "rx";
			spibus-connected = <&ad9694>;
			adi,axi-additional-channel-available;
		};
		
    tx_dma: tx-dmac@9c420000 {
      compatible = "adi,axi-dmac-1.00.a";
      reg = <0x9c420000 0x10000>;
      #dma-cells = <1>;
      interrupts = <0 108 IRQ_TYPE_LEVEL_HIGH>;
      clocks = <&clk 72>;

      adi,channels {
        #size-cells = <0>;
        #address-cells = <1>;

        dma-channel@0 {
          reg = <0>;
          adi,source-bus-width = <128>;
          adi,source-bus-type = <0>;
          adi,destination-bus-width = <128>;
          adi,destination-bus-type = <2>;
        };
      };
    };
    
    axi_generic_lvds_dac_core: axi-generic-lvds-dac-hpc@94204000 {
      compatible = "adi,axi-lvds-dac-dds-1.0";
      reg = <0x94204000 0x4000>;
      clocks = <&dac_sample_clock>;
      clock-names = "sampl_clk";
      dmas = <&tx_dma 0>;
      dma-names = "tx";
    };

		axi_sysid: axi-sysid@85000000 {
			compatible = "adi,axi-sysid-1.00.a";
			reg = <0x85000000 0x10000>;
		};
	};
};

&spi0 {
	status = "okay";
};

#define spi_adc		spi0

#include "afrl-fmc1553.dtsi"
