{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745537747401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745537747401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 06:35:47 2025 " "Processing started: Fri Apr 25 06:35:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745537747401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537747401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipeline_Top -c Pipeline_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pipeline_Top -c Pipeline_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537747401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745537747501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745537747501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_File.v 1 1 " "Found 1 design units, including 1 entities, in source file Register_File.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745537750582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Module " "Found entity 1: PC_Module" {  } { { "PC.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745537750582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Extend.v 1 1 " "Found 1 design units, including 1 entities, in source file Sign_Extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "Sign_Extend.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Sign_Extend.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745537750582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Writeback_Cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file Writeback_Cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeback_cycle " "Found entity 1: writeback_cycle" {  } { { "Writeback_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Writeback_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745537750582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decode_Cyle.v 1 1 " "Found 1 design units, including 1 entities, in source file Decode_Cyle.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cycle " "Found entity 1: decode_cycle" {  } { { "Decode_Cyle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Decode_Cyle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745537750583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_Adder.v 1 1 " "Found 1 design units, including 1 entities, in source file PC_Adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Adder " "Found entity 1: PC_Adder" {  } { { "PC_Adder.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/PC_Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745537750583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control_Unit_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file Control_Unit_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_Top " "Found entity 1: Control_Unit_Top" {  } { { "Control_Unit_Top.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Control_Unit_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745537750583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file Hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "Hazard_unit.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745537750583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Execute_Cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file Execute_Cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute_cycle " "Found entity 1: execute_cycle" {  } { { "Execute_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Execute_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745537750583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/ALU.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745537750583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU_Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/ALU_Decoder.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745537750584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "pipeline_tb.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/pipeline_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745537750584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Data_Memory.v 1 1 " "Found 1 design units, including 1 entities, in source file Data_Memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Data_Memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745537750584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_Memory.v 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_Memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Instruction_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745537750584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main_Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file Main_Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Decoder " "Found entity 1: Main_Decoder" {  } { { "Main_Decoder.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Main_Decoder.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745537750584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750584 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1745537750584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux.v 2 2 " "Found 2 design units, including 2 entities, in source file Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745537750584 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_3_by_1 " "Found entity 2: Mux_3_by_1" {  } { { "Mux.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Mux.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745537750584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory_Cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file Memory_Cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_cycle " "Found entity 1: memory_cycle" {  } { { "Memory_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Memory_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745537750585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fetch_Cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file Fetch_Cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_cycle " "Found entity 1: fetch_cycle" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745537750585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pipeline_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file Pipeline_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline_top " "Found entity 1: Pipeline_top" {  } { { "Pipeline_Top.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Pipeline_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745537750585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750585 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "JumpE Decode_Cyle.v(115) " "Verilog HDL Implicit Net warning at Decode_Cyle.v(115): created implicit net for \"JumpE\"" {  } { { "Decode_Cyle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Decode_Cyle.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745537750585 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCPlus_E Execute_Cycle.v(75) " "Verilog HDL Implicit Net warning at Execute_Cycle.v(75): created implicit net for \"PCPlus_E\"" {  } { { "Execute_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Execute_Cycle.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745537750585 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ForwardAE Pipeline_Top.v(137) " "Verilog HDL Implicit Net warning at Pipeline_Top.v(137): created implicit net for \"ForwardAE\"" {  } { { "Pipeline_Top.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Pipeline_Top.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745537750585 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ForwardBE Pipeline_Top.v(138) " "Verilog HDL Implicit Net warning at Pipeline_Top.v(138): created implicit net for \"ForwardBE\"" {  } { { "Pipeline_Top.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Pipeline_Top.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745537750585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline_top " "Elaborating entity \"Pipeline_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745537750601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_cycle fetch_cycle:Fetch " "Elaborating entity \"fetch_cycle\" for hierarchy \"fetch_cycle:Fetch\"" {  } { { "Pipeline_Top.v" "Fetch" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Pipeline_Top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745537750602 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "Fetch_Cycle.v(49) " "Verilog HDL Conditional Statement error at Fetch_Cycle.v(49): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 49 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745537750602 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "InstrF_reg Fetch_Cycle.v(48) " "Verilog HDL Always Construct warning at Fetch_Cycle.v(48): inferring latch(es) for variable \"InstrF_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745537750603 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCF_reg Fetch_Cycle.v(48) " "Verilog HDL Always Construct warning at Fetch_Cycle.v(48): inferring latch(es) for variable \"PCF_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745537750603 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCPlus4F_reg Fetch_Cycle.v(48) " "Verilog HDL Always Construct warning at Fetch_Cycle.v(48): inferring latch(es) for variable \"PCPlus4F_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745537750603 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[0\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[0\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[1\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[1\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[2\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[2\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[3\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[3\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[4\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[4\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[5\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[5\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[6\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[6\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[7\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[7\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[8\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[8\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[9\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[9\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[10\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[10\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[11\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[11\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[12\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[12\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[13\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[13\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[14\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[14\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[15\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[15\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[16\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[16\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[17\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[17\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[18\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[18\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[19\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[19\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[20\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[20\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[21\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[21\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[22\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[22\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[23\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[23\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[24\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[24\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[25\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[25\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[26\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[26\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[27\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[27\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[28\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[28\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[29\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[29\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[30\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[30\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCPlus4F_reg\[31\] Fetch_Cycle.v(48) " "Inferred latch for \"PCPlus4F_reg\[31\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[0\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[0\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[1\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[1\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[2\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[2\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[3\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[3\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[4\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[4\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[5\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[5\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[6\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[6\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[7\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[7\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[8\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[8\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[9\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[9\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[10\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[10\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[11\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[11\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[12\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[12\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[13\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[13\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[14\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[14\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[15\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[15\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[16\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[16\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[17\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[17\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[18\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[18\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[19\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[19\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[20\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[20\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[21\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[21\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[22\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[22\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[23\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[23\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[24\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[24\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[25\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[25\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[26\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[26\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[27\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[27\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750604 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[28\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[28\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[29\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[29\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[30\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[30\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_reg\[31\] Fetch_Cycle.v(48) " "Inferred latch for \"PCF_reg\[31\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[0\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[0\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[1\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[1\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[2\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[2\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[3\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[3\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[4\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[4\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[5\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[5\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[6\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[6\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[7\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[7\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[8\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[8\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[9\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[9\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[10\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[10\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[11\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[11\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[12\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[12\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[13\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[13\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[14\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[14\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[15\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[15\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[16\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[16\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[17\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[17\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[18\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[18\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[19\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[19\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[20\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[20\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[21\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[21\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[22\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[22\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[23\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[23\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[24\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[24\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[25\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[25\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[26\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[26\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[27\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[27\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[28\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[28\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[29\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[29\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[30\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[30\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InstrF_reg\[31\] Fetch_Cycle.v(48) " "Inferred latch for \"InstrF_reg\[31\]\" at Fetch_Cycle.v(48)" {  } { { "Fetch_Cycle.v" "" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Fetch_Cycle.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750605 "|Pipeline_top|fetch_cycle:Fetch"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "fetch_cycle:Fetch " "Can't elaborate user hierarchy \"fetch_cycle:Fetch\"" {  } { { "Pipeline_Top.v" "Fetch" { Text "/home/taolam/RISC-V-32I-5-stage-Pipeline-Core/src/Pipeline_Top.v" 30 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745537750606 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745537750622 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 25 06:35:50 2025 " "Processing ended: Fri Apr 25 06:35:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745537750622 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745537750622 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745537750622 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537750622 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745537751191 ""}
