<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DVP RCTX</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">DVP RCTX, Data Value Prediction Restriction by Context</h1><p>The DVP RCTX characteristics are:</p><h2>Purpose</h2>
        <p>Data Value Prediction Restriction by Context applies to all Data Value Prediction Resources that predict execution based on information gathered within the target execution context or contexts.</p>

      
        <p>When this instruction is complete and synchronized, data value prediction does not permit later speculative execution within the target execution context to be observable through side channels.</p>

      
        <p>This instruction is guaranteed to be complete following a DSB that covers both read and write behavior on the same PE as executed the original restriction instruction, and a subsequent context synchronization event is required to ensure that the effect of the completion of the instructions is synchronized to the current execution.</p>

      
        <div class="note"><span class="note-header">Note</span><p>This instruction does not require the invalidation of prediction structures so long as the behavior described for completion of this instruction is met by the implementation.</p><p>On some implementations the instruction is likely to take a significant number of cycles to execute. This instruction is expected to be used very rarely, such as on the roll-over of an ASID or VMID, but should not be used on every context switch.</p></div>
      <h2>Configuration</h2><p>This instruction is present only
    when ARMv8.0-PredInv is implemented.
      
    Otherwise, direct accesses to DVP RCTX are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>DVP RCTX is a 64-bit System instruction.</p>
      <h2>Field descriptions</h2><p>The DVP RCTX input value bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="15"><a href="#0_63">RES0</a></td><td class="lr" colspan="1"><a href="#GVMID_48">GVMID</a></td><td class="lr" colspan="16"><a href="#VMID_47">VMID</a></td></tr><tr class="firstrow"><td class="lr" colspan="5"><a href="#0_31">RES0</a></td><td class="lr" colspan="1"><a href="#NS_26">NS</a></td><td class="lr" colspan="2"><a href="#EL_25">EL</a></td><td class="lr" colspan="7"><a href="#0_23">RES0</a></td><td class="lr" colspan="1"><a href="#GASID_16">GASID</a></td><td class="lr" colspan="16"><a href="#ASID_15">ASID</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="0_63">
                Bits [63:49]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="GVMID_48">GVMID, bit [48]
              </h4>
          
  <p>Execution of this instruction applies to all VMIDs or a specified VMID.</p>

          <table class="valuetable"><tr><th>GVMID</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Applies to specified VMID for an EL0 or EL1 context. For all other contexts this field is <span class="arm-defined-word">RES0</span>.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Applies to all VMIDs for an EL0 or EL1 context. For all other contexts this field is <span class="arm-defined-word">RES0</span>.</p>
</td></tr></table>
            
  <p>If the instruction is executed at EL0 or EL1, then this field has an Effective value of 0.</p>

          <h4 id="VMID_47">VMID, bits [47:32]
                  </h4>
          
  <p>Only applies when bit[48] is 0 and one of:</p>
<ul>
<li>an EL1 context.
</li><li>an EL0 context when (<a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H==0 or <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE==0).
</li></ul>
<p>Otherwise this field is <span class="arm-defined-word">RES0</span>.</p>
<p>When the instruction is executed at EL1 then this field is treated as the current VMID.</p>
<p>When the instruction is executed at EL0 and (<a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H==0 or <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE==0) then this field is treated as the current VMID.</p>
<p>When the instruction is executed at EL0 and (<a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H==1 and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE==1) then this field is ignored.</p>

          
            
  

          <h4 id="0_31">
                Bits [31:27]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="NS_26">NS, bit [26]
              </h4>
          
  <p>Security State.</p>

          <table class="valuetable"><tr><th>NS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Secure state.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Non-secure state.</p>
</td></tr></table>
            
  <p>If the instruction is executed in Non-secure state, this field has an Effective value of 1.</p>

          <h4 id="EL_25">EL, bits [25:24]
                  </h4>
          
  <p>Exception Level</p>

          <table class="valuetable"><tr><th>EL</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>EL0.</p>
</td></tr><tr><td class="bitfield">0b01</td><td>
  <p>EL1.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>EL2.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>EL3.</p>
</td></tr></table>
            
  <p>If the instruction is executed at an exception level lower than the specified level, this instruction is treated as a NOP.</p>

          <h4 id="0_23">
                Bits [23:17]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="GASID_16">GASID, bit [16]
              </h4>
          
  <p>Execution of this instruction applies to all ASIDs or a specified ASID.</p>

          <table class="valuetable"><tr><th>GASID</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Applies to specified ASID for an EL0 context. For all other contexts this field is <span class="arm-defined-word">RES0</span>.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Applies to all ASID for an EL0 context. For all other contexts this field is <span class="arm-defined-word">RES0</span>.</p>
</td></tr></table>
            
  <p>If the instruction is executed at EL0, then this field has an Effective value of 0.</p>

          <h4 id="ASID_15">ASID, bits [15:0]
                  </h4>
          
  <p>Only applies for an EL0 context and when bit[16] is 0.</p>
<p>Otherwise this field is <span class="arm-defined-word">RES0</span>.</p>
<p>When the instruction is executed at EL0 then this field is treated as the current ASID.</p>

          
            
  

          <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Executing the DVP RCTX instruction</h2><p>Accesses to this instruction use the following encodings:</p><h4 class="assembler">DVP RCTX, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b01</td><td>0b011</td><td>0b0111</td><td>0b0011</td><td>0b101</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if !ELUsingAArch32(EL1) &amp;&amp; !(EL2Enabled() &amp;&amp; HCR_EL2.&lt;E2H,TGE&gt; == '11') &amp;&amp; SCTLR_EL1.EnRCTX == '0' then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL1) &amp;&amp; HCR_EL2.&lt;E2H,TGE&gt; != '11' &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HFGITR_EL2.DVPRCTX == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.&lt;E2H,TGE&gt; == '11' &amp;&amp; SCTLR_EL2.EnRCTX == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        DVP_RCTX(X[t]);
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HFGITR_EL2.DVPRCTX == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        DVP_RCTX(X[t]);
elsif PSTATE.EL == EL2 then
    DVP_RCTX(X[t]);
elsif PSTATE.EL == EL3 then
    DVP_RCTX(X[t]);
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
