// Seed: 726385112
module module_0;
  wire id_2;
endmodule
module module_1 (
    input uwire id_0,
    input logic id_1
);
  reg   id_3 = id_3;
  logic id_4;
  assign id_3 = 1;
  always @(*) begin
    $display;
    if (id_3) begin
      id_3 <= id_4;
      id_4 = id_1;
    end
  end
  module_0();
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
  assign id_3 = 1;
  module_0();
  wire id_7 = id_1;
  wire id_8;
endmodule
