[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3126752 heartbeat IPC: 3.198 cumulative IPC: 3.198 (Simulation time: 00 hr 00 min 19 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 3126752 cumulative IPC: 3.198 (Simulation time: 00 hr 00 min 19 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 3126752 cumulative IPC: 3.198 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 11736126 heartbeat IPC: 1.162 cumulative IPC: 1.162 (Simulation time: 00 hr 00 min 49 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 20355111 heartbeat IPC: 1.16 cumulative IPC: 1.161 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 28987061 heartbeat IPC: 1.158 cumulative IPC: 1.16 (Simulation time: 00 hr 01 min 49 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 37604199 heartbeat IPC: 1.16 cumulative IPC: 1.16 (Simulation time: 00 hr 02 min 19 sec)
Simulation finished CPU 0 instructions: 50000003 cycles: 43304930 cumulative IPC: 1.155 (Simulation time: 00 hr 02 min 49 sec)
Simulation complete CPU 0 instructions: 50000003 cycles: 43304930 cumulative IPC: 1.155 (Simulation time: 00 hr 02 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 631.deepsjeng_s-928B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.155 instructions: 50000003 cycles: 43304930
CPU 0 Branch Prediction Accuracy: 89.86% MPKI: 15.07 Average ROB Occupancy at Mispredict: 29.31
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01754
BRANCH_INDIRECT: 0.01102
BRANCH_CONDITIONAL: 14.54
BRANCH_DIRECT_CALL: 0.01738
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.4758

cpu0->cpu0_STLB TOTAL        ACCESS:      13767 HIT:       4627 MISS:       9140 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      13767 HIT:       4627 MISS:       9140 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 660.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     130019 HIT:      64371 MISS:      65648 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:      73458 HIT:      39832 MISS:      33626 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      13455 HIT:       8294 MISS:       5161 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      25644 HIT:      14482 MISS:      11162 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      17462 HIT:       1763 MISS:      15699 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 79.14 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5830156 HIT:    5770430 MISS:      59726 MSHR_MERGE:      14848
cpu0->cpu0_L1I LOAD         ACCESS:    5830156 HIT:    5770430 MISS:      59726 MSHR_MERGE:      14848
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.31 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15187671 HIT:   15092718 MISS:      94953 MSHR_MERGE:      35456
cpu0->cpu0_L1D LOAD         ACCESS:    9203211 HIT:    9163568 MISS:      39643 MSHR_MERGE:      11063
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5965988 HIT:    5928185 MISS:      37803 MSHR_MERGE:      24348
cpu0->cpu0_L1D TRANSLATION  ACCESS:      18472 HIT:        965 MISS:      17507 MSHR_MERGE:         45
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 92.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4954839 HIT:    4954839 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    4954839 HIT:    4954839 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14269137 HIT:   14242484 MISS:      26653 MSHR_MERGE:      12886
cpu0->cpu0_DTLB LOAD         ACCESS:   14269137 HIT:   14242484 MISS:      26653 MSHR_MERGE:      12886
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 444.4 cycles
cpu0->LLC TOTAL        ACCESS:      73499 HIT:      46405 MISS:      27094 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      33626 HIT:      19397 MISS:      14229 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       5161 HIT:       4825 MISS:        336 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      19013 HIT:      19002 MISS:         11 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      15699 HIT:       3181 MISS:      12518 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 158.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         21
  ROW_BUFFER_MISS:      27062
  AVG DBUS CONGESTED CYCLE: 3.407
Channel 0 WQ ROW_BUFFER_HIT:          1
  ROW_BUFFER_MISS:        555
  FULL:          0
Channel 0 REFRESHES ISSUED:       3609
