Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Neander_Gabriel_Martins/Tb_Neander_isim_par.exe -prj C:/Neander_Gabriel_Martins/Tb_Neander_par.prj work.Tb_Neander work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Neander_Gabriel_Martins/netgen/par/Neander_timesim.v" into library work
Parsing VHDL file "C:/Neander_Gabriel_Martins/Tb_Neander.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module glbl
Compiling module X_ZERO
Compiling module X_ONE
Compiling module X_BUF
Compiling module X_XOR2
Compiling module mux
Compiling module X_MUX2
Compiling module X_AND2
Compiling module sffsrce
Compiling module X_SFF
Compiling module X_LUT4(INIT=16'b011001100110011)
Compiling module X_INV(LOC="SLICE_X17Y30")
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_IPAD
Compiling module X_MULT18X18SIO(AREG=0,BREG=0,PRE...
Compiling module X_RAMB16_S36_S36(SETUP_ALL=227,S...
Compiling module X_BUFGMUX(LOC="BUFGMUX_X2Y10")
Compiling module ffsrce
Compiling module X_FF
Compiling module Neander
Compiling package standard
Compiling package std_logic_1164
Compiling package vl_types
Compiling architecture behavior of entity tb_neander
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 VHDL Units
Compiled 561 Verilog Units
Built simulation executable C:/Neander_Gabriel_Martins/Tb_Neander_isim_par.exe
Fuse Memory Usage: 49748 KB
Fuse CPU Usage: 2343 ms
