// Seed: 2760404785
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output tri id_4,
    output wor id_5,
    input tri1 id_6,
    input tri id_7,
    input supply0 id_8,
    input wor id_9,
    input wire id_10,
    output wand id_11,
    output tri id_12,
    input uwire id_13,
    input uwire id_14,
    input wor id_15,
    input wor id_16,
    output uwire id_17,
    input supply1 id_18,
    input wand id_19,
    output supply1 id_20,
    input wand id_21,
    output wire id_22,
    input wand id_23
);
  wire id_25;
endmodule
module module_1 (
    output wand id_0
    , id_17,
    input tri id_1,
    input supply0 id_2,
    output wand id_3,
    output wor id_4,
    output wire id_5,
    output wire id_6,
    input tri1 id_7,
    input supply1 id_8
    , id_18,
    input tri1 id_9,
    output wire id_10
    , id_19,
    input wire id_11,
    input supply1 id_12,
    input tri id_13,
    input tri id_14,
    output supply0 id_15
);
  module_0(
      id_4,
      id_13,
      id_12,
      id_5,
      id_0,
      id_3,
      id_7,
      id_9,
      id_2,
      id_2,
      id_14,
      id_15,
      id_10,
      id_7,
      id_11,
      id_9,
      id_8,
      id_5,
      id_11,
      id_8,
      id_3,
      id_12,
      id_10,
      id_12
  );
  always @(negedge -id_17 or posedge 1) begin
    id_17 <= 1;
  end
endmodule
