// Seed: 3056210761
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output wor id_2,
    input uwire id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    output tri1 id_7,
    input wand id_8,
    input uwire id_9
);
  logic [1 : 1] id_11 = 1'b0 - 1;
  assign id_11 = id_4;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    output supply0 id_2,
    input wand id_3,
    input wor id_4,
    input supply0 id_5,
    output wor id_6
    , id_8
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_3,
      id_5,
      id_3,
      id_5,
      id_6,
      id_3,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
