

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Wed Apr 14 11:39:07 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:         2103
LUT:           5588
FF:            8655
DSP:             14
BRAM:             0
SRL:            130
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.247
CP achieved post-implementation:    8.713
Timing met
