

================================================================
== Synthesis Summary Report of 'loop_perfect'
================================================================
+ General Information: 
    * Date:           Tue Feb 14 07:59:17 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        proj_loop_perfect
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flga2104-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |      Modules     | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |      & Loops     | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ loop_perfect    |     -|  0.91|      409|  1.636e+03|         -|      410|     -|        no|     -|  2 (~0%)|  559 (~0%)|  481 (~0%)|    -|
    | o LOOP_I_LOOP_J  |     -|  2.92|      407|  1.628e+03|         9|        1|   400|       yes|     -|        -|          -|          -|    -|
    +------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| A_address0 | 5        |
| A_q0       | 5        |
| B_address0 | 5        |
| B_d0       | 6        |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| A        | in        | ap_int<5>* |
| B        | out       | ap_int<6>* |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_we0        | port    |          |
| B        | B_d0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+--------------+-----+--------+---------+
| + loop_perfect                    | 2   |        |              |     |        |         |
|   add_ln23_fu_148_p2              | -   |        | add_ln23     | add | fabric | 0       |
|   add_ln23_1_fu_224_p2            | -   |        | add_ln23_1   | add | fabric | 0       |
|   mac_muladd_5ns_5s_12s_12_4_1_U1 | 1   |        | mul_ln886    | mul | dsp48  | 3       |
|   mac_muladd_5ns_5s_12s_12_4_1_U1 | 1   |        | acc_V        | add | dsp48  | 3       |
|   mul_mul_12s_13ns_26_4_1_U2      | 1   |        | mul_ln1559   | mul | dsp48  | 3       |
|   sub_ln1559_fu_263_p2            | -   |        | sub_ln1559   | sub | fabric | 0       |
|   sub_ln1559_1_fu_295_p2          | -   |        | sub_ln1559_1 | sub | fabric | 0       |
|   add_ln24_fu_182_p2              | -   |        | add_ln24     | add | fabric | 0       |
+-----------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+--------------------------------------------------------------+
| Type     | Options | Location                                                     |
+----------+---------+--------------------------------------------------------------+
| pipeline |         | proj_loop_perfect/solution1/directives.tcl:6 in loop_perfect |
+----------+---------+--------------------------------------------------------------+


