

================================================================
== Vivado HLS Report for 'danke_core'
================================================================
* Date:           Sat Dec 15 17:50:47 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        danke_core
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|  4 ~ 40  |          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|    1002|    944|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|     559|    288|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    424|
|Register         |        -|      -|     367|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      4|    1928|   1656|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      1|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |danke_core_mul_32eOg_U2  |danke_core_mul_32eOg  |        0|      4|  165|   50|
    |danke_core_sdiv_3dEe_U1  |danke_core_sdiv_3dEe  |        0|      0|  394|  238|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      4|  559|  288|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |regfile_V_U          |danke_core_regfilbkb  |        2|  0|   0|    32|   32|     1|         1024|
    |special_regfile_V_U  |danke_core_speciacud  |        2|  0|   0|    32|   32|     1|         1024|
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                |                      |        4|  0|   0|    64|   64|     2|         2048|
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+-----+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+-----+-----+------------+------------+
    |grp_fu_299_p2           |     +    |      0|  101|   37|          32|           1|
    |grp_fu_310_p2           |     +    |      0|  101|   37|          32|          32|
    |grp_fu_314_p2           |     +    |      0|  101|   37|          32|           1|
    |pc_V_fu_561_p2          |     +    |      0|  101|   37|          32|          32|
    |grp_fu_328_p2           |     -    |      0|  101|   37|           1|          32|
    |result_V_1_fu_658_p2    |     -    |      0|  101|   37|          32|          32|
    |r_V_8_fu_598_p2         |    and   |      0|    0|   32|          32|          32|
    |sel_tmp7_fu_517_p2      |    and   |      0|    0|    2|           1|           1|
    |tmp2_fu_505_p2          |    and   |      0|    0|    2|           1|           1|
    |tmp3_fu_511_p2          |    and   |      0|    0|    2|           1|           1|
    |r_V_5_fu_584_p2         |   ashr   |      0|   99|  101|          32|          32|
    |r_V_6_fu_571_p2         |   ashr   |      0|   99|  101|          32|          32|
    |grp_fu_324_p2           |   icmp   |      0|    0|   16|          32|          32|
    |grp_fu_333_p2           |   icmp   |      0|    0|   16|          32|          32|
    |sel_tmp1_fu_460_p2      |   icmp   |      0|    0|    1|           3|           2|
    |sel_tmp2_fu_465_p2      |   icmp   |      0|    0|    1|           3|           1|
    |sel_tmp3_fu_495_p2      |   icmp   |      0|    0|    1|           3|           2|
    |sel_tmp6_fu_500_p2      |   icmp   |      0|    0|    1|           3|           1|
    |sel_tmp9_fu_490_p2      |   icmp   |      0|    0|    2|           3|           4|
    |sel_tmp_fu_455_p2       |   icmp   |      0|    0|    2|           3|           4|
    |slt1_fu_614_p2          |   icmp   |      0|    0|   16|          32|          32|
    |val_assign_1_fu_642_p2  |   icmp   |      0|    0|   16|          32|          32|
    |val_assign_6_fu_602_p2  |   icmp   |      0|    0|   16|          32|          32|
    |r_V_9_fu_594_p2         |    or    |      0|    0|   32|          32|          32|
    |sel_tmp4_fu_476_p2      |    or    |      0|    0|    2|           1|           1|
    |tmp1_fu_470_p2          |    or    |      0|    0|    2|           1|           1|
    |op1_V_fu_438_p3         |  select  |      0|    0|   32|           1|          32|
    |p_0130_0_pn_fu_550_p3   |  select  |      0|    0|   10|           1|          10|
    |rhs_V_fu_523_p3         |  select  |      0|    0|   32|           1|          32|
    |sel_tmp5_fu_482_p3      |  select  |      0|    0|   32|           1|          32|
    |r_V_4_fu_580_p2         |    shl   |      0|   99|  101|          32|          32|
    |r_V_7_fu_575_p2         |    shl   |      0|   99|  101|          32|          32|
    |r_V_1_fu_418_p2         |    xor   |      0|    0|    7|           6|           7|
    |r_V_fu_398_p2           |    xor   |      0|    0|    7|           6|           7|
    |result_V_12_fu_589_p2   |    xor   |      0|    0|   32|          32|           2|
    |rev1_fu_618_p2          |    xor   |      0|    0|    2|           1|           2|
    |rev_fu_628_p2           |    xor   |      0|    0|    2|           1|           2|
    +------------------------+----------+-------+-----+-----+------------+------------+
    |Total                   |          |      0| 1002|  944|         586|         627|
    +------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  245|         57|    1|         57|
    |data_memory_V_address0      |   15|          3|   10|         30|
    |halted_V_o                  |    9|          2|    1|          2|
    |p_1_reg_245                 |   89|         18|   32|        576|
    |regfile_V_address0          |   21|          4|    5|         20|
    |regfile_V_address1          |   15|          3|    5|         15|
    |special_regfile_V_address0  |   15|          3|    5|         15|
    |t_V_fu_106                  |   15|          3|   32|         96|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  424|         93|   91|        811|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  56|   0|   56|          0|
    |dr_V_reg_708        |   6|   0|    6|          0|
    |intop_V_reg_715     |   4|   0|    4|          0|
    |ir_V_reg_688        |  25|   0|   25|          0|
    |offset_V_reg_719    |  10|   0|   10|          0|
    |op1_V_reg_749       |  32|   0|   32|          0|
    |opcode_V_reg_693    |   3|   0|    3|          0|
    |p_1_reg_245         |  32|   0|   32|          0|
    |r_V_5_reg_818       |  32|   0|   32|          0|
    |r_V_7_reg_808       |  32|   0|   32|          0|
    |result_V_2_reg_873  |  32|   0|   32|          0|
    |rhs_V_reg_769       |  32|   0|   32|          0|
    |sr2_V_reg_703       |   6|   0|    6|          0|
    |t_V_fu_106          |  32|   0|   32|          0|
    |t_V_load_1_reg_677  |  32|   0|   32|          0|
    |tmp_12_reg_724      |   1|   0|    1|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 367|   0|  367|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |      danke_core      | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |      danke_core      | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |      danke_core      | return value |
|ap_done                        | out |    1| ap_ctrl_hs |      danke_core      | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |      danke_core      | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |      danke_core      | return value |
|instruction_memory_V_address0  | out |   10|  ap_memory | instruction_memory_V |     array    |
|instruction_memory_V_ce0       | out |    1|  ap_memory | instruction_memory_V |     array    |
|instruction_memory_V_q0        |  in |   25|  ap_memory | instruction_memory_V |     array    |
|data_memory_V_address0         | out |   10|  ap_memory |     data_memory_V    |     array    |
|data_memory_V_ce0              | out |    1|  ap_memory |     data_memory_V    |     array    |
|data_memory_V_we0              | out |    1|  ap_memory |     data_memory_V    |     array    |
|data_memory_V_d0               | out |   32|  ap_memory |     data_memory_V    |     array    |
|data_memory_V_q0               |  in |   32|  ap_memory |     data_memory_V    |     array    |
|halted_V_i                     |  in |    1|   ap_ovld  |       halted_V       |    pointer   |
|halted_V_o                     | out |    1|   ap_ovld  |       halted_V       |    pointer   |
|halted_V_o_ap_vld              | out |    1|   ap_ovld  |       halted_V       |    pointer   |
|core_id                        |  in |   32|   ap_none  |        core_id       |    pointer   |
+-------------------------------+-----+-----+------------+----------------------+--------------+

