INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Add_Sub_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Adder_3_Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_3_Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Clock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Mux_2_way_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_way_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Mux_8_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Nanoprocessor_Design.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nanoprocessor_Design
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Program_Counter_3_bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter_3_bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/mux_2_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/register_bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sim_1/new/TB_Nanoprocessor_Design.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Nanoprocessor_Design
