Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Nov 08 10:49:01 2017
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -22.918   -48000.480                   3519                17128        0.041        0.000                      0                17128        3.750        0.000                       0                  5280  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -22.918   -48000.480                   3519                16996        0.041        0.000                      0                16996        3.750        0.000                       0                  5280  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.262        0.000                      0                  132        0.346        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         3519  Failing Endpoints,  Worst Slack      -22.918ns,  Total Violation   -48000.482ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -22.918ns  (required time - arrival time)
  Source:                 design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnip_0/inst/retrrt/wx_out[46]1/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.180ns  (logic 20.914ns (64.991%)  route 11.266ns (35.009%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=4 LUT1=1 LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.802     3.096    design_1_i/nnip_0/inst/retrrt/S3/ACLK
    SLICE_X97Y4          FDRE                                         r  design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y4          FDRE (Prop_fdre_C_Q)         0.456     3.552 f  design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/Q
                         net (fo=4, routed)           0.406     3.958    design_1_i/nnip_0/inst/retrrt/S3/A[0]
    SLICE_X95Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.082 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_24/O
                         net (fo=1, routed)           0.189     4.271    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_24_n_0
    SLICE_X94Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.866 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.866    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_5_n_0
    SLICE_X94Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.983 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.983    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_4_n_0
    SLICE_X94Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.100 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.100    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_3_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_2_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.456 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_1/O[2]
                         net (fo=18, routed)          0.733     6.189    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00_0[0]
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      4.018    10.207 r  design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00/P[17]
                         net (fo=2, routed)           0.882    11.089    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00_n_88
    SLICE_X93Y6          LUT2 (Prop_lut2_I0_O)        0.124    11.213 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_13/O
                         net (fo=1, routed)           0.000    11.213    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_13_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.745 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.745    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_2_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.079 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_1/O[1]
                         net (fo=1, routed)           0.523    12.602    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_000_out[5]
    DSP48_X3Y3           DSP48E1 (Prop_dsp48e1_B[9]_P[17])
                                                      3.835    16.437 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00/P[17]
                         net (fo=2, routed)           1.309    17.747    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_n_88
    SLICE_X72Y6          LUT2 (Prop_lut2_I0_O)        0.124    17.871 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_9/O
                         net (fo=1, routed)           0.000    17.871    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_9_n_0
    SLICE_X72Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.403 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.403    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_2_n_0
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.642 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_1/O[2]
                         net (fo=1, routed)           1.491    20.132    design_1_i/nnip_0/inst/retrrt/error_hid[3]_000_out[6]
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_B[10]_P[21])
                                                      3.834    23.966 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00/P[21]
                         net (fo=13, routed)          1.473    25.440    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_n_84
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[8]_P[17])
                                                      3.656    29.096 r  design_1_i/nnip_0/inst/retrrt/delta_W_y[46]1/P[17]
                         net (fo=2, routed)           1.057    30.152    design_1_i/nnip_0/inst/retrrt/delta_W_y[46]1_n_88
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.124    30.276 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_115/O
                         net (fo=1, routed)           0.000    30.276    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_115_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.789 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_81/CO[3]
                         net (fo=1, routed)           0.000    30.789    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_81_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.008 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_68/O[0]
                         net (fo=6, routed)           0.865    31.874    design_1_i/nnip_0/inst/retrrt/delta_W[46]_46[8]
    SLICE_X31Y23         LUT4 (Prop_lut4_I0_O)        0.295    32.169 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_108/O
                         net (fo=1, routed)           0.000    32.169    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_108_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.701 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.701    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_35_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.815 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_18/CO[3]
                         net (fo=25, routed)          1.418    34.232    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_18_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    34.356 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_2/O
                         net (fo=2, routed)           0.920    35.276    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_0[15]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.654    12.833    design_1_i/nnip_0/inst/retrrt/ACLK
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1/CLK
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.450    12.358    design_1_i/nnip_0/inst/retrrt/wx_out[46]1
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                         -35.276    
  -------------------------------------------------------------------
                         slack                                -22.918    

Slack (VIOLATED) :        -22.784ns  (required time - arrival time)
  Source:                 design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnip_0/inst/W_reg[47][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.362ns  (logic 21.074ns (65.119%)  route 11.288ns (34.881%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=4 LUT1=1 LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.802     3.096    design_1_i/nnip_0/inst/retrrt/S3/ACLK
    SLICE_X97Y4          FDRE                                         r  design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y4          FDRE (Prop_fdre_C_Q)         0.456     3.552 f  design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/Q
                         net (fo=4, routed)           0.406     3.958    design_1_i/nnip_0/inst/retrrt/S3/A[0]
    SLICE_X95Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.082 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_24/O
                         net (fo=1, routed)           0.189     4.271    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_24_n_0
    SLICE_X94Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.866 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.866    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_5_n_0
    SLICE_X94Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.983 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.983    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_4_n_0
    SLICE_X94Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.100 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.100    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_3_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_2_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.456 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_1/O[2]
                         net (fo=18, routed)          0.733     6.189    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00_0[0]
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      4.018    10.207 r  design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00/P[17]
                         net (fo=2, routed)           0.882    11.089    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00_n_88
    SLICE_X93Y6          LUT2 (Prop_lut2_I0_O)        0.124    11.213 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_13/O
                         net (fo=1, routed)           0.000    11.213    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_13_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.745 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.745    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_2_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.079 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_1/O[1]
                         net (fo=1, routed)           0.523    12.602    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_000_out[5]
    DSP48_X3Y3           DSP48E1 (Prop_dsp48e1_B[9]_P[17])
                                                      3.835    16.437 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00/P[17]
                         net (fo=2, routed)           1.309    17.747    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_n_88
    SLICE_X72Y6          LUT2 (Prop_lut2_I0_O)        0.124    17.871 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_9/O
                         net (fo=1, routed)           0.000    17.871    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_9_n_0
    SLICE_X72Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.403 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.403    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_2_n_0
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.642 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_1/O[2]
                         net (fo=1, routed)           1.491    20.132    design_1_i/nnip_0/inst/retrrt/error_hid[3]_000_out[6]
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_B[10]_P[21])
                                                      3.834    23.966 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00/P[21]
                         net (fo=13, routed)          1.595    25.561    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_n_84
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[18])
                                                      3.656    29.217 r  design_1_i/nnip_0/inst/retrrt/delta_W_y[47]1/P[18]
                         net (fo=2, routed)           0.994    30.211    design_1_i/nnip_0/inst/retrrt/delta_W_y[47]1_n_87
    SLICE_X33Y26         LUT2 (Prop_lut2_I0_O)        0.124    30.335 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_114/O
                         net (fo=1, routed)           0.000    30.335    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_114_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.885 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.885    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_85_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.219 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_72/O[1]
                         net (fo=6, routed)           0.879    32.099    design_1_i/nnip_0/inst/retrrt/delta_W[47]_47[9]
    SLICE_X24Y26         LUT4 (Prop_lut4_I1_O)        0.303    32.402 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_108/O
                         net (fo=1, routed)           0.000    32.402    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_108_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.934 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_47/CO[3]
                         net (fo=1, routed)           0.000    32.934    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_47_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.048 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_22/CO[3]
                         net (fo=25, routed)          1.515    34.563    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_22_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I5_O)        0.124    34.687 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_1/O
                         net (fo=2, routed)           0.771    35.458    design_1_i/nnip_0/inst/retrrt_n_863
    SLICE_X24Y35         FDRE                                         r  design_1_i/nnip_0/inst/W_reg[47][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.567    12.747    design_1_i/nnip_0/inst/ACLK
    SLICE_X24Y35         FDRE                                         r  design_1_i/nnip_0/inst/W_reg[47][16]/C
                         clock pessimism              0.129    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X24Y35         FDRE (Setup_fdre_C_D)       -0.047    12.674    design_1_i/nnip_0/inst/W_reg[47][16]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                         -35.458    
  -------------------------------------------------------------------
                         slack                                -22.784    

Slack (VIOLATED) :        -22.715ns  (required time - arrival time)
  Source:                 design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnip_0/inst/retrrt/wx_out[47]1/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.980ns  (logic 21.074ns (65.897%)  route 10.906ns (34.103%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=4 LUT1=1 LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.836 - 10.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.802     3.096    design_1_i/nnip_0/inst/retrrt/S3/ACLK
    SLICE_X97Y4          FDRE                                         r  design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y4          FDRE (Prop_fdre_C_Q)         0.456     3.552 f  design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/Q
                         net (fo=4, routed)           0.406     3.958    design_1_i/nnip_0/inst/retrrt/S3/A[0]
    SLICE_X95Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.082 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_24/O
                         net (fo=1, routed)           0.189     4.271    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_24_n_0
    SLICE_X94Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.866 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.866    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_5_n_0
    SLICE_X94Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.983 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.983    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_4_n_0
    SLICE_X94Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.100 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.100    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_3_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_2_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.456 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_1/O[2]
                         net (fo=18, routed)          0.733     6.189    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00_0[0]
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      4.018    10.207 r  design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00/P[17]
                         net (fo=2, routed)           0.882    11.089    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00_n_88
    SLICE_X93Y6          LUT2 (Prop_lut2_I0_O)        0.124    11.213 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_13/O
                         net (fo=1, routed)           0.000    11.213    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_13_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.745 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.745    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_2_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.079 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_1/O[1]
                         net (fo=1, routed)           0.523    12.602    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_000_out[5]
    DSP48_X3Y3           DSP48E1 (Prop_dsp48e1_B[9]_P[17])
                                                      3.835    16.437 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00/P[17]
                         net (fo=2, routed)           1.309    17.747    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_n_88
    SLICE_X72Y6          LUT2 (Prop_lut2_I0_O)        0.124    17.871 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_9/O
                         net (fo=1, routed)           0.000    17.871    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_9_n_0
    SLICE_X72Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.403 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.403    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_2_n_0
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.642 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_1/O[2]
                         net (fo=1, routed)           1.491    20.132    design_1_i/nnip_0/inst/retrrt/error_hid[3]_000_out[6]
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_B[10]_P[21])
                                                      3.834    23.966 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00/P[21]
                         net (fo=13, routed)          1.595    25.561    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_n_84
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[18])
                                                      3.656    29.217 r  design_1_i/nnip_0/inst/retrrt/delta_W_y[47]1/P[18]
                         net (fo=2, routed)           0.994    30.211    design_1_i/nnip_0/inst/retrrt/delta_W_y[47]1_n_87
    SLICE_X33Y26         LUT2 (Prop_lut2_I0_O)        0.124    30.335 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_114/O
                         net (fo=1, routed)           0.000    30.335    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_114_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.885 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.885    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_85_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.219 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_72/O[1]
                         net (fo=6, routed)           0.879    32.099    design_1_i/nnip_0/inst/retrrt/delta_W[47]_47[9]
    SLICE_X24Y26         LUT4 (Prop_lut4_I1_O)        0.303    32.402 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_108/O
                         net (fo=1, routed)           0.000    32.402    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_108_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.934 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_47/CO[3]
                         net (fo=1, routed)           0.000    32.934    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_47_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.048 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_22/CO[3]
                         net (fo=25, routed)          1.515    34.563    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_22_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I5_O)        0.124    34.687 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_1/O
                         net (fo=2, routed)           0.389    35.076    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_0[16]
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.657    12.836    design_1_i/nnip_0/inst/retrrt/ACLK
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1/CLK
                         clock pessimism              0.129    12.965    
                         clock uncertainty           -0.154    12.811    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    12.361    design_1_i/nnip_0/inst/retrrt/wx_out[47]1
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -35.076    
  -------------------------------------------------------------------
                         slack                                -22.715    

Slack (VIOLATED) :        -22.713ns  (required time - arrival time)
  Source:                 design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnip_0/inst/W_reg[46][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.259ns  (logic 20.914ns (64.831%)  route 11.345ns (35.169%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=4 LUT1=1 LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.802     3.096    design_1_i/nnip_0/inst/retrrt/S3/ACLK
    SLICE_X97Y4          FDRE                                         r  design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y4          FDRE (Prop_fdre_C_Q)         0.456     3.552 f  design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/Q
                         net (fo=4, routed)           0.406     3.958    design_1_i/nnip_0/inst/retrrt/S3/A[0]
    SLICE_X95Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.082 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_24/O
                         net (fo=1, routed)           0.189     4.271    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_24_n_0
    SLICE_X94Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.866 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.866    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_5_n_0
    SLICE_X94Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.983 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.983    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_4_n_0
    SLICE_X94Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.100 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.100    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_3_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_2_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.456 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_1/O[2]
                         net (fo=18, routed)          0.733     6.189    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00_0[0]
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      4.018    10.207 r  design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00/P[17]
                         net (fo=2, routed)           0.882    11.089    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00_n_88
    SLICE_X93Y6          LUT2 (Prop_lut2_I0_O)        0.124    11.213 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_13/O
                         net (fo=1, routed)           0.000    11.213    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_13_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.745 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.745    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_2_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.079 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_1/O[1]
                         net (fo=1, routed)           0.523    12.602    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_000_out[5]
    DSP48_X3Y3           DSP48E1 (Prop_dsp48e1_B[9]_P[17])
                                                      3.835    16.437 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00/P[17]
                         net (fo=2, routed)           1.309    17.747    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_n_88
    SLICE_X72Y6          LUT2 (Prop_lut2_I0_O)        0.124    17.871 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_9/O
                         net (fo=1, routed)           0.000    17.871    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_9_n_0
    SLICE_X72Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.403 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.403    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_2_n_0
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.642 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_1/O[2]
                         net (fo=1, routed)           1.491    20.132    design_1_i/nnip_0/inst/retrrt/error_hid[3]_000_out[6]
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_B[10]_P[21])
                                                      3.834    23.966 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00/P[21]
                         net (fo=13, routed)          1.473    25.440    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_n_84
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[8]_P[17])
                                                      3.656    29.096 r  design_1_i/nnip_0/inst/retrrt/delta_W_y[46]1/P[17]
                         net (fo=2, routed)           1.057    30.152    design_1_i/nnip_0/inst/retrrt/delta_W_y[46]1_n_88
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.124    30.276 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_115/O
                         net (fo=1, routed)           0.000    30.276    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_115_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.789 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_81/CO[3]
                         net (fo=1, routed)           0.000    30.789    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_81_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.008 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_68/O[0]
                         net (fo=6, routed)           0.865    31.874    design_1_i/nnip_0/inst/retrrt/delta_W[46]_46[8]
    SLICE_X31Y23         LUT4 (Prop_lut4_I0_O)        0.295    32.169 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_108/O
                         net (fo=1, routed)           0.000    32.169    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_108_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.701 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.701    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_35_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.815 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_18/CO[3]
                         net (fo=25, routed)          1.572    34.386    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_18_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124    34.510 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_5/O
                         net (fo=2, routed)           0.845    35.355    design_1_i/nnip_0/inst/retrrt_n_850
    SLICE_X27Y25         FDRE                                         r  design_1_i/nnip_0/inst/W_reg[46][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.555    12.734    design_1_i/nnip_0/inst/ACLK
    SLICE_X27Y25         FDRE                                         r  design_1_i/nnip_0/inst/W_reg[46][12]/C
                         clock pessimism              0.129    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X27Y25         FDRE (Setup_fdre_C_D)       -0.067    12.642    design_1_i/nnip_0/inst/W_reg[46][12]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                         -35.355    
  -------------------------------------------------------------------
                         slack                                -22.713    

Slack (VIOLATED) :        -22.681ns  (required time - arrival time)
  Source:                 design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnip_0/inst/retrrt/wx_out[47]1/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.945ns  (logic 21.074ns (65.969%)  route 10.871ns (34.031%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=4 LUT1=1 LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.836 - 10.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.802     3.096    design_1_i/nnip_0/inst/retrrt/S3/ACLK
    SLICE_X97Y4          FDRE                                         r  design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y4          FDRE (Prop_fdre_C_Q)         0.456     3.552 f  design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/Q
                         net (fo=4, routed)           0.406     3.958    design_1_i/nnip_0/inst/retrrt/S3/A[0]
    SLICE_X95Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.082 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_24/O
                         net (fo=1, routed)           0.189     4.271    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_24_n_0
    SLICE_X94Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.866 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.866    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_5_n_0
    SLICE_X94Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.983 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.983    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_4_n_0
    SLICE_X94Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.100 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.100    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_3_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_2_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.456 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_1/O[2]
                         net (fo=18, routed)          0.733     6.189    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00_0[0]
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      4.018    10.207 r  design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00/P[17]
                         net (fo=2, routed)           0.882    11.089    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00_n_88
    SLICE_X93Y6          LUT2 (Prop_lut2_I0_O)        0.124    11.213 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_13/O
                         net (fo=1, routed)           0.000    11.213    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_13_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.745 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.745    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_2_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.079 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_1/O[1]
                         net (fo=1, routed)           0.523    12.602    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_000_out[5]
    DSP48_X3Y3           DSP48E1 (Prop_dsp48e1_B[9]_P[17])
                                                      3.835    16.437 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00/P[17]
                         net (fo=2, routed)           1.309    17.747    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_n_88
    SLICE_X72Y6          LUT2 (Prop_lut2_I0_O)        0.124    17.871 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_9/O
                         net (fo=1, routed)           0.000    17.871    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_9_n_0
    SLICE_X72Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.403 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.403    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_2_n_0
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.642 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_1/O[2]
                         net (fo=1, routed)           1.491    20.132    design_1_i/nnip_0/inst/retrrt/error_hid[3]_000_out[6]
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_B[10]_P[21])
                                                      3.834    23.966 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00/P[21]
                         net (fo=13, routed)          1.595    25.561    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_n_84
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[18])
                                                      3.656    29.217 r  design_1_i/nnip_0/inst/retrrt/delta_W_y[47]1/P[18]
                         net (fo=2, routed)           0.994    30.211    design_1_i/nnip_0/inst/retrrt/delta_W_y[47]1_n_87
    SLICE_X33Y26         LUT2 (Prop_lut2_I0_O)        0.124    30.335 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_114/O
                         net (fo=1, routed)           0.000    30.335    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_114_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.885 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.885    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_85_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.219 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_72/O[1]
                         net (fo=6, routed)           0.879    32.099    design_1_i/nnip_0/inst/retrrt/delta_W[47]_47[9]
    SLICE_X24Y26         LUT4 (Prop_lut4_I1_O)        0.303    32.402 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_108/O
                         net (fo=1, routed)           0.000    32.402    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_108_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.934 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_47/CO[3]
                         net (fo=1, routed)           0.000    32.934    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_47_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.048 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_22/CO[3]
                         net (fo=25, routed)          1.482    34.529    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_22_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I5_O)        0.124    34.653 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_2/O
                         net (fo=2, routed)           0.388    35.041    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_0[15]
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.657    12.836    design_1_i/nnip_0/inst/retrrt/ACLK
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1/CLK
                         clock pessimism              0.129    12.965    
                         clock uncertainty           -0.154    12.811    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.450    12.361    design_1_i/nnip_0/inst/retrrt/wx_out[47]1
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -35.041    
  -------------------------------------------------------------------
                         slack                                -22.681    

Slack (VIOLATED) :        -22.634ns  (required time - arrival time)
  Source:                 design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnip_0/inst/retrrt/wx_out[50]1/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.825ns  (logic 20.809ns (65.385%)  route 11.016ns (34.615%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=4 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.802     3.096    design_1_i/nnip_0/inst/retrrt/S3/ACLK
    SLICE_X97Y4          FDRE                                         r  design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y4          FDRE (Prop_fdre_C_Q)         0.456     3.552 f  design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/Q
                         net (fo=4, routed)           0.406     3.958    design_1_i/nnip_0/inst/retrrt/S3/A[0]
    SLICE_X95Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.082 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_24/O
                         net (fo=1, routed)           0.189     4.271    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_24_n_0
    SLICE_X94Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.866 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.866    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_5_n_0
    SLICE_X94Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.983 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.983    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_4_n_0
    SLICE_X94Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.100 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.100    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_3_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_2_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.456 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_1/O[2]
                         net (fo=18, routed)          0.733     6.189    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00_0[0]
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      4.018    10.207 r  design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00/P[17]
                         net (fo=2, routed)           0.882    11.089    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00_n_88
    SLICE_X93Y6          LUT2 (Prop_lut2_I0_O)        0.124    11.213 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_13/O
                         net (fo=1, routed)           0.000    11.213    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_13_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.745 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.745    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_2_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.079 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_1/O[1]
                         net (fo=1, routed)           0.523    12.602    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_000_out[5]
    DSP48_X3Y3           DSP48E1 (Prop_dsp48e1_B[9]_P[17])
                                                      3.835    16.437 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00/P[17]
                         net (fo=2, routed)           1.309    17.747    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_n_88
    SLICE_X72Y6          LUT2 (Prop_lut2_I0_O)        0.124    17.871 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_9/O
                         net (fo=1, routed)           0.000    17.871    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_9_n_0
    SLICE_X72Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.403 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.403    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_2_n_0
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.642 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_1/O[2]
                         net (fo=1, routed)           1.491    20.132    design_1_i/nnip_0/inst/retrrt/error_hid[3]_000_out[6]
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_B[10]_P[18])
                                                      3.834    23.966 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00/P[18]
                         net (fo=65, routed)          1.083    25.049    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_n_87
    DSP48_X2Y1           DSP48E1 (Prop_dsp48e1_B[5]_P[20])
                                                      3.656    28.705 r  design_1_i/nnip_0/inst/retrrt/delta_W_y[50]1/P[20]
                         net (fo=2, routed)           1.187    29.892    design_1_i/nnip_0/inst/retrrt/delta_W_y[50]1_n_85
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.124    30.016 r  design_1_i/nnip_0/inst/retrrt/wx_out[50]1_i_112/O
                         net (fo=1, routed)           0.000    30.016    design_1_i/nnip_0/inst/retrrt/wx_out[50]1_i_112_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.417 r  design_1_i/nnip_0/inst/retrrt/wx_out[50]1_i_81/CO[3]
                         net (fo=1, routed)           0.000    30.417    design_1_i/nnip_0/inst/retrrt/wx_out[50]1_i_81_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.639 r  design_1_i/nnip_0/inst/retrrt/wx_out[50]1_i_68/O[0]
                         net (fo=6, routed)           0.983    31.622    design_1_i/nnip_0/inst/retrrt/delta_W[50]_50[8]
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.299    31.921 r  design_1_i/nnip_0/inst/retrrt/wx_out[50]1_i_108/O
                         net (fo=1, routed)           0.000    31.921    design_1_i/nnip_0/inst/retrrt/wx_out[50]1_i_108_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.453 r  design_1_i/nnip_0/inst/retrrt/wx_out[50]1_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.453    design_1_i/nnip_0/inst/retrrt/wx_out[50]1_i_35_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.567 r  design_1_i/nnip_0/inst/retrrt/wx_out[50]1_i_18/CO[3]
                         net (fo=25, routed)          1.232    33.799    design_1_i/nnip_0/inst/retrrt/wx_out[50]1_i_18_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I0_O)        0.124    33.923 r  design_1_i/nnip_0/inst/retrrt/wx_out[50]1_i_5/O
                         net (fo=2, routed)           0.998    34.921    design_1_i/nnip_0/inst/retrrt/wx_out[50]1_0[12]
    DSP48_X2Y15          DSP48E1                                      r  design_1_i/nnip_0/inst/retrrt/wx_out[50]1/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.583    12.762    design_1_i/nnip_0/inst/retrrt/ACLK
    DSP48_X2Y15          DSP48E1                                      r  design_1_i/nnip_0/inst/retrrt/wx_out[50]1/CLK
                         clock pessimism              0.129    12.891    
                         clock uncertainty           -0.154    12.737    
    DSP48_X2Y15          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    12.287    design_1_i/nnip_0/inst/retrrt/wx_out[50]1
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                         -34.921    
  -------------------------------------------------------------------
                         slack                                -22.634    

Slack (VIOLATED) :        -22.572ns  (required time - arrival time)
  Source:                 design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnip_0/inst/retrrt/wx_out[48]1/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.759ns  (logic 20.964ns (66.009%)  route 10.795ns (33.991%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=4 LUT1=1 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.802     3.096    design_1_i/nnip_0/inst/retrrt/S3/ACLK
    SLICE_X97Y4          FDRE                                         r  design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y4          FDRE (Prop_fdre_C_Q)         0.456     3.552 f  design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/Q
                         net (fo=4, routed)           0.406     3.958    design_1_i/nnip_0/inst/retrrt/S3/A[0]
    SLICE_X95Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.082 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_24/O
                         net (fo=1, routed)           0.189     4.271    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_24_n_0
    SLICE_X94Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.866 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.866    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_5_n_0
    SLICE_X94Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.983 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.983    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_4_n_0
    SLICE_X94Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.100 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.100    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_3_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_2_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.456 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_1/O[2]
                         net (fo=18, routed)          0.733     6.189    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00_0[0]
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      4.018    10.207 r  design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00/P[17]
                         net (fo=2, routed)           0.882    11.089    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00_n_88
    SLICE_X93Y6          LUT2 (Prop_lut2_I0_O)        0.124    11.213 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_13/O
                         net (fo=1, routed)           0.000    11.213    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_13_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.745 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.745    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_2_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.079 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_1/O[1]
                         net (fo=1, routed)           0.523    12.602    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_000_out[5]
    DSP48_X3Y3           DSP48E1 (Prop_dsp48e1_B[9]_P[17])
                                                      3.835    16.437 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00/P[17]
                         net (fo=2, routed)           1.309    17.747    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_n_88
    SLICE_X72Y6          LUT2 (Prop_lut2_I0_O)        0.124    17.871 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_9/O
                         net (fo=1, routed)           0.000    17.871    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_9_n_0
    SLICE_X72Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.403 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.403    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_2_n_0
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.642 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_1/O[2]
                         net (fo=1, routed)           1.491    20.132    design_1_i/nnip_0/inst/retrrt/error_hid[3]_000_out[6]
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_B[10]_P[18])
                                                      3.834    23.966 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00/P[18]
                         net (fo=65, routed)          1.083    25.049    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_n_87
    DSP48_X2Y0           DSP48E1 (Prop_dsp48e1_B[5]_P[18])
                                                      3.656    28.705 r  design_1_i/nnip_0/inst/retrrt/delta_W_y[48]1/P[18]
                         net (fo=2, routed)           1.031    29.736    design_1_i/nnip_0/inst/retrrt/delta_W_y[48]1_n_87
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    29.860 r  design_1_i/nnip_0/inst/retrrt/wx_out[48]1_i_114/O
                         net (fo=1, routed)           0.000    29.860    design_1_i/nnip_0/inst/retrrt/wx_out[48]1_i_114_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.393 r  design_1_i/nnip_0/inst/retrrt/wx_out[48]1_i_81/CO[3]
                         net (fo=1, routed)           0.000    30.393    design_1_i/nnip_0/inst/retrrt/wx_out[48]1_i_81_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.632 r  design_1_i/nnip_0/inst/retrrt/wx_out[48]1_i_68/O[2]
                         net (fo=6, routed)           0.611    31.243    design_1_i/nnip_0/inst/retrrt/delta_W[48]_48[10]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.301    31.544 r  design_1_i/nnip_0/inst/retrrt/wx_out[48]1_i_107/O
                         net (fo=1, routed)           0.000    31.544    design_1_i/nnip_0/inst/retrrt/wx_out[48]1_i_107_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.077 r  design_1_i/nnip_0/inst/retrrt/wx_out[48]1_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.077    design_1_i/nnip_0/inst/retrrt/wx_out[48]1_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.194 r  design_1_i/nnip_0/inst/retrrt/wx_out[48]1_i_18/CO[3]
                         net (fo=25, routed)          1.414    33.607    design_1_i/nnip_0/inst/retrrt/wx_out[48]1_i_18_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124    33.731 r  design_1_i/nnip_0/inst/retrrt/wx_out[48]1_i_5/O
                         net (fo=2, routed)           1.124    34.855    design_1_i/nnip_0/inst/retrrt/wx_out[48]1_0[12]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/nnip_0/inst/retrrt/wx_out[48]1/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.579    12.758    design_1_i/nnip_0/inst/retrrt/ACLK
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/nnip_0/inst/retrrt/wx_out[48]1/CLK
                         clock pessimism              0.129    12.887    
                         clock uncertainty           -0.154    12.733    
    DSP48_X2Y13          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    12.283    design_1_i/nnip_0/inst/retrrt/wx_out[48]1
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                         -34.855    
  -------------------------------------------------------------------
                         slack                                -22.572    

Slack (VIOLATED) :        -22.565ns  (required time - arrival time)
  Source:                 design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnip_0/inst/retrrt/wx_out[46]1/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.827ns  (logic 20.914ns (65.711%)  route 10.913ns (34.289%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=4 LUT1=1 LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.802     3.096    design_1_i/nnip_0/inst/retrrt/S3/ACLK
    SLICE_X97Y4          FDRE                                         r  design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y4          FDRE (Prop_fdre_C_Q)         0.456     3.552 f  design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/Q
                         net (fo=4, routed)           0.406     3.958    design_1_i/nnip_0/inst/retrrt/S3/A[0]
    SLICE_X95Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.082 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_24/O
                         net (fo=1, routed)           0.189     4.271    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_24_n_0
    SLICE_X94Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.866 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.866    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_5_n_0
    SLICE_X94Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.983 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.983    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_4_n_0
    SLICE_X94Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.100 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.100    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_3_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_2_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.456 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_1/O[2]
                         net (fo=18, routed)          0.733     6.189    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00_0[0]
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      4.018    10.207 r  design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00/P[17]
                         net (fo=2, routed)           0.882    11.089    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00_n_88
    SLICE_X93Y6          LUT2 (Prop_lut2_I0_O)        0.124    11.213 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_13/O
                         net (fo=1, routed)           0.000    11.213    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_13_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.745 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.745    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_2_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.079 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_1/O[1]
                         net (fo=1, routed)           0.523    12.602    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_000_out[5]
    DSP48_X3Y3           DSP48E1 (Prop_dsp48e1_B[9]_P[17])
                                                      3.835    16.437 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00/P[17]
                         net (fo=2, routed)           1.309    17.747    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_n_88
    SLICE_X72Y6          LUT2 (Prop_lut2_I0_O)        0.124    17.871 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_9/O
                         net (fo=1, routed)           0.000    17.871    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_9_n_0
    SLICE_X72Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.403 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.403    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_2_n_0
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.642 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_1/O[2]
                         net (fo=1, routed)           1.491    20.132    design_1_i/nnip_0/inst/retrrt/error_hid[3]_000_out[6]
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_B[10]_P[21])
                                                      3.834    23.966 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00/P[21]
                         net (fo=13, routed)          1.473    25.440    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_n_84
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[8]_P[17])
                                                      3.656    29.096 r  design_1_i/nnip_0/inst/retrrt/delta_W_y[46]1/P[17]
                         net (fo=2, routed)           1.057    30.152    design_1_i/nnip_0/inst/retrrt/delta_W_y[46]1_n_88
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.124    30.276 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_115/O
                         net (fo=1, routed)           0.000    30.276    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_115_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.789 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_81/CO[3]
                         net (fo=1, routed)           0.000    30.789    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_81_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.008 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_68/O[0]
                         net (fo=6, routed)           0.865    31.874    design_1_i/nnip_0/inst/retrrt/delta_W[46]_46[8]
    SLICE_X31Y23         LUT4 (Prop_lut4_I0_O)        0.295    32.169 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_108/O
                         net (fo=1, routed)           0.000    32.169    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_108_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.701 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.701    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_35_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.815 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_18/CO[3]
                         net (fo=25, routed)          1.593    34.407    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_18_n_0
    SLICE_X20Y28         LUT6 (Prop_lut6_I0_O)        0.124    34.531 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_4/O
                         net (fo=2, routed)           0.392    34.923    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_0[13]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.654    12.833    design_1_i/nnip_0/inst/retrrt/ACLK
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1/CLK
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    12.358    design_1_i/nnip_0/inst/retrrt/wx_out[46]1
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                         -34.923    
  -------------------------------------------------------------------
                         slack                                -22.565    

Slack (VIOLATED) :        -22.560ns  (required time - arrival time)
  Source:                 design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnip_0/inst/retrrt/wx_out[47]1/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.825ns  (logic 21.074ns (66.219%)  route 10.751ns (33.781%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=4 LUT1=1 LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.836 - 10.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.802     3.096    design_1_i/nnip_0/inst/retrrt/S3/ACLK
    SLICE_X97Y4          FDRE                                         r  design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y4          FDRE (Prop_fdre_C_Q)         0.456     3.552 f  design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/Q
                         net (fo=4, routed)           0.406     3.958    design_1_i/nnip_0/inst/retrrt/S3/A[0]
    SLICE_X95Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.082 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_24/O
                         net (fo=1, routed)           0.189     4.271    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_24_n_0
    SLICE_X94Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.866 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.866    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_5_n_0
    SLICE_X94Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.983 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.983    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_4_n_0
    SLICE_X94Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.100 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.100    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_3_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_2_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.456 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_1/O[2]
                         net (fo=18, routed)          0.733     6.189    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00_0[0]
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      4.018    10.207 r  design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00/P[17]
                         net (fo=2, routed)           0.882    11.089    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00_n_88
    SLICE_X93Y6          LUT2 (Prop_lut2_I0_O)        0.124    11.213 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_13/O
                         net (fo=1, routed)           0.000    11.213    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_13_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.745 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.745    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_2_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.079 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_1/O[1]
                         net (fo=1, routed)           0.523    12.602    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_000_out[5]
    DSP48_X3Y3           DSP48E1 (Prop_dsp48e1_B[9]_P[17])
                                                      3.835    16.437 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00/P[17]
                         net (fo=2, routed)           1.309    17.747    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_n_88
    SLICE_X72Y6          LUT2 (Prop_lut2_I0_O)        0.124    17.871 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_9/O
                         net (fo=1, routed)           0.000    17.871    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_9_n_0
    SLICE_X72Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.403 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.403    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_2_n_0
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.642 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_1/O[2]
                         net (fo=1, routed)           1.491    20.132    design_1_i/nnip_0/inst/retrrt/error_hid[3]_000_out[6]
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_B[10]_P[21])
                                                      3.834    23.966 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00/P[21]
                         net (fo=13, routed)          1.595    25.561    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_n_84
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[18])
                                                      3.656    29.217 r  design_1_i/nnip_0/inst/retrrt/delta_W_y[47]1/P[18]
                         net (fo=2, routed)           0.994    30.211    design_1_i/nnip_0/inst/retrrt/delta_W_y[47]1_n_87
    SLICE_X33Y26         LUT2 (Prop_lut2_I0_O)        0.124    30.335 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_114/O
                         net (fo=1, routed)           0.000    30.335    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_114_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.885 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.885    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_85_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.219 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_72/O[1]
                         net (fo=6, routed)           0.879    32.099    design_1_i/nnip_0/inst/retrrt/delta_W[47]_47[9]
    SLICE_X24Y26         LUT4 (Prop_lut4_I1_O)        0.303    32.402 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_108/O
                         net (fo=1, routed)           0.000    32.402    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_108_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.934 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_47/CO[3]
                         net (fo=1, routed)           0.000    32.934    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_47_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.048 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_22/CO[3]
                         net (fo=25, routed)          0.892    33.940    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_22_n_0
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.124    34.064 r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1_i_12/O
                         net (fo=2, routed)           0.857    34.921    design_1_i/nnip_0/inst/retrrt/wx_out[47]1_0[5]
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.657    12.836    design_1_i/nnip_0/inst/retrrt/ACLK
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/nnip_0/inst/retrrt/wx_out[47]1/CLK
                         clock pessimism              0.129    12.965    
                         clock uncertainty           -0.154    12.811    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    12.361    design_1_i/nnip_0/inst/retrrt/wx_out[47]1
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -34.921    
  -------------------------------------------------------------------
                         slack                                -22.560    

Slack (VIOLATED) :        -22.555ns  (required time - arrival time)
  Source:                 design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnip_0/inst/W_reg[46][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.123ns  (logic 20.914ns (65.106%)  route 11.209ns (34.894%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=4 LUT1=1 LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.802     3.096    design_1_i/nnip_0/inst/retrrt/S3/ACLK
    SLICE_X97Y4          FDRE                                         r  design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y4          FDRE (Prop_fdre_C_Q)         0.456     3.552 f  design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/Q
                         net (fo=4, routed)           0.406     3.958    design_1_i/nnip_0/inst/retrrt/S3/A[0]
    SLICE_X95Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.082 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_24/O
                         net (fo=1, routed)           0.189     4.271    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_24_n_0
    SLICE_X94Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.866 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.866    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_5_n_0
    SLICE_X94Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.983 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.983    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_4_n_0
    SLICE_X94Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.100 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.100    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_3_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_2_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.456 r  design_1_i/nnip_0/inst/retrrt/S3/M_error_hid[3]_00_i_1/O[2]
                         net (fo=18, routed)          0.733     6.189    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00_0[0]
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      4.018    10.207 r  design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00/P[17]
                         net (fo=2, routed)           0.882    11.089    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_00_n_88
    SLICE_X93Y6          LUT2 (Prop_lut2_I0_O)        0.124    11.213 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_13/O
                         net (fo=1, routed)           0.000    11.213    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_13_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.745 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.745    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_2_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.079 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_i_1/O[1]
                         net (fo=1, routed)           0.523    12.602    design_1_i/nnip_0/inst/retrrt/M_error_hid[3]_000_out[5]
    DSP48_X3Y3           DSP48E1 (Prop_dsp48e1_B[9]_P[17])
                                                      3.835    16.437 r  design_1_i/nnip_0/inst/retrrt/error_hid[3]_00/P[17]
                         net (fo=2, routed)           1.309    17.747    design_1_i/nnip_0/inst/retrrt/error_hid[3]_00_n_88
    SLICE_X72Y6          LUT2 (Prop_lut2_I0_O)        0.124    17.871 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_9/O
                         net (fo=1, routed)           0.000    17.871    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_9_n_0
    SLICE_X72Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.403 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.403    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_2_n_0
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.642 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_i_1/O[2]
                         net (fo=1, routed)           1.491    20.132    design_1_i/nnip_0/inst/retrrt/error_hid[3]_000_out[6]
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_B[10]_P[21])
                                                      3.834    23.966 r  design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00/P[21]
                         net (fo=13, routed)          1.473    25.440    design_1_i/nnip_0/inst/retrrt/n_error_hid[3]_00_n_84
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[8]_P[17])
                                                      3.656    29.096 r  design_1_i/nnip_0/inst/retrrt/delta_W_y[46]1/P[17]
                         net (fo=2, routed)           1.057    30.152    design_1_i/nnip_0/inst/retrrt/delta_W_y[46]1_n_88
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.124    30.276 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_115/O
                         net (fo=1, routed)           0.000    30.276    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_115_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.789 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_81/CO[3]
                         net (fo=1, routed)           0.000    30.789    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_81_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.008 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_68/O[0]
                         net (fo=6, routed)           0.865    31.874    design_1_i/nnip_0/inst/retrrt/delta_W[46]_46[8]
    SLICE_X31Y23         LUT4 (Prop_lut4_I0_O)        0.295    32.169 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_108/O
                         net (fo=1, routed)           0.000    32.169    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_108_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.701 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.701    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_35_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.815 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_18/CO[3]
                         net (fo=25, routed)          1.526    34.341    design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_18_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    34.465 r  design_1_i/nnip_0/inst/retrrt/wx_out[46]1_i_1/O
                         net (fo=2, routed)           0.754    35.219    design_1_i/nnip_0/inst/retrrt_n_846
    SLICE_X28Y27         FDRE                                         r  design_1_i/nnip_0/inst/W_reg[46][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.557    12.736    design_1_i/nnip_0/inst/ACLK
    SLICE_X28Y27         FDRE                                         r  design_1_i/nnip_0/inst/W_reg[46][16]/C
                         clock pessimism              0.129    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)       -0.047    12.664    design_1_i/nnip_0/inst/W_reg[46][16]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -35.219    
  -------------------------------------------------------------------
                         slack                                -22.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.879%)  route 0.231ns (62.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.637     0.973    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X48Y104        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[5]/Q
                         net (fo=2, routed)           0.231     1.345    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_REG_FOR_SMPL.buffer_length_i_reg[13][5]
    SLICE_X52Y106        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.906     1.272    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X52Y106        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[5]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X52Y106        FDRE (Hold_fdre_C_D)         0.071     1.304    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.861%)  route 0.194ns (48.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.622     0.958    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X50Y126        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.164     1.122 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[28]/Q
                         net (fo=2, routed)           0.194     1.316    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[28]
    SLICE_X48Y128        LUT3 (Prop_lut3_I1_O)        0.045     1.361 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_mux_out[28]
    SLICE_X48Y128        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.898     1.264    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X48Y128        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[28]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X48Y128        FDRE (Hold_fdre_C_D)         0.092     1.317    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.632     0.968    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X52Y111        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/Q
                         net (fo=1, routed)           0.103     1.212    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X50Y111        SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.904     1.270    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y111        SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
                         clock pessimism             -0.286     0.984    
    SLICE_X50Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.167    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.071%)  route 0.226ns (57.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.622     0.958    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X50Y126        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.164     1.122 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[28]/Q
                         net (fo=2, routed)           0.226     1.348    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[28]
    SLICE_X49Y128        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.898     1.264    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X49Y128        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[28]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X49Y128        FDRE (Hold_fdre_C_D)         0.072     1.297    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.432%)  route 0.217ns (60.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.637     0.973    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X48Y104        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[10]/Q
                         net (fo=2, routed)           0.217     1.331    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_REG_FOR_SMPL.buffer_length_i_reg[13][10]
    SLICE_X51Y106        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.906     1.272    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X51Y106        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[10]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y106        FDRE (Hold_fdre_C_D)         0.046     1.279    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.527%)  route 0.225ns (61.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.557     0.893    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X44Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]/Q
                         net (fo=24, routed)          0.225     1.259    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/E[0]
    SLICE_X45Y100        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.911     1.277    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X45Y100        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[14]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.203    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.630     0.966    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X39Y119        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[15]/Q
                         net (fo=1, routed)           0.112     1.219    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[15]
    SLICE_X38Y120        SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.899     1.265    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X38Y120        SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/CLK
                         clock pessimism             -0.286     0.979    
    SLICE_X38Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.162    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.640%)  route 0.260ns (61.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.641     0.977    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[8]/Q
                         net (fo=1, routed)           0.260     1.401    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X32Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.339    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.414%)  route 0.241ns (53.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.624     0.960    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X50Y121        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_fdre_C_Q)         0.164     1.124 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[0]/Q
                         net (fo=2, routed)           0.241     1.365    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[0]
    SLICE_X46Y123        LUT3 (Prop_lut3_I1_O)        0.045     1.410 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.410    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_mux_out[0]
    SLICE_X46Y123        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.895     1.261    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X46Y123        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[0]/C
                         clock pessimism             -0.039     1.222    
    SLICE_X46Y123        FDRE (Hold_fdre_C_D)         0.121     1.343    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.842%)  route 0.264ns (65.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.621     0.957    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y125        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.141     1.098 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[25]/Q
                         net (fo=2, routed)           0.264     1.362    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[25]
    SLICE_X47Y127        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.897     1.263    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X47Y127        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[25]/C
                         clock pessimism             -0.039     1.224    
    SLICE_X47Y127        FDRE (Hold_fdre_C_D)         0.070     1.294    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y21    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y21    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y24    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y24    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y103   design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y103   design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y103   design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y104   design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y104   design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y117   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y117   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y117   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y117   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y117   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y117   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y117   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y117   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y118   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y118   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y117   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y117   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y117   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y117   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y117   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y117   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y117   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y117   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y117   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y117   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 0.580ns (10.992%)  route 4.697ns (89.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 12.871 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.652     2.946    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.819     5.221    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y118        LUT1 (Prop_lut1_I0_O)        0.124     5.345 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=273, routed)         2.877     8.223    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X30Y133        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.692    12.871    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y133        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.129    13.000    
                         clock uncertainty           -0.154    12.846    
    SLICE_X30Y133        FDPE (Recov_fdpe_C_PRE)     -0.361    12.485    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.485    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 0.580ns (10.992%)  route 4.697ns (89.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 12.871 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.652     2.946    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.819     5.221    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y118        LUT1 (Prop_lut1_I0_O)        0.124     5.345 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=273, routed)         2.877     8.223    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X30Y133        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.692    12.871    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y133        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.129    13.000    
                         clock uncertainty           -0.154    12.846    
    SLICE_X30Y133        FDPE (Recov_fdpe_C_PRE)     -0.319    12.527    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 0.580ns (11.692%)  route 4.381ns (88.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 12.871 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.652     2.946    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.819     5.221    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y118        LUT1 (Prop_lut1_I0_O)        0.124     5.345 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=273, routed)         2.561     7.907    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X28Y133        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.692    12.871    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y133        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.129    13.000    
                         clock uncertainty           -0.154    12.846    
    SLICE_X28Y133        FDPE (Recov_fdpe_C_PRE)     -0.359    12.487    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 0.580ns (11.692%)  route 4.381ns (88.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 12.871 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.652     2.946    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.819     5.221    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y118        LUT1 (Prop_lut1_I0_O)        0.124     5.345 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=273, routed)         2.561     7.907    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X28Y133        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.692    12.871    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y133        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.129    13.000    
                         clock uncertainty           -0.154    12.846    
    SLICE_X28Y133        FDPE (Recov_fdpe_C_PRE)     -0.359    12.487    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.580ns (11.971%)  route 4.265ns (88.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.652     2.946    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.819     5.221    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y118        LUT1 (Prop_lut1_I0_O)        0.124     5.345 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=273, routed)         2.446     7.791    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X37Y133        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.646    12.825    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y133        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X37Y133        FDPE (Recov_fdpe_C_PRE)     -0.359    12.441    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.580ns (11.971%)  route 4.265ns (88.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.652     2.946    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.819     5.221    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y118        LUT1 (Prop_lut1_I0_O)        0.124     5.345 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=273, routed)         2.446     7.791    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X37Y133        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.646    12.825    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y133        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X37Y133        FDPE (Recov_fdpe_C_PRE)     -0.359    12.441    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.580ns (11.971%)  route 4.265ns (88.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.652     2.946    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.819     5.221    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y118        LUT1 (Prop_lut1_I0_O)        0.124     5.345 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=273, routed)         2.446     7.791    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X37Y133        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.646    12.825    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y133        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X37Y133        FDPE (Recov_fdpe_C_PRE)     -0.359    12.441    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.580ns (11.971%)  route 4.265ns (88.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.652     2.946    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.819     5.221    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y118        LUT1 (Prop_lut1_I0_O)        0.124     5.345 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=273, routed)         2.446     7.791    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X37Y133        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.646    12.825    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y133        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X37Y133        FDPE (Recov_fdpe_C_PRE)     -0.359    12.441    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.580ns (11.971%)  route 4.265ns (88.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.652     2.946    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.819     5.221    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y118        LUT1 (Prop_lut1_I0_O)        0.124     5.345 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=273, routed)         2.446     7.791    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X37Y133        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.646    12.825    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y133        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X37Y133        FDPE (Recov_fdpe_C_PRE)     -0.359    12.441    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.580ns (11.971%)  route 4.265ns (88.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.652     2.946    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.819     5.221    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y118        LUT1 (Prop_lut1_I0_O)        0.124     5.345 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=273, routed)         2.446     7.791    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X37Y133        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        1.646    12.825    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y133        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X37Y133        FDPE (Recov_fdpe_C_PRE)     -0.359    12.441    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  4.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.635     0.971    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y133        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y133        FDPE (Prop_fdpe_C_Q)         0.141     1.112 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.126     1.238    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y132        FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.903     1.269    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y132        FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.285     0.984    
    SLICE_X35Y132        FDCE (Remov_fdce_C_CLR)     -0.092     0.892    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.635     0.971    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y133        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y133        FDPE (Prop_fdpe_C_Q)         0.141     1.112 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.126     1.238    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y132        FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.903     1.269    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y132        FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.285     0.984    
    SLICE_X35Y132        FDCE (Remov_fdce_C_CLR)     -0.092     0.892    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.635     0.971    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y133        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y133        FDPE (Prop_fdpe_C_Q)         0.141     1.112 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.126     1.238    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y132        FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.903     1.269    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y132        FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.285     0.984    
    SLICE_X35Y132        FDCE (Remov_fdce_C_CLR)     -0.092     0.892    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.635     0.971    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y133        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y133        FDPE (Prop_fdpe_C_Q)         0.141     1.112 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.126     1.238    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y132        FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.903     1.269    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y132        FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.285     0.984    
    SLICE_X35Y132        FDCE (Remov_fdce_C_CLR)     -0.092     0.892    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.635     0.971    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y133        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y133        FDPE (Prop_fdpe_C_Q)         0.141     1.112 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.126     1.238    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y132        FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.903     1.269    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y132        FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.285     0.984    
    SLICE_X35Y132        FDCE (Remov_fdce_C_CLR)     -0.092     0.892    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.635     0.971    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y133        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y133        FDPE (Prop_fdpe_C_Q)         0.141     1.112 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.126     1.238    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y132        FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.903     1.269    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y132        FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.285     0.984    
    SLICE_X35Y132        FDCE (Remov_fdce_C_CLR)     -0.092     0.892    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.635     0.971    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y133        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y133        FDPE (Prop_fdpe_C_Q)         0.141     1.112 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.126     1.238    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y132        FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.903     1.269    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y132        FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.285     0.984    
    SLICE_X35Y132        FDCE (Remov_fdce_C_CLR)     -0.092     0.892    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.022%)  route 0.129ns (43.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.628     0.964    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y128        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDPE (Prop_fdpe_C_Q)         0.164     1.128 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.129     1.257    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X36Y127        FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.897     1.263    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y127        FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.286     0.977    
    SLICE_X36Y127        FDCE (Remov_fdce_C_CLR)     -0.067     0.910    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.022%)  route 0.129ns (43.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.628     0.964    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y128        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDPE (Prop_fdpe_C_Q)         0.164     1.128 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.129     1.257    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X36Y127        FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.897     1.263    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y127        FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.286     0.977    
    SLICE_X36Y127        FDCE (Remov_fdce_C_CLR)     -0.067     0.910    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.022%)  route 0.129ns (43.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.628     0.964    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y128        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDPE (Prop_fdpe_C_Q)         0.164     1.128 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.129     1.257    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X36Y127        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5408, routed)        0.897     1.263    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y127        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.286     0.977    
    SLICE_X36Y127        FDPE (Remov_fdpe_C_PRE)     -0.071     0.906    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.351    





