SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Fri Apr 18 13:37:38 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

    Issued command   : D:\TOOL\LatticeDiamond\diamond\3.13\ispfpga\bin\nt64\scuba.exe -w -n asfifo_256x64 -lang verilog -synth synplify -bus_exp 7 -bb -arch sa5p00 -type ebfifo -depth 256 -width 64 -rwidth 64 -regout -no_enable -reset_rel SYNC -pe -1 -pf -1 -fdc D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_256x64/asfifo_256x64.fdc 
    Circuit name     : asfifo_256x64
    Module type      : ebfifo
    Module Version   : 5.8
    Ports            : 
	Inputs       : Data[63:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
	Outputs      : Q[63:0], Empty, Full
    I/O buffer       : not inserted
    EDIF output      : asfifo_256x64.edn
    Verilog output   : asfifo_256x64.v
    Verilog template : asfifo_256x64_tmpl.v
    Verilog testbench: tb_asfifo_256x64_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : asfifo_256x64.srp
    Element Usage    :
          CCU2C : 26
           AND2 : 2
        FD1P3BX : 2
        FD1P3DX : 52
        FD1S3BX : 1
        FD1S3DX : 37
            INV : 2
            OR2 : 1
       ROM16X1A : 22
           XOR2 : 16
       PDPW16KD : 2
    Estimated Resource Usage:
            LUT : 93
            EBR : 2
            Reg : 92
