// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
// Date        : Fri Apr  3 19:50:13 2020
// Host        : DESKTOP-BR238V7 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               g:/VivadoWS/HDMI_4/HDMI_4.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_stub.v
// Design      : design_1_system_ila_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a200tsbg484-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "bd_f60c,Vivado 2018.1" *)
module design_1_system_ila_0_0(clk, probe0, probe1, probe2, probe3, probe4, probe5, 
  probe6, probe7, probe8, probe9, probe10, probe11, probe12, probe13, probe14, probe15, probe16, probe17, 
  probe18, probe19, probe20, probe21, probe22, probe23, probe24)
/* synthesis syn_black_box black_box_pad_pin="clk,probe0[0:0],probe1[31:0],probe2[10:0],probe3[10:0],probe4[0:0],probe5[0:0],probe6[0:0],probe7[0:0],probe8[0:0],probe9[10:0],probe10[10:0],probe11[0:0],probe12[10:0],probe13[10:0],probe14[0:0],probe15[10:0],probe16[10:0],probe17[0:0],probe18[10:0],probe19[10:0],probe20[31:0],probe21[0:0],probe22[31:0],probe23[31:0],probe24[31:0]" */;
  input clk;
  input [0:0]probe0;
  input [31:0]probe1;
  input [10:0]probe2;
  input [10:0]probe3;
  input [0:0]probe4;
  input [0:0]probe5;
  input [0:0]probe6;
  input [0:0]probe7;
  input [0:0]probe8;
  input [10:0]probe9;
  input [10:0]probe10;
  input [0:0]probe11;
  input [10:0]probe12;
  input [10:0]probe13;
  input [0:0]probe14;
  input [10:0]probe15;
  input [10:0]probe16;
  input [0:0]probe17;
  input [10:0]probe18;
  input [10:0]probe19;
  input [31:0]probe20;
  input [0:0]probe21;
  input [31:0]probe22;
  input [31:0]probe23;
  input [31:0]probe24;
endmodule
