<profile>

<section name = "Vitis HLS Report for 'overlay_fea'" level="0">
<item name = "Date">Tue Mar 26 17:24:08 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">sqi_ap</item>
<item name = "Solution">solution_SQIs (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2048, 22089, 20.480 us, 0.221 ms, 2049, 22090, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_overlay_fea_Pipeline_1_fu_130">overlay_fea_Pipeline_1, 2003, 2003, 20.030 us, 20.030 us, 2003, 2003, no</column>
<column name="grp_overlay_fea_Pipeline_Loop_mean_fu_138">overlay_fea_Pipeline_Loop_mean, 10004, 10004, 0.100 ms, 0.100 ms, 10004, 10004, no</column>
<column name="grp_overlay_fea_Pipeline_Loop_kur_fu_145">overlay_fea_Pipeline_Loop_kur, 10017, 10017, 0.100 ms, 0.100 ms, 10017, 10017, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 18, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 5, 1508, 2014, -</column>
<column name="Memory">4, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 647, -</column>
<column name="Register">-, -, 323, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 2, 1, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 107, 170, 0</column>
<column name="faddfsub_32ns_32ns_32_5_full_dsp_1_U18">faddfsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fdiv_32ns_32ns_32_16_no_dsp_1_U16">fdiv_32ns_32ns_32_16_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U15">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 4, 0, 512, 580, 0</column>
<column name="grp_overlay_fea_Pipeline_1_fu_130">overlay_fea_Pipeline_1, 0, 0, 71, 74, 0</column>
<column name="grp_overlay_fea_Pipeline_Loop_kur_fu_145">overlay_fea_Pipeline_Loop_kur, 0, 0, 334, 319, 0</column>
<column name="grp_overlay_fea_Pipeline_Loop_mean_fu_138">overlay_fea_Pipeline_Loop_mean, 0, 0, 136, 160, 0</column>
<column name="sitofp_32ns_32_6_no_dsp_1_U17">sitofp_32ns_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buff_U">buff_RAM_AUTO_1R1W, 4, 0, 0, 0, 2000, 32, 1, 64000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="icmp_ln12_fu_195_p2">icmp, 0, 0, 18, 32, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">297, 67, 1, 67</column>
<column name="ap_phi_mux_m4_0_lcssa_i_phi_fu_110_p4">9, 2, 32, 64</column>
<column name="buff_address0">20, 4, 11, 44</column>
<column name="buff_ce0">20, 4, 1, 4</column>
<column name="buff_we0">9, 2, 1, 2</column>
<column name="gmem_ARADDR">14, 3, 64, 192</column>
<column name="gmem_ARBURST">9, 2, 2, 4</column>
<column name="gmem_ARCACHE">9, 2, 4, 8</column>
<column name="gmem_ARID">9, 2, 1, 2</column>
<column name="gmem_ARLEN">14, 3, 32, 96</column>
<column name="gmem_ARLOCK">9, 2, 2, 4</column>
<column name="gmem_ARPROT">9, 2, 3, 6</column>
<column name="gmem_ARQOS">9, 2, 4, 8</column>
<column name="gmem_ARREGION">9, 2, 4, 8</column>
<column name="gmem_ARSIZE">9, 2, 3, 6</column>
<column name="gmem_ARUSER">9, 2, 1, 2</column>
<column name="gmem_ARVALID">14, 3, 1, 3</column>
<column name="gmem_RREADY">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="grp_fu_154_ce">9, 2, 1, 2</column>
<column name="grp_fu_154_p0">14, 3, 32, 96</column>
<column name="grp_fu_154_p1">14, 3, 32, 96</column>
<column name="grp_fu_159_p0">20, 4, 32, 128</column>
<column name="grp_fu_159_p1">20, 4, 32, 128</column>
<column name="grp_fu_282_ce">14, 3, 1, 3</column>
<column name="grp_fu_282_opcode">14, 3, 2, 6</column>
<column name="grp_fu_282_p0">14, 3, 32, 96</column>
<column name="grp_fu_282_p1">14, 3, 32, 96</column>
<column name="m2_0_lcssa_i_reg_118">9, 2, 32, 64</column>
<column name="m4_0_lcssa_i_reg_106">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">66, 0, 66, 0</column>
<column name="conv_i_i_reg_259">32, 0, 32, 0</column>
<column name="grp_overlay_fea_Pipeline_1_fu_130_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_overlay_fea_Pipeline_Loop_kur_fu_145_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_overlay_fea_Pipeline_Loop_mean_fu_138_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln12_reg_255">1, 0, 1, 0</column>
<column name="m2_0_lcssa_i_reg_118">32, 0, 32, 0</column>
<column name="m4_0_lcssa_i_reg_106">32, 0, 32, 0</column>
<column name="mul3_i_reg_277">32, 0, 32, 0</column>
<column name="reg_169">32, 0, 32, 0</column>
<column name="trunc_ln12_reg_265">31, 0, 31, 0</column>
<column name="trunc_ln_reg_237">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_local_block">out, 1, ap_ctrl_hs, overlay_fea, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, overlay_fea, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, overlay_fea, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, overlay_fea, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, overlay_fea, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, overlay_fea, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, overlay_fea, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="length_r">in, 32, ap_none, length_r, scalar</column>
<column name="kSQI">out, 32, ap_vld, kSQI, pointer</column>
<column name="kSQI_ap_vld">out, 1, ap_vld, kSQI, pointer</column>
</table>
</item>
</section>
</profile>
