// Seed: 920292215
module module_0 (
    output wire id_0,
    output supply0 id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri id_4,
    output wand id_5,
    input tri0 id_6
    , id_9,
    output uwire id_7
);
  wire id_10;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri id_4,
    input tri id_5
);
  always_latch #1 begin : LABEL_0
    id_0 <= 1;
    wait (1);
  end
  id_7 :
  assert property (@(posedge 1'd0) 1)
  else $display(1);
  assign id_0 = 1;
  id_8(
      .id_0(id_0),
      .id_1(id_3),
      .id_2(1 - id_9 == 1 - 1),
      .id_3(1 + (1)),
      .id_4(1),
      .id_5(1'b0),
      .id_6(id_7)
  );
  module_0 modCall_1 (
      id_3,
      id_3,
      id_5,
      id_1,
      id_4,
      id_3,
      id_5,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
