<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu35p-fsvh2892-2-e</Part>
        <TopModelName>QuantumMonteCarloU50</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.574</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2583032</Best-caseLatency>
            <Average-caseLatency>2583032</Average-caseLatency>
            <Worst-caseLatency>2583032</Worst-caseLatency>
            <Best-caseRealTimeLatency>8.609 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>8.609 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>8.609 ms</Worst-caseRealTimeLatency>
            <Interval-min>2583033</Interval-min>
            <Interval-max>2583033</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <LOOP_STAGE>
                <TripCount>4099</TripCount>
                <Latency>2582370</Latency>
                <AbsoluteTimeLatency>8607039</AbsoluteTimeLatency>
                <IterationLatency>630</IterationLatency>
            </LOOP_STAGE>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>92</BRAM_18K>
            <DSP>402</DSP>
            <FF>300152</FF>
            <LUT>201928</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>QuantumMonteCarloU50</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>QuantumMonteCarloU50</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>QuantumMonteCarloU50</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>QuantumMonteCarloU50</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1_fu_587</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>587</ID>
                    <BindInstances>add_ln258_fu_263_p2 add_ln258_1_fu_289_p2 add_ln260_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_READ_JCOUP_fu_602</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_READ_JCOUP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>602</ID>
                    <BindInstances>add_ln315_fu_194_p2 add_ln317_fu_216_p2 add_ln317_1_fu_222_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Run_fu_615</InstName>
                    <ModuleName>Run</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>615</ID>
                    <BindInstances>add_ln132_fu_19334_p2 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U33 add_ln132_1_fu_19379_p2 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U76</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Run_fu_623</InstName>
                    <ModuleName>Run</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>623</ID>
                    <BindInstances>add_ln132_fu_19334_p2 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U33 add_ln132_1_fu_19379_p2 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U76</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Run_fu_631</InstName>
                    <ModuleName>Run</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>631</ID>
                    <BindInstances>add_ln132_fu_19334_p2 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U33 add_ln132_1_fu_19379_p2 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U76</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_RunFinal_fu_639</InstName>
                    <ModuleName>RunFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>639</ID>
                    <BindInstances>fadd_32ns_32ns_32_7_full_dsp_1_U88 fmul_32ns_32ns_32_4_max_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U88 fdiv_32ns_32ns_32_12_no_dsp_1_U90 fmul_32ns_32ns_32_4_max_dsp_1_U89</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_RunFinal_fu_658</InstName>
                    <ModuleName>RunFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>658</ID>
                    <BindInstances>fadd_32ns_32ns_32_7_full_dsp_1_U88 fmul_32ns_32ns_32_4_max_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U88 fdiv_32ns_32ns_32_12_no_dsp_1_U90 fmul_32ns_32ns_32_4_max_dsp_1_U89</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_RunFinal_fu_677</InstName>
                    <ModuleName>RunFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>677</ID>
                    <BindInstances>fadd_32ns_32ns_32_7_full_dsp_1_U88 fmul_32ns_32ns_32_4_max_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U88 fdiv_32ns_32ns_32_12_no_dsp_1_U90 fmul_32ns_32ns_32_4_max_dsp_1_U89</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_697</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>697</ID>
                    <BindInstances>add_ln338_fu_162_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1_fu_709</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>709</ID>
                    <BindInstances>add_ln349_fu_263_p2 add_ln349_1_fu_356_p2 add_ln351_fu_322_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>trotters_local_V_0_0_U trotters_local_V_0_1_U trotters_local_V_1_0_U trotters_local_V_1_1_U trotters_local_V_2_0_U trotters_local_V_2_1_U trotters_local_V_3_0_U trotters_local_V_3_1_U jcoup_local_0_0_U jcoup_local_0_1_U jcoup_local_1_0_U jcoup_local_1_1_U jcoup_local_2_0_U jcoup_local_2_1_U jcoup_local_3_0_U jcoup_local_3_1_U fmul_32ns_32ns_32_4_max_dsp_1_U129 stage_2_fu_823_p2 add_ln286_fu_845_p2 add_ln287_fu_870_p2 ofst_4_fu_900_p2 add_ln279_2_fu_1285_p2 add_ln286_1_fu_927_p2 add_ln287_1_fu_966_p2 ofst_5_fu_1009_p2 add_ln279_fu_1291_p2 add_ln286_2_fu_1036_p2 add_ln287_2_fu_1075_p2 ofst_6_fu_1100_p2 add_ln279_4_fu_1297_p2 add_ln286_3_fu_1127_p2 add_ln287_3_fu_1170_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1</Name>
            <Loops>
                <READ_TROTTERS_READ_TROTTERS_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.863 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.863 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.863 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_TROTTERS_READ_TROTTERS_1>
                        <Name>READ_TROTTERS_READ_TROTTERS_1</Name>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>0.857 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </READ_TROTTERS_READ_TROTTERS_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1006</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>580</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TROTTERS_READ_TROTTERS_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_fu_263_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:258" URAM="0" VARIABLE="add_ln258"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TROTTERS_READ_TROTTERS_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_1_fu_289_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:258" URAM="0" VARIABLE="add_ln258_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TROTTERS_READ_TROTTERS_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_fu_331_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:260" URAM="0" VARIABLE="add_ln260"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_READ_JCOUP</Name>
            <Loops>
                <READ_JCOUP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>265</Best-caseLatency>
                    <Average-caseLatency>265</Average-caseLatency>
                    <Worst-caseLatency>265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.883 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.883 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.883 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>265</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_JCOUP>
                        <Name>READ_JCOUP</Name>
                        <TripCount>64</TripCount>
                        <Latency>263</Latency>
                        <AbsoluteTimeLatency>0.877 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>75</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </READ_JCOUP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26951</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2528</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_JCOUP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln315_fu_194_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:315" URAM="0" VARIABLE="add_ln315"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="READ_JCOUP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_216_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:317" URAM="0" VARIABLE="add_ln317"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="READ_JCOUP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_1_fu_222_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:317" URAM="0" VARIABLE="add_ln317_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Run</Name>
            <Loops>
                <SUM_UP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.574</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>215</Best-caseLatency>
                    <Average-caseLatency>215</Average-caseLatency>
                    <Worst-caseLatency>215</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.717 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.717 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.717 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>215</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SUM_UP>
                        <Name>SUM_UP</Name>
                        <TripCount>4</TripCount>
                        <Latency>200</Latency>
                        <AbsoluteTimeLatency>0.667 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>153</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SUM_UP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>128</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>84091</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>58682</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SUM_UP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_19334_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:132" URAM="0" VARIABLE="add_ln132"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U77" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U78" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U80" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U81" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_79"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_80"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_81"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_82"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_83"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_84"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_85"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_86"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_87"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_88"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_89"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_90"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_91"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U77" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U78" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U80" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_99"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U81" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_113"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_115"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_119"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U80" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_121"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_122"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_126"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_191"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_192"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_193"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_194"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_195"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_196"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_197"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_198"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_199"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_200"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_202"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_203"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_204"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_205"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_206"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_207"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_208"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_209"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_210"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_211"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_212"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U79" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_213"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_214"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_215"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_216"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U82" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_217"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_218"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_219"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_220"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_221"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_222"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_223"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_224"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_225"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_226"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_227"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_228"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_229"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_230"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_231"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_232"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_233"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_234"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_235"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_236"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_237"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_238"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_239"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_240"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_241"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_242"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_243"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_244"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_246"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_247"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_248"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_249"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_250"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_251"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_252"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_253"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U77" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_318"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U78" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_319"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_320"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U80" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_321"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_322"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_323"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_324"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_325"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_326"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_327"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_328"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_329"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U81" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_330"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_331"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_332"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_333"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_334"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_335"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_336"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_337"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_338"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_339"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_340"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_341"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_342"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_343"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_344"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_345"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_346"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_347"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_348"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_349"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_350"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_351"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_352"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_353"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_354"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_355"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_356"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_357"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_358"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_359"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_360"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_361"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_362"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_363"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_364"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_365"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_366"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_367"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_368"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_369"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_370"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U81" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_371"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U80" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_372"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_373"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_374"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_375"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_376"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_377"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_378"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_379"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_380"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_445"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_446"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_447"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_448"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_449"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_450"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_451"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_452"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_453"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_454"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_455"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_456"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_457"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_458"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_459"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_460"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_461"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_462"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_463"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_464"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_465"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_466"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U79" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_467"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_468"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_469"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_470"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U82" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_471"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_472"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_473"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_474"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_475"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_476"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_477"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_478"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_479"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_480"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_481"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_482"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U79" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_483"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_484"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_485"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_486"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U82" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_487"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_488"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_489"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_490"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_491"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_492"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_493"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_494"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_495"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_496"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_497"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_498"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_499"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_500"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_501"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_502"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_503"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_504"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_505"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_506"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_507"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U77" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_572"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U78" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_573"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_574"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U80" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_575"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_576"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_577"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_578"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_579"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_580"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_581"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_582"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_583"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U81" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_584"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_585"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_586"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_587"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_588"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_589"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_590"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_591"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_592"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_593"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_594"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_595"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_596"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_597"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_598"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_599"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_600"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_601"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_602"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_603"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_604"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_605"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_606"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_607"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_608"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_609"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_610"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_611"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_612"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_613"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_614"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_615"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_616"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_617"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_618"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_619"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_620"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_621"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_622"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_623"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_624"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_625"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_626"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_627"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_628"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_629"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U81" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_630"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_631"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U81" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_632"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_633"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_634"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_699"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_700"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_701"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_702"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_703"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_704"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_705"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_706"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_707"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_708"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_709"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_710"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_711"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_713"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_714"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_715"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_716"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_717"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_718"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_719"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_720"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U79" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_721"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_722"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_723"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_724"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U82" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_725"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_726"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_727"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_728"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_729"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_730"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_731"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_732"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_733"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_734"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_735"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U81" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_736"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U80" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_737"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_738"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_739"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_740"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_741"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_742"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_743"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_744"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_745"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_746"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U79" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_747"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_748"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_749"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U78" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_750"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_751"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_752"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_753"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_754"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_755"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_756"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_757"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_758"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U80" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_759"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_760"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_761"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U77" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_826"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U78" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_827"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_828"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U80" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_829"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_830"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_831"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_832"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_833"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_834"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_835"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_836"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_837"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U81" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_838"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_839"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_840"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_841"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_842"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_843"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_844"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_845"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_846"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_847"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_848"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_849"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_850"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_851"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_852"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_853"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_854"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_855"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_856"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_857"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_858"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U77" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_859"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_860"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_861"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_862"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_863"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_864"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_865"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_866"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U82" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_867"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U78" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_868"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_869"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_870"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_871"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_872"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_873"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_874"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_875"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_876"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_877"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_878"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_879"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_880"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U82" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_881"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_882"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_883"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_884"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_885"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_886"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_887"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_888"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_953"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_954"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_955"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_956"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_957"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_958"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_959"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_960"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_961"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_962"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_963"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_964"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_965"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_966"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_967"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_968"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_969"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_970"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_971"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_972"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_973"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_974"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U79" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_975"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_976"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_977"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_978"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U82" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_979"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_980"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_981"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_982"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_983"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_984"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_985"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_986"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_987"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_988"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_989"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_990"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_991"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_992"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_993"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_994"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_995"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_996"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_997"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U79" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_998"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_999"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1000"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U77" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1001"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1002"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1003"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1004"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1005"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1006"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1007"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1008"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1009"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1010"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1011"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1012"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1013"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1014"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1015"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U77" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1080"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U78" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1081"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1082"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U80" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1083"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1084"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1085"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1086"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1087"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1088"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1089"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1090"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1091"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U81" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1092"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1093"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1094"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1095"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1096"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1097"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1098"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1099"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1113"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1115"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1119"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1121"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1122"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1126"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1127"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1128"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1129"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1130"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1131"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1132"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1133"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1134"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1135"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1136"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1137"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1138"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1139"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1140"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1141"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1142"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1207"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1208"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1209"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1210"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1211"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1212"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1213"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1214"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1215"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1216"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1217"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1218"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1219"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1220"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1221"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1222"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1223"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1224"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1225"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1226"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1227"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1228"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U79" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1229"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1230"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1231"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1232"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U82" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1233"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1234"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1235"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1236"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1237"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1238"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1239"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1240"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1241"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1242"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1243"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U81" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1244"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U80" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1246"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1247"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1248"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1249"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1250"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1251"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1252"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1253"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1254"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U80" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1255"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1256"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1257"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1258"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1259"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1260"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1261"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1262"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1263"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1264"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1265"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1266"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1267"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1268"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1269"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U77" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1334"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U78" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1335"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1336"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U80" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1337"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1338"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1339"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1340"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1341"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1342"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1343"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1344"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1345"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U81" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1346"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1347"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1348"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1349"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1350"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1351"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1352"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1353"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1354"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1355"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1356"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1357"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1358"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1359"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1360"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1361"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1362"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1363"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1364"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1365"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1366"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U77" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1367"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1368"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1369"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1370"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1371"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1372"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1373"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1374"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U82" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1375"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U78" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1376"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1377"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1378"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1379"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1380"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1381"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1382"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1383"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1384"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1385"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1386"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1387"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1388"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U81" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1389"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U79" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1390"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1391"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1392"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U78" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1393"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1394"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1395"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U79" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1396"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1461"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1462"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1463"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1464"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1465"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1466"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1467"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1468"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1469"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1470"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1471"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1472"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1473"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1474"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1475"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1476"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1477"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1478"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1479"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1480"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1481"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1482"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U79" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1483"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1484"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1485"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1486"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U82" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1487"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1488"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1489"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1490"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1491"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1492"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1493"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1494"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1495"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1496"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1497"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1498"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1499"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1500"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1501"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1502"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1503"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1504"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1505"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U79" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1506"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1507"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1508"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1509"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1510"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1511"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1512"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1513"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1514"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1515"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1516"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1517"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1518"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1519"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1520"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1521"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1522"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1523"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U77" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1588"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U78" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1589"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1590"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U80" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1591"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1592"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1593"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1594"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1595"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1596"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1597"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1598"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1599"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U81" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1600"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1601"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1602"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1603"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1604"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1605"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1606"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1607"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1608"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1609"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1610"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1611"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1612"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1613"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1614"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1615"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1616"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1617"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1618"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1619"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1620"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1621"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1622"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1623"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1624"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1625"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1626"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1627"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1628"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1629"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1630"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1631"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1632"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1633"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1634"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1635"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1636"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1637"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1638"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1639"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1640"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1641"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1642"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1643"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1644"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1645"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1646"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1647"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1648"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1649"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1650"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1715"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1716"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1717"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1718"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1719"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1720"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1721"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1722"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1723"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1724"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1725"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1726"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1727"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1728"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1729"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1730"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1731"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1732"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1733"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1734"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1735"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1736"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U79" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1737"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1738"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1739"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1740"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U82" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1741"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1742"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1743"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1744"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1745"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1746"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1747"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1748"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1749"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1750"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1751"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U81" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1752"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U80" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1753"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1754"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1755"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1756"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1757"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1758"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1759"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1760"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1761"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1762"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U79" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1763"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1764"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1765"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U78" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1766"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1767"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1768"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1769"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1770"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1771"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1772"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1773"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U82" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1774"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1775"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1776"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1777"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U77" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1842"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U78" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1843"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1844"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U80" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1845"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1846"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1847"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1848"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1849"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1850"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1851"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1852"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1853"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U81" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1854"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1855"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1856"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1857"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1858"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1859"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1860"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1861"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1862"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1863"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1864"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1865"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1866"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1867"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1868"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1869"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1870"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1871"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1872"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1873"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1874"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U77" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1875"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1876"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1877"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1878"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1879"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1880"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1881"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1882"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U82" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1883"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U78" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1884"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1885"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1886"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1887"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1888"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1889"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1890"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1891"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1892"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1893"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1894"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1895"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1896"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U82" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1897"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U77" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1898"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1899"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1900"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1901"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1902"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1903"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1904"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1969"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1970"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1971"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1972"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1973"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1974"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1975"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1976"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1977"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1978"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1979"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1980"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1981"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1982"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1983"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1984"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1985"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1986"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1987"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1988"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1989"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1990"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U79" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1991"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1992"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1993"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1994"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U82" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1995"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1996"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1997"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1998"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_1999"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2000"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2001"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2002"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2003"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2004"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2005"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2006"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2007"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2008"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2009"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2010"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2011"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2012"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2013"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U79" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2014"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2015"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2016"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U77" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2017"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2018"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2019"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2020"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2021"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2022"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2023"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2024"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2025"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2026"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2027"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2028"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2029"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2030"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_2031"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:103" URAM="0" VARIABLE="fp_buffer_2032"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:103" URAM="0" VARIABLE="fp_buffer_2033"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U82" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:103" URAM="0" VARIABLE="fp_buffer_2034"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:103" URAM="0" VARIABLE="fp_buffer_2035"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:103" URAM="0" VARIABLE="fp_buffer_2036"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:103" URAM="0" VARIABLE="fp_buffer_2037"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:103" URAM="0" VARIABLE="fp_buffer_2038"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:103" URAM="0" VARIABLE="fp_buffer_2039"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:103" URAM="0" VARIABLE="fp_buffer_2040"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U77" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:103" URAM="0" VARIABLE="fp_buffer_2041"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:103" URAM="0" VARIABLE="fp_buffer_2042"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:103" URAM="0" VARIABLE="fp_buffer_2043"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:103" URAM="0" VARIABLE="fp_buffer_2044"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U78" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:103" URAM="0" VARIABLE="fp_buffer_2045"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:103" URAM="0" VARIABLE="dh_tmp_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SUM_UP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_1_fu_19379_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:132" URAM="0" VARIABLE="add_ln132_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RunFinal</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.333 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.996 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>73.326 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 22</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>796</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>733</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U88" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:185" URAM="0" VARIABLE="dh_tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:189" URAM="0" VARIABLE="dh_tmp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U88" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:190" URAM="0" VARIABLE="dh_tmp_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_12_no_dsp_1_U90" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:200" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:200" URAM="0" VARIABLE="mul9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP</Name>
            <Loops>
                <SHIFT_JCOUP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.746</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>71</Best-caseLatency>
                    <Average-caseLatency>71</Average-caseLatency>
                    <Worst-caseLatency>71</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.237 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.237 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.237 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>71</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SHIFT_JCOUP>
                        <Name>SHIFT_JCOUP</Name>
                        <TripCount>64</TripCount>
                        <Latency>69</Latency>
                        <AbsoluteTimeLatency>0.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SHIFT_JCOUP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6643</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6428</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SHIFT_JCOUP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln338_fu_162_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:338" URAM="0" VARIABLE="add_ln338"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1</Name>
            <Loops>
                <WRITE_TROTTERS_WRITE_TROTTERS_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.863 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.863 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.863 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WRITE_TROTTERS_WRITE_TROTTERS_1>
                        <Name>WRITE_TROTTERS_WRITE_TROTTERS_1</Name>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>0.857 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </WRITE_TROTTERS_WRITE_TROTTERS_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>989</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>986</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TROTTERS_WRITE_TROTTERS_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln349_fu_263_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:349" URAM="0" VARIABLE="add_ln349"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TROTTERS_WRITE_TROTTERS_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln349_1_fu_356_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:349" URAM="0" VARIABLE="add_ln349_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TROTTERS_WRITE_TROTTERS_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln351_fu_322_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:351" URAM="0" VARIABLE="add_ln351"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50</Name>
            <Loops>
                <LOOP_STAGE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.574</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2583032</Best-caseLatency>
                    <Average-caseLatency>2583032</Average-caseLatency>
                    <Worst-caseLatency>2583032</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.609 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.609 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.609 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2583033</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_STAGE>
                        <Name>LOOP_STAGE</Name>
                        <TripCount>4099</TripCount>
                        <Latency>2582370</Latency>
                        <AbsoluteTimeLatency>8.607 ms</AbsoluteTimeLatency>
                        <IterationLatency>630</IterationLatency>
                        <PipelineDepth>630</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </LOOP_STAGE>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>92</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>402</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>300152</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>17</UTIL_FF>
                    <LUT>201928</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>23</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trotters_local_V_0_0_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:223" URAM="0" VARIABLE="trotters_local_V_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trotters_local_V_0_1_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:223" URAM="0" VARIABLE="trotters_local_V_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trotters_local_V_1_0_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:223" URAM="0" VARIABLE="trotters_local_V_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trotters_local_V_1_1_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:223" URAM="0" VARIABLE="trotters_local_V_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trotters_local_V_2_0_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:223" URAM="0" VARIABLE="trotters_local_V_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trotters_local_V_2_1_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:223" URAM="0" VARIABLE="trotters_local_V_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trotters_local_V_3_0_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:223" URAM="0" VARIABLE="trotters_local_V_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trotters_local_V_3_1_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:223" URAM="0" VARIABLE="trotters_local_V_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="jcoup_local_0_0_U" SOURCE="" URAM="0" VARIABLE="jcoup_local_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="jcoup_local_0_1_U" SOURCE="" URAM="0" VARIABLE="jcoup_local_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="jcoup_local_1_0_U" SOURCE="" URAM="0" VARIABLE="jcoup_local_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="jcoup_local_1_1_U" SOURCE="" URAM="0" VARIABLE="jcoup_local_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="jcoup_local_2_0_U" SOURCE="" URAM="0" VARIABLE="jcoup_local_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="jcoup_local_2_1_U" SOURCE="" URAM="0" VARIABLE="jcoup_local_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="jcoup_local_3_0_U" SOURCE="" URAM="0" VARIABLE="jcoup_local_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="jcoup_local_3_1_U" SOURCE="" URAM="0" VARIABLE="jcoup_local_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U129" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:242" URAM="0" VARIABLE="dh_tunnel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="stage_2_fu_823_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:268" URAM="0" VARIABLE="stage_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln286_fu_845_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:286" URAM="0" VARIABLE="add_ln286"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_fu_870_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:287" URAM="0" VARIABLE="add_ln287"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="ofst_4_fu_900_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:279" URAM="0" VARIABLE="ofst_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln279_2_fu_1285_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:279" URAM="0" VARIABLE="add_ln279_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln286_1_fu_927_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:286" URAM="0" VARIABLE="add_ln286_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_1_fu_966_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:287" URAM="0" VARIABLE="add_ln287_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="ofst_5_fu_1009_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:279" URAM="0" VARIABLE="ofst_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln279_fu_1291_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:279" URAM="0" VARIABLE="add_ln279"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln286_2_fu_1036_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:286" URAM="0" VARIABLE="add_ln286_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_2_fu_1075_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:287" URAM="0" VARIABLE="add_ln287_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="ofst_6_fu_1100_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:279" URAM="0" VARIABLE="ofst_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln279_4_fu_1297_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:279" URAM="0" VARIABLE="add_ln279_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln286_3_fu_1127_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:286" URAM="0" VARIABLE="add_ln286_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_3_fu_1170_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:287" URAM="0" VARIABLE="add_ln287_3"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="trotters" index="0" direction="inout" srcType="ap_uint&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="trotters_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trotters_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="jcoup" index="1" direction="in" srcType=" const *" srcSize="2048">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="jcoup_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="jcoup_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="h" index="2" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="h_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="h_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="jperp" index="3" direction="in" srcType="float const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="jperp" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="beta" index="4" direction="in" srcType="float const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="beta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="log_rand" index="5" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="log_rand_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="log_rand_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="trotters_1" access="W" description="Data signal of trotters" range="32">
                    <fields>
                        <field offset="0" width="32" name="trotters" access="W" description="Bit 31 to 0 of trotters"/>
                    </fields>
                </register>
                <register offset="0x14" name="trotters_2" access="W" description="Data signal of trotters" range="32">
                    <fields>
                        <field offset="0" width="32" name="trotters" access="W" description="Bit 63 to 32 of trotters"/>
                    </fields>
                </register>
                <register offset="0x1c" name="jcoup_1" access="W" description="Data signal of jcoup" range="32">
                    <fields>
                        <field offset="0" width="32" name="jcoup" access="W" description="Bit 31 to 0 of jcoup"/>
                    </fields>
                </register>
                <register offset="0x20" name="jcoup_2" access="W" description="Data signal of jcoup" range="32">
                    <fields>
                        <field offset="0" width="32" name="jcoup" access="W" description="Bit 63 to 32 of jcoup"/>
                    </fields>
                </register>
                <register offset="0x28" name="h_1" access="W" description="Data signal of h" range="32">
                    <fields>
                        <field offset="0" width="32" name="h" access="W" description="Bit 31 to 0 of h"/>
                    </fields>
                </register>
                <register offset="0x2c" name="h_2" access="W" description="Data signal of h" range="32">
                    <fields>
                        <field offset="0" width="32" name="h" access="W" description="Bit 63 to 32 of h"/>
                    </fields>
                </register>
                <register offset="0x34" name="jperp" access="W" description="Data signal of jperp" range="32">
                    <fields>
                        <field offset="0" width="32" name="jperp" access="W" description="Bit 31 to 0 of jperp"/>
                    </fields>
                </register>
                <register offset="0x3c" name="beta" access="W" description="Data signal of beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="beta" access="W" description="Bit 31 to 0 of beta"/>
                    </fields>
                </register>
                <register offset="0x44" name="log_rand_1" access="W" description="Data signal of log_rand" range="32">
                    <fields>
                        <field offset="0" width="32" name="log_rand" access="W" description="Bit 31 to 0 of log_rand"/>
                    </fields>
                </register>
                <register offset="0x48" name="log_rand_2" access="W" description="Data signal of log_rand" range="32">
                    <fields>
                        <field offset="0" width="32" name="log_rand" access="W" description="Bit 63 to 32 of log_rand"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="jcoup"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="h"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="jperp"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="log_rand"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="trotters"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="512" argName="trotters"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="1024" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="jcoup"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="2048" final_bitwidth="1024" argName="jcoup"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="h"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="log_rand"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="log_rand"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem0">64 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_gmem1">2048 -&gt; 1024, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_gmem2">32 -&gt; 32, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_gmem3">32 -&gt; 32, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="trotters">inout, ap_uint&lt;64&gt;*</column>
                    <column name="jcoup">in,  const *</column>
                    <column name="h">in, float const *</column>
                    <column name="jperp">in, float const </column>
                    <column name="beta">in, float const </column>
                    <column name="log_rand">in, float const *</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="trotters">m_axi_gmem0, interface, , </column>
                    <column name="trotters">s_axi_control trotters_1, register, offset, offset=0x10 range=32</column>
                    <column name="trotters">s_axi_control trotters_2, register, offset, offset=0x14 range=32</column>
                    <column name="jcoup">m_axi_gmem1, interface, , </column>
                    <column name="jcoup">s_axi_control jcoup_1, register, offset, offset=0x1c range=32</column>
                    <column name="jcoup">s_axi_control jcoup_2, register, offset, offset=0x20 range=32</column>
                    <column name="h">m_axi_gmem2, interface, , </column>
                    <column name="h">s_axi_control h_1, register, offset, offset=0x28 range=32</column>
                    <column name="h">s_axi_control h_2, register, offset, offset=0x2c range=32</column>
                    <column name="jperp">s_axi_control jperp, register, , offset=0x34 range=32</column>
                    <column name="beta">s_axi_control beta, register, , offset=0x3c range=32</column>
                    <column name="log_rand">m_axi_gmem3, interface, , </column>
                    <column name="log_rand">s_axi_control log_rand_1, register, offset, offset=0x44 range=32</column>
                    <column name="log_rand">s_axi_control log_rand_2, register, offset, offset=0x48 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="3">HW Interface, Message, Location</keys>
                    <column name="m_axi_gmem0">Multiple burst reads of length 32 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:258:5</column>
                    <column name="m_axi_gmem1">Multiple burst reads of variable length and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:317:23</column>
                    <column name="m_axi_gmem0">Multiple burst writes of length 32 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:349:5</column>
                </table>
            </item>
            <item name="Bursts and Widening Missed">
                <table>
                    <keys size="5">HW Interface, Variable, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem1">jcoup, Alignment is insufficient current alignment is 64 byte(s) but 256 is required, 214-228, Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:317:23</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

