No source code is provided here. These are just conceptual graphs, to demonstrate future plans, but the API of this is not stabilized yet.

## Type inference
![signed][signed]

## Taint tracking in cfg
ASM | VEX
--- | ---
![cfg_asm][cfg_asm] | ![cfg_vex][cfg_vex]

## DDG #1
Statement graph | Data graph
--- | ---  
![ddg_stmt][ddg_stmt] | ![ddg_data][ddg_data]

## DDG #2 
32bit | 64 bit
--- | --- 
![ddg_hr1][ddg_hr1] | ![ddg_hr2][ddg_hr2]


[cfg_asm]: http://i.imgur.com/5Ls5Yx9.png
[cfg_vex]: http://i.imgur.com/nMO62Ii.png
[ddg_stmt]: http://i.imgur.com/OFzhJCJ.png
[ddg_data]: http://i.imgur.com/iC0asgo.png
[ddg_hr1]: http://i.imgur.com/CrrCRBW.png
[ddg_hr2]: http://i.imgur.com/ekX0lxO.png
[signed]: http://i.imgur.com/tKqvSeW.png
