#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001a9c2d18500 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001a9c2d5d030_0 .net "PC", 31 0, v000001a9c2d578c0_0;  1 drivers
v000001a9c2d5da30_0 .var "clk", 0 0;
v000001a9c2d5d710_0 .net "clkout", 0 0, L_000001a9c2de2ea0;  1 drivers
v000001a9c2d5dfd0_0 .net "cycles_consumed", 31 0, v000001a9c2d5d670_0;  1 drivers
v000001a9c2d5ebb0_0 .var "rst", 0 0;
S_000001a9c2cc3560 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001a9c2d18500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001a9c2d32680 .param/l "RType" 0 4 2, C4<000000>;
P_000001a9c2d326b8 .param/l "add" 0 4 5, C4<100000>;
P_000001a9c2d326f0 .param/l "addi" 0 4 8, C4<001000>;
P_000001a9c2d32728 .param/l "addu" 0 4 5, C4<100001>;
P_000001a9c2d32760 .param/l "and_" 0 4 5, C4<100100>;
P_000001a9c2d32798 .param/l "andi" 0 4 8, C4<001100>;
P_000001a9c2d327d0 .param/l "beq" 0 4 10, C4<000100>;
P_000001a9c2d32808 .param/l "bne" 0 4 10, C4<000101>;
P_000001a9c2d32840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a9c2d32878 .param/l "j" 0 4 12, C4<000010>;
P_000001a9c2d328b0 .param/l "jal" 0 4 12, C4<000011>;
P_000001a9c2d328e8 .param/l "jr" 0 4 6, C4<001000>;
P_000001a9c2d32920 .param/l "lw" 0 4 8, C4<100011>;
P_000001a9c2d32958 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a9c2d32990 .param/l "or_" 0 4 5, C4<100101>;
P_000001a9c2d329c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001a9c2d32a00 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a9c2d32a38 .param/l "sll" 0 4 6, C4<000000>;
P_000001a9c2d32a70 .param/l "slt" 0 4 5, C4<101010>;
P_000001a9c2d32aa8 .param/l "slti" 0 4 8, C4<101010>;
P_000001a9c2d32ae0 .param/l "srl" 0 4 6, C4<000010>;
P_000001a9c2d32b18 .param/l "sub" 0 4 5, C4<100010>;
P_000001a9c2d32b50 .param/l "subu" 0 4 5, C4<100011>;
P_000001a9c2d32b88 .param/l "sw" 0 4 8, C4<101011>;
P_000001a9c2d32bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a9c2d32bf8 .param/l "xori" 0 4 8, C4<001110>;
L_000001a9c2de2ab0 .functor NOT 1, v000001a9c2d5ebb0_0, C4<0>, C4<0>, C4<0>;
L_000001a9c2de2c00 .functor NOT 1, v000001a9c2d5ebb0_0, C4<0>, C4<0>, C4<0>;
L_000001a9c2de2ff0 .functor NOT 1, v000001a9c2d5ebb0_0, C4<0>, C4<0>, C4<0>;
L_000001a9c2de3220 .functor NOT 1, v000001a9c2d5ebb0_0, C4<0>, C4<0>, C4<0>;
L_000001a9c2de30d0 .functor NOT 1, v000001a9c2d5ebb0_0, C4<0>, C4<0>, C4<0>;
L_000001a9c2de3290 .functor NOT 1, v000001a9c2d5ebb0_0, C4<0>, C4<0>, C4<0>;
L_000001a9c2de3300 .functor NOT 1, v000001a9c2d5ebb0_0, C4<0>, C4<0>, C4<0>;
L_000001a9c2de2f10 .functor NOT 1, v000001a9c2d5ebb0_0, C4<0>, C4<0>, C4<0>;
L_000001a9c2de2ea0 .functor OR 1, v000001a9c2d5da30_0, v000001a9c2d21f00_0, C4<0>, C4<0>;
L_000001a9c2de2f80 .functor OR 1, L_000001a9c2e2f870, L_000001a9c2e309f0, C4<0>, C4<0>;
L_000001a9c2de2b20 .functor AND 1, L_000001a9c2e304f0, L_000001a9c2e31210, C4<1>, C4<1>;
L_000001a9c2de3610 .functor NOT 1, v000001a9c2d5ebb0_0, C4<0>, C4<0>, C4<0>;
L_000001a9c2de2b90 .functor OR 1, L_000001a9c2e30590, L_000001a9c2e30e50, C4<0>, C4<0>;
L_000001a9c2de3680 .functor OR 1, L_000001a9c2de2b90, L_000001a9c2e30630, C4<0>, C4<0>;
L_000001a9c2de2880 .functor OR 1, L_000001a9c2e315d0, L_000001a9c2e42830, C4<0>, C4<0>;
L_000001a9c2de2c70 .functor AND 1, L_000001a9c2e2fd70, L_000001a9c2de2880, C4<1>, C4<1>;
L_000001a9c2de3060 .functor OR 1, L_000001a9c2e43050, L_000001a9c2e428d0, C4<0>, C4<0>;
L_000001a9c2de3140 .functor AND 1, L_000001a9c2e423d0, L_000001a9c2de3060, C4<1>, C4<1>;
L_000001a9c2de31b0 .functor NOT 1, L_000001a9c2de2ea0, C4<0>, C4<0>, C4<0>;
v000001a9c2d573c0_0 .net "ALUOp", 3 0, v000001a9c2d21aa0_0;  1 drivers
v000001a9c2d57be0_0 .net "ALUResult", 31 0, v000001a9c2d57460_0;  1 drivers
v000001a9c2d57c80_0 .net "ALUSrc", 0 0, v000001a9c2d21be0_0;  1 drivers
v000001a9c2d5a050_0 .net "ALUin2", 31 0, L_000001a9c2e43550;  1 drivers
v000001a9c2d59470_0 .net "MemReadEn", 0 0, v000001a9c2d22ae0_0;  1 drivers
v000001a9c2d5a0f0_0 .net "MemWriteEn", 0 0, v000001a9c2d21c80_0;  1 drivers
v000001a9c2d59e70_0 .net "MemtoReg", 0 0, v000001a9c2d22360_0;  1 drivers
v000001a9c2d5acd0_0 .net "PC", 31 0, v000001a9c2d578c0_0;  alias, 1 drivers
v000001a9c2d5a870_0 .net "PCPlus1", 31 0, L_000001a9c2e30c70;  1 drivers
v000001a9c2d5a5f0_0 .net "PCsrc", 0 0, v000001a9c2d58cc0_0;  1 drivers
v000001a9c2d59dd0_0 .net "RegDst", 0 0, v000001a9c2d23440_0;  1 drivers
v000001a9c2d59bf0_0 .net "RegWriteEn", 0 0, v000001a9c2d21d20_0;  1 drivers
v000001a9c2d5a190_0 .net "WriteRegister", 4 0, L_000001a9c2e310d0;  1 drivers
v000001a9c2d590b0_0 .net *"_ivl_0", 0 0, L_000001a9c2de2ab0;  1 drivers
L_000001a9c2de37b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d58ed0_0 .net/2u *"_ivl_10", 4 0, L_000001a9c2de37b0;  1 drivers
L_000001a9c2de3ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d59150_0 .net *"_ivl_101", 15 0, L_000001a9c2de3ba0;  1 drivers
v000001a9c2d58f70_0 .net *"_ivl_102", 31 0, L_000001a9c2e30090;  1 drivers
L_000001a9c2de3be8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5a550_0 .net *"_ivl_105", 25 0, L_000001a9c2de3be8;  1 drivers
L_000001a9c2de3c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d59f10_0 .net/2u *"_ivl_106", 31 0, L_000001a9c2de3c30;  1 drivers
v000001a9c2d598d0_0 .net *"_ivl_108", 0 0, L_000001a9c2e304f0;  1 drivers
L_000001a9c2de3c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5a9b0_0 .net/2u *"_ivl_110", 5 0, L_000001a9c2de3c78;  1 drivers
v000001a9c2d59fb0_0 .net *"_ivl_112", 0 0, L_000001a9c2e31210;  1 drivers
v000001a9c2d59010_0 .net *"_ivl_115", 0 0, L_000001a9c2de2b20;  1 drivers
v000001a9c2d5a730_0 .net *"_ivl_116", 47 0, L_000001a9c2e30950;  1 drivers
L_000001a9c2de3cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5a910_0 .net *"_ivl_119", 15 0, L_000001a9c2de3cc0;  1 drivers
L_000001a9c2de37f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a9c2d59830_0 .net/2u *"_ivl_12", 5 0, L_000001a9c2de37f8;  1 drivers
v000001a9c2d5aa50_0 .net *"_ivl_120", 47 0, L_000001a9c2e30130;  1 drivers
L_000001a9c2de3d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d59d30_0 .net *"_ivl_123", 15 0, L_000001a9c2de3d08;  1 drivers
v000001a9c2d5aaf0_0 .net *"_ivl_125", 0 0, L_000001a9c2e30310;  1 drivers
v000001a9c2d59790_0 .net *"_ivl_126", 31 0, L_000001a9c2e2fa50;  1 drivers
v000001a9c2d5a230_0 .net *"_ivl_128", 47 0, L_000001a9c2e31670;  1 drivers
v000001a9c2d593d0_0 .net *"_ivl_130", 47 0, L_000001a9c2e301d0;  1 drivers
v000001a9c2d5a2d0_0 .net *"_ivl_132", 47 0, L_000001a9c2e30a90;  1 drivers
v000001a9c2d5a370_0 .net *"_ivl_134", 47 0, L_000001a9c2e2faf0;  1 drivers
v000001a9c2d59970_0 .net *"_ivl_14", 0 0, L_000001a9c2d5dc10;  1 drivers
v000001a9c2d591f0_0 .net *"_ivl_140", 0 0, L_000001a9c2de3610;  1 drivers
L_000001a9c2de3d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5a410_0 .net/2u *"_ivl_142", 31 0, L_000001a9c2de3d98;  1 drivers
L_000001a9c2de3e70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001a9c2d59510_0 .net/2u *"_ivl_146", 5 0, L_000001a9c2de3e70;  1 drivers
v000001a9c2d59650_0 .net *"_ivl_148", 0 0, L_000001a9c2e30590;  1 drivers
L_000001a9c2de3eb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001a9c2d595b0_0 .net/2u *"_ivl_150", 5 0, L_000001a9c2de3eb8;  1 drivers
v000001a9c2d5a7d0_0 .net *"_ivl_152", 0 0, L_000001a9c2e30e50;  1 drivers
v000001a9c2d59a10_0 .net *"_ivl_155", 0 0, L_000001a9c2de2b90;  1 drivers
L_000001a9c2de3f00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5a4b0_0 .net/2u *"_ivl_156", 5 0, L_000001a9c2de3f00;  1 drivers
v000001a9c2d5a690_0 .net *"_ivl_158", 0 0, L_000001a9c2e30630;  1 drivers
L_000001a9c2de3840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5ab90_0 .net/2u *"_ivl_16", 4 0, L_000001a9c2de3840;  1 drivers
v000001a9c2d5ac30_0 .net *"_ivl_161", 0 0, L_000001a9c2de3680;  1 drivers
L_000001a9c2de3f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d59ab0_0 .net/2u *"_ivl_162", 15 0, L_000001a9c2de3f48;  1 drivers
v000001a9c2d5ad70_0 .net *"_ivl_164", 31 0, L_000001a9c2e30ef0;  1 drivers
v000001a9c2d59290_0 .net *"_ivl_167", 0 0, L_000001a9c2e312b0;  1 drivers
v000001a9c2d59c90_0 .net *"_ivl_168", 15 0, L_000001a9c2e31350;  1 drivers
v000001a9c2d59330_0 .net *"_ivl_170", 31 0, L_000001a9c2e31030;  1 drivers
v000001a9c2d596f0_0 .net *"_ivl_174", 31 0, L_000001a9c2e31530;  1 drivers
L_000001a9c2de3f90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d59b50_0 .net *"_ivl_177", 25 0, L_000001a9c2de3f90;  1 drivers
L_000001a9c2de3fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5b020_0 .net/2u *"_ivl_178", 31 0, L_000001a9c2de3fd8;  1 drivers
v000001a9c2d5c920_0 .net *"_ivl_180", 0 0, L_000001a9c2e2fd70;  1 drivers
L_000001a9c2de4020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5c240_0 .net/2u *"_ivl_182", 5 0, L_000001a9c2de4020;  1 drivers
v000001a9c2d5bac0_0 .net *"_ivl_184", 0 0, L_000001a9c2e315d0;  1 drivers
L_000001a9c2de4068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5cd80_0 .net/2u *"_ivl_186", 5 0, L_000001a9c2de4068;  1 drivers
v000001a9c2d5c7e0_0 .net *"_ivl_188", 0 0, L_000001a9c2e42830;  1 drivers
v000001a9c2d5cce0_0 .net *"_ivl_19", 4 0, L_000001a9c2d5ddf0;  1 drivers
v000001a9c2d5b980_0 .net *"_ivl_191", 0 0, L_000001a9c2de2880;  1 drivers
v000001a9c2d5b520_0 .net *"_ivl_193", 0 0, L_000001a9c2de2c70;  1 drivers
L_000001a9c2de40b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5aee0_0 .net/2u *"_ivl_194", 5 0, L_000001a9c2de40b0;  1 drivers
v000001a9c2d5c600_0 .net *"_ivl_196", 0 0, L_000001a9c2e417f0;  1 drivers
L_000001a9c2de40f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5b480_0 .net/2u *"_ivl_198", 31 0, L_000001a9c2de40f8;  1 drivers
L_000001a9c2de3768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5b7a0_0 .net/2u *"_ivl_2", 5 0, L_000001a9c2de3768;  1 drivers
v000001a9c2d5ba20_0 .net *"_ivl_20", 4 0, L_000001a9c2d5d0d0;  1 drivers
v000001a9c2d5b0c0_0 .net *"_ivl_200", 31 0, L_000001a9c2e42dd0;  1 drivers
v000001a9c2d5c9c0_0 .net *"_ivl_204", 31 0, L_000001a9c2e41ed0;  1 drivers
L_000001a9c2de4140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5af80_0 .net *"_ivl_207", 25 0, L_000001a9c2de4140;  1 drivers
L_000001a9c2de4188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5c880_0 .net/2u *"_ivl_208", 31 0, L_000001a9c2de4188;  1 drivers
v000001a9c2d5b160_0 .net *"_ivl_210", 0 0, L_000001a9c2e423d0;  1 drivers
L_000001a9c2de41d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5b2a0_0 .net/2u *"_ivl_212", 5 0, L_000001a9c2de41d0;  1 drivers
v000001a9c2d5cba0_0 .net *"_ivl_214", 0 0, L_000001a9c2e43050;  1 drivers
L_000001a9c2de4218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5bb60_0 .net/2u *"_ivl_216", 5 0, L_000001a9c2de4218;  1 drivers
v000001a9c2d5c420_0 .net *"_ivl_218", 0 0, L_000001a9c2e428d0;  1 drivers
v000001a9c2d5c1a0_0 .net *"_ivl_221", 0 0, L_000001a9c2de3060;  1 drivers
v000001a9c2d5c6a0_0 .net *"_ivl_223", 0 0, L_000001a9c2de3140;  1 drivers
L_000001a9c2de4260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5c560_0 .net/2u *"_ivl_224", 5 0, L_000001a9c2de4260;  1 drivers
v000001a9c2d5bc00_0 .net *"_ivl_226", 0 0, L_000001a9c2e42790;  1 drivers
v000001a9c2d5c100_0 .net *"_ivl_228", 31 0, L_000001a9c2e419d0;  1 drivers
v000001a9c2d5bca0_0 .net *"_ivl_24", 0 0, L_000001a9c2de2ff0;  1 drivers
L_000001a9c2de3888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5bd40_0 .net/2u *"_ivl_26", 4 0, L_000001a9c2de3888;  1 drivers
v000001a9c2d5bde0_0 .net *"_ivl_29", 4 0, L_000001a9c2d5ec50;  1 drivers
v000001a9c2d5ca60_0 .net *"_ivl_32", 0 0, L_000001a9c2de3220;  1 drivers
L_000001a9c2de38d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5c4c0_0 .net/2u *"_ivl_34", 4 0, L_000001a9c2de38d0;  1 drivers
v000001a9c2d5b340_0 .net *"_ivl_37", 4 0, L_000001a9c2d5e2f0;  1 drivers
v000001a9c2d5b700_0 .net *"_ivl_40", 0 0, L_000001a9c2de30d0;  1 drivers
L_000001a9c2de3918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5be80_0 .net/2u *"_ivl_42", 15 0, L_000001a9c2de3918;  1 drivers
v000001a9c2d5b200_0 .net *"_ivl_45", 15 0, L_000001a9c2e2fcd0;  1 drivers
v000001a9c2d5c380_0 .net *"_ivl_48", 0 0, L_000001a9c2de3290;  1 drivers
v000001a9c2d5cb00_0 .net *"_ivl_5", 5 0, L_000001a9c2d5dcb0;  1 drivers
L_000001a9c2de3960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5b3e0_0 .net/2u *"_ivl_50", 36 0, L_000001a9c2de3960;  1 drivers
L_000001a9c2de39a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5b840_0 .net/2u *"_ivl_52", 31 0, L_000001a9c2de39a8;  1 drivers
v000001a9c2d5cc40_0 .net *"_ivl_55", 4 0, L_000001a9c2e31170;  1 drivers
v000001a9c2d5c060_0 .net *"_ivl_56", 36 0, L_000001a9c2e306d0;  1 drivers
v000001a9c2d5b5c0_0 .net *"_ivl_58", 36 0, L_000001a9c2e2f7d0;  1 drivers
v000001a9c2d5bf20_0 .net *"_ivl_62", 0 0, L_000001a9c2de3300;  1 drivers
L_000001a9c2de39f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5b660_0 .net/2u *"_ivl_64", 5 0, L_000001a9c2de39f0;  1 drivers
v000001a9c2d5b8e0_0 .net *"_ivl_67", 5 0, L_000001a9c2e2fe10;  1 drivers
v000001a9c2d5c740_0 .net *"_ivl_70", 0 0, L_000001a9c2de2f10;  1 drivers
L_000001a9c2de3a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5bfc0_0 .net/2u *"_ivl_72", 57 0, L_000001a9c2de3a38;  1 drivers
L_000001a9c2de3a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5c2e0_0 .net/2u *"_ivl_74", 31 0, L_000001a9c2de3a80;  1 drivers
v000001a9c2d5d2b0_0 .net *"_ivl_77", 25 0, L_000001a9c2e2f9b0;  1 drivers
v000001a9c2d5e390_0 .net *"_ivl_78", 57 0, L_000001a9c2e308b0;  1 drivers
v000001a9c2d5d850_0 .net *"_ivl_8", 0 0, L_000001a9c2de2c00;  1 drivers
v000001a9c2d5d530_0 .net *"_ivl_80", 57 0, L_000001a9c2e2fc30;  1 drivers
L_000001a9c2de3ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5ed90_0 .net/2u *"_ivl_84", 31 0, L_000001a9c2de3ac8;  1 drivers
L_000001a9c2de3b10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5cf90_0 .net/2u *"_ivl_88", 5 0, L_000001a9c2de3b10;  1 drivers
v000001a9c2d5e430_0 .net *"_ivl_90", 0 0, L_000001a9c2e2f870;  1 drivers
L_000001a9c2de3b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a9c2d5dd50_0 .net/2u *"_ivl_92", 5 0, L_000001a9c2de3b58;  1 drivers
v000001a9c2d5d7b0_0 .net *"_ivl_94", 0 0, L_000001a9c2e309f0;  1 drivers
v000001a9c2d5e890_0 .net *"_ivl_97", 0 0, L_000001a9c2de2f80;  1 drivers
v000001a9c2d5e930_0 .net *"_ivl_98", 47 0, L_000001a9c2e2feb0;  1 drivers
v000001a9c2d5cef0_0 .net "adderResult", 31 0, L_000001a9c2e30bd0;  1 drivers
v000001a9c2d5ecf0_0 .net "address", 31 0, L_000001a9c2e2fff0;  1 drivers
v000001a9c2d5e250_0 .net "clk", 0 0, L_000001a9c2de2ea0;  alias, 1 drivers
v000001a9c2d5d670_0 .var "cycles_consumed", 31 0;
v000001a9c2d5e750_0 .net "extImm", 31 0, L_000001a9c2e313f0;  1 drivers
v000001a9c2d5db70_0 .net "funct", 5 0, L_000001a9c2e30810;  1 drivers
v000001a9c2d5e7f0_0 .net "hlt", 0 0, v000001a9c2d21f00_0;  1 drivers
v000001a9c2d5e9d0_0 .net "imm", 15 0, L_000001a9c2e2ff50;  1 drivers
v000001a9c2d5e4d0_0 .net "immediate", 31 0, L_000001a9c2e42150;  1 drivers
v000001a9c2d5d3f0_0 .net "input_clk", 0 0, v000001a9c2d5da30_0;  1 drivers
v000001a9c2d5e070_0 .net "instruction", 31 0, L_000001a9c2e2fb90;  1 drivers
v000001a9c2d5d5d0_0 .net "memoryReadData", 31 0, v000001a9c2d570a0_0;  1 drivers
v000001a9c2d5e570_0 .net "nextPC", 31 0, L_000001a9c2e30b30;  1 drivers
v000001a9c2d5d170_0 .net "opcode", 5 0, L_000001a9c2d5dad0;  1 drivers
v000001a9c2d5e6b0_0 .net "rd", 4 0, L_000001a9c2d5df30;  1 drivers
v000001a9c2d5d8f0_0 .net "readData1", 31 0, L_000001a9c2de33e0;  1 drivers
v000001a9c2d5ea70_0 .net "readData1_w", 31 0, L_000001a9c2e432d0;  1 drivers
v000001a9c2d5d210_0 .net "readData2", 31 0, L_000001a9c2de3450;  1 drivers
v000001a9c2d5e1b0_0 .net "rs", 4 0, L_000001a9c2d5d350;  1 drivers
v000001a9c2d5d990_0 .net "rst", 0 0, v000001a9c2d5ebb0_0;  1 drivers
v000001a9c2d5e110_0 .net "rt", 4 0, L_000001a9c2e30770;  1 drivers
v000001a9c2d5de90_0 .net "shamt", 31 0, L_000001a9c2e30f90;  1 drivers
v000001a9c2d5e610_0 .net "wire_instruction", 31 0, L_000001a9c2de28f0;  1 drivers
v000001a9c2d5d490_0 .net "writeData", 31 0, L_000001a9c2e43410;  1 drivers
v000001a9c2d5eb10_0 .net "zero", 0 0, L_000001a9c2e42010;  1 drivers
L_000001a9c2d5dcb0 .part L_000001a9c2e2fb90, 26, 6;
L_000001a9c2d5dad0 .functor MUXZ 6, L_000001a9c2d5dcb0, L_000001a9c2de3768, L_000001a9c2de2ab0, C4<>;
L_000001a9c2d5dc10 .cmp/eq 6, L_000001a9c2d5dad0, L_000001a9c2de37f8;
L_000001a9c2d5ddf0 .part L_000001a9c2e2fb90, 11, 5;
L_000001a9c2d5d0d0 .functor MUXZ 5, L_000001a9c2d5ddf0, L_000001a9c2de3840, L_000001a9c2d5dc10, C4<>;
L_000001a9c2d5df30 .functor MUXZ 5, L_000001a9c2d5d0d0, L_000001a9c2de37b0, L_000001a9c2de2c00, C4<>;
L_000001a9c2d5ec50 .part L_000001a9c2e2fb90, 21, 5;
L_000001a9c2d5d350 .functor MUXZ 5, L_000001a9c2d5ec50, L_000001a9c2de3888, L_000001a9c2de2ff0, C4<>;
L_000001a9c2d5e2f0 .part L_000001a9c2e2fb90, 16, 5;
L_000001a9c2e30770 .functor MUXZ 5, L_000001a9c2d5e2f0, L_000001a9c2de38d0, L_000001a9c2de3220, C4<>;
L_000001a9c2e2fcd0 .part L_000001a9c2e2fb90, 0, 16;
L_000001a9c2e2ff50 .functor MUXZ 16, L_000001a9c2e2fcd0, L_000001a9c2de3918, L_000001a9c2de30d0, C4<>;
L_000001a9c2e31170 .part L_000001a9c2e2fb90, 6, 5;
L_000001a9c2e306d0 .concat [ 5 32 0 0], L_000001a9c2e31170, L_000001a9c2de39a8;
L_000001a9c2e2f7d0 .functor MUXZ 37, L_000001a9c2e306d0, L_000001a9c2de3960, L_000001a9c2de3290, C4<>;
L_000001a9c2e30f90 .part L_000001a9c2e2f7d0, 0, 32;
L_000001a9c2e2fe10 .part L_000001a9c2e2fb90, 0, 6;
L_000001a9c2e30810 .functor MUXZ 6, L_000001a9c2e2fe10, L_000001a9c2de39f0, L_000001a9c2de3300, C4<>;
L_000001a9c2e2f9b0 .part L_000001a9c2e2fb90, 0, 26;
L_000001a9c2e308b0 .concat [ 26 32 0 0], L_000001a9c2e2f9b0, L_000001a9c2de3a80;
L_000001a9c2e2fc30 .functor MUXZ 58, L_000001a9c2e308b0, L_000001a9c2de3a38, L_000001a9c2de2f10, C4<>;
L_000001a9c2e2fff0 .part L_000001a9c2e2fc30, 0, 32;
L_000001a9c2e30c70 .arith/sum 32, v000001a9c2d578c0_0, L_000001a9c2de3ac8;
L_000001a9c2e2f870 .cmp/eq 6, L_000001a9c2d5dad0, L_000001a9c2de3b10;
L_000001a9c2e309f0 .cmp/eq 6, L_000001a9c2d5dad0, L_000001a9c2de3b58;
L_000001a9c2e2feb0 .concat [ 32 16 0 0], L_000001a9c2e2fff0, L_000001a9c2de3ba0;
L_000001a9c2e30090 .concat [ 6 26 0 0], L_000001a9c2d5dad0, L_000001a9c2de3be8;
L_000001a9c2e304f0 .cmp/eq 32, L_000001a9c2e30090, L_000001a9c2de3c30;
L_000001a9c2e31210 .cmp/eq 6, L_000001a9c2e30810, L_000001a9c2de3c78;
L_000001a9c2e30950 .concat [ 32 16 0 0], L_000001a9c2de33e0, L_000001a9c2de3cc0;
L_000001a9c2e30130 .concat [ 32 16 0 0], v000001a9c2d578c0_0, L_000001a9c2de3d08;
L_000001a9c2e30310 .part L_000001a9c2e2ff50, 15, 1;
LS_000001a9c2e2fa50_0_0 .concat [ 1 1 1 1], L_000001a9c2e30310, L_000001a9c2e30310, L_000001a9c2e30310, L_000001a9c2e30310;
LS_000001a9c2e2fa50_0_4 .concat [ 1 1 1 1], L_000001a9c2e30310, L_000001a9c2e30310, L_000001a9c2e30310, L_000001a9c2e30310;
LS_000001a9c2e2fa50_0_8 .concat [ 1 1 1 1], L_000001a9c2e30310, L_000001a9c2e30310, L_000001a9c2e30310, L_000001a9c2e30310;
LS_000001a9c2e2fa50_0_12 .concat [ 1 1 1 1], L_000001a9c2e30310, L_000001a9c2e30310, L_000001a9c2e30310, L_000001a9c2e30310;
LS_000001a9c2e2fa50_0_16 .concat [ 1 1 1 1], L_000001a9c2e30310, L_000001a9c2e30310, L_000001a9c2e30310, L_000001a9c2e30310;
LS_000001a9c2e2fa50_0_20 .concat [ 1 1 1 1], L_000001a9c2e30310, L_000001a9c2e30310, L_000001a9c2e30310, L_000001a9c2e30310;
LS_000001a9c2e2fa50_0_24 .concat [ 1 1 1 1], L_000001a9c2e30310, L_000001a9c2e30310, L_000001a9c2e30310, L_000001a9c2e30310;
LS_000001a9c2e2fa50_0_28 .concat [ 1 1 1 1], L_000001a9c2e30310, L_000001a9c2e30310, L_000001a9c2e30310, L_000001a9c2e30310;
LS_000001a9c2e2fa50_1_0 .concat [ 4 4 4 4], LS_000001a9c2e2fa50_0_0, LS_000001a9c2e2fa50_0_4, LS_000001a9c2e2fa50_0_8, LS_000001a9c2e2fa50_0_12;
LS_000001a9c2e2fa50_1_4 .concat [ 4 4 4 4], LS_000001a9c2e2fa50_0_16, LS_000001a9c2e2fa50_0_20, LS_000001a9c2e2fa50_0_24, LS_000001a9c2e2fa50_0_28;
L_000001a9c2e2fa50 .concat [ 16 16 0 0], LS_000001a9c2e2fa50_1_0, LS_000001a9c2e2fa50_1_4;
L_000001a9c2e31670 .concat [ 16 32 0 0], L_000001a9c2e2ff50, L_000001a9c2e2fa50;
L_000001a9c2e301d0 .arith/sum 48, L_000001a9c2e30130, L_000001a9c2e31670;
L_000001a9c2e30a90 .functor MUXZ 48, L_000001a9c2e301d0, L_000001a9c2e30950, L_000001a9c2de2b20, C4<>;
L_000001a9c2e2faf0 .functor MUXZ 48, L_000001a9c2e30a90, L_000001a9c2e2feb0, L_000001a9c2de2f80, C4<>;
L_000001a9c2e30bd0 .part L_000001a9c2e2faf0, 0, 32;
L_000001a9c2e30b30 .functor MUXZ 32, L_000001a9c2e30c70, L_000001a9c2e30bd0, v000001a9c2d58cc0_0, C4<>;
L_000001a9c2e2fb90 .functor MUXZ 32, L_000001a9c2de28f0, L_000001a9c2de3d98, L_000001a9c2de3610, C4<>;
L_000001a9c2e30590 .cmp/eq 6, L_000001a9c2d5dad0, L_000001a9c2de3e70;
L_000001a9c2e30e50 .cmp/eq 6, L_000001a9c2d5dad0, L_000001a9c2de3eb8;
L_000001a9c2e30630 .cmp/eq 6, L_000001a9c2d5dad0, L_000001a9c2de3f00;
L_000001a9c2e30ef0 .concat [ 16 16 0 0], L_000001a9c2e2ff50, L_000001a9c2de3f48;
L_000001a9c2e312b0 .part L_000001a9c2e2ff50, 15, 1;
LS_000001a9c2e31350_0_0 .concat [ 1 1 1 1], L_000001a9c2e312b0, L_000001a9c2e312b0, L_000001a9c2e312b0, L_000001a9c2e312b0;
LS_000001a9c2e31350_0_4 .concat [ 1 1 1 1], L_000001a9c2e312b0, L_000001a9c2e312b0, L_000001a9c2e312b0, L_000001a9c2e312b0;
LS_000001a9c2e31350_0_8 .concat [ 1 1 1 1], L_000001a9c2e312b0, L_000001a9c2e312b0, L_000001a9c2e312b0, L_000001a9c2e312b0;
LS_000001a9c2e31350_0_12 .concat [ 1 1 1 1], L_000001a9c2e312b0, L_000001a9c2e312b0, L_000001a9c2e312b0, L_000001a9c2e312b0;
L_000001a9c2e31350 .concat [ 4 4 4 4], LS_000001a9c2e31350_0_0, LS_000001a9c2e31350_0_4, LS_000001a9c2e31350_0_8, LS_000001a9c2e31350_0_12;
L_000001a9c2e31030 .concat [ 16 16 0 0], L_000001a9c2e2ff50, L_000001a9c2e31350;
L_000001a9c2e313f0 .functor MUXZ 32, L_000001a9c2e31030, L_000001a9c2e30ef0, L_000001a9c2de3680, C4<>;
L_000001a9c2e31530 .concat [ 6 26 0 0], L_000001a9c2d5dad0, L_000001a9c2de3f90;
L_000001a9c2e2fd70 .cmp/eq 32, L_000001a9c2e31530, L_000001a9c2de3fd8;
L_000001a9c2e315d0 .cmp/eq 6, L_000001a9c2e30810, L_000001a9c2de4020;
L_000001a9c2e42830 .cmp/eq 6, L_000001a9c2e30810, L_000001a9c2de4068;
L_000001a9c2e417f0 .cmp/eq 6, L_000001a9c2d5dad0, L_000001a9c2de40b0;
L_000001a9c2e42dd0 .functor MUXZ 32, L_000001a9c2e313f0, L_000001a9c2de40f8, L_000001a9c2e417f0, C4<>;
L_000001a9c2e42150 .functor MUXZ 32, L_000001a9c2e42dd0, L_000001a9c2e30f90, L_000001a9c2de2c70, C4<>;
L_000001a9c2e41ed0 .concat [ 6 26 0 0], L_000001a9c2d5dad0, L_000001a9c2de4140;
L_000001a9c2e423d0 .cmp/eq 32, L_000001a9c2e41ed0, L_000001a9c2de4188;
L_000001a9c2e43050 .cmp/eq 6, L_000001a9c2e30810, L_000001a9c2de41d0;
L_000001a9c2e428d0 .cmp/eq 6, L_000001a9c2e30810, L_000001a9c2de4218;
L_000001a9c2e42790 .cmp/eq 6, L_000001a9c2d5dad0, L_000001a9c2de4260;
L_000001a9c2e419d0 .functor MUXZ 32, L_000001a9c2de33e0, v000001a9c2d578c0_0, L_000001a9c2e42790, C4<>;
L_000001a9c2e432d0 .functor MUXZ 32, L_000001a9c2e419d0, L_000001a9c2de3450, L_000001a9c2de3140, C4<>;
S_000001a9c2cc36f0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001a9c2cc3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001a9c2d2c330 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001a9c2de34c0 .functor NOT 1, v000001a9c2d21be0_0, C4<0>, C4<0>, C4<0>;
v000001a9c2d233a0_0 .net *"_ivl_0", 0 0, L_000001a9c2de34c0;  1 drivers
v000001a9c2d22e00_0 .net "in1", 31 0, L_000001a9c2de3450;  alias, 1 drivers
v000001a9c2d220e0_0 .net "in2", 31 0, L_000001a9c2e42150;  alias, 1 drivers
v000001a9c2d22180_0 .net "out", 31 0, L_000001a9c2e43550;  alias, 1 drivers
v000001a9c2d21780_0 .net "s", 0 0, v000001a9c2d21be0_0;  alias, 1 drivers
L_000001a9c2e43550 .functor MUXZ 32, L_000001a9c2e42150, L_000001a9c2de3450, L_000001a9c2de34c0, C4<>;
S_000001a9c2da69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001a9c2cc3560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001a9c2de0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001a9c2de00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001a9c2de0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001a9c2de0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001a9c2de0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001a9c2de01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001a9c2de01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001a9c2de0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001a9c2de0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a9c2de0288 .param/l "j" 0 4 12, C4<000010>;
P_000001a9c2de02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001a9c2de02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001a9c2de0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001a9c2de0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a9c2de03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001a9c2de03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001a9c2de0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a9c2de0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001a9c2de0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001a9c2de04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001a9c2de04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001a9c2de0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001a9c2de0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001a9c2de0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001a9c2de05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a9c2de0608 .param/l "xori" 0 4 8, C4<001110>;
v000001a9c2d21aa0_0 .var "ALUOp", 3 0;
v000001a9c2d21be0_0 .var "ALUSrc", 0 0;
v000001a9c2d22ae0_0 .var "MemReadEn", 0 0;
v000001a9c2d21c80_0 .var "MemWriteEn", 0 0;
v000001a9c2d22360_0 .var "MemtoReg", 0 0;
v000001a9c2d23440_0 .var "RegDst", 0 0;
v000001a9c2d21d20_0 .var "RegWriteEn", 0 0;
v000001a9c2d234e0_0 .net "funct", 5 0, L_000001a9c2e30810;  alias, 1 drivers
v000001a9c2d21f00_0 .var "hlt", 0 0;
v000001a9c2d22b80_0 .net "opcode", 5 0, L_000001a9c2d5dad0;  alias, 1 drivers
v000001a9c2d22c20_0 .net "rst", 0 0, v000001a9c2d5ebb0_0;  alias, 1 drivers
E_000001a9c2d2beb0 .event anyedge, v000001a9c2d22c20_0, v000001a9c2d22b80_0, v000001a9c2d234e0_0;
S_000001a9c2d56ce0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001a9c2cc3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001a9c2d2c170 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001a9c2de28f0 .functor BUFZ 32, L_000001a9c2e30d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a9c2d22860_0 .net "Data_Out", 31 0, L_000001a9c2de28f0;  alias, 1 drivers
v000001a9c2d229a0 .array "InstMem", 0 1023, 31 0;
v000001a9c2d22680_0 .net *"_ivl_0", 31 0, L_000001a9c2e30d10;  1 drivers
v000001a9c2d216e0_0 .net *"_ivl_3", 9 0, L_000001a9c2e30270;  1 drivers
v000001a9c2d22040_0 .net *"_ivl_4", 11 0, L_000001a9c2e2f910;  1 drivers
L_000001a9c2de3d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a9c2d22220_0 .net *"_ivl_7", 1 0, L_000001a9c2de3d50;  1 drivers
v000001a9c2d22400_0 .net "addr", 31 0, v000001a9c2d578c0_0;  alias, 1 drivers
v000001a9c2d224a0_0 .var/i "i", 31 0;
L_000001a9c2e30d10 .array/port v000001a9c2d229a0, L_000001a9c2e2f910;
L_000001a9c2e30270 .part v000001a9c2d578c0_0, 0, 10;
L_000001a9c2e2f910 .concat [ 10 2 0 0], L_000001a9c2e30270, L_000001a9c2de3d50;
S_000001a9c2da6b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001a9c2cc3560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001a9c2de33e0 .functor BUFZ 32, L_000001a9c2e30db0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a9c2de3450 .functor BUFZ 32, L_000001a9c2e31490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a9c2d22cc0_0 .net *"_ivl_0", 31 0, L_000001a9c2e30db0;  1 drivers
v000001a9c2d22ea0_0 .net *"_ivl_10", 6 0, L_000001a9c2e30450;  1 drivers
L_000001a9c2de3e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a9c2d048d0_0 .net *"_ivl_13", 1 0, L_000001a9c2de3e28;  1 drivers
v000001a9c2d052d0_0 .net *"_ivl_2", 6 0, L_000001a9c2e303b0;  1 drivers
L_000001a9c2de3de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a9c2d57500_0 .net *"_ivl_5", 1 0, L_000001a9c2de3de0;  1 drivers
v000001a9c2d57fa0_0 .net *"_ivl_8", 31 0, L_000001a9c2e31490;  1 drivers
v000001a9c2d58040_0 .net "clk", 0 0, L_000001a9c2de2ea0;  alias, 1 drivers
v000001a9c2d56f60_0 .var/i "i", 31 0;
v000001a9c2d589a0_0 .net "readData1", 31 0, L_000001a9c2de33e0;  alias, 1 drivers
v000001a9c2d58180_0 .net "readData2", 31 0, L_000001a9c2de3450;  alias, 1 drivers
v000001a9c2d57f00_0 .net "readRegister1", 4 0, L_000001a9c2d5d350;  alias, 1 drivers
v000001a9c2d57dc0_0 .net "readRegister2", 4 0, L_000001a9c2e30770;  alias, 1 drivers
v000001a9c2d576e0 .array "registers", 31 0, 31 0;
v000001a9c2d580e0_0 .net "rst", 0 0, v000001a9c2d5ebb0_0;  alias, 1 drivers
v000001a9c2d58680_0 .net "we", 0 0, v000001a9c2d21d20_0;  alias, 1 drivers
v000001a9c2d57780_0 .net "writeData", 31 0, L_000001a9c2e43410;  alias, 1 drivers
v000001a9c2d585e0_0 .net "writeRegister", 4 0, L_000001a9c2e310d0;  alias, 1 drivers
E_000001a9c2d2c670/0 .event negedge, v000001a9c2d22c20_0;
E_000001a9c2d2c670/1 .event posedge, v000001a9c2d58040_0;
E_000001a9c2d2c670 .event/or E_000001a9c2d2c670/0, E_000001a9c2d2c670/1;
L_000001a9c2e30db0 .array/port v000001a9c2d576e0, L_000001a9c2e303b0;
L_000001a9c2e303b0 .concat [ 5 2 0 0], L_000001a9c2d5d350, L_000001a9c2de3de0;
L_000001a9c2e31490 .array/port v000001a9c2d576e0, L_000001a9c2e30450;
L_000001a9c2e30450 .concat [ 5 2 0 0], L_000001a9c2e30770, L_000001a9c2de3e28;
S_000001a9c2cc1390 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001a9c2da6b50;
 .timescale 0 0;
v000001a9c2d22a40_0 .var/i "i", 31 0;
S_000001a9c2cc1520 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001a9c2cc3560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001a9c2d2b7f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001a9c2de3370 .functor NOT 1, v000001a9c2d23440_0, C4<0>, C4<0>, C4<0>;
v000001a9c2d58d60_0 .net *"_ivl_0", 0 0, L_000001a9c2de3370;  1 drivers
v000001a9c2d57960_0 .net "in1", 4 0, L_000001a9c2e30770;  alias, 1 drivers
v000001a9c2d58540_0 .net "in2", 4 0, L_000001a9c2d5df30;  alias, 1 drivers
v000001a9c2d58a40_0 .net "out", 4 0, L_000001a9c2e310d0;  alias, 1 drivers
v000001a9c2d57e60_0 .net "s", 0 0, v000001a9c2d23440_0;  alias, 1 drivers
L_000001a9c2e310d0 .functor MUXZ 5, L_000001a9c2d5df30, L_000001a9c2e30770, L_000001a9c2de3370, C4<>;
S_000001a9c2cab120 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001a9c2cc3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001a9c2d2c630 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001a9c2de2960 .functor NOT 1, v000001a9c2d22360_0, C4<0>, C4<0>, C4<0>;
v000001a9c2d58c20_0 .net *"_ivl_0", 0 0, L_000001a9c2de2960;  1 drivers
v000001a9c2d58860_0 .net "in1", 31 0, v000001a9c2d57460_0;  alias, 1 drivers
v000001a9c2d58b80_0 .net "in2", 31 0, v000001a9c2d570a0_0;  alias, 1 drivers
v000001a9c2d58720_0 .net "out", 31 0, L_000001a9c2e43410;  alias, 1 drivers
v000001a9c2d57820_0 .net "s", 0 0, v000001a9c2d22360_0;  alias, 1 drivers
L_000001a9c2e43410 .functor MUXZ 32, v000001a9c2d570a0_0, v000001a9c2d57460_0, L_000001a9c2de2960, C4<>;
S_000001a9c2cab2b0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001a9c2cc3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001a9c2cee950 .param/l "ADD" 0 9 12, C4<0000>;
P_000001a9c2cee988 .param/l "AND" 0 9 12, C4<0010>;
P_000001a9c2cee9c0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001a9c2cee9f8 .param/l "OR" 0 9 12, C4<0011>;
P_000001a9c2ceea30 .param/l "SGT" 0 9 12, C4<0111>;
P_000001a9c2ceea68 .param/l "SLL" 0 9 12, C4<1000>;
P_000001a9c2ceeaa0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001a9c2ceead8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001a9c2ceeb10 .param/l "SUB" 0 9 12, C4<0001>;
P_000001a9c2ceeb48 .param/l "XOR" 0 9 12, C4<0100>;
P_000001a9c2ceeb80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001a9c2ceebb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001a9c2de42a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9c2d58900_0 .net/2u *"_ivl_0", 31 0, L_000001a9c2de42a8;  1 drivers
v000001a9c2d58220_0 .net "opSel", 3 0, v000001a9c2d21aa0_0;  alias, 1 drivers
v000001a9c2d58ae0_0 .net "operand1", 31 0, L_000001a9c2e432d0;  alias, 1 drivers
v000001a9c2d575a0_0 .net "operand2", 31 0, L_000001a9c2e43550;  alias, 1 drivers
v000001a9c2d57460_0 .var "result", 31 0;
v000001a9c2d587c0_0 .net "zero", 0 0, L_000001a9c2e42010;  alias, 1 drivers
E_000001a9c2d2c1b0 .event anyedge, v000001a9c2d21aa0_0, v000001a9c2d58ae0_0, v000001a9c2d22180_0;
L_000001a9c2e42010 .cmp/eq 32, v000001a9c2d57460_0, L_000001a9c2de42a8;
S_000001a9c2ceec00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001a9c2cc3560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001a9c2de1660 .param/l "RType" 0 4 2, C4<000000>;
P_000001a9c2de1698 .param/l "add" 0 4 5, C4<100000>;
P_000001a9c2de16d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001a9c2de1708 .param/l "addu" 0 4 5, C4<100001>;
P_000001a9c2de1740 .param/l "and_" 0 4 5, C4<100100>;
P_000001a9c2de1778 .param/l "andi" 0 4 8, C4<001100>;
P_000001a9c2de17b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001a9c2de17e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001a9c2de1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a9c2de1858 .param/l "j" 0 4 12, C4<000010>;
P_000001a9c2de1890 .param/l "jal" 0 4 12, C4<000011>;
P_000001a9c2de18c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001a9c2de1900 .param/l "lw" 0 4 8, C4<100011>;
P_000001a9c2de1938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a9c2de1970 .param/l "or_" 0 4 5, C4<100101>;
P_000001a9c2de19a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001a9c2de19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a9c2de1a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001a9c2de1a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001a9c2de1a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001a9c2de1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001a9c2de1af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001a9c2de1b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001a9c2de1b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001a9c2de1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a9c2de1bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001a9c2d58cc0_0 .var "PCsrc", 0 0;
v000001a9c2d582c0_0 .net "funct", 5 0, L_000001a9c2e30810;  alias, 1 drivers
v000001a9c2d58360_0 .net "opcode", 5 0, L_000001a9c2d5dad0;  alias, 1 drivers
v000001a9c2d57d20_0 .net "operand1", 31 0, L_000001a9c2de33e0;  alias, 1 drivers
v000001a9c2d58400_0 .net "operand2", 31 0, L_000001a9c2e43550;  alias, 1 drivers
v000001a9c2d57640_0 .net "rst", 0 0, v000001a9c2d5ebb0_0;  alias, 1 drivers
E_000001a9c2d2bcf0/0 .event anyedge, v000001a9c2d22c20_0, v000001a9c2d22b80_0, v000001a9c2d589a0_0, v000001a9c2d22180_0;
E_000001a9c2d2bcf0/1 .event anyedge, v000001a9c2d234e0_0;
E_000001a9c2d2bcf0 .event/or E_000001a9c2d2bcf0/0, E_000001a9c2d2bcf0/1;
S_000001a9c2de1c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001a9c2cc3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001a9c2d571e0 .array "DataMem", 0 1023, 31 0;
v000001a9c2d56ec0_0 .net "address", 31 0, v000001a9c2d57460_0;  alias, 1 drivers
v000001a9c2d57000_0 .net "clock", 0 0, L_000001a9c2de31b0;  1 drivers
v000001a9c2d57aa0_0 .net "data", 31 0, L_000001a9c2de3450;  alias, 1 drivers
v000001a9c2d584a0_0 .var/i "i", 31 0;
v000001a9c2d570a0_0 .var "q", 31 0;
v000001a9c2d57140_0 .net "rden", 0 0, v000001a9c2d22ae0_0;  alias, 1 drivers
v000001a9c2d57280_0 .net "wren", 0 0, v000001a9c2d21c80_0;  alias, 1 drivers
E_000001a9c2d2bbf0 .event posedge, v000001a9c2d57000_0;
S_000001a9c2de1db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001a9c2cc3560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001a9c2d2c370 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001a9c2d57320_0 .net "PCin", 31 0, L_000001a9c2e30b30;  alias, 1 drivers
v000001a9c2d578c0_0 .var "PCout", 31 0;
v000001a9c2d57a00_0 .net "clk", 0 0, L_000001a9c2de2ea0;  alias, 1 drivers
v000001a9c2d57b40_0 .net "rst", 0 0, v000001a9c2d5ebb0_0;  alias, 1 drivers
    .scope S_000001a9c2ceec00;
T_0 ;
    %wait E_000001a9c2d2bcf0;
    %load/vec4 v000001a9c2d57640_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a9c2d58cc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a9c2d58360_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001a9c2d57d20_0;
    %load/vec4 v000001a9c2d58400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001a9c2d58360_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001a9c2d57d20_0;
    %load/vec4 v000001a9c2d58400_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001a9c2d58360_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001a9c2d58360_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001a9c2d58360_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001a9c2d582c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001a9c2d58cc0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001a9c2de1db0;
T_1 ;
    %wait E_000001a9c2d2c670;
    %load/vec4 v000001a9c2d57b40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001a9c2d578c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a9c2d57320_0;
    %assign/vec4 v000001a9c2d578c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a9c2d56ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a9c2d224a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001a9c2d224a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a9c2d224a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d229a0, 0, 4;
    %load/vec4 v000001a9c2d224a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a9c2d224a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d229a0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d229a0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d229a0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d229a0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d229a0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d229a0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d229a0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d229a0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d229a0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d229a0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d229a0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d229a0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d229a0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d229a0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d229a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d229a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d229a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d229a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d229a0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001a9c2da69c0;
T_3 ;
    %wait E_000001a9c2d2beb0;
    %load/vec4 v000001a9c2d22c20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001a9c2d21f00_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001a9c2d21aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a9c2d21be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a9c2d21d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a9c2d21c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a9c2d22360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a9c2d22ae0_0, 0;
    %assign/vec4 v000001a9c2d23440_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001a9c2d21f00_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001a9c2d21aa0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001a9c2d21be0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a9c2d21d20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a9c2d21c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a9c2d22360_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a9c2d22ae0_0, 0, 1;
    %store/vec4 v000001a9c2d23440_0, 0, 1;
    %load/vec4 v000001a9c2d22b80_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d21f00_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d23440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d21d20_0, 0;
    %load/vec4 v000001a9c2d234e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a9c2d21aa0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a9c2d21aa0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a9c2d21aa0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a9c2d21aa0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a9c2d21aa0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a9c2d21aa0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a9c2d21aa0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001a9c2d21aa0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a9c2d21aa0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001a9c2d21aa0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d21be0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001a9c2d21aa0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d21be0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001a9c2d21aa0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a9c2d21aa0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d21d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d23440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d21be0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d21d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a9c2d23440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d21be0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a9c2d21aa0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d21d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d21be0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a9c2d21aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d21d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d21be0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a9c2d21aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d21d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d21be0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a9c2d21aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d21d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d21be0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d22ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d21d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d21be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d22360_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d21c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a9c2d21be0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a9c2d21aa0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a9c2d21aa0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001a9c2da6b50;
T_4 ;
    %wait E_000001a9c2d2c670;
    %fork t_1, S_000001a9c2cc1390;
    %jmp t_0;
    .scope S_000001a9c2cc1390;
t_1 ;
    %load/vec4 v000001a9c2d580e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a9c2d22a40_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001a9c2d22a40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a9c2d22a40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d576e0, 0, 4;
    %load/vec4 v000001a9c2d22a40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a9c2d22a40_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a9c2d58680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001a9c2d57780_0;
    %load/vec4 v000001a9c2d585e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d576e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d576e0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001a9c2da6b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a9c2da6b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a9c2d56f60_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001a9c2d56f60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001a9c2d56f60_0;
    %ix/getv/s 4, v000001a9c2d56f60_0;
    %load/vec4a v000001a9c2d576e0, 4;
    %ix/getv/s 4, v000001a9c2d56f60_0;
    %load/vec4a v000001a9c2d576e0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001a9c2d56f60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a9c2d56f60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001a9c2cab2b0;
T_6 ;
    %wait E_000001a9c2d2c1b0;
    %load/vec4 v000001a9c2d58220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001a9c2d57460_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001a9c2d58ae0_0;
    %load/vec4 v000001a9c2d575a0_0;
    %add;
    %assign/vec4 v000001a9c2d57460_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001a9c2d58ae0_0;
    %load/vec4 v000001a9c2d575a0_0;
    %sub;
    %assign/vec4 v000001a9c2d57460_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001a9c2d58ae0_0;
    %load/vec4 v000001a9c2d575a0_0;
    %and;
    %assign/vec4 v000001a9c2d57460_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001a9c2d58ae0_0;
    %load/vec4 v000001a9c2d575a0_0;
    %or;
    %assign/vec4 v000001a9c2d57460_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001a9c2d58ae0_0;
    %load/vec4 v000001a9c2d575a0_0;
    %xor;
    %assign/vec4 v000001a9c2d57460_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001a9c2d58ae0_0;
    %load/vec4 v000001a9c2d575a0_0;
    %or;
    %inv;
    %assign/vec4 v000001a9c2d57460_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001a9c2d58ae0_0;
    %load/vec4 v000001a9c2d575a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001a9c2d57460_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001a9c2d575a0_0;
    %load/vec4 v000001a9c2d58ae0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001a9c2d57460_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001a9c2d58ae0_0;
    %ix/getv 4, v000001a9c2d575a0_0;
    %shiftl 4;
    %assign/vec4 v000001a9c2d57460_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001a9c2d58ae0_0;
    %ix/getv 4, v000001a9c2d575a0_0;
    %shiftr 4;
    %assign/vec4 v000001a9c2d57460_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001a9c2de1c20;
T_7 ;
    %wait E_000001a9c2d2bbf0;
    %load/vec4 v000001a9c2d57140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001a9c2d56ec0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001a9c2d571e0, 4;
    %assign/vec4 v000001a9c2d570a0_0, 0;
T_7.0 ;
    %load/vec4 v000001a9c2d57280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001a9c2d57aa0_0;
    %ix/getv 3, v000001a9c2d56ec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d571e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001a9c2de1c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a9c2d584a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001a9c2d584a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a9c2d584a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d571e0, 0, 4;
    %load/vec4 v000001a9c2d584a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a9c2d584a0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a9c2d571e0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001a9c2de1c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a9c2d584a0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001a9c2d584a0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001a9c2d584a0_0;
    %load/vec4a v000001a9c2d571e0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001a9c2d584a0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001a9c2d584a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a9c2d584a0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001a9c2cc3560;
T_10 ;
    %wait E_000001a9c2d2c670;
    %load/vec4 v000001a9c2d5d990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a9c2d5d670_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001a9c2d5d670_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001a9c2d5d670_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001a9c2d18500;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a9c2d5da30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a9c2d5ebb0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001a9c2d18500;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001a9c2d5da30_0;
    %inv;
    %assign/vec4 v000001a9c2d5da30_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001a9c2d18500;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a9c2d5ebb0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a9c2d5ebb0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001a9c2d5dfd0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
