vendor_name = ModelSim
source_file = 1, J:/ROM/rom_128x8_sync.vhd
source_file = 1, J:/7segmentos/seven_segments.vhd
source_file = 1, J:/prueba_ROM_7SEG/ROM_test.vhd
source_file = 1, J:/prueba_ROM_7SEG/Waveform.vwf
source_file = 1, J:/prueba_ROM_7SEG/db/ROM_test.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = ROM_test
instance = comp, \hex0[7]~output , hex0[7]~output, ROM_test, 1
instance = comp, \hex0[6]~output , hex0[6]~output, ROM_test, 1
instance = comp, \hex0[5]~output , hex0[5]~output, ROM_test, 1
instance = comp, \hex0[4]~output , hex0[4]~output, ROM_test, 1
instance = comp, \hex0[3]~output , hex0[3]~output, ROM_test, 1
instance = comp, \hex0[2]~output , hex0[2]~output, ROM_test, 1
instance = comp, \hex0[1]~output , hex0[1]~output, ROM_test, 1
instance = comp, \hex0[0]~output , hex0[0]~output, ROM_test, 1
instance = comp, \hex1[7]~output , hex1[7]~output, ROM_test, 1
instance = comp, \hex1[6]~output , hex1[6]~output, ROM_test, 1
instance = comp, \hex1[5]~output , hex1[5]~output, ROM_test, 1
instance = comp, \hex1[4]~output , hex1[4]~output, ROM_test, 1
instance = comp, \hex1[3]~output , hex1[3]~output, ROM_test, 1
instance = comp, \hex1[2]~output , hex1[2]~output, ROM_test, 1
instance = comp, \hex1[1]~output , hex1[1]~output, ROM_test, 1
instance = comp, \hex1[0]~output , hex1[0]~output, ROM_test, 1
instance = comp, \clock~input , clock~input, ROM_test, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, ROM_test, 1
instance = comp, \address[0]~input , address[0]~input, ROM_test, 1
instance = comp, \address[2]~input , address[2]~input, ROM_test, 1
instance = comp, \address[3]~input , address[3]~input, ROM_test, 1
instance = comp, \address[5]~input , address[5]~input, ROM_test, 1
instance = comp, \address[4]~input , address[4]~input, ROM_test, 1
instance = comp, \address[6]~input , address[6]~input, ROM_test, 1
instance = comp, \rom|Mux2~2 , rom|Mux2~2, ROM_test, 1
instance = comp, \rom|Mux5~0 , rom|Mux5~0, ROM_test, 1
instance = comp, \address[7]~input , address[7]~input, ROM_test, 1
instance = comp, \rom|data_out[2] , rom|data_out[2], ROM_test, 1
instance = comp, \address[1]~input , address[1]~input, ROM_test, 1
instance = comp, \rom|Mux5~1 , rom|Mux5~1, ROM_test, 1
instance = comp, \rom|Mux4~0 , rom|Mux4~0, ROM_test, 1
instance = comp, \rom|data_out[3] , rom|data_out[3], ROM_test, 1
instance = comp, \rom|Mux6~2 , rom|Mux6~2, ROM_test, 1
instance = comp, \rom|Mux6~3 , rom|Mux6~3, ROM_test, 1
instance = comp, \rom|data_out[1] , rom|data_out[1], ROM_test, 1
instance = comp, \S0|Mux6~0 , S0|Mux6~0, ROM_test, 1
instance = comp, \S0|Mux5~0 , S0|Mux5~0, ROM_test, 1
instance = comp, \S0|Mux4~0 , S0|Mux4~0, ROM_test, 1
instance = comp, \S0|Mux3~0 , S0|Mux3~0, ROM_test, 1
instance = comp, \S0|Mux2~0 , S0|Mux2~0, ROM_test, 1
instance = comp, \S0|Mux1~0 , S0|Mux1~0, ROM_test, 1
instance = comp, \rom|Mux2~3 , rom|Mux2~3, ROM_test, 1
instance = comp, \rom|Mux2~4 , rom|Mux2~4, ROM_test, 1
instance = comp, \rom|data_out[5] , rom|data_out[5], ROM_test, 1
instance = comp, \rom|Mux1~0 , rom|Mux1~0, ROM_test, 1
instance = comp, \rom|data_out[6] , rom|data_out[6], ROM_test, 1
instance = comp, \rom|data_out[7] , rom|data_out[7], ROM_test, 1
instance = comp, \rom|Mux3~0 , rom|Mux3~0, ROM_test, 1
instance = comp, \rom|data_out[4] , rom|data_out[4], ROM_test, 1
instance = comp, \S1|Mux6~0 , S1|Mux6~0, ROM_test, 1
instance = comp, \S1|Mux5~0 , S1|Mux5~0, ROM_test, 1
instance = comp, \S1|Mux4~0 , S1|Mux4~0, ROM_test, 1
instance = comp, \S1|Mux3~0 , S1|Mux3~0, ROM_test, 1
instance = comp, \S1|Mux2~0 , S1|Mux2~0, ROM_test, 1
instance = comp, \S1|Mux1~0 , S1|Mux1~0, ROM_test, 1
instance = comp, \S1|Mux0~0 , S1|Mux0~0, ROM_test, 1
