
\begin {itemize}
    \item [] {\bf \Large    Presentations }  \vspace{-1.5em}
    \item []  {\bf \hrulefill } \mdseries \normalsize 
    \begin {itemize}
        \item []   
        \begin {itemize}
            \item [-] ``CORDIC-SNN: On-FPGA STDP Learning and
            Izhikevich Neuron Model."
            \item [] Paper presented at 2020 International Symposium on Circuits and Systems, Online Presentation.
        \end {itemize}
         \item []   
            \begin {itemize}
                \item [-] ``Time step impact on performance and accuracy of
     izhikevich neuron: Software simulation and hardware implementation"
                \item [] Paper presented at 2020 International Symposium on Circuits and Systems, Online Presentation.
            \end {itemize}
        %---------------------
          \item []   
                \begin {itemize}
                    \item [-] FPGA Implementation of Spiking Neural Networks and its application to signal processing
                    \item []  Presented at a IEEE research presentation event, University of Windsor, Canada.
                \end {itemize}
           %---------------------
          \item []   
                \begin {itemize}
                    \item [-] An Integrated Astrocyte-Adaptive Exponential (AAdEx) Neuron And Circuit Implementation.
                    \item []  Paper presented at the 2016 24th Iranian Conference on Electrical Engineering (ICEE), University of Shiraz, Iran
                \end {itemize}
        
    \end {itemize}
    
\end {itemize}


%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}  ``CORDIC-SNN: On-FPGA STDP Learning and
%Izhikevich Neuron Model." \\ Paper presented at 2020 International Symposium on Circuits and Systems, Online Presentation.\end{minipage} \\ [0.2cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}
% ``Time step impact on performance and accuracy of
%izhikevich neuron: Software simulation and hardware implementation"\\ Paper presented at 2020 International Symposium on Circuits and Systems, Online Presentation.\end{minipage} \\[0.2cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}
% ``FPGA Implementation of
%Spiking Neural Networks"\\ Presented at a IEEE research presentation event, University of Windsor, Canada.\end{minipage} \\[0.2cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}
% ``An Integrated Astrocyte-Adaptive Exponential (AAdEx) Neuron And Circuit Implementation."  Paper presented at the 2016 24th Iranian Conference on Electrical Engineering (ICEE), University of Shiraz, Iran\end{minipage}
