# FPGA-GSTL
These are codes that I've written in my first internship (ITU GSTL) in VHDL. I've shared the source files, couldn't share it with tcl files to initialize project properly due to my lack of knowledge in tcl script.  

-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
Project 1:  
  
· Half Adder  
· Full Adder  
· N-BIT RC Adder  
  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------      
Project 2:    
  
· N-BIT Subtractor Using RC Adder  
· Logical Shifter   
· Arithmetic Logic Unit (with respect to the table below)  

![image](https://user-images.githubusercontent.com/81713653/153498133-18b7c2c2-b430-46e4-aa7b-84bf4666429e.png)      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
    
Project 3:
  
· 0-255 Up-Down-Counter Design Using RC Adder - State Machines  
  
   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
   
Project 4:  
· Design of the State Machine (with respect to the picture below)   
· Pattern Recognition (1101011) and Serial to Parallel Design.  
  
![image](https://user-images.githubusercontent.com/81713653/153498987-c2ebc851-5387-4f52-825e-ed35c9d7b4ec.png)  
  
  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
    
Project 5:  
· Traffic Lamp (with respect to the picture below)  
· Vending Machine Design That Sells Water for 1 TL (Inputs are 1 TL, 0.5 TL, 0.25 TL) (Design that doesnt give change and the one that gives change)  
  
![image](https://user-images.githubusercontent.com/81713653/153499234-7582f8a1-6749-45dc-ab70-a4fbd5c28281.png)  
  
  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
    
Project 6:  
   
· Frequency Divider  
· Pulse Width Modulation  
· Modul Design (Parallel to Serial Converter with adding a even parity bit to the LSB) (Picture below)  
  
![image](https://user-images.githubusercontent.com/81713653/153500274-d0374b3e-88bd-434d-9dbd-22e146ff311d.png)
  
  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
    
Project 7:  
  
· 8 bit Multiplier (Module Picture and Architecture is shown below)
  
![image](https://user-images.githubusercontent.com/81713653/153500510-993df35c-c404-4dd1-a942-3572650124fa.png)  
  
![image](https://user-images.githubusercontent.com/81713653/153500545-34d35edd-0349-414d-bf0f-b789dc08a160.png)
  
  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
    
Project 8:  
  
· Greatest Common Divisor (Module Picture and Architecture is shown below)  
  
![image](https://user-images.githubusercontent.com/81713653/153500806-37125710-3bba-4065-8179-2eeb69064948.png)  
  
![image](https://user-images.githubusercontent.com/81713653/153500835-895d5cf3-0b47-4f09-9eab-610ebd6e0cfc.png)  
  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
  
Project 9:  
  
· Custom IP (SoC) Design - UART using MicroBlaze (Vitis Platform for C Codes)  
  
  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
    
 Project 10:
   
· Custom IP (SoC) Design - Adder (Vitis Platform for C Codes)  
  
  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------    
    
 Project 11:
  
· Custom IP (SoC) Design - Image Processing (Verification with MATLAB)
 
 
  



