<html>

	<head>
		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
		<title></title>
	</head>

	<body bgcolor="white">
		<table width="600" cellpadding="10">
			<td valign="top" width="380">Finite state machines are one of the common types of logic designed using Verilog. There are several ways to represent them:
				<p></p>
				<dl>
					<dd>1. Implicit
					<dd>2. Explicit
				</dl>
				State machines always have inputs, a <a href="javascript:parent.goGlossHash('#statevar')"><font color="#B22222">state variable</font></a> or set of variables (sometimes called a state vector), and a clock. The clock does not have to be periodic, but there must be some strobe signal which indicates when the state transition decision should be made.</td>
			<td valign="top" width="220"><img src="images/v0709g1.gif" height="226" width="221"></td>
		</table>
		</FONT>
	</body>

</html>