// Seed: 909372403
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input tri0 id_2,
    output tri0 id_3
    , id_17,
    input tri0 id_4,
    input wor id_5,
    output wand id_6,
    output wire id_7,
    input tri id_8,
    output wor id_9,
    input tri1 id_10,
    input supply0 id_11,
    output tri0 id_12,
    input tri0 id_13,
    input wand id_14,
    output tri1 id_15
);
  assign id_12 = id_0;
  module_0(
      id_17, id_17, id_17, id_17
  );
  assign id_6 = 1'b0;
  assign id_7 = 1;
endmodule
