Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Mar 13 15:55:59 2025
| Host         : sj-Inspiron-13-5310 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  355         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (355)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (517)
5. checking no_input_delay (2)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (355)
--------------------------
 There are 355 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (517)
--------------------------------------------------
 There are 517 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  501          inf        0.000                      0                  501           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           501 Endpoints
Min Delay           501 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p2s1/data_out_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            real_data_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.196ns  (logic 2.792ns (66.539%)  route 1.404ns (33.461%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE                         0.000     0.000 r  p2s1/data_out_reg[14]/C
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.308     0.308 r  p2s1/data_out_reg[14]/Q
                         net (fo=1, routed)           1.404     1.712    real_data_o_OBUF[14]
    P20                  OBUF (Prop_obuf_I_O)         2.484     4.196 r  real_data_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.196    real_data_o[14]
    P20                                                               r  real_data_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2s1/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            real_data_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.167ns  (logic 2.753ns (66.054%)  route 1.415ns (33.946%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE                         0.000     0.000 r  p2s1/data_out_reg[12]/C
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  p2s1/data_out_reg[12]/Q
                         net (fo=1, routed)           1.415     1.684    real_data_o_OBUF[12]
    M22                  OBUF (Prop_obuf_I_O)         2.484     4.167 r  real_data_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.167    real_data_o[12]
    M22                                                               r  real_data_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2s1/data_out_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            real_data_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.159ns  (logic 2.750ns (66.119%)  route 1.409ns (33.881%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE                         0.000     0.000 r  p2s1/data_out_reg[15]/C
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  p2s1/data_out_reg[15]/Q
                         net (fo=1, routed)           1.409     1.678    real_data_o_OBUF[15]
    P19                  OBUF (Prop_obuf_I_O)         2.481     4.159 r  real_data_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.159    real_data_o[15]
    P19                                                               r  real_data_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2s1/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            real_data_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.152ns  (logic 2.746ns (66.140%)  route 1.406ns (33.860%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE                         0.000     0.000 r  p2s1/data_out_reg[11]/C
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  p2s1/data_out_reg[11]/Q
                         net (fo=1, routed)           1.406     1.675    real_data_o_OBUF[11]
    N23                  OBUF (Prop_obuf_I_O)         2.477     4.152 r  real_data_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.152    real_data_o[11]
    N23                                                               r  real_data_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2s2/data_out_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            img_data_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.152ns  (logic 2.730ns (65.754%)  route 1.422ns (34.246%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE                         0.000     0.000 r  p2s2/data_out_reg[15]/C
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  p2s2/data_out_reg[15]/Q
                         net (fo=1, routed)           1.422     1.691    img_data_o_OBUF[15]
    T23                  OBUF (Prop_obuf_I_O)         2.461     4.152 r  img_data_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.152    img_data_o[15]
    T23                                                               r  img_data_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2s2/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            img_data_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.144ns  (logic 2.703ns (65.220%)  route 1.441ns (34.780%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE                         0.000     0.000 r  p2s2/data_out_reg[0]/C
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  p2s2/data_out_reg[0]/Q
                         net (fo=1, routed)           1.441     1.710    img_data_o_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         2.434     4.144 r  img_data_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.144    img_data_o[0]
    U16                                                               r  img_data_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2s2/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            img_data_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.140ns  (logic 2.716ns (65.600%)  route 1.424ns (34.400%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE                         0.000     0.000 r  p2s2/data_out_reg[12]/C
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  p2s2/data_out_reg[12]/Q
                         net (fo=1, routed)           1.424     1.693    img_data_o_OBUF[12]
    T18                  OBUF (Prop_obuf_I_O)         2.447     4.140 r  img_data_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.140    img_data_o[12]
    T18                                                               r  img_data_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2s1/data_out_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            real_data_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.136ns  (logic 2.745ns (66.384%)  route 1.390ns (33.616%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE                         0.000     0.000 r  p2s1/data_out_reg[13]/C
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  p2s1/data_out_reg[13]/Q
                         net (fo=1, routed)           1.390     1.659    real_data_o_OBUF[13]
    M21                  OBUF (Prop_obuf_I_O)         2.476     4.136 r  real_data_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.136    real_data_o[13]
    M21                                                               r  real_data_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2s1/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            real_data_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.134ns  (logic 2.752ns (66.576%)  route 1.382ns (33.424%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE                         0.000     0.000 r  p2s1/data_out_reg[10]/C
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  p2s1/data_out_reg[10]/Q
                         net (fo=1, routed)           1.382     1.651    real_data_o_OBUF[10]
    N21                  OBUF (Prop_obuf_I_O)         2.483     4.134 r  real_data_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.134    real_data_o[10]
    N21                                                               r  real_data_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2s2/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            img_data_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.129ns  (logic 2.715ns (65.749%)  route 1.414ns (34.251%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE                         0.000     0.000 r  p2s2/data_out_reg[2]/C
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  p2s2/data_out_reg[2]/Q
                         net (fo=1, routed)           1.414     1.683    img_data_o_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         2.446     4.129 r  img_data_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.129    img_data_o[2]
    R18                                                               r  img_data_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fftp/stage4_real_2/out1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fftp/real_out_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.156ns  (logic 0.100ns (63.987%)  route 0.056ns (36.013%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE                         0.000     0.000 r  fftp/stage4_real_2/out1_reg[3]/C
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  fftp/stage4_real_2/out1_reg[3]/Q
                         net (fo=1, routed)           0.056     0.156    fftp/stage4_real_2_n_13
    SLICE_X6Y19          FDRE                                         r  fftp/real_out_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fftp/real_out_reg[5][13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p2s1/data_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.184ns  (logic 0.128ns (69.717%)  route 0.056ns (30.283%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE                         0.000     0.000 r  fftp/real_out_reg[5][13]/C
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  fftp/real_out_reg[5][13]/Q
                         net (fo=1, routed)           0.056     0.156    p2s1/data_out_reg[15]_1[12]
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.028     0.184 r  p2s1/data_out[13]_i_1/O
                         net (fo=1, routed)           0.000     0.184    p2s1/data_out[13]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  p2s1/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fftp/real_out_reg[7][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p2s1/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.184ns  (logic 0.128ns (69.411%)  route 0.056ns (30.589%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE                         0.000     0.000 r  fftp/real_out_reg[7][0]/C
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  fftp/real_out_reg[7][0]/Q
                         net (fo=1, routed)           0.056     0.156    fftp/real_out_reg[7][0]
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.028     0.184 r  fftp/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.184    p2s1/D[0]
    SLICE_X4Y20          FDRE                                         r  p2s1/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fftp/stage4_real_4/out1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fftp/real_out_reg[3][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.189ns  (logic 0.091ns (48.036%)  route 0.098ns (51.964%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  fftp/stage4_real_4/out1_reg[12]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  fftp/stage4_real_4/out1_reg[12]/Q
                         net (fo=1, routed)           0.098     0.189    fftp/stage4_real_4_n_19
    SLICE_X4Y23          FDRE                                         r  fftp/real_out_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fftp/stage4_imag_4/out1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fftp/img_out_reg[3][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.091ns (47.801%)  route 0.099ns (52.199%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE                         0.000     0.000 r  fftp/stage4_imag_4/out1_reg[4]/C
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.091     0.091 r  fftp/stage4_imag_4/out1_reg[4]/Q
                         net (fo=1, routed)           0.099     0.190    fftp/stage4_imag_4_n_27
    SLICE_X5Y6           FDRE                                         r  fftp/img_out_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fftp/stage4_imag_4/out1_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fftp/img_out_reg[3][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.100ns (50.816%)  route 0.097ns (49.184%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE                         0.000     0.000 r  fftp/stage4_imag_4/out1_reg[14]/C
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  fftp/stage4_imag_4/out1_reg[14]/Q
                         net (fo=1, routed)           0.097     0.197    fftp/stage4_imag_4_n_17
    SLICE_X5Y10          FDRE                                         r  fftp/img_out_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fftp/stage4_real_2/out1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fftp/real_out_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.100ns (50.816%)  route 0.097ns (49.184%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE                         0.000     0.000 r  fftp/stage4_real_2/out1_reg[2]/C
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  fftp/stage4_real_2/out1_reg[2]/Q
                         net (fo=1, routed)           0.097     0.197    fftp/stage4_real_2_n_14
    SLICE_X5Y19          FDRE                                         r  fftp/real_out_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fftp/stage4_imag_4/out2_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fftp/img_out_reg[7][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE                         0.000     0.000 r  fftp/stage4_imag_4/out2_reg[7]/C
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  fftp/stage4_imag_4/out2_reg[7]/Q
                         net (fo=1, routed)           0.099     0.199    fftp/stage4_imag_4_n_9
    SLICE_X4Y7           FDRE                                         r  fftp/img_out_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fftp/stage4_real_2/out2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fftp/real_out_reg[5][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE                         0.000     0.000 r  fftp/stage4_real_2/out2_reg[5]/C
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  fftp/stage4_real_2/out2_reg[5]/Q
                         net (fo=1, routed)           0.099     0.199    fftp/stage4_real_2_n_26
    SLICE_X4Y22          FDRE                                         r  fftp/real_out_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fftp/stage4_imag_2/out1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fftp/img_out_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.100ns (49.991%)  route 0.100ns (50.009%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE                         0.000     0.000 r  fftp/stage4_imag_2/out1_reg[4]/C
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  fftp/stage4_imag_2/out1_reg[4]/Q
                         net (fo=1, routed)           0.100     0.200    fftp/stage4_imag_2_n_27
    SLICE_X5Y6           FDRE                                         r  fftp/img_out_reg[1][4]/D
  -------------------------------------------------------------------    -------------------





