\doxysection{GPIOx\+\_\+\+Typedef Struct Reference}
\hypertarget{struct_g_p_i_ox___typedef}{}\label{struct_g_p_i_ox___typedef}\index{GPIOx\_Typedef@{GPIOx\_Typedef}}


GPIO port register map structure.  




{\ttfamily \#include $<$gpio\+\_\+reg.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___typedef_a15a61b51bcc485c805b4e549827a4506}{MODER}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___typedef_ab3baf26d204736b654cee8de467165cf}{OTYPER}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___typedef_a0aa6efaf408e109eca499c9f6b4b22b9}{OSPEEDR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___typedef_a695d9fad25e3e6aa03340d0c87be1060}{PUPDR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___typedef_a257cc4d21387707849212c21389a58b0}{IDR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___typedef_a7449495a3b1df57d4cd7cddf5843a8d7}{ODR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___typedef_a47be4fe7be8bc014dc740f417257358b}{BSRR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___typedef_a3f4905fd9be2af9f6d64ec288dd8f7fe}{LCKR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___typedef_acb16e5952e9343f915e85fc174101ceb}{AFRL}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___typedef_aa9911a1622a94b30a946d8151eb48814}{AFRH}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
GPIO port register map structure. 

\begin{DoxyNote}{Note}
Access via {\ttfamily GPIOx} pointers or macros such as {\ttfamily \doxylink{gpio__reg_8h_a00d2d6c40a947794f1c27e984b84f1db}{GPIO\+\_\+\+GET\+\_\+\+PORT(n)}}. 
\end{DoxyNote}


\label{doc-variable-members}
\Hypertarget{struct_g_p_i_ox___typedef_doc-variable-members}
\doxysubsection{Member Data Documentation}
\Hypertarget{struct_g_p_i_ox___typedef_aa9911a1622a94b30a946d8151eb48814}\index{GPIOx\_Typedef@{GPIOx\_Typedef}!AFRH@{AFRH}}
\index{AFRH@{AFRH}!GPIOx\_Typedef@{GPIOx\_Typedef}}
\doxysubsubsection{\texorpdfstring{AFRH}{AFRH}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___typedef_aa9911a1622a94b30a946d8151eb48814} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIOx\+\_\+\+Typedef\+::\+AFRH}

0x24\+: GPIO alternate function high register. \Hypertarget{struct_g_p_i_ox___typedef_acb16e5952e9343f915e85fc174101ceb}\index{GPIOx\_Typedef@{GPIOx\_Typedef}!AFRL@{AFRL}}
\index{AFRL@{AFRL}!GPIOx\_Typedef@{GPIOx\_Typedef}}
\doxysubsubsection{\texorpdfstring{AFRL}{AFRL}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___typedef_acb16e5952e9343f915e85fc174101ceb} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIOx\+\_\+\+Typedef\+::\+AFRL}

0x20\+: GPIO alternate function low register. \Hypertarget{struct_g_p_i_ox___typedef_a47be4fe7be8bc014dc740f417257358b}\index{GPIOx\_Typedef@{GPIOx\_Typedef}!BSRR@{BSRR}}
\index{BSRR@{BSRR}!GPIOx\_Typedef@{GPIOx\_Typedef}}
\doxysubsubsection{\texorpdfstring{BSRR}{BSRR}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___typedef_a47be4fe7be8bc014dc740f417257358b} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIOx\+\_\+\+Typedef\+::\+BSRR}

0x18\+: GPIO port bit set/reset register. \Hypertarget{struct_g_p_i_ox___typedef_a257cc4d21387707849212c21389a58b0}\index{GPIOx\_Typedef@{GPIOx\_Typedef}!IDR@{IDR}}
\index{IDR@{IDR}!GPIOx\_Typedef@{GPIOx\_Typedef}}
\doxysubsubsection{\texorpdfstring{IDR}{IDR}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___typedef_a257cc4d21387707849212c21389a58b0} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIOx\+\_\+\+Typedef\+::\+IDR}

0x10\+: GPIO port input data register. \Hypertarget{struct_g_p_i_ox___typedef_a3f4905fd9be2af9f6d64ec288dd8f7fe}\index{GPIOx\_Typedef@{GPIOx\_Typedef}!LCKR@{LCKR}}
\index{LCKR@{LCKR}!GPIOx\_Typedef@{GPIOx\_Typedef}}
\doxysubsubsection{\texorpdfstring{LCKR}{LCKR}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___typedef_a3f4905fd9be2af9f6d64ec288dd8f7fe} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIOx\+\_\+\+Typedef\+::\+LCKR}

0x1C\+: GPIO port configuration lock register. \Hypertarget{struct_g_p_i_ox___typedef_a15a61b51bcc485c805b4e549827a4506}\index{GPIOx\_Typedef@{GPIOx\_Typedef}!MODER@{MODER}}
\index{MODER@{MODER}!GPIOx\_Typedef@{GPIOx\_Typedef}}
\doxysubsubsection{\texorpdfstring{MODER}{MODER}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___typedef_a15a61b51bcc485c805b4e549827a4506} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIOx\+\_\+\+Typedef\+::\+MODER}

0x00\+: GPIO port mode register. \Hypertarget{struct_g_p_i_ox___typedef_a7449495a3b1df57d4cd7cddf5843a8d7}\index{GPIOx\_Typedef@{GPIOx\_Typedef}!ODR@{ODR}}
\index{ODR@{ODR}!GPIOx\_Typedef@{GPIOx\_Typedef}}
\doxysubsubsection{\texorpdfstring{ODR}{ODR}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___typedef_a7449495a3b1df57d4cd7cddf5843a8d7} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIOx\+\_\+\+Typedef\+::\+ODR}

0x14\+: GPIO port output data register. \Hypertarget{struct_g_p_i_ox___typedef_a0aa6efaf408e109eca499c9f6b4b22b9}\index{GPIOx\_Typedef@{GPIOx\_Typedef}!OSPEEDR@{OSPEEDR}}
\index{OSPEEDR@{OSPEEDR}!GPIOx\_Typedef@{GPIOx\_Typedef}}
\doxysubsubsection{\texorpdfstring{OSPEEDR}{OSPEEDR}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___typedef_a0aa6efaf408e109eca499c9f6b4b22b9} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIOx\+\_\+\+Typedef\+::\+OSPEEDR}

0x08\+: GPIO port output speed register. \Hypertarget{struct_g_p_i_ox___typedef_ab3baf26d204736b654cee8de467165cf}\index{GPIOx\_Typedef@{GPIOx\_Typedef}!OTYPER@{OTYPER}}
\index{OTYPER@{OTYPER}!GPIOx\_Typedef@{GPIOx\_Typedef}}
\doxysubsubsection{\texorpdfstring{OTYPER}{OTYPER}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___typedef_ab3baf26d204736b654cee8de467165cf} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIOx\+\_\+\+Typedef\+::\+OTYPER}

0x04\+: GPIO port output type register. \Hypertarget{struct_g_p_i_ox___typedef_a695d9fad25e3e6aa03340d0c87be1060}\index{GPIOx\_Typedef@{GPIOx\_Typedef}!PUPDR@{PUPDR}}
\index{PUPDR@{PUPDR}!GPIOx\_Typedef@{GPIOx\_Typedef}}
\doxysubsubsection{\texorpdfstring{PUPDR}{PUPDR}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___typedef_a695d9fad25e3e6aa03340d0c87be1060} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIOx\+\_\+\+Typedef\+::\+PUPDR}

0x0C\+: GPIO port pull-\/up/pull-\/down register. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/core/cortex-\/m4/\mbox{\hyperlink{gpio__reg_8h}{gpio\+\_\+reg.\+h}}\end{DoxyCompactItemize}
