{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1565649100409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1565649100422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 18:31:40 2019 " "Processing started: Mon Aug 12 18:31:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1565649100422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1565649100422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficSigKL -c TrafficSigKL " "Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficSigKL -c TrafficSigKL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1565649100423 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1565649101458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficsigkl.vhd 6 3 " "Found 6 design units, including 3 entities, in source file trafficsigkl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TrafficSigKL-bhv0 " "Found design unit 1: TrafficSigKL-bhv0" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565649114592 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 seven_seg1-bhv1 " "Found design unit 2: seven_seg1-bhv1" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565649114592 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 seven_seg2-bhv2 " "Found design unit 3: seven_seg2-bhv2" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 187 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565649114592 ""} { "Info" "ISGN_ENTITY_NAME" "1 TrafficSigKL " "Found entity 1: TrafficSigKL" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565649114592 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven_seg1 " "Found entity 2: seven_seg1" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565649114592 ""} { "Info" "ISGN_ENTITY_NAME" "3 seven_seg2 " "Found entity 3: seven_seg2" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565649114592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565649114592 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficSigKL " "Elaborating entity \"TrafficSigKL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1565649114733 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_en TrafficSigKL.vhd(74) " "VHDL Process Statement warning at TrafficSigKL.vhd(74): signal \"timer_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1565649114743 "|TrafficSigKL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg1 seven_seg1:u1 " "Elaborating entity \"seven_seg1\" for hierarchy \"seven_seg1:u1\"" {  } { { "TrafficSigKL.vhd" "u1" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565649114796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg2 seven_seg2:u2 " "Elaborating entity \"seven_seg2\" for hierarchy \"seven_seg2:u2\"" {  } { { "TrafficSigKL.vhd" "u2" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565649114814 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_seg2:u2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_seg2:u2\|Div0\"" {  } { { "TrafficSigKL.vhd" "Div0" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 192 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649115416 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_seg2:u3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_seg2:u3\|Div0\"" {  } { { "TrafficSigKL.vhd" "Div0" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 192 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649115416 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1565649115416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_seg2:u2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seven_seg2:u2\|lpm_divide:Div0\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 192 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649115573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_seg2:u2\|lpm_divide:Div0 " "Instantiated megafunction \"seven_seg2:u2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565649115574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565649115574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565649115574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565649115574 ""}  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 192 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565649115574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565649115651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565649115651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565649115691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565649115691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565649115730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565649115730 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "s_out\[1\] " "Inserted always-enabled tri-state buffer between \"s_out\[1\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649115962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "s_out\[0\] " "Inserted always-enabled tri-state buffer between \"s_out\[0\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649115962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outclk " "Inserted always-enabled tri-state buffer between \"outclk\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649115962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ew\[0\] " "Inserted always-enabled tri-state buffer between \"timer_ew\[0\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649115962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ew\[1\] " "Inserted always-enabled tri-state buffer between \"timer_ew\[1\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649115962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ew\[2\] " "Inserted always-enabled tri-state buffer between \"timer_ew\[2\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649115962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ew\[3\] " "Inserted always-enabled tri-state buffer between \"timer_ew\[3\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649115962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ew\[4\] " "Inserted always-enabled tri-state buffer between \"timer_ew\[4\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649115962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ew\[5\] " "Inserted always-enabled tri-state buffer between \"timer_ew\[5\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649115962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ew\[6\] " "Inserted always-enabled tri-state buffer between \"timer_ew\[6\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649115962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ns\[0\] " "Inserted always-enabled tri-state buffer between \"timer_ns\[0\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649115962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ns\[1\] " "Inserted always-enabled tri-state buffer between \"timer_ns\[1\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649115962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ns\[2\] " "Inserted always-enabled tri-state buffer between \"timer_ns\[2\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649115962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ns\[3\] " "Inserted always-enabled tri-state buffer between \"timer_ns\[3\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649115962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ns\[4\] " "Inserted always-enabled tri-state buffer between \"timer_ns\[4\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649115962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ns\[5\] " "Inserted always-enabled tri-state buffer between \"timer_ns\[5\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649115962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ns\[6\] " "Inserted always-enabled tri-state buffer between \"timer_ns\[6\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649115962 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1565649115962 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "s_out\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"s_out\[1\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 12 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649115967 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "s_out\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"s_out\[0\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 12 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649115967 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "outclk " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"outclk\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649115967 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ew\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ew\[0\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649115967 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ew\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ew\[1\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649115967 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ew\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ew\[2\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649115967 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ew\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ew\[3\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649115967 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ew\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ew\[4\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649115967 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ew\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ew\[5\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649115967 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ew\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ew\[6\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649115967 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ns\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ns\[0\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649115967 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ns\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ns\[1\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649115967 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ns\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ns\[2\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649115967 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ns\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ns\[3\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649115967 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ns\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ns\[4\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649115967 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ns\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ns\[5\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649115967 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ns\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ns\[6\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649115967 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1565649115967 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "outclk~synth " "Node \"outclk~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649116048 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ew\[0\]~synth " "Node \"timer_ew\[0\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649116048 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ew\[1\]~synth " "Node \"timer_ew\[1\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649116048 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ew\[2\]~synth " "Node \"timer_ew\[2\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649116048 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ew\[3\]~synth " "Node \"timer_ew\[3\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649116048 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ew\[4\]~synth " "Node \"timer_ew\[4\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649116048 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ew\[5\]~synth " "Node \"timer_ew\[5\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649116048 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ew\[6\]~synth " "Node \"timer_ew\[6\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649116048 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ns\[0\]~synth " "Node \"timer_ns\[0\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649116048 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ns\[1\]~synth " "Node \"timer_ns\[1\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649116048 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ns\[2\]~synth " "Node \"timer_ns\[2\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649116048 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ns\[3\]~synth " "Node \"timer_ns\[3\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649116048 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ns\[4\]~synth " "Node \"timer_ns\[4\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649116048 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ns\[5\]~synth " "Node \"timer_ns\[5\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649116048 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ns\[6\]~synth " "Node \"timer_ns\[6\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649116048 ""} { "Warning" "WMLS_MLS_NODE_NAME" "s_out\[0\]~synth " "Node \"s_out\[0\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649116048 ""} { "Warning" "WMLS_MLS_NODE_NAME" "s_out\[1\]~synth " "Node \"s_out\[1\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649116048 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1565649116048 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[6\] GND " "Pin \"seg5\[6\]\" is stuck at GND" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565649116050 "|TrafficSigKL|seg5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[5\] GND " "Pin \"seg5\[5\]\" is stuck at GND" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565649116050 "|TrafficSigKL|seg5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[4\] VCC " "Pin \"seg5\[4\]\" is stuck at VCC" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565649116050 "|TrafficSigKL|seg5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[3\] GND " "Pin \"seg5\[3\]\" is stuck at GND" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565649116050 "|TrafficSigKL|seg5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[2\] GND " "Pin \"seg5\[2\]\" is stuck at GND" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565649116050 "|TrafficSigKL|seg5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[1\] VCC " "Pin \"seg5\[1\]\" is stuck at VCC" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565649116050 "|TrafficSigKL|seg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[0\] GND " "Pin \"seg5\[0\]\" is stuck at GND" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565649116050 "|TrafficSigKL|seg5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[1\] GND " "Pin \"seg4\[1\]\" is stuck at GND" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565649116050 "|TrafficSigKL|seg4[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1565649116050 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1565649116155 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1565649116813 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649116813 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "302 " "Implemented 302 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1565649117068 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1565649117068 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1565649117068 ""} { "Info" "ICUT_CUT_TM_LCELLS" "234 " "Implemented 234 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1565649117068 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1565649117068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565649117124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 18:31:57 2019 " "Processing ended: Mon Aug 12 18:31:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565649117124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565649117124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565649117124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1565649117124 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1565649120393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1565649120405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 18:31:59 2019 " "Processing started: Mon Aug 12 18:31:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1565649120405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1565649120405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TrafficSigKL -c TrafficSigKL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TrafficSigKL -c TrafficSigKL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1565649120405 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1565649121689 ""}
{ "Info" "0" "" "Project  = TrafficSigKL" {  } {  } 0 0 "Project  = TrafficSigKL" 0 0 "Fitter" 0 0 1565649121692 ""}
{ "Info" "0" "" "Revision = TrafficSigKL" {  } {  } 0 0 "Revision = TrafficSigKL" 0 0 "Fitter" 0 0 1565649121694 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1565649121872 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TrafficSigKL 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"TrafficSigKL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1565649121887 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565649121955 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565649121955 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1565649122290 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1565649122431 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1565649122810 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 68 " "No exact pin location assignment(s) for 17 pins of 68 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1565649123061 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1565649127127 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 32 global CLKCTRL_G6 " "clk~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1565649127213 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1565649127213 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565649127278 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1565649127318 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565649127320 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565649127321 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1565649127322 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1565649127323 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1565649127323 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TrafficSigKL.sdc " "Synopsys Design Constraints File file not found: 'TrafficSigKL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1565649128459 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1565649128461 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1565649128467 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1565649128467 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1565649128468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1565649128489 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1565649128490 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1565649128490 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565649128614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1565649133655 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1565649134070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565649135399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1565649137977 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1565649138856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565649138857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1565649140780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/!ETEC122 Quartus2/#Project (Submission)/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1565649145474 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1565649145474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565649146938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1565649146938 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1565649146938 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.81 " "Total time spent on timing analysis during the Fitter is 0.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1565649150068 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565649150236 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565649151094 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565649151254 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565649152083 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565649155514 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "outclk a permanently enabled " "Pin outclk has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { outclk } } } { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/!ETEC122 Quartus2/#Project (Submission)/" { { 0 { 0 ""} 0 82 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1565649155791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "timer_ew\[0\] a permanently enabled " "Pin timer_ew\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { timer_ew[0] } } } { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/!ETEC122 Quartus2/#Project (Submission)/" { { 0 { 0 ""} 0 24 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1565649155791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "timer_ew\[1\] a permanently enabled " "Pin timer_ew\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { timer_ew[1] } } } { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/!ETEC122 Quartus2/#Project (Submission)/" { { 0 { 0 ""} 0 23 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1565649155791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "timer_ew\[2\] a permanently enabled " "Pin timer_ew\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { timer_ew[2] } } } { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/!ETEC122 Quartus2/#Project (Submission)/" { { 0 { 0 ""} 0 22 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1565649155791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "timer_ew\[3\] a permanently enabled " "Pin timer_ew\[3\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { timer_ew[3] } } } { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/!ETEC122 Quartus2/#Project (Submission)/" { { 0 { 0 ""} 0 21 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1565649155791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "timer_ew\[4\] a permanently enabled " "Pin timer_ew\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { timer_ew[4] } } } { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/!ETEC122 Quartus2/#Project (Submission)/" { { 0 { 0 ""} 0 20 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1565649155791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "timer_ew\[5\] a permanently enabled " "Pin timer_ew\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { timer_ew[5] } } } { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/!ETEC122 Quartus2/#Project (Submission)/" { { 0 { 0 ""} 0 19 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1565649155791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "timer_ew\[6\] a permanently enabled " "Pin timer_ew\[6\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { timer_ew[6] } } } { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/!ETEC122 Quartus2/#Project (Submission)/" { { 0 { 0 ""} 0 18 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1565649155791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "timer_ns\[0\] a permanently enabled " "Pin timer_ns\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { timer_ns[0] } } } { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/!ETEC122 Quartus2/#Project (Submission)/" { { 0 { 0 ""} 0 31 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1565649155791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "timer_ns\[1\] a permanently enabled " "Pin timer_ns\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { timer_ns[1] } } } { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/!ETEC122 Quartus2/#Project (Submission)/" { { 0 { 0 ""} 0 30 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1565649155791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "timer_ns\[2\] a permanently enabled " "Pin timer_ns\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { timer_ns[2] } } } { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/!ETEC122 Quartus2/#Project (Submission)/" { { 0 { 0 ""} 0 29 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1565649155791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "timer_ns\[3\] a permanently enabled " "Pin timer_ns\[3\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { timer_ns[3] } } } { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/!ETEC122 Quartus2/#Project (Submission)/" { { 0 { 0 ""} 0 28 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1565649155791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "timer_ns\[4\] a permanently enabled " "Pin timer_ns\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { timer_ns[4] } } } { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/!ETEC122 Quartus2/#Project (Submission)/" { { 0 { 0 ""} 0 27 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1565649155791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "timer_ns\[5\] a permanently enabled " "Pin timer_ns\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { timer_ns[5] } } } { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/!ETEC122 Quartus2/#Project (Submission)/" { { 0 { 0 ""} 0 26 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1565649155791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "timer_ns\[6\] a permanently enabled " "Pin timer_ns\[6\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { timer_ns[6] } } } { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/!ETEC122 Quartus2/#Project (Submission)/" { { 0 { 0 ""} 0 25 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1565649155791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "s_out\[0\] a permanently enabled " "Pin s_out\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { s_out[0] } } } { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/!ETEC122 Quartus2/#Project (Submission)/" { { 0 { 0 ""} 0 33 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1565649155791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "s_out\[1\] a permanently enabled " "Pin s_out\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { s_out[1] } } } { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/!ETEC122 Quartus2/#Project (Submission)/" { { 0 { 0 ""} 0 32 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1565649155791 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1565649155791 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/!ETEC122 Quartus2/#Project (Submission)/output_files/TrafficSigKL.fit.smsg " "Generated suppressed messages file C:/!ETEC122 Quartus2/#Project (Submission)/output_files/TrafficSigKL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1565649155905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5875 " "Peak virtual memory: 5875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565649156712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 18:32:36 2019 " "Processing ended: Mon Aug 12 18:32:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565649156712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565649156712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565649156712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1565649156712 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1565649159451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1565649159463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 18:32:39 2019 " "Processing started: Mon Aug 12 18:32:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1565649159463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1565649159463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TrafficSigKL -c TrafficSigKL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TrafficSigKL -c TrafficSigKL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1565649159463 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1565649165004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565649166288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 18:32:46 2019 " "Processing ended: Mon Aug 12 18:32:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565649166288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565649166288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565649166288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1565649166288 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1565649167087 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1565649169261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1565649169273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 18:32:48 2019 " "Processing started: Mon Aug 12 18:32:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1565649169273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1565649169273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TrafficSigKL -c TrafficSigKL " "Command: quartus_sta TrafficSigKL -c TrafficSigKL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1565649169274 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1565649169607 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1565649170536 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1565649170586 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1565649170586 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TrafficSigKL.sdc " "Synopsys Design Constraints File file not found: 'TrafficSigKL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1565649171722 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1565649171723 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name temp temp " "create_clock -period 1.000 -name temp temp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1565649171725 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1565649171725 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1565649171725 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1565649171727 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1565649171730 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1565649171732 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1565649171753 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1565649171793 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1565649171793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.601 " "Worst-case setup slack is -4.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649171839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649171839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.601            -102.131 clk  " "   -4.601            -102.131 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649171839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.083             -83.845 temp  " "   -4.083             -83.845 temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649171839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565649171839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649171848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649171848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 clk  " "    0.321               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649171848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.867               0.000 temp  " "    0.867               0.000 temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649171848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565649171848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1565649171856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1565649171864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649171874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649171874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -25.465 clk  " "   -0.538             -25.465 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649171874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -19.214 temp  " "   -0.538             -19.214 temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649171874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565649171874 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1565649171918 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1565649171971 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1565649173387 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1565649173506 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1565649173519 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1565649173519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.775 " "Worst-case setup slack is -4.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649173531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649173531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.775            -102.627 clk  " "   -4.775            -102.627 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649173531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.179             -82.259 temp  " "   -4.179             -82.259 temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649173531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565649173531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.202 " "Worst-case hold slack is 0.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649173540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649173540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 clk  " "    0.202               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649173540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.847               0.000 temp  " "    0.847               0.000 temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649173540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565649173540 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1565649173548 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1565649173555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649173563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649173563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -26.199 clk  " "   -0.538             -26.199 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649173563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -19.088 temp  " "   -0.538             -19.088 temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649173563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565649173563 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1565649173591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1565649173794 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1565649175057 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175163 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1565649175166 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1565649175166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.445 " "Worst-case setup slack is -2.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.445             -36.883 clk  " "   -2.445             -36.883 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.577             -33.090 temp  " "   -1.577             -33.090 temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565649175175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.302 " "Worst-case hold slack is 0.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 clk  " "    0.302               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 temp  " "    0.368               0.000 temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565649175185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1565649175193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1565649175201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.352 " "Worst-case minimum pulse width slack is -0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.352              -3.239 clk  " "   -0.352              -3.239 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 temp  " "    0.039               0.000 temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565649175209 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1565649175239 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175914 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1565649175916 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1565649175916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.106 " "Worst-case setup slack is -2.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.106             -31.793 clk  " "   -2.106             -31.793 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.438             -29.003 temp  " "   -1.438             -29.003 temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565649175928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.238 " "Worst-case hold slack is 0.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 clk  " "    0.238               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 temp  " "    0.330               0.000 temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565649175939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1565649175947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1565649175955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.347 " "Worst-case minimum pulse width slack is -0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.347              -3.335 clk  " "   -0.347              -3.335 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 temp  " "    0.067               0.000 temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565649175963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565649175963 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1565649178187 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1565649178187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5101 " "Peak virtual memory: 5101 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565649178334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 18:32:58 2019 " "Processing ended: Mon Aug 12 18:32:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565649178334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565649178334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565649178334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1565649178334 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1565649180816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1565649180829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 18:33:00 2019 " "Processing started: Mon Aug 12 18:33:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1565649180829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1565649180829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TrafficSigKL -c TrafficSigKL " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TrafficSigKL -c TrafficSigKL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1565649180829 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1565649182305 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TrafficSigKL.vho C:/!ETEC122 Quartus2/#Project (Submission)/simulation/modelsim/ simulation " "Generated file TrafficSigKL.vho in folder \"C:/!ETEC122 Quartus2/#Project (Submission)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1565649182561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565649182677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 18:33:02 2019 " "Processing ended: Mon Aug 12 18:33:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565649182677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565649182677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565649182677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1565649182677 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 60 s " "Quartus II Full Compilation was successful. 0 errors, 60 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1565649183344 ""}
