{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697600553865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697600553866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 21:42:33 2023 " "Processing started: Tue Oct 17 21:42:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697600553866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697600553866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off buscaminas -c buscaminas " "Command: quartus_map --read_settings_files=on --write_settings_files=off buscaminas -c buscaminas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697600553866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697600554823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697600554824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697600563400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697600563400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697600563401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697600563401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697600563402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697600563402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697600563403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697600563403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697600563404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697600563404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_vga " "Found entity 1: tb_vga" {  } { { "tb_vga.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/tb_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697600563404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697600563404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697600563405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697600563405 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test_matrix.sv(44) " "Verilog HDL information at test_matrix.sv(44): always construct contains both blocking and non-blocking assignments" {  } { { "test_matrix.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/test_matrix.sv" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697600563406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_matrix " "Found entity 1: test_matrix" {  } { { "test_matrix.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/test_matrix.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697600563406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697600563406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4bit_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4bit_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4bit_7seg " "Found entity 1: decoder_4bit_7seg" {  } { { "decoder_4bit_7seg.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/decoder_4bit_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697600563407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697600563407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topbuscaminas.sv 1 1 " "Found 1 design units, including 1 entities, in source file topbuscaminas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topBuscaminas " "Found entity 1: topBuscaminas" {  } { { "topBuscaminas.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/topBuscaminas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697600563408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697600563408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_4bits " "Found entity 1: contador_4bits" {  } { { "contador_4bits.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/contador_4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697600563409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697600563409 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_MAX counter_max debouncer.sv(14) " "Verilog HDL Declaration information at debouncer.sv(14): object \"COUNTER_MAX\" differs only in case from object \"counter_max\" in the same scope" {  } { { "debouncer.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/debouncer.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697600563410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697600563410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697600563410 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random_bomb_generator.sv(13) " "Verilog HDL information at random_bomb_generator.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "random_bomb_generator.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/random_bomb_generator.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697600563411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_bomb_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_bomb_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_bomb_generator " "Found entity 1: random_bomb_generator" {  } { { "random_bomb_generator.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/random_bomb_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697600563411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697600563411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clk_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/clk_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "output_files/clk_divider.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/output_files/clk_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697600563412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697600563412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minesboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file minesboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minesBoard " "Found entity 1: minesBoard" {  } { { "minesBoard.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/minesBoard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697600563413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697600563413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topBuscaminas " "Elaborating entity \"topBuscaminas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697600563441 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bomb_count topBuscaminas.sv(18) " "Verilog HDL or VHDL warning at topBuscaminas.sv(18): object \"bomb_count\" assigned a value but never read" {  } { { "topBuscaminas.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/topBuscaminas.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697600563443 "|topBuscaminas"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697600563443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_matrix test_matrix:my_board " "Elaborating entity \"test_matrix\" for hierarchy \"test_matrix:my_board\"" {  } { { "topBuscaminas.sv" "my_board" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/topBuscaminas.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697600563444 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_selected_x test_matrix.sv(26) " "Verilog HDL or VHDL warning at test_matrix.sv(26): object \"prev_selected_x\" assigned a value but never read" {  } { { "test_matrix.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/test_matrix.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697600563447 "|topBuscaminas|test_matrix:my_board"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_selected_y test_matrix.sv(27) " "Verilog HDL or VHDL warning at test_matrix.sv(27): object \"prev_selected_y\" assigned a value but never read" {  } { { "test_matrix.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/test_matrix.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697600563447 "|topBuscaminas|test_matrix:my_board"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bomb_counter test_matrix.sv(31) " "Verilog HDL or VHDL warning at test_matrix.sv(31): object \"bomb_counter\" assigned a value but never read" {  } { { "test_matrix.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/test_matrix.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697600563447 "|topBuscaminas|test_matrix:my_board"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697600563447 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "real_state " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"real_state\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697600563447 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697600563447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_bomb_generator test_matrix:my_board\|random_bomb_generator:bomb_gen " "Elaborating entity \"random_bomb_generator\" for hierarchy \"test_matrix:my_board\|random_bomb_generator:bomb_gen\"" {  } { { "test_matrix.sv" "bomb_gen" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/test_matrix.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697600563448 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i random_bomb_generator.sv(10) " "Verilog HDL or VHDL warning at random_bomb_generator.sv(10): object \"i\" assigned a value but never read" {  } { { "random_bomb_generator.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/random_bomb_generator.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697600563448 "|topBuscaminas|test_matrix:my_board|random_bomb_generator:bomb_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minesBoard test_matrix:my_board\|minesBoard:mBoard " "Elaborating entity \"minesBoard\" for hierarchy \"test_matrix:my_board\|minesBoard:mBoard\"" {  } { { "test_matrix.sv" "mBoard" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/test_matrix.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697600563458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 minesBoard.sv(16) " "Verilog HDL assignment warning at minesBoard.sv(16): truncated value with size 4 to match size of target (1)" {  } { { "minesBoard.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/minesBoard.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697600563459 "|topBuscaminas|test_matrix:my_board|minesBoard:mBoard"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "previousTotalMines minesBoard.sv(15) " "Verilog HDL warning at minesBoard.sv(15): initial value for variable previousTotalMines should be constant" {  } { { "minesBoard.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/minesBoard.sv" 15 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1697600563460 "|topBuscaminas|test_matrix:my_board|minesBoard:mBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 minesBoard.sv(36) " "Verilog HDL assignment warning at minesBoard.sv(36): truncated value with size 4 to match size of target (1)" {  } { { "minesBoard.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/minesBoard.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697600563462 "|topBuscaminas|test_matrix:my_board|minesBoard:mBoard"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "minesBoard.sv(58) " "Verilog HDL Conditional Statement error at minesBoard.sv(58): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "minesBoard.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/minesBoard.sv" 58 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697600563466 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "test_matrix:my_board\|minesBoard:mBoard " "Can't elaborate user hierarchy \"test_matrix:my_board\|minesBoard:mBoard\"" {  } { { "test_matrix.sv" "mBoard" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/test_matrix.sv" 42 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697600563473 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/output_files/buscaminas.map.smsg " "Generated suppressed messages file D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/output_files/buscaminas.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697600563485 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697600563513 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 17 21:42:43 2023 " "Processing ended: Tue Oct 17 21:42:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697600563513 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697600563513 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697600563513 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697600563513 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697600564096 ""}
