# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab-2019-11-13.srcs/sources_1/new/PWM.vhd" \
"../../../../lab-2019-11-13.srcs/sim_1/new/PWM_sim.vhd" \

# Do not sort compile order
nosort
