#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Nov 11 12:04:29 2025
# Process ID         : 56220
# Current directory  : D:/FPGA/FPGA-Designs/zybo_z7/hdmi/hw
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent51652 D:\FPGA\FPGA-Designs\zybo_z7\hdmi\hw\Zybo-Z7-HW.xpr
# Log file           : D:/FPGA/FPGA-Designs/zybo_z7/hdmi/hw/vivado.log
# Journal file       : D:/FPGA/FPGA-Designs/zybo_z7/hdmi/hw\vivado.jou
# Running On         : Navin-PC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) i7-10870H CPU @ 2.20GHz
# CPU Frequency      : 2208 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16955 MB
# Swap memory        : 27328 MB
# Total Virtual      : 44283 MB
# Available Virtual  : 3827 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/FPGA-Designs/zybo_z7/hdmi/hw/Zybo-Z7-HW.xpr
INFO: [Project 1-313] Project file moved from 'D:/FPGA/zybo/hdmi/hw' since last save.
WARNING: [Project 1-312] File not found as 'D:/FPGA/FPGA-Designs/zybo_z7/hdmi/hw/archive_project_summary.txt'; using path 'D:/FPGA/zybo/hdmi/hw/archive_project_summary.txt' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'D:/FPGA/FPGA-Designs/zybo_z7/hdmi/hw/archive_project_summary.txt'; using path 'D:/FPGA/zybo/hdmi/hw/archive_project_summary.txt' instead.
WARNING: [Project 1-312] File not found as 'D:/FPGA/FPGA-Designs/zybo_z7/hdmi/hw/archive_project_summary.txt'; using path 'D:/FPGA/zybo/hdmi/hw/archive_project_summary.txt' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/FPGA-Designs/zybo_z7/hdmi/hw/Zybo-Z7-HW.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 1397.430 ; gain = 292.906
open_bd_design {D:/FPGA/FPGA-Designs/zybo_z7/hdmi/hw/Zybo-Z7-HW.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/FPGA/FPGA-Designs/zybo_z7/hdmi/hw/Zybo-Z7-HW.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.2 - axi_dynclk_0
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_fclk0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_fclk1
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_gp0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hp0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_in
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_out
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - subset_converter_reset
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_in
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_out
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:5.0 - v_vid_in_axi4s_0
Successfully read diagram <design_1> from block design file <D:/FPGA/FPGA-Designs/zybo_z7/hdmi/hw/Zybo-Z7-HW.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1549.918 ; gain = 135.004
update_compile_order -fileset sources_1
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
