#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Thu Oct 24 14:30:33 2013
# Process ID: 25981
# Log file: /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/nf10_bram_output_queues_0_synth_1/nf10_bram_output_queues_0.rds
# Journal file: /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/nf10_bram_output_queues_0_synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source nf10_bram_output_queues_0.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7vx690tffg1761-2
# set_property target_language Verilog [current_project]
# set_property board xilinx.com:virtex7:vc709:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths {
#   /root/NetFPGA-10G-VC709-2013.3/projects/nf10_input_arbiter
#   /root/NetFPGA-10G-VC709-2013.3/projects/nf10_bram_output_queues
#   /root/NetFPGA-10G-VC709-2013.3/projects/nf10_nic_output_port_lookup
# } [current_fileset]
# read_ip /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/nf10_bram_output_queues_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709-2013.3/projects/nf10_input_arbiter'.
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709-2013.3/projects/nf10_bram_output_queues'.
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709-2013.3/projects/nf10_nic_output_port_lookup'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/nf10_bram_output_queues_0.xci]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.data/wt [current_project]
# set_property parent.project_dir /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic [current_project]
# synth_design -top nf10_bram_output_queues_0 -part xc7vx690tffg1761-2 -mode out_of_context
Command: synth_design -top nf10_bram_output_queues_0 -part xc7vx690tffg1761-2 -mode out_of_context

Starting synthesis...

INFO: [IP_Flow 19-2162] IP 'nf10_bram_output_queues_0' is locked. Locked reason: Property 'IS_LOCKED' is set to true by the system or user
INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
WARNING: [Synth 8-2507] parameter declaration becomes local in small_fifo with formal parameter declaration list [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/small_fifo_v3.v:38]
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 879.074 ; gain = 164.809
INFO: [Synth 8-638] synthesizing module 'nf10_bram_output_queues_0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/synth/nf10_bram_output_queues_0.v:56]
INFO: [Synth 8-638] synthesizing module 'nf10_bram_output_queues' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:43]
	Parameter C_M_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_QUEUES bound to: 5 - type: integer 
	Parameter NUM_QUEUES_WIDTH bound to: 3 - type: integer 
	Parameter BUFFER_SIZE bound to: 4096 - type: integer 
	Parameter BUFFER_SIZE_WIDTH bound to: 7 - type: integer 
	Parameter MAX_PACKET_SIZE bound to: 1600 - type: integer 
	Parameter BUFFER_THRESHOLD bound to: 78 - type: integer 
	Parameter NUM_STATES bound to: 3 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter WR_PKT bound to: 1 - type: integer 
	Parameter DROP bound to: 2 - type: integer 
	Parameter NUM_METADATA_STATES bound to: 2 - type: integer 
	Parameter WAIT_HEADER bound to: 0 - type: integer 
	Parameter WAIT_EOP bound to: 1 - type: integer 
	Parameter DST_POS bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
	Parameter WIDTH bound to: 289 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 78 - type: integer 
INFO: [Synth 8-638] synthesizing module 'small_fifo' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/small_fifo_v3.v:15]
	Parameter WIDTH bound to: 289 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 78 - type: integer 
	Parameter MAX_DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'small_fifo' (1#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo' (2#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 2 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/small_fifo_v3.v:15]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 2 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 3 - type: integer 
	Parameter MAX_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized0' (2#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized0' (2#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:239]
WARNING: [Synth 8-567] referenced signal 'fifo_out_tuser' should be on the sensitivity list [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:239]
WARNING: [Synth 8-567] referenced signal 'fifo_out_tuser' should be on the sensitivity list [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:239]
WARNING: [Synth 8-567] referenced signal 'fifo_out_tuser' should be on the sensitivity list [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:239]
WARNING: [Synth 8-567] referenced signal 'fifo_out_tuser' should be on the sensitivity list [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:239]
WARNING: [Synth 8-567] referenced signal 'fifo_out_tuser' should be on the sensitivity list [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:289]
INFO: [Synth 8-256] done synthesizing module 'nf10_bram_output_queues' (3#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:43]
INFO: [Synth 8-256] done synthesizing module 'nf10_bram_output_queues_0' (4#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/synth/nf10_bram_output_queues_0.v:56]
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 903.082 ; gain = 188.816
Start RTL Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 903.082 ; gain = 188.816
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 903.082 ; gain = 188.816
---------------------------------------------------------------------------------

INFO: [Synth 8-3969] The signal queue_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
Loading clock regions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/ConfigModes.xml
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB8 0 RAMB16 0 RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1355.914 ; gain = 641.648
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 10    
+---Registers : 
	              289 Bit    Registers := 5     
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 10    
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 11    
+---RAMs : 
	              36K Bit         RAMs := 5     
	              512 Bit         RAMs := 5     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 40    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nf10_bram_output_queues_0 
Detailed RTL Component Info : 
Module nf10_bram_output_queues 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 5     
Module fallthrough_small_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module small_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fallthrough_small_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module small_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	              289 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	              36K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_0[31] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_0[30] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_0[29] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_0[28] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_0[27] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_0[26] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_0[25] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_0[24] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_0[23] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_0[22] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_0[21] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_0[20] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_0[19] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_0[18] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_0[17] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_0[16] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_1[31] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_1[30] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_1[29] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_1[28] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_1[27] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_1[26] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_1[25] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_1[24] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_1[23] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_1[22] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_1[21] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_1[20] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_1[19] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_1[18] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_1[17] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_1[16] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_2[31] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_2[30] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_2[29] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_2[28] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_2[27] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_2[26] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_2[25] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_2[24] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_2[23] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_2[22] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_2[21] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_2[20] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_2[19] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_2[18] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_2[17] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_2[16] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_3[31] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_3[30] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_3[29] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_3[28] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_3[27] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_3[26] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_3[25] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_3[24] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_3[23] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_3[22] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_3[21] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_3[20] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_3[19] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_3[18] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_3[17] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_3[16] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_4[31] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_4[30] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_4[29] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_4[28] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_4[27] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_4[26] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_4[25] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_4[24] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_4[23] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_4[22] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_4[21] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_4[20] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_4[19] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_4[18] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_4[17] driven by constant 0
INFO: [Synth 8-3917] design nf10_bram_output_queues_0 has port bytes_removed_4[16] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1358.910 ; gain = 644.645
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+------------+------------+------------------------+---+---+------------------------+---+---+--------------+----------+----------+-------------------+
|Module Name | RTL Object | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18E1 | RAMB36E1 | Hierarchical Name | 
+------------+------------+------------------------+---+---+------------------------+---+---+--------------+----------+----------+-------------------+
|small_fifo  | queue_reg  | 128 X 289(READ_FIRST)  | W |   | 128 X 289(WRITE_FIRST) |   | R | Port A and B | 1        | 4        | small_fifo/extram | 
+------------+------------+------------------------+---+---+------------------------+---+---+--------------+----------+----------+-------------------+

Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
Distributed RAM: 
+--------------------------+----------------------------------------------------+--------------------+----------------------+---------------+----------------------------------+
|Module Name               | RTL Object                                         | Inference Criteria | Size (depth X width) | Primitives    | Hierarchical Name                | 
+--------------------------+----------------------------------------------------+--------------------+----------------------+---------------+----------------------------------+
|nf10_bram_output_queues_0 | inst/output_queues[0].metadata_fifo/fifo/queue_reg | Implied            | 4 X 128              | RAM32M x 22   | nf10_bram_output_queues_0/ram__5 | 
|nf10_bram_output_queues_0 | inst/output_queues[1].metadata_fifo/fifo/queue_reg | Implied            | 4 X 128              | RAM32M x 22   | nf10_bram_output_queues_0/ram__6 | 
|nf10_bram_output_queues_0 | inst/output_queues[2].metadata_fifo/fifo/queue_reg | Implied            | 4 X 128              | RAM32M x 22   | nf10_bram_output_queues_0/ram__7 | 
|nf10_bram_output_queues_0 | inst/output_queues[3].metadata_fifo/fifo/queue_reg | Implied            | 4 X 128              | RAM32M x 22   | nf10_bram_output_queues_0/ram__8 | 
|nf10_bram_output_queues_0 | inst/output_queues[4].metadata_fifo/fifo/queue_reg | Implied            | 4 X 128              | RAM32M x 22   | nf10_bram_output_queues_0/ram__9 | 
+--------------------------+----------------------------------------------------+--------------------+----------------------+---------------+----------------------------------+

Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/bytes_stored_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/state_reg[2] )
INFO: [Synth 8-3332] Sequential element (\inst/state_reg[2] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[31] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[16] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[17] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[18] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[19] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[20] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[21] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[22] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[23] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[24] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[25] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[26] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[27] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[28] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[29] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[30] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[31] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[16] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[17] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[18] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[19] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[20] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[21] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[22] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[23] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[24] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[25] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[26] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[27] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[28] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[29] ) is unused and will be removed from module nf10_bram_output_queues_0.
INFO: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[30] ) is unused and will be removed from module nf10_bram_output_queues_0.
No constraint files found.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1400.965 ; gain = 686.699
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1400.965 ; gain = 686.699
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1400.965 ; gain = 686.699
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1400.965 ; gain = 686.699
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1400.965 ; gain = 686.699
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1400.965 ; gain = 686.699
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    10|
|2     |LUT1     |    26|
|3     |LUT2     |    47|
|4     |LUT3     |    48|
|5     |LUT4     |   127|
|6     |LUT5     |    97|
|7     |LUT6     |    34|
|8     |RAM32M   |   110|
|9     |RAMB18E1 |     5|
|10    |RAMB36E1 |    20|
|11    |FDRE     |   860|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------------------------------+------+
|      |Instance                             |Module                                   |Cells |
+------+-------------------------------------+-----------------------------------------+------+
|1     |top                                  |                                         |  1384|
|2     |  inst                               |nf10_bram_output_queues                  |  1384|
|3     |    \output_queues[3].metadata_fifo  |fallthrough_small_fifo__parameterized0   |   170|
|4     |      fifo                           |small_fifo__parameterized0_15            |   169|
|5     |    \output_queues[4].metadata_fifo  |fallthrough_small_fifo__parameterized0_0 |   170|
|6     |      fifo                           |small_fifo__parameterized0_14            |   169|
|7     |    \output_queues[4].output_fifo    |fallthrough_small_fifo                   |    84|
|8     |      fifo                           |small_fifo_13                            |    66|
|9     |    \output_queues[0].output_fifo    |fallthrough_small_fifo_1                 |    83|
|10    |      fifo                           |small_fifo_12                            |    65|
|11    |    \output_queues[2].output_fifo    |fallthrough_small_fifo_2                 |    83|
|12    |      fifo                           |small_fifo_11                            |    65|
|13    |    \output_queues[1].metadata_fifo  |fallthrough_small_fifo__parameterized0_3 |   170|
|14    |      fifo                           |small_fifo__parameterized0_10            |   169|
|15    |    \output_queues[0].metadata_fifo  |fallthrough_small_fifo__parameterized0_4 |   170|
|16    |      fifo                           |small_fifo__parameterized0_9             |   169|
|17    |    \output_queues[1].output_fifo    |fallthrough_small_fifo_5                 |    83|
|18    |      fifo                           |small_fifo_8                             |    65|
|19    |    \output_queues[2].metadata_fifo  |fallthrough_small_fifo__parameterized0_6 |   170|
|20    |      fifo                           |small_fifo__parameterized0               |   169|
|21    |    \output_queues[3].output_fifo    |fallthrough_small_fifo_7                 |    83|
|22    |      fifo                           |small_fifo                               |    65|
+------+-------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1400.965 ; gain = 686.699
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1400.965 ; gain = 686.699
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 110 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 110 instances

INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 1911.199 ; gain = 1082.934
# rename_ref -prefix_all nf10_bram_output_queues_0
INFO: [Coretcl 2-1174] Renamed 21 cell refs.
# write_checkpoint -noxdef nf10_bram_output_queues_0.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "axi_aclk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_utilization -file nf10_bram_output_queues_0_utilization_synth.rpt -pb nf10_bram_output_queues_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1982.262 ; gain = 0.000
# if { [catch {
#   file copy -force /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/nf10_bram_output_queues_0_synth_1/nf10_bram_output_queues_0.dcp /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/nf10_bram_output_queues_0.dcp
#   write_verilog -force -mode synth_stub /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/nf10_bram_output_queues_0_stub.v
#   write_verilog -force -mode funcsim /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/nf10_bram_output_queues_0_funcsim.v
#   write_vhdl -force -mode funcsim /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/nf10_bram_output_queues_0_funcsim.vhdl
# } _RESULT ] } { 
#   puts "Critical Warning: Unable to successfully create or copy supporting IP files."
# }
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 14:32:10 2013...
