

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:54:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.907 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    21024|    21024|  0.105 ms|  0.105 ms|  21025|  21025|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                         |                               |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                 Instance                |             Module            |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_main_Pipeline_VITIS_LOOP_16_1_fu_34  |main_Pipeline_VITIS_LOOP_16_1  |     1002|     1002|   5.010 us|   5.010 us|   1002|   1002|       no|
        |grp_main_Pipeline_VITIS_LOOP_14_1_fu_44  |main_Pipeline_VITIS_LOOP_14_1  |    19009|    19009|  95.045 us|  95.045 us|  19009|  19009|       no|
        |grp_main_Pipeline_VITIS_LOOP_26_2_fu_51  |main_Pipeline_VITIS_LOOP_26_2  |     1007|     1007|   5.035 us|   5.035 us|   1007|   1007|       no|
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     13|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|    1688|   1702|    -|
|Memory           |        9|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    240|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        9|    3|    1698|   1955|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    1|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |                 Instance                |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |dcmp_64ns_64ns_1_4_no_dsp_1_U13          |dcmp_64ns_64ns_1_4_no_dsp_1    |        0|   0|     0|     0|    0|
    |grp_main_Pipeline_VITIS_LOOP_14_1_fu_44  |main_Pipeline_VITIS_LOOP_14_1  |        0|   3|  1372|  1381|    0|
    |grp_main_Pipeline_VITIS_LOOP_16_1_fu_34  |main_Pipeline_VITIS_LOOP_16_1  |        0|   0|    23|    64|    0|
    |grp_main_Pipeline_VITIS_LOOP_26_2_fu_51  |main_Pipeline_VITIS_LOOP_26_2  |        0|   0|   293|   257|    0|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                                    |                               |        0|   3|  1688|  1702|    0|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |f_U     |f_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1000|   10|     1|        10000|
    |w_U     |w_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1000|   64|     1|        64000|
    |hist_U  |w_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1000|   64|     1|        64000|
    +--------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                 |        9|  0|   0|    0|  3000|  138|     3|       138000|
    +--------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |icmp_ln29_fu_60_p2  |      icmp|   0|  0|  13|          10|           6|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  13|          10|           6|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  42|          8|    1|          8|
    |f_address0        |  14|          3|   10|         30|
    |f_ce0             |  14|          3|    1|          3|
    |f_we0             |   9|          2|    1|          2|
    |grp_fu_76_ce      |  14|          3|    1|          3|
    |grp_fu_76_opcode  |  14|          3|    5|         15|
    |grp_fu_76_p0      |  14|          3|   64|        192|
    |grp_fu_76_p1      |  14|          3|   64|        192|
    |hist_address0     |  20|          4|   10|         40|
    |hist_ce0          |  20|          4|    1|          4|
    |hist_d0           |  14|          3|   64|        192|
    |hist_we0          |  14|          3|    1|          3|
    |w_address0        |  14|          3|   10|         30|
    |w_ce0             |  14|          3|    1|          3|
    |w_we0             |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 240|         50|  235|        719|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                             |  7|   0|    7|          0|
    |grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 | 10|   0|   10|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t_loc = alloca i64 1"   --->   Operation 8 'alloca' 't_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%f = alloca i64 1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:13]   --->   Operation 9 'alloca' 'f' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%w = alloca i64 1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:14]   --->   Operation 10 'alloca' 'w' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%hist = alloca i64 1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:14]   --->   Operation 11 'alloca' 'hist' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_16_1, i10 %f, i64 %w, i64 %hist"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_16_1, i10 %f, i64 %w, i64 %hist"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_14_1, i64 %w, i10 %f, i64 %hist"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_14_1, i64 %w, i10 %f, i64 %hist"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_26_2, i64 %hist, i10 %t_loc"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_26_2, i64 %hist, i10 %t_loc"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.73>
ST_7 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:12]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 20 [1/1] (0.00ns)   --->   "%t_loc_load = load i10 %t_loc"   --->   Operation 20 'load' 't_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 21 [1/1] (1.73ns)   --->   "%icmp_ln29 = icmp_ne  i10 %t_loc_load, i10 1000" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:29]   --->   Operation 21 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i1 %icmp_ln29" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:34]   --->   Operation 22 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln34 = ret i32 %zext_ln34" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:34]   --->   Operation 23 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_loc              (alloca       ) [ 00111111]
f                  (alloca       ) [ 00111000]
w                  (alloca       ) [ 00111000]
hist               (alloca       ) [ 00111110]
call_ln0           (call         ) [ 00000000]
call_ln0           (call         ) [ 00000000]
call_ln0           (call         ) [ 00000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000]
spectopmodule_ln12 (spectopmodule) [ 00000000]
t_loc_load         (load         ) [ 00000000]
icmp_ln29          (icmp         ) [ 00000000]
zext_ln34          (zext         ) [ 00000000]
ret_ln34           (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1001" name="const_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_16_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_14_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_26_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="t_loc_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="1" slack="0"/>
<pin id="20" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_loc/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="f_alloca_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="1" slack="0"/>
<pin id="24" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="w_alloca_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="hist_alloca_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hist/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_main_Pipeline_VITIS_LOOP_16_1_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="10" slack="0"/>
<pin id="37" dir="0" index="2" bw="64" slack="0"/>
<pin id="38" dir="0" index="3" bw="64" slack="0"/>
<pin id="39" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_main_Pipeline_VITIS_LOOP_14_1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="47" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="48" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="49" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_main_Pipeline_VITIS_LOOP_26_2_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="0" slack="0"/>
<pin id="53" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="10" slack="4"/>
<pin id="55" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="57" class="1004" name="t_loc_load_load_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="10" slack="6"/>
<pin id="59" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_loc_load/7 "/>
</bind>
</comp>

<comp id="60" class="1004" name="icmp_ln29_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="10" slack="0"/>
<pin id="62" dir="0" index="1" bw="10" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/7 "/>
</bind>
</comp>

<comp id="66" class="1004" name="zext_ln34_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/7 "/>
</bind>
</comp>

<comp id="70" class="1005" name="t_loc_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="10" slack="4"/>
<pin id="72" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="t_loc "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="78" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="79" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_1/3 tmp_3/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="21"><net_src comp="0" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="25"><net_src comp="0" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="40"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="22" pin="1"/><net_sink comp="34" pin=1"/></net>

<net id="42"><net_src comp="26" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="43"><net_src comp="30" pin="1"/><net_sink comp="34" pin=3"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="64"><net_src comp="57" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="60" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="18" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="74"><net_src comp="70" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="75"><net_src comp="70" pin="1"/><net_sink comp="57" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		icmp_ln29 : 1
		zext_ln34 : 2
		ret_ln34 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          | grp_main_Pipeline_VITIS_LOOP_16_1_fu_34 |    0    |    0    |    20   |    26   |
|   call   | grp_main_Pipeline_VITIS_LOOP_14_1_fu_44 |    3    |  4.764  |   1423  |   1238  |
|          | grp_main_Pipeline_VITIS_LOOP_26_2_fu_51 |    0    |  1.588  |    98   |   123   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   icmp   |             icmp_ln29_fu_60             |    0    |    0    |    0    |    13   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   zext   |             zext_ln34_fu_66             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   dcmp   |                grp_fu_76                |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    3    |  6.352  |   1541  |   1400  |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  f |    1   |    0   |    0   |    0   |
|hist|    4   |    0   |    0   |    0   |
|  w |    4   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    9   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|t_loc_reg_70|   10   |
+------------+--------+
|    Total   |   10   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    6   |  1541  |  1400  |    -   |
|   Memory  |    9   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   10   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    9   |    3   |    6   |  1551  |  1400  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
