fifo_tx.v,verilog,xil_defaultlib,../../../../ccd_timing_test.srcs/sources_1/ip/fifo_tx/sim/fifo_tx.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
