
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003371                       # Number of seconds simulated
sim_ticks                                  3370643943                       # Number of ticks simulated
final_tick                               574901681619                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 395680                       # Simulator instruction rate (inst/s)
host_op_rate                                   509184                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 310443                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918176                       # Number of bytes of host memory used
host_seconds                                 10857.54                       # Real time elapsed on the host
sim_insts                                  4296114584                       # Number of instructions simulated
sim_ops                                    5528480274                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       251648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       158208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       115840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       209792                       # Number of bytes read from this memory
system.physmem.bytes_read::total               756224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       294528                       # Number of bytes written to this memory
system.physmem.bytes_written::total            294528                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1966                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1236                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          905                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1639                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5908                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2301                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2301                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1632922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     74658731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1481023                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46937025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1481023                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     34367320                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1556973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     62240926                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               224355943                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1632922                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1481023                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1481023                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1556973                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6151940                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          87380336                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               87380336                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          87380336                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1632922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     74658731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1481023                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46937025                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1481023                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     34367320                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1556973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     62240926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              311736279                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8083080                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2853934                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2487909                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189531                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1435854                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384089                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200514                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5743                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3500208                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15857666                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2853934                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584603                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3359896                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876671                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        358606                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1721063                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91533                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7904700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.312435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.289982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4544804     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601598      7.61%     65.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294508      3.73%     68.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222847      2.82%     71.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          180576      2.28%     73.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          160349      2.03%     75.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54430      0.69%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195383      2.47%     79.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1650205     20.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7904700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.353075                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.961835                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3623484                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       335212                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3246617                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16231                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683155                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312975                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2852                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17730993                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4377                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683155                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3775717                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         151896                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41039                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3109221                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       143665                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17171048                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70538                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        60541                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22742038                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78186215                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78186215                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7838588                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2145                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1142                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           365601                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2626939                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595193                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7191                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       227058                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16144552                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2153                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13769365                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17612                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4658745                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12668309                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          117                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7904700                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.741921                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.855270                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2837592     35.90%     35.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1671910     21.15%     57.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       869234     11.00%     68.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1000104     12.65%     80.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       736209      9.31%     90.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       478106      6.05%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204221      2.58%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60609      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46715      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7904700                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58556     73.30%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12530     15.69%     88.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8797     11.01%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10808684     78.50%     78.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109503      0.80%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2359301     17.13%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       490881      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13769365                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.703480                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79883                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005802                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35540921                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20805556                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13286391                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13849248                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22225                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       738861                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          111                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155436                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683155                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          87581                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7546                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16146706                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63305                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2626939                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595193                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1138                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4047                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           41                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          111                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95586                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111677                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207263                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13466574                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256530                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302787                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2734708                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016926                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            478178                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.666020                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13311606                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13286391                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7997402                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19704891                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.643729                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405859                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4776632                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187773                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7221545                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.574481                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.288741                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3386133     46.89%     46.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532144     21.22%     68.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836516     11.58%     79.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       304491      4.22%     83.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       263319      3.65%     87.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116904      1.62%     89.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       282356      3.91%     93.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77853      1.08%     94.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       421829      5.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7221545                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       421829                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22946428                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32977702                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3762                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 178380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.808308                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.808308                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.237152                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.237152                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62349727                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17443856                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18281861                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8083080                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3027228                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2466414                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201186                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1242364                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1175248                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          322915                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8854                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3115865                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16523158                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3027228                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1498163                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3462415                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1082940                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        481256                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1528433                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86598                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7938367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.578852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.371437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4475952     56.38%     56.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          240777      3.03%     59.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          252540      3.18%     62.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          396960      5.00%     67.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          188075      2.37%     69.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          266765      3.36%     73.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          178836      2.25%     75.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          131698      1.66%     77.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1806764     22.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7938367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374514                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.044166                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3281545                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       439238                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3312105                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27712                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        877763                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       513269                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1085                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19738620                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4040                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        877763                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3447360                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          97855                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       128623                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3171915                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       214847                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19025757                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        123847                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        63456                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26639619                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88693268                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88693268                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16228317                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10411234                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3268                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1673                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           569550                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1772317                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       913206                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9733                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       353411                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17827794                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3284                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14144544                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25018                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6158894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19024505                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7938367                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.781795                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.926032                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2762030     34.79%     34.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1705634     21.49%     56.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1144396     14.42%     70.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       757907      9.55%     80.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       684116      8.62%     88.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       388066      4.89%     93.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       346554      4.37%     98.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        77033      0.97%     99.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72631      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7938367                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         106450     77.93%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15304     11.20%     89.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14851     10.87%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11808665     83.49%     83.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188185      1.33%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1596      0.01%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1403418      9.92%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       742680      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14144544                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.749895                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             136605                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009658                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36389077                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23990086                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13740868                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14281149                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        20318                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       710548                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       241210                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        877763                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          58307                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12108                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17831079                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43860                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1772317                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       913206                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1663                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9952                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          118                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       120743                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       113466                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       234209                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13889216                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1308355                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       255327                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2026767                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1974546                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            718412                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.718307                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13751299                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13740868                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9018417                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25645357                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.699954                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351659                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9455976                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11641786                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6189278                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3255                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202960                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7060604                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.648837                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.171385                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2716264     38.47%     38.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1992557     28.22%     66.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       791139     11.20%     77.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       396475      5.62%     83.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       367896      5.21%     88.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       168325      2.38%     91.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       183010      2.59%     93.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93247      1.32%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       351691      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7060604                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9455976                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11641786                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1733762                       # Number of memory references committed
system.switch_cpus1.commit.loads              1061766                       # Number of loads committed
system.switch_cpus1.commit.membars               1621                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1680819                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10487519                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       239923                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       351691                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24539808                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36540920                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3654                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 144713                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9455976                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11641786                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9455976                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.854812                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.854812                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.169848                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.169848                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62354638                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19058830                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18168028                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8083080                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2986313                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2433002                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       202856                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1237577                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1166667                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          315410                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8958                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3131163                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16289497                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2986313                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1482077                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3613371                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1037247                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        470983                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1534284                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        82539                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8048047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.503010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.321271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4434676     55.10%     55.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          373373      4.64%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          375719      4.67%     64.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          464310      5.77%     70.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          144517      1.80%     71.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          183740      2.28%     74.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          152876      1.90%     76.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          138108      1.72%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1780728     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8048047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.369452                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.015259                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3284186                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       445102                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3453915                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        32624                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        832219                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       505316                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          323                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19418305                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1956                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        832219                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3433893                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          47084                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       225780                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3334603                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       174459                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18741262                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        107691                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        47269                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26324454                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     87306642                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     87306642                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16365853                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         9958512                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3523                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1897                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           481577                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1730651                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       895527                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8206                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       371038                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17616301                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3542                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14192504                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28370                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5851790                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     17693023                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          221                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8048047                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.763472                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.902444                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2863859     35.58%     35.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1645683     20.45%     56.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1163030     14.45%     70.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       781376      9.71%     80.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       750573      9.33%     89.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       373894      4.65%     94.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       347977      4.32%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        56231      0.70%     99.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        65424      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8048047                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          89669     76.06%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         14454     12.26%     88.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        13762     11.67%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11868317     83.62%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       177798      1.25%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1624      0.01%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1406721      9.91%     94.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       738044      5.20%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14192504                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.755829                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             117885                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008306                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36579308                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23471757                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13801069                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14310389                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        17698                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       662532                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       217328                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        832219                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          25346                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4154                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17619843                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40071                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1730651                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       895527                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1884                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3264                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       123505                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       113861                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       237366                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13952293                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1313510                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       240209                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2029896                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1994237                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            716386                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.726111                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13817082                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13801069                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8960530                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25276593                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.707402                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354499                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9519298                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11734391                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5885450                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3321                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       204311                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7215828                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.626202                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.157283                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2851322     39.51%     39.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1965369     27.24%     66.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       797707     11.05%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       434170      6.02%     83.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       382425      5.30%     89.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       159006      2.20%     91.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       178621      2.48%     93.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       103022      1.43%     95.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       344186      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7215828                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9519298                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11734391                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1746315                       # Number of memory references committed
system.switch_cpus2.commit.loads              1068119                       # Number of loads committed
system.switch_cpus2.commit.membars               1650                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1702698                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10563484                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       242562                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       344186                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24491314                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36072735                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1887                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  35033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9519298                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11734391                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9519298                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.849126                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.849126                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.177682                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.177682                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62628557                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19191763                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17935249                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3316                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 8083080                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2912523                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2369842                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       195648                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1201213                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1126638                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          307130                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8679                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2907074                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16083044                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2912523                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1433768                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3539542                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1051163                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        614863                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1423236                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        82865                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7913339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.514723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.306809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4373797     55.27%     55.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          310647      3.93%     59.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          250697      3.17%     62.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          608402      7.69%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          161189      2.04%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          219507      2.77%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          151977      1.92%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           88528      1.12%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1748595     22.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7913339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.360323                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.989717                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3034427                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       602055                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3403227                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22042                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        851582                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       496915                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19262801                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1480                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        851582                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3257049                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         106576                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       173353                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3198038                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       326736                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18581253                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          284                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        131660                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       105681                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25988381                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86751313                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86751313                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15944806                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10043548                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3911                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2352                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           914879                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1747495                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       907001                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18145                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       271578                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17547282                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3916                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13925720                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29152                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6040169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18582287                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          743                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7913339                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.759778                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897906                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2778759     35.11%     35.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1700785     21.49%     56.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1080702     13.66%     70.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       818188     10.34%     80.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       716027      9.05%     89.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       369121      4.66%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       318123      4.02%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        62556      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        69078      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7913339                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          82308     69.47%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             4      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17975     15.17%     84.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18192     15.35%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11572773     83.10%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       194245      1.39%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1554      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1391907     10.00%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       765241      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13925720                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.722823                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             118479                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008508                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35912407                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23591553                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13565660                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14044199                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53327                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       691708                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          354                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       230163                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        851582                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          59080                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7871                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17551199                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        37035                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1747495                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       907001                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2335                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6366                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          189                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       118420                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111524                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       229944                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13702256                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1302870                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       223461                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2047765                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1931127                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            744895                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.695178                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13575148                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13565660                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8822073                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25065791                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.678279                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351957                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9342787                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11482968                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6068423                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3173                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       198891                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7061757                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.626078                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.146074                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2752427     38.98%     38.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1952092     27.64%     66.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       788613     11.17%     77.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       452529      6.41%     84.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       360185      5.10%     89.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       150324      2.13%     91.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       176519      2.50%     93.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        87955      1.25%     95.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       341113      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7061757                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9342787                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11482968                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1732615                       # Number of memory references committed
system.switch_cpus3.commit.loads              1055782                       # Number of loads committed
system.switch_cpus3.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1647078                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10349740                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       234094                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       341113                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24271879                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35954984                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 169741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9342787                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11482968                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9342787                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.865168                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.865168                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.155845                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.155845                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61643111                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18736503                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17766156                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3166                       # number of misc regfile writes
system.l2.replacements                           5912                       # number of replacements
system.l2.tagsinuse                       8186.920002                       # Cycle average of tags in use
system.l2.total_refs                           473316                       # Total number of references to valid blocks.
system.l2.sampled_refs                          14098                       # Sample count of references to valid blocks.
system.l2.avg_refs                          33.573273                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            92.746849                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     33.093564                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    965.988600                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     31.510645                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    602.053491                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     30.401413                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    415.311539                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     34.397020                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    801.069634                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1505.058344                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1175.950240                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            986.679385                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1512.659279                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011322                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004040                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.117919                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.003847                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.073493                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.003711                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.050697                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.004199                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.097787                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.183723                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.143549                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.120444                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.184651                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999380                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3458                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2964                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2721                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3576                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12727                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4443                       # number of Writeback hits
system.l2.Writeback_hits::total                  4443                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   162                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3482                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3016                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2759                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3624                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12889                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3482                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3016                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2759                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3624                       # number of overall hits
system.l2.overall_hits::total                   12889                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1966                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1236                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          905                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1639                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5908                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1966                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1236                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          905                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1639                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5908                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1966                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1236                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          905                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1639                       # number of overall misses
system.l2.overall_misses::total                  5908                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2546597                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    121163637                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2300658                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     79707676                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2405127                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     56648811                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2339712                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     99246877                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       366359095                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2546597                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    121163637                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2300658                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     79707676                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2405127                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     56648811                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2339712                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     99246877                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        366359095                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2546597                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    121163637                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2300658                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     79707676                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2405127                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     56648811                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2339712                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     99246877                       # number of overall miss cycles
system.l2.overall_miss_latency::total       366359095                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5424                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4200                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3626                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5215                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               18635                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4443                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4443                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               162                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5448                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4252                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3664                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5263                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18797                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5448                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4252                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3664                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5263                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18797                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.362463                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.294286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.249586                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.314286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.317038                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.360866                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.290687                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.246998                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.311419                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.314305                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.360866                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.290687                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.246998                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.311419                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.314305                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 59223.186047                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61629.520346                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 58991.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 64488.411003                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 61669.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 62595.371271                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 57066.146341                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60553.311165                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62010.679587                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 59223.186047                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61629.520346                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 58991.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 64488.411003                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 61669.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 62595.371271                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 57066.146341                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60553.311165                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62010.679587                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 59223.186047                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61629.520346                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 58991.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 64488.411003                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 61669.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 62595.371271                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 57066.146341                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60553.311165                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62010.679587                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2301                       # number of writebacks
system.l2.writebacks::total                      2301                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1966                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1236                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          905                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1639                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5908                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1966                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1639                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5908                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1966                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5908                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2304839                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    109795507                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2079877                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     72569852                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2181229                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     51430241                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2106108                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     89744216                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    332211869                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2304839                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    109795507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2079877                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     72569852                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2181229                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     51430241                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2106108                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     89744216                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    332211869                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2304839                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    109795507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2079877                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     72569852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2181229                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     51430241                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2106108                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     89744216                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    332211869                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.362463                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.294286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.249586                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.314286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.317038                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.360866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.290687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.246998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.311419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.314305                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.360866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.290687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.246998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.311419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.314305                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53600.906977                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55847.155137                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53330.179487                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58713.472492                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 55928.948718                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 56828.995580                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 51368.487805                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54755.470409                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56230.851219                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 53600.906977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55847.155137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 53330.179487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58713.472492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 55928.948718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 56828.995580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 51368.487805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54755.470409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56230.851219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 53600.906977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55847.155137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 53330.179487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58713.472492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 55928.948718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 56828.995580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 51368.487805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54755.470409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56230.851219                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               556.487135                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753527                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1773015.092035                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.371285                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.115850                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066300                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825506                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891806                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721006                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721006                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721006                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721006                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721006                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721006                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3636505                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3636505                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3636505                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3636505                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3636505                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3636505                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721063                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721063                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721063                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721063                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721063                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721063                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 63798.333333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63798.333333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 63798.333333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63798.333333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 63798.333333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63798.333333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3044079                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3044079                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3044079                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3044079                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3044079                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3044079                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 64767.638298                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64767.638298                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 64767.638298                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64767.638298                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 64767.638298                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64767.638298                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5448                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249208                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5704                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39139.061711                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.136924                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.863076                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785691                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214309                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2054765                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2054765                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1112                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1112                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492349                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492349                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492349                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492349                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17828                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17828                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17900                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17900                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17900                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17900                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    877518987                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    877518987                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2474732                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2474732                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    879993719                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    879993719                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    879993719                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    879993719                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072593                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072593                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510249                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510249                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510249                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510249                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008602                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008602                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007131                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007131                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007131                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007131                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49221.392585                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49221.392585                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34371.277778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34371.277778                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49161.660279                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49161.660279                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49161.660279                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49161.660279                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          806                       # number of writebacks
system.cpu0.dcache.writebacks::total              806                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12404                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12404                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12452                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12452                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12452                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12452                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5424                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5424                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5448                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5448                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5448                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5448                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    156401203                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    156401203                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       565307                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       565307                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    156966510                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    156966510                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    156966510                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    156966510                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002617                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002617                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002170                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002170                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002170                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002170                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28835.030052                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28835.030052                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 23554.458333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23554.458333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 28811.767621                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28811.767621                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 28811.767621                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28811.767621                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               500.214359                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086304404                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2159650.902584                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.214359                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061241                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.801626                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1528378                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1528378                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1528378                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1528378                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1528378                       # number of overall hits
system.cpu1.icache.overall_hits::total        1528378                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3619326                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3619326                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3619326                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3619326                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3619326                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3619326                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1528433                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1528433                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1528433                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1528433                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1528433                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1528433                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 65805.927273                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65805.927273                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 65805.927273                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65805.927273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 65805.927273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65805.927273                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2713699                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2713699                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2713699                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2713699                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2713699                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2713699                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 66187.780488                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66187.780488                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 66187.780488                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66187.780488                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 66187.780488                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66187.780488                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4252                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166150147                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4508                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36856.731810                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.983523                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.016477                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.871029                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.128971                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1023765                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1023765                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       668559                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        668559                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1624                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1624                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1621                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1692324                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1692324                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1692324                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1692324                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10629                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10629                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10795                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10795                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10795                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10795                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    443088146                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    443088146                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5874515                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5874515                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    448962661                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    448962661                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    448962661                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    448962661                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1034394                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1034394                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       668725                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       668725                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1703119                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1703119                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1703119                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1703119                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010276                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010276                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000248                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000248                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006338                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006338                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006338                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006338                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41686.719917                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41686.719917                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 35388.644578                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35388.644578                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41589.871329                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41589.871329                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41589.871329                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41589.871329                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          885                       # number of writebacks
system.cpu1.dcache.writebacks::total              885                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6429                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6429                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6543                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6543                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6543                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6543                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4200                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4200                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4252                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4252                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4252                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4252                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    109459582                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    109459582                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1323239                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1323239                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    110782821                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    110782821                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    110782821                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    110782821                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004060                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004060                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002497                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002497                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002497                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002497                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 26061.805238                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26061.805238                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25446.903846                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25446.903846                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 26054.285278                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26054.285278                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 26054.285278                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26054.285278                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               504.240252                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089495540                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2144676.259843                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.240252                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058077                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.808077                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1534231                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1534231                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1534231                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1534231                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1534231                       # number of overall hits
system.cpu2.icache.overall_hits::total        1534231                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3776067                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3776067                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3776067                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3776067                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3776067                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3776067                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1534284                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1534284                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1534284                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1534284                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1534284                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1534284                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 71246.547170                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 71246.547170                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 71246.547170                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 71246.547170                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 71246.547170                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 71246.547170                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2896794                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2896794                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2896794                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2896794                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2896794                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2896794                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 72419.850000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 72419.850000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 72419.850000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 72419.850000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 72419.850000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 72419.850000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3664                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161225995                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3920                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              41129.080357                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.698296                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.301704                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.862103                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.137897                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1029587                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1029587                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       674625                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        674625                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1828                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1828                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1658                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1658                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1704212                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1704212                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1704212                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1704212                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7214                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7214                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          145                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          145                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7359                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7359                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7359                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7359                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    246493385                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    246493385                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6577259                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6577259                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    253070644                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    253070644                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    253070644                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    253070644                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1036801                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1036801                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       674770                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       674770                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1711571                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1711571                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1711571                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1711571                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006958                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006958                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000215                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000215                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004300                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004300                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004300                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004300                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 34168.753119                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34168.753119                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 45360.406897                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 45360.406897                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34389.270825                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34389.270825                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34389.270825                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34389.270825                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          801                       # number of writebacks
system.cpu2.dcache.writebacks::total              801                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3588                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3588                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          107                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          107                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3695                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3695                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3695                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3695                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3626                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3626                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           38                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3664                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3664                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3664                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3664                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     87211970                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     87211970                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1333812                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1333812                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     88545782                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     88545782                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     88545782                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     88545782                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003497                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003497                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002141                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002141                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002141                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002141                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 24051.839493                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 24051.839493                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 35100.315789                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 35100.315789                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 24166.425218                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 24166.425218                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 24166.425218                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 24166.425218                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.912915                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086509099                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2105637.788760                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.912915                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062360                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821976                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1423183                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1423183                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1423183                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1423183                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1423183                       # number of overall hits
system.cpu3.icache.overall_hits::total        1423183                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           53                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           53                       # number of overall misses
system.cpu3.icache.overall_misses::total           53                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3237197                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3237197                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3237197                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3237197                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3237197                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3237197                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1423236                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1423236                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1423236                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1423236                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1423236                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1423236                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 61079.188679                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61079.188679                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 61079.188679                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61079.188679                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 61079.188679                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61079.188679                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2607740                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2607740                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2607740                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2607740                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2607740                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2607740                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 62089.047619                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62089.047619                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 62089.047619                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62089.047619                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 62089.047619                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62089.047619                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5263                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170692954                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5519                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30928.239536                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.292027                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.707973                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883953                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116047                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       988914                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         988914                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       673173                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        673173                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1794                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1794                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1583                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1583                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1662087                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1662087                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1662087                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1662087                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13363                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13363                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          333                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          333                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13696                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13696                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13696                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13696                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    585286200                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    585286200                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     16338777                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     16338777                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    601624977                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    601624977                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    601624977                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    601624977                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1002277                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1002277                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       673506                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       673506                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1583                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1583                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1675783                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1675783                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1675783                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1675783                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013333                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000494                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000494                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008173                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008173                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008173                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008173                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 43799.012198                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43799.012198                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 49065.396396                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 49065.396396                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 43927.057316                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 43927.057316                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 43927.057316                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 43927.057316                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        32632                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        32632                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1951                       # number of writebacks
system.cpu3.dcache.writebacks::total             1951                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8148                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8148                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          285                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          285                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8433                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8433                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8433                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8433                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5215                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5215                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5263                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5263                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5263                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5263                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    135686631                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    135686631                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1027238                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1027238                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    136713869                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    136713869                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    136713869                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    136713869                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005203                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005203                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003141                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003141                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003141                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003141                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 26018.529434                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26018.529434                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 21400.791667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21400.791667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 25976.414402                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25976.414402                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 25976.414402                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25976.414402                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
