<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="C:/Users/ruchi/Documents/GitHub/riscv-processor-dsd-project/RISCV_Pipeline_Final/RISCV_Pipeline_Final.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1735910962" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1735910962">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1735910962" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1735910962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../CommonFiles/src/ALU.v"/>
      <outfile xil_pn:name="../CommonFiles/src/ALU_Decoder.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Control_Unit_Top.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Data_Memory.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Decode_Cyle.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Execute_Cycle.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Fetch_Cycle.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Hazard_unit.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Instruction_Memory.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Main_Decoder.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Memory_Cycle.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Mux.v"/>
      <outfile xil_pn:name="../CommonFiles/src/PC.v"/>
      <outfile xil_pn:name="../CommonFiles/src/PC_Adder.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Pipeline_Top.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Register_File.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Sign_Extend.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Writeback_Cycle.v"/>
      <outfile xil_pn:name="../CommonFiles/src/clock.v"/>
      <outfile xil_pn:name="../CommonFiles/src/pipeline_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1735910964" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7128511773193751507" xil_pn:start_ts="1735910964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1735910964" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2964187670512171541" xil_pn:start_ts="1735910964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1735910964" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2270611164850079251" xil_pn:start_ts="1735910964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1735910965" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1735910964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../CommonFiles/src/ALU.v"/>
      <outfile xil_pn:name="../CommonFiles/src/ALU_Decoder.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Control_Unit_Top.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Data_Memory.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Decode_Cyle.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Execute_Cycle.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Fetch_Cycle.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Hazard_unit.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Instruction_Memory.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Main_Decoder.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Memory_Cycle.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Mux.v"/>
      <outfile xil_pn:name="../CommonFiles/src/PC.v"/>
      <outfile xil_pn:name="../CommonFiles/src/PC_Adder.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Pipeline_Top.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Register_File.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Sign_Extend.v"/>
      <outfile xil_pn:name="../CommonFiles/src/Writeback_Cycle.v"/>
      <outfile xil_pn:name="../CommonFiles/src/clock.v"/>
      <outfile xil_pn:name="../CommonFiles/src/pipeline_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1735910967" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6159587342810039271" xil_pn:start_ts="1735910965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tb_beh.prj"/>
      <outfile xil_pn:name="tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1735911033" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1853537267270789276" xil_pn:start_ts="1735911033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
