Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0f6763708a46456bbbac485ac3b610fd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vlsi/verilog-programming/RISC_Processor/RISC_Processor.srcs/sources_1/new/instruction_decodr.sv" Line 23. Module instruction_decodr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Vlsi/verilog-programming/RISC_Processor/RISC_Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_decodr
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ram_16x16
Compiling module xil_defaultlib.alv
Compiling module xil_defaultlib.RISC
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_behav
