

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           1 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   100 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat              4294967396 # memory access runtime profiling sampling460ed3e1196a330cdffbedeeea690a8d  /home/zimbardo2/Documents/sim_1/linear_base
Extracting PTX file and ptxas options    1: linear_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            1 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    1 # IPC per profiling interval
-instruction_monitor                    1 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             1 # memory access runtime profiling for L2 cache
-DRAM_metrics                           1 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           1 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/zimbardo2/Documents/sim_1/linear_base
self exe links to: /home/zimbardo2/Documents/sim_1/linear_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/zimbardo2/Documents/sim_1/linear_base
Running md5sum using "md5sum /home/zimbardo2/Documents/sim_1/linear_base "
self exe links to: /home/zimbardo2/Documents/sim_1/linear_base
Extracting specific PTX file named linear_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN3cub11EmptyKernelIvEEvv : hostFun 0x0x5616b9008d26, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing linear_base.1.sm_75.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x15d (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6system6detail10sequential3seqE" from 0x15d to 0x15e (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6system3cpp3parE" from 0x15e to 0x15f (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust8cuda_cub3parE" from 0x15f to 0x160 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_1E" from 0x160 to 0x161 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_2E" from 0x161 to 0x162 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_3E" from 0x162 to 0x163 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_4E" from 0x163 to 0x164 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_5E" from 0x164 to 0x165 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_6E" from 0x165 to 0x166 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_7E" from 0x166 to 0x167 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_8E" from 0x167 to 0x168 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_9E" from 0x168 to 0x169 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders3_10E" from 0x169 to 0x16a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust3seqE" from 0x16a to 0x16b (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6deviceE" from 0x16b to 0x16c (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x180 to 0x194 (global memory space)
GPGPU-Sim PTX: allocating global region for "$str$1" from 0x200 to 0x20f (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN6thrust8cuda_cub4core5shmemE" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10initializeiPi'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z6insert9Worklist2iPiS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13push_frontier9Worklist2Pii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12bc_normalizeiPff'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: instruction assembly for function '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN3cub11EmptyKernelIvEEvv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file linear_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 93 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 20 bytes
GPGPU-Sim PTX:     initializing '$str$1' ...  wrote 15 bytes
GPGPU-Sim PTX: finished loading globals (128 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from linear_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_ZN3cub11EmptyKernelIvEEvv' : regs=4, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_' : regs=16, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_' : regs=4, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_' : regs=34, lmem=0, smem=0, cmem=373
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_' : regs=6, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_' : regs=32, lmem=0, smem=0, cmem=465
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_' : regs=32, lmem=0, smem=0, cmem=385
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_' : regs=34, lmem=0, smem=0, cmem=373
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_' : regs=4, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_' : regs=32, lmem=0, smem=0, cmem=433
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_' : regs=32, lmem=0, smem=0, cmem=381
GPGPU-Sim PTX: Kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' : regs=27, lmem=0, smem=0, cmem=424
GPGPU-Sim PTX: Kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' : regs=32, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z12bc_normalizeiPff' : regs=16, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Kernel '_Z13push_frontier9Worklist2Pii' : regs=8, lmem=0, smem=0, cmem=396
GPGPU-Sim PTX: Kernel '_Z6insert9Worklist2iPiS0_' : regs=15, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Kernel '_Z10initializeiPi' : regs=8, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_ : hostFun 0x0x5616b9009239, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_ : hostFun 0x0x5616b90091fd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_ : hostFun 0x0x5616b90091d0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_ : hostFun 0x0x5616b90091a2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_ : hostFun 0x0x5616b900917c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_ : hostFun 0x0x5616b9009128, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_ : hostFun 0x0x5616b90090e6, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_ : hostFun 0x0x5616b90090b8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_ : hostFun 0x0x5616b9009093, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_ : hostFun 0x0x5616b9009040, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_ : hostFun 0x0x5616b9008fff, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ : hostFun 0x0x5616b9004cc7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ : hostFun 0x0x5616b9004a63, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12bc_normalizeiPff : hostFun 0x0x5616b9004846, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13push_frontier9Worklist2Pii : hostFun 0x0x5616b90046c3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6insert9Worklist2iPiS0_ : hostFun 0x0x5616b9004531, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10initializeiPi : hostFun 0x0x5616b9004397, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5616b902426f; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6system6detail10sequential3seqE; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5616b9024275; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6system3cpp3parE; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6system3cpp3parE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6system3cpp3parE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5616b90243fc; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust8cuda_cub3parE; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust8cuda_cub3parE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust8cuda_cub3parE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5616b9024276; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_1E; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5616b9024277; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_2E; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5616b9024278; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_3E; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5616b9024279; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_4E; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5616b902427a; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_5E; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5616b902427b; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_6E; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5616b902427c; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_7E; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5616b902427d; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_8E; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5616b902427e; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_9E; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5616b902427f; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders3_10E; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders3_10E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5616b9024274; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust3seqE; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5616b9024482; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6deviceE; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6deviceE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6deviceE hostVar to name mapping
Betweenness Centrality by Xuhao Chen
Reading (.mtx) input file ../benchmarks/gardenia/datasets/higgs-twitter.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 456626 |E| 14855819
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c75435c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754350..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004397 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10initializeiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z10initializeiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10initializeiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z10initializeiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10initializeiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10initializeiPi'...
GPGPU-Sim PTX: reconvergence points for _Z10initializeiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x038 (linear_base.1.sm_75.ptx:60) @%p1 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x068 (linear_base.1.sm_75.ptx:69) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10initializeiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10initializeiPi'.
GPGPU-Sim PTX: pushing kernel '_Z10initializeiPi' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z10initializeiPi'
Destroy streams for kernel 1: size 0
kernel_name = _Z10initializeiPi 
kernel_launch_uid = 1 
gpu_sim_cycle = 12077
gpu_sim_insn = 5936840
gpu_ipc =     491.5823
gpu_tot_sim_cycle = 12077
gpu_tot_sim_insn = 5936840
gpu_tot_ipc =     491.5823
gpu_tot_issued_cta = 1784
gpu_occupancy = 89.8563% 
gpu_tot_occupancy = 89.8563% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.7263
partiton_level_parallism_total  =       4.7263
partiton_level_parallism_util =       9.4989
partiton_level_parallism_util_total  =       9.4989
L2_BW  =     206.4429 GB/Sec
L2_BW_total  =     206.4429 GB/Sec
gpu_total_sim_rate=64530

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2080, Miss = 2080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1483
	L1D_cache_core[1]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1559
	L1D_cache_core[2]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1637
	L1D_cache_core[3]: Access = 1696, Miss = 1696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1628
	L1D_cache_core[4]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1364
	L1D_cache_core[5]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1388
	L1D_cache_core[6]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1407
	L1D_cache_core[7]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1683
	L1D_cache_core[8]: Access = 2016, Miss = 2016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1566
	L1D_cache_core[9]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1427
	L1D_cache_core[10]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1507
	L1D_cache_core[11]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1545
	L1D_cache_core[12]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1580
	L1D_cache_core[13]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1625
	L1D_cache_core[14]: Access = 2103, Miss = 2103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1465
	L1D_cache_core[15]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1487
	L1D_cache_core[16]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1568
	L1D_cache_core[17]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1612
	L1D_cache_core[18]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1638
	L1D_cache_core[19]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1574
	L1D_cache_core[20]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1492
	L1D_cache_core[21]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1392
	L1D_cache_core[22]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1489
	L1D_cache_core[23]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1519
	L1D_cache_core[24]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1536
	L1D_cache_core[25]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1708
	L1D_cache_core[26]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1443
	L1D_cache_core[27]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1678
	L1D_cache_core[28]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1581
	L1D_cache_core[29]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1504
	L1D_total_cache_accesses = 57079
	L1D_total_cache_misses = 57079
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 46085
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 42809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46085
ctas_completed 1784, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 238, 238, 238, 238, 238, 238, 238, 238, 
gpgpu_n_tot_thrd_icount = 6393536
gpgpu_n_tot_w_icount = 199798
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 57079
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 456626
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 913408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:72753	W0_Idle:485664	W0_Scoreboard:81633	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:5	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:199793
single_issue_nums: WS0:49952	WS1:49952	WS2:49947	WS3:49947	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2283160 {40:57079,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 456632 {8:57079,}
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 0 
max_icnt2sh_latency = 144 
averagemflatency = 298 
avg_icnt2mem_latency = 83 
avg_icnt2sh_latency = 19 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12863 	42761 	1455 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	32994 	16653 	4801 	2631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12973 	8885 	9902 	12402 	10429 	2451 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	56 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        402       400       433       426       415       435       596       606       604       607       596       599       470       474       456       469
dram[1]:        391       443       409       443       387       583       599       596       600       597       595       590       478       440       477       462
dram[2]:        417       387       447       410       588       377       595       599       603       602       596       588       470       478       474       478
dram[3]:        387       406       410       425       384       396       592       594       599       598       588       592       474       457       472       460
dram[4]:        400       402       449       443       410       435       595       600       603       601       595       595       470       470       466       470
dram[5]:        394       403       437       443       406       581       600       594       601       595       595       588       491       472       489       467
dram[6]:        400       393       412       409       589       412       595       600       603       602       596       588       472       456       452       436
dram[7]:        400       392       397       401       409       403       593       595       599       598       588       592       452       446       440       435
dram[8]:        412       410       408       424       405       436       596       601       603       592       595       595       456       456       445       442
dram[9]:        416       419       431       421       425       582       601       595       595       593       595       588       483       463       456       448
dram[10]:        395       403       419       399       587       389       593       593       599       598       597       587       441       457       456       462
dram[11]:        386       389       403       411       376       389       593       596       600       599       587       586       442       439       466       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30969 n_nop=30969 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30969i bk1: 0a 30969i bk2: 0a 30969i bk3: 0a 30969i bk4: 0a 30969i bk5: 0a 30969i bk6: 0a 30969i bk7: 0a 30969i bk8: 0a 30969i bk9: 0a 30969i bk10: 0a 30969i bk11: 0a 30969i bk12: 0a 30969i bk13: 0a 30969i bk14: 0a 30969i bk15: 0a 30969i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30969 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30969 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30969 
n_nop = 30969 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30969 n_nop=30969 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30969i bk1: 0a 30969i bk2: 0a 30969i bk3: 0a 30969i bk4: 0a 30969i bk5: 0a 30969i bk6: 0a 30969i bk7: 0a 30969i bk8: 0a 30969i bk9: 0a 30969i bk10: 0a 30969i bk11: 0a 30969i bk12: 0a 30969i bk13: 0a 30969i bk14: 0a 30969i bk15: 0a 30969i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30969 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30969 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30969 
n_nop = 30969 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30969 n_nop=30969 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30969i bk1: 0a 30969i bk2: 0a 30969i bk3: 0a 30969i bk4: 0a 30969i bk5: 0a 30969i bk6: 0a 30969i bk7: 0a 30969i bk8: 0a 30969i bk9: 0a 30969i bk10: 0a 30969i bk11: 0a 30969i bk12: 0a 30969i bk13: 0a 30969i bk14: 0a 30969i bk15: 0a 30969i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30969 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30969 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30969 
n_nop = 30969 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30969 n_nop=30969 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30969i bk1: 0a 30969i bk2: 0a 30969i bk3: 0a 30969i bk4: 0a 30969i bk5: 0a 30969i bk6: 0a 30969i bk7: 0a 30969i bk8: 0a 30969i bk9: 0a 30969i bk10: 0a 30969i bk11: 0a 30969i bk12: 0a 30969i bk13: 0a 30969i bk14: 0a 30969i bk15: 0a 30969i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30969 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30969 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30969 
n_nop = 30969 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30969 n_nop=30969 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30969i bk1: 0a 30969i bk2: 0a 30969i bk3: 0a 30969i bk4: 0a 30969i bk5: 0a 30969i bk6: 0a 30969i bk7: 0a 30969i bk8: 0a 30969i bk9: 0a 30969i bk10: 0a 30969i bk11: 0a 30969i bk12: 0a 30969i bk13: 0a 30969i bk14: 0a 30969i bk15: 0a 30969i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30969 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30969 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30969 
n_nop = 30969 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30969 n_nop=30969 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30969i bk1: 0a 30969i bk2: 0a 30969i bk3: 0a 30969i bk4: 0a 30969i bk5: 0a 30969i bk6: 0a 30969i bk7: 0a 30969i bk8: 0a 30969i bk9: 0a 30969i bk10: 0a 30969i bk11: 0a 30969i bk12: 0a 30969i bk13: 0a 30969i bk14: 0a 30969i bk15: 0a 30969i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30969 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30969 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30969 
n_nop = 30969 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30969 n_nop=30969 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30969i bk1: 0a 30969i bk2: 0a 30969i bk3: 0a 30969i bk4: 0a 30969i bk5: 0a 30969i bk6: 0a 30969i bk7: 0a 30969i bk8: 0a 30969i bk9: 0a 30969i bk10: 0a 30969i bk11: 0a 30969i bk12: 0a 30969i bk13: 0a 30969i bk14: 0a 30969i bk15: 0a 30969i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30969 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30969 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30969 
n_nop = 30969 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30969 n_nop=30969 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30969i bk1: 0a 30969i bk2: 0a 30969i bk3: 0a 30969i bk4: 0a 30969i bk5: 0a 30969i bk6: 0a 30969i bk7: 0a 30969i bk8: 0a 30969i bk9: 0a 30969i bk10: 0a 30969i bk11: 0a 30969i bk12: 0a 30969i bk13: 0a 30969i bk14: 0a 30969i bk15: 0a 30969i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30969 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30969 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30969 
n_nop = 30969 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30969 n_nop=30969 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30969i bk1: 0a 30969i bk2: 0a 30969i bk3: 0a 30969i bk4: 0a 30969i bk5: 0a 30969i bk6: 0a 30969i bk7: 0a 30969i bk8: 0a 30969i bk9: 0a 30969i bk10: 0a 30969i bk11: 0a 30969i bk12: 0a 30969i bk13: 0a 30969i bk14: 0a 30969i bk15: 0a 30969i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30969 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30969 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30969 
n_nop = 30969 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30969 n_nop=30969 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30969i bk1: 0a 30969i bk2: 0a 30969i bk3: 0a 30969i bk4: 0a 30969i bk5: 0a 30969i bk6: 0a 30969i bk7: 0a 30969i bk8: 0a 30969i bk9: 0a 30969i bk10: 0a 30969i bk11: 0a 30969i bk12: 0a 30969i bk13: 0a 30969i bk14: 0a 30969i bk15: 0a 30969i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30969 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30969 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30969 
n_nop = 30969 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30969 n_nop=30969 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30969i bk1: 0a 30969i bk2: 0a 30969i bk3: 0a 30969i bk4: 0a 30969i bk5: 0a 30969i bk6: 0a 30969i bk7: 0a 30969i bk8: 0a 30969i bk9: 0a 30969i bk10: 0a 30969i bk11: 0a 30969i bk12: 0a 30969i bk13: 0a 30969i bk14: 0a 30969i bk15: 0a 30969i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30969 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30969 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30969 
n_nop = 30969 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30969 n_nop=30969 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30969i bk1: 0a 30969i bk2: 0a 30969i bk3: 0a 30969i bk4: 0a 30969i bk5: 0a 30969i bk6: 0a 30969i bk7: 0a 30969i bk8: 0a 30969i bk9: 0a 30969i bk10: 0a 30969i bk11: 0a 30969i bk12: 0a 30969i bk13: 0a 30969i bk14: 0a 30969i bk15: 0a 30969i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30969 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30969 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30969 
n_nop = 30969 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2379, Miss = 2379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 57079
L2_total_cache_misses = 57079
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 42809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=57079
icnt_total_pkts_simt_to_mem=57079
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 57079
Req_Network_cycles = 12077
Req_Network_injected_packets_per_cycle =       4.7263 
Req_Network_conflicts_per_cycle =       2.3285
Req_Network_conflicts_per_cycle_util =       4.6798
Req_Bank_Level_Parallism =       9.4989
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.0832
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1969

Reply_Network_injected_packets_num = 57079
Reply_Network_cycles = 12077
Reply_Network_injected_packets_per_cycle =        4.7263
Reply_Network_conflicts_per_cycle =        5.4837
Reply_Network_conflicts_per_cycle_util =      10.8854
Reply_Bank_Level_Parallism =       9.3818
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.4983
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1575
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 32 sec (92 sec)
gpgpu_simulation_rate = 64530 (inst/sec)
gpgpu_simulation_rate = 131 (cycle/sec)
gpgpu_silicon_slowdown = 10419847x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Launching CUDA BC solver (1784 CTAs/SM, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c754334..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754328..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754320..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004531 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z6insert9Worklist2iPiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0d0 (linear_base.1.sm_75.ptx:97) @%p1 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (linear_base.1.sm_75.ptx:123) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x100 (linear_base.1.sm_75.ptx:104) @%p2 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (linear_base.1.sm_75.ptx:112) cvta.to.global.u64 %rd16, %rd10;

GPGPU-Sim PTX: ... end of reconvergence points for _Z6insert9Worklist2iPiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6insert9Worklist2iPiS0_'.
GPGPU-Sim PTX: pushing kernel '_Z6insert9Worklist2iPiS0_' to stream 0, gridDim= (1,1,1) blockDim = (1,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z6insert9Worklist2iPiS0_'
GPGPU-Sim uArch: CTA/core = 16, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 2: size 0
kernel_name = _Z6insert9Worklist2iPiS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 5776
gpu_sim_insn = 31
gpu_ipc =       0.0054
gpu_tot_sim_cycle = 17853
gpu_tot_sim_insn = 5936871
gpu_tot_ipc =     332.5419
gpu_tot_issued_cta = 1785
gpu_occupancy = 3.1250% 
gpu_tot_occupancy = 89.5377% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0009
partiton_level_parallism_total  =       3.1974
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       9.4919
L2_BW  =       0.0378 GB/Sec
L2_BW_total  =     139.6644 GB/Sec
gpu_total_sim_rate=61204

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2080, Miss = 2080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1483
	L1D_cache_core[1]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1559
	L1D_cache_core[2]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1637
	L1D_cache_core[3]: Access = 1696, Miss = 1696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1628
	L1D_cache_core[4]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1364
	L1D_cache_core[5]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1388
	L1D_cache_core[6]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1407
	L1D_cache_core[7]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1683
	L1D_cache_core[8]: Access = 2016, Miss = 2016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1566
	L1D_cache_core[9]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1427
	L1D_cache_core[10]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1507
	L1D_cache_core[11]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1545
	L1D_cache_core[12]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1580
	L1D_cache_core[13]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1625
	L1D_cache_core[14]: Access = 2103, Miss = 2103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1465
	L1D_cache_core[15]: Access = 1860, Miss = 1860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1487
	L1D_cache_core[16]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1568
	L1D_cache_core[17]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1612
	L1D_cache_core[18]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1638
	L1D_cache_core[19]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1574
	L1D_cache_core[20]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1492
	L1D_cache_core[21]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1392
	L1D_cache_core[22]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1489
	L1D_cache_core[23]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1519
	L1D_cache_core[24]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1536
	L1D_cache_core[25]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1708
	L1D_cache_core[26]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1443
	L1D_cache_core[27]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1678
	L1D_cache_core[28]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1581
	L1D_cache_core[29]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1504
	L1D_total_cache_accesses = 57083
	L1D_total_cache_misses = 57083
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 46085
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 42809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57082

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46085
ctas_completed 1785, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 238, 238, 238, 238, 238, 238, 238, 238, 
gpgpu_n_tot_thrd_icount = 6394592
gpgpu_n_tot_w_icount = 199831
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2
gpgpu_n_mem_write_global = 57082
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2
gpgpu_n_store_insn = 456629
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 913414
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:72753	W0_Idle:488429	W0_Scoreboard:81935	W1:33	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:5	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:199793
single_issue_nums: WS0:49985	WS1:49952	WS2:49947	WS3:49947	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2283280 {40:57082,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 456656 {8:57082,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40 {40:1,}
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 0 
max_icnt2sh_latency = 144 
averagemflatency = 298 
avg_icnt2mem_latency = 83 
avg_icnt2sh_latency = 19 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12868 	42761 	1455 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	0 	0 	0 	32998 	16653 	4801 	2631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12978 	8885 	9902 	12402 	10429 	2451 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	57 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        402       400       433       426       415       435       596       606       604       607       596       599       470       474       456       469
dram[1]:        391       443       409       443       387       583       599       596       600       597       595       590       478       440       477       462
dram[2]:        417       387       447       410       588       377       595       599       603       602       596       588       470       478       474       478
dram[3]:        387       406       410       425       384       396       592       594       599       598       588       592       474       457       472       460
dram[4]:        400       402       449       443       410       435       595       600       603       601       595       595       470       470       466       470
dram[5]:        394       403       437       443       406       581       600       594       601       595       595       588       491       472       489       467
dram[6]:        400       393       412       409       589       412       595       600       603       602       596       588       472       456       452       436
dram[7]:        400       392       397       401       409       403       593       595       599       598       588       592       452       446       440       435
dram[8]:        412       410       408       424       405       436       596       601       603       592       595       595       456       456       445       442
dram[9]:        416       419       431       421       425       582       601       595       595       593       595       588       483       463       456       448
dram[10]:        395       403       419       399       587       389       593       593       599       598       597       587       441       457       456       462
dram[11]:        386       389       403       411       376       389       593       596       600       599       587       586       442       439       466       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45779 n_nop=45779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45779i bk1: 0a 45779i bk2: 0a 45779i bk3: 0a 45779i bk4: 0a 45779i bk5: 0a 45779i bk6: 0a 45779i bk7: 0a 45779i bk8: 0a 45779i bk9: 0a 45779i bk10: 0a 45779i bk11: 0a 45779i bk12: 0a 45779i bk13: 0a 45779i bk14: 0a 45779i bk15: 0a 45779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45779 
n_nop = 45779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45779 n_nop=45779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45779i bk1: 0a 45779i bk2: 0a 45779i bk3: 0a 45779i bk4: 0a 45779i bk5: 0a 45779i bk6: 0a 45779i bk7: 0a 45779i bk8: 0a 45779i bk9: 0a 45779i bk10: 0a 45779i bk11: 0a 45779i bk12: 0a 45779i bk13: 0a 45779i bk14: 0a 45779i bk15: 0a 45779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45779 
n_nop = 45779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45779 n_nop=45779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45779i bk1: 0a 45779i bk2: 0a 45779i bk3: 0a 45779i bk4: 0a 45779i bk5: 0a 45779i bk6: 0a 45779i bk7: 0a 45779i bk8: 0a 45779i bk9: 0a 45779i bk10: 0a 45779i bk11: 0a 45779i bk12: 0a 45779i bk13: 0a 45779i bk14: 0a 45779i bk15: 0a 45779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45779 
n_nop = 45779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45779 n_nop=45779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45779i bk1: 0a 45779i bk2: 0a 45779i bk3: 0a 45779i bk4: 0a 45779i bk5: 0a 45779i bk6: 0a 45779i bk7: 0a 45779i bk8: 0a 45779i bk9: 0a 45779i bk10: 0a 45779i bk11: 0a 45779i bk12: 0a 45779i bk13: 0a 45779i bk14: 0a 45779i bk15: 0a 45779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45779 
n_nop = 45779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45779 n_nop=45779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45779i bk1: 0a 45779i bk2: 0a 45779i bk3: 0a 45779i bk4: 0a 45779i bk5: 0a 45779i bk6: 0a 45779i bk7: 0a 45779i bk8: 0a 45779i bk9: 0a 45779i bk10: 0a 45779i bk11: 0a 45779i bk12: 0a 45779i bk13: 0a 45779i bk14: 0a 45779i bk15: 0a 45779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45779 
n_nop = 45779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45779 n_nop=45779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45779i bk1: 0a 45779i bk2: 0a 45779i bk3: 0a 45779i bk4: 0a 45779i bk5: 0a 45779i bk6: 0a 45779i bk7: 0a 45779i bk8: 0a 45779i bk9: 0a 45779i bk10: 0a 45779i bk11: 0a 45779i bk12: 0a 45779i bk13: 0a 45779i bk14: 0a 45779i bk15: 0a 45779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45779 
n_nop = 45779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45779 n_nop=45779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45779i bk1: 0a 45779i bk2: 0a 45779i bk3: 0a 45779i bk4: 0a 45779i bk5: 0a 45779i bk6: 0a 45779i bk7: 0a 45779i bk8: 0a 45779i bk9: 0a 45779i bk10: 0a 45779i bk11: 0a 45779i bk12: 0a 45779i bk13: 0a 45779i bk14: 0a 45779i bk15: 0a 45779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45779 
n_nop = 45779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45779 n_nop=45779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45779i bk1: 0a 45779i bk2: 0a 45779i bk3: 0a 45779i bk4: 0a 45779i bk5: 0a 45779i bk6: 0a 45779i bk7: 0a 45779i bk8: 0a 45779i bk9: 0a 45779i bk10: 0a 45779i bk11: 0a 45779i bk12: 0a 45779i bk13: 0a 45779i bk14: 0a 45779i bk15: 0a 45779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45779 
n_nop = 45779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45779 n_nop=45779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45779i bk1: 0a 45779i bk2: 0a 45779i bk3: 0a 45779i bk4: 0a 45779i bk5: 0a 45779i bk6: 0a 45779i bk7: 0a 45779i bk8: 0a 45779i bk9: 0a 45779i bk10: 0a 45779i bk11: 0a 45779i bk12: 0a 45779i bk13: 0a 45779i bk14: 0a 45779i bk15: 0a 45779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45779 
n_nop = 45779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45779 n_nop=45779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45779i bk1: 0a 45779i bk2: 0a 45779i bk3: 0a 45779i bk4: 0a 45779i bk5: 0a 45779i bk6: 0a 45779i bk7: 0a 45779i bk8: 0a 45779i bk9: 0a 45779i bk10: 0a 45779i bk11: 0a 45779i bk12: 0a 45779i bk13: 0a 45779i bk14: 0a 45779i bk15: 0a 45779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45779 
n_nop = 45779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45779 n_nop=45779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45779i bk1: 0a 45779i bk2: 0a 45779i bk3: 0a 45779i bk4: 0a 45779i bk5: 0a 45779i bk6: 0a 45779i bk7: 0a 45779i bk8: 0a 45779i bk9: 0a 45779i bk10: 0a 45779i bk11: 0a 45779i bk12: 0a 45779i bk13: 0a 45779i bk14: 0a 45779i bk15: 0a 45779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45779 
n_nop = 45779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=45779 n_nop=45779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45779i bk1: 0a 45779i bk2: 0a 45779i bk3: 0a 45779i bk4: 0a 45779i bk5: 0a 45779i bk6: 0a 45779i bk7: 0a 45779i bk8: 0a 45779i bk9: 0a 45779i bk10: 0a 45779i bk11: 0a 45779i bk12: 0a 45779i bk13: 0a 45779i bk14: 0a 45779i bk15: 0a 45779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45779 
n_nop = 45779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2379, Miss = 2379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2377, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2377, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2381, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2381, Miss = 2381, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2381, Miss = 2381, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 57084
L2_total_cache_misses = 57081
L2_total_cache_miss_rate = 0.9999
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 42809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57082
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=57084
icnt_total_pkts_simt_to_mem=57084
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 57084
Req_Network_cycles = 17853
Req_Network_injected_packets_per_cycle =       3.1974 
Req_Network_conflicts_per_cycle =       1.5751
Req_Network_conflicts_per_cycle_util =       4.6759
Req_Bank_Level_Parallism =       9.4919
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.7621
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1332

Reply_Network_injected_packets_num = 57084
Reply_Network_cycles = 17853
Reply_Network_injected_packets_per_cycle =        3.1974
Reply_Network_conflicts_per_cycle =        3.7096
Reply_Network_conflicts_per_cycle_util =      10.8765
Reply_Bank_Level_Parallism =       9.3749
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.3665
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1066
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 37 sec (97 sec)
gpgpu_simulation_rate = 61204 (inst/sec)
gpgpu_simulation_rate = 184 (cycle/sec)
gpgpu_silicon_slowdown = 7418478x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c75433c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b90046c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: Finding dominators for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: reconvergence points for _Z13push_frontier9Worklist2Pii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1d8 (linear_base.1.sm_75.ptx:150) @%p3 bra $L__BB2_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (linear_base.1.sm_75.ptx:159) @%p5 bra $L__BB2_4;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x208 (linear_base.1.sm_75.ptx:159) @%p5 bra $L__BB2_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (linear_base.1.sm_75.ptx:168) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z13push_frontier9Worklist2Pii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13push_frontier9Worklist2Pii'.
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 3: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 3 
gpu_sim_cycle = 5900
gpu_sim_insn = 3848
gpu_ipc =       0.6522
gpu_tot_sim_cycle = 23753
gpu_tot_sim_insn = 5940719
gpu_tot_ipc =     250.1039
gpu_tot_issued_cta = 1786
gpu_occupancy = 10.3981% 
gpu_tot_occupancy = 89.2019% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0005
partiton_level_parallism_total  =       2.4034
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       9.4876
L2_BW  =       0.0222 GB/Sec
L2_BW_total  =     104.9787 GB/Sec
gpu_total_sim_rate=58242

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2080, Miss = 2080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1483
	L1D_cache_core[1]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1559
	L1D_cache_core[2]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1637
	L1D_cache_core[3]: Access = 1696, Miss = 1696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1628
	L1D_cache_core[4]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1364
	L1D_cache_core[5]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1388
	L1D_cache_core[6]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1407
	L1D_cache_core[7]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1683
	L1D_cache_core[8]: Access = 2016, Miss = 2016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1566
	L1D_cache_core[9]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1427
	L1D_cache_core[10]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1507
	L1D_cache_core[11]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1545
	L1D_cache_core[12]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1580
	L1D_cache_core[13]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1625
	L1D_cache_core[14]: Access = 2103, Miss = 2103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1465
	L1D_cache_core[15]: Access = 1860, Miss = 1860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1487
	L1D_cache_core[16]: Access = 1866, Miss = 1859, Miss_rate = 0.996, Pending_hits = 7, Reservation_fails = 1568
	L1D_cache_core[17]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1612
	L1D_cache_core[18]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1638
	L1D_cache_core[19]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1574
	L1D_cache_core[20]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1492
	L1D_cache_core[21]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1392
	L1D_cache_core[22]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1489
	L1D_cache_core[23]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1519
	L1D_cache_core[24]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1536
	L1D_cache_core[25]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1708
	L1D_cache_core[26]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1443
	L1D_cache_core[27]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1678
	L1D_cache_core[28]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1581
	L1D_cache_core[29]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1504
	L1D_total_cache_accesses = 57093
	L1D_total_cache_misses = 57086
	L1D_total_cache_miss_rate = 0.9999
	L1D_total_cache_pending_hits = 7
	L1D_total_cache_reservation_fails = 46085
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 42809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57083

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46085
ctas_completed 1786, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 238, 238, 238, 238, 238, 238, 238, 238, 
gpgpu_n_tot_thrd_icount = 6398752
gpgpu_n_tot_w_icount = 199961
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4
gpgpu_n_mem_write_global = 57083
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 259
gpgpu_n_store_insn = 456630
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 914438
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:72813	W0_Idle:490488	W0_Scoreboard:83282	W1:43	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:5	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:199913
single_issue_nums: WS0:50025	WS1:49982	WS2:49977	WS3:49977	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2283320 {40:57083,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120 {40:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 456664 {8:57083,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40 {40:1,}
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 0 
max_icnt2sh_latency = 144 
averagemflatency = 298 
avg_icnt2mem_latency = 83 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 19 
mrq_lat_table:1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12870 	42762 	1455 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	0 	0 	0 	33001 	16653 	4801 	2631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12981 	8885 	9902 	12402 	10429 	2451 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	58 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0      5637         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1/1 = 1.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none       95143    none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        402       400       433       426       415       435       596       606       604       607       596       599       470       474       456       469
dram[1]:        391       443       409       443       387       583       599       596       600       597       595       590       478       440       477       462
dram[2]:        417       387       447       410       588       377       595       599       603       602       596       588       470       478       474       478
dram[3]:        387       406       410       425       384       396       592       594       599       598       588       592       474       457       472       460
dram[4]:        400       402       449       443       410       435       595       600       603       601       595       595       470       470       466       470
dram[5]:        394       403       437       443       406       581       600       594       601       595       595       588       491       472       489       467
dram[6]:        400       393       412       409       589       412       595       600       603       602       596       588       472       456       452       436
dram[7]:        400       392       397       401       409       403       593       595       599       598       588       592       452       446       440       435
dram[8]:        412       410       408       424       405       436       596       601       603       592       595       595       456       456       445       442
dram[9]:        416       419       431       421       425       582       601       595       595       593       595       588       483       463       456       448
dram[10]:        395       403       419       399       587       389       593       593       599       598       597       587       441       457       456       462
dram[11]:        386       389       403       411       376       389       593       596       600       599       587       586       442       439       466       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60907 n_nop=60907 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60907i bk1: 0a 60907i bk2: 0a 60907i bk3: 0a 60907i bk4: 0a 60907i bk5: 0a 60907i bk6: 0a 60907i bk7: 0a 60907i bk8: 0a 60907i bk9: 0a 60907i bk10: 0a 60907i bk11: 0a 60907i bk12: 0a 60907i bk13: 0a 60907i bk14: 0a 60907i bk15: 0a 60907i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60907 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60907 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60907 
n_nop = 60907 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60907 n_nop=60907 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60907i bk1: 0a 60907i bk2: 0a 60907i bk3: 0a 60907i bk4: 0a 60907i bk5: 0a 60907i bk6: 0a 60907i bk7: 0a 60907i bk8: 0a 60907i bk9: 0a 60907i bk10: 0a 60907i bk11: 0a 60907i bk12: 0a 60907i bk13: 0a 60907i bk14: 0a 60907i bk15: 0a 60907i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60907 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60907 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60907 
n_nop = 60907 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60907 n_nop=60907 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60907i bk1: 0a 60907i bk2: 0a 60907i bk3: 0a 60907i bk4: 0a 60907i bk5: 0a 60907i bk6: 0a 60907i bk7: 0a 60907i bk8: 0a 60907i bk9: 0a 60907i bk10: 0a 60907i bk11: 0a 60907i bk12: 0a 60907i bk13: 0a 60907i bk14: 0a 60907i bk15: 0a 60907i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60907 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60907 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60907 
n_nop = 60907 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60907 n_nop=60907 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60907i bk1: 0a 60907i bk2: 0a 60907i bk3: 0a 60907i bk4: 0a 60907i bk5: 0a 60907i bk6: 0a 60907i bk7: 0a 60907i bk8: 0a 60907i bk9: 0a 60907i bk10: 0a 60907i bk11: 0a 60907i bk12: 0a 60907i bk13: 0a 60907i bk14: 0a 60907i bk15: 0a 60907i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60907 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60907 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60907 
n_nop = 60907 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60907 n_nop=60907 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60907i bk1: 0a 60907i bk2: 0a 60907i bk3: 0a 60907i bk4: 0a 60907i bk5: 0a 60907i bk6: 0a 60907i bk7: 0a 60907i bk8: 0a 60907i bk9: 0a 60907i bk10: 0a 60907i bk11: 0a 60907i bk12: 0a 60907i bk13: 0a 60907i bk14: 0a 60907i bk15: 0a 60907i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60907 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60907 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60907 
n_nop = 60907 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60907 n_nop=60907 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60907i bk1: 0a 60907i bk2: 0a 60907i bk3: 0a 60907i bk4: 0a 60907i bk5: 0a 60907i bk6: 0a 60907i bk7: 0a 60907i bk8: 0a 60907i bk9: 0a 60907i bk10: 0a 60907i bk11: 0a 60907i bk12: 0a 60907i bk13: 0a 60907i bk14: 0a 60907i bk15: 0a 60907i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60907 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60907 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60907 
n_nop = 60907 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60907 n_nop=60907 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60907i bk1: 0a 60907i bk2: 0a 60907i bk3: 0a 60907i bk4: 0a 60907i bk5: 0a 60907i bk6: 0a 60907i bk7: 0a 60907i bk8: 0a 60907i bk9: 0a 60907i bk10: 0a 60907i bk11: 0a 60907i bk12: 0a 60907i bk13: 0a 60907i bk14: 0a 60907i bk15: 0a 60907i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60907 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60907 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60907 
n_nop = 60907 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60907 n_nop=60907 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60907i bk1: 0a 60907i bk2: 0a 60907i bk3: 0a 60907i bk4: 0a 60907i bk5: 0a 60907i bk6: 0a 60907i bk7: 0a 60907i bk8: 0a 60907i bk9: 0a 60907i bk10: 0a 60907i bk11: 0a 60907i bk12: 0a 60907i bk13: 0a 60907i bk14: 0a 60907i bk15: 0a 60907i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60907 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60907 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60907 
n_nop = 60907 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60907 n_nop=60905 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.567e-05
n_activity=78 dram_eff=0.05128
bk0: 0a 60906i bk1: 0a 60907i bk2: 0a 60907i bk3: 0a 60907i bk4: 0a 60907i bk5: 0a 60908i bk6: 0a 60908i bk7: 0a 60908i bk8: 0a 60908i bk9: 0a 60908i bk10: 1a 60883i bk11: 0a 60906i bk12: 0a 60906i bk13: 0a 60906i bk14: 0a 60906i bk15: 0a 60906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000066 
total_CMD = 60907 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 60879 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60907 
n_nop = 60905 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60907 n_nop=60907 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60907i bk1: 0a 60907i bk2: 0a 60907i bk3: 0a 60907i bk4: 0a 60907i bk5: 0a 60907i bk6: 0a 60907i bk7: 0a 60907i bk8: 0a 60907i bk9: 0a 60907i bk10: 0a 60907i bk11: 0a 60907i bk12: 0a 60907i bk13: 0a 60907i bk14: 0a 60907i bk15: 0a 60907i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60907 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60907 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60907 
n_nop = 60907 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60907 n_nop=60907 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60907i bk1: 0a 60907i bk2: 0a 60907i bk3: 0a 60907i bk4: 0a 60907i bk5: 0a 60907i bk6: 0a 60907i bk7: 0a 60907i bk8: 0a 60907i bk9: 0a 60907i bk10: 0a 60907i bk11: 0a 60907i bk12: 0a 60907i bk13: 0a 60907i bk14: 0a 60907i bk15: 0a 60907i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60907 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60907 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60907 
n_nop = 60907 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=60907 n_nop=60907 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60907i bk1: 0a 60907i bk2: 0a 60907i bk3: 0a 60907i bk4: 0a 60907i bk5: 0a 60907i bk6: 0a 60907i bk7: 0a 60907i bk8: 0a 60907i bk9: 0a 60907i bk10: 0a 60907i bk11: 0a 60907i bk12: 0a 60907i bk13: 0a 60907i bk14: 0a 60907i bk15: 0a 60907i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60907 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60907 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60907 
n_nop = 60907 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2379, Miss = 2379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2377, Miss = 2377, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2377, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2378, Miss = 2376, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2381, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2382, Miss = 2382, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2381, Miss = 2381, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 57087
L2_total_cache_misses = 57083
L2_total_cache_miss_rate = 0.9999
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14273
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 42809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57083
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=57087
icnt_total_pkts_simt_to_mem=57087
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 57087
Req_Network_cycles = 23753
Req_Network_injected_packets_per_cycle =       2.4034 
Req_Network_conflicts_per_cycle =       1.1839
Req_Network_conflicts_per_cycle_util =       4.6736
Req_Bank_Level_Parallism =       9.4876
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.0760
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1001

Reply_Network_injected_packets_num = 57087
Reply_Network_cycles = 23753
Reply_Network_injected_packets_per_cycle =        2.4034
Reply_Network_conflicts_per_cycle =        2.7882
Reply_Network_conflicts_per_cycle_util =      10.8711
Reply_Bank_Level_Parallism =       9.3708
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.7787
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0801
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 42 sec (102 sec)
gpgpu_simulation_rate = 58242 (inst/sec)
gpgpu_simulation_rate = 232 (cycle/sec)
gpgpu_silicon_slowdown = 5883620x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542dc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754560..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004a63 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: Finding dominators for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: reconvergence points for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (linear_base.1.sm_75.ptx:245) @%p3 bra $L__BB4_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (linear_base.1.sm_75.ptx:254) @%p35 bra $L__BB4_50;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3b0 (linear_base.1.sm_75.ptx:254) @%p35 bra $L__BB4_50;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (linear_base.1.sm_75.ptx:630) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e8 (linear_base.1.sm_75.ptx:262) @%p5 bra $L__BB4_50;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (linear_base.1.sm_75.ptx:630) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x420 (linear_base.1.sm_75.ptx:270) @%p6 bra $L__BB4_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (linear_base.1.sm_75.ptx:351) not.b32 %r43, %r4;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x468 (linear_base.1.sm_75.ptx:283) @%p7 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (linear_base.1.sm_75.ptx:335) ld.global.u32 %r40, [%rd14];

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x488 (linear_base.1.sm_75.ptx:288) @%p8 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (linear_base.1.sm_75.ptx:335) ld.global.u32 %r40, [%rd14];

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a8 (linear_base.1.sm_75.ptx:293) @%p9 bra $L__BB4_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (linear_base.1.sm_75.ptx:300) setp.lt.s32 %p10, %r10, %r11;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4d0 (linear_base.1.sm_75.ptx:301) @%p10 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (linear_base.1.sm_75.ptx:335) ld.global.u32 %r40, [%rd14];

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x558 (linear_base.1.sm_75.ptx:337) @%p11 bra $L__BB4_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (linear_base.1.sm_75.ptx:344) add.s32 %r76, %r76, 1;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x598 (linear_base.1.sm_75.ptx:348) @%p12 bra $L__BB4_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (linear_base.1.sm_75.ptx:351) not.b32 %r43, %r4;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5b8 (linear_base.1.sm_75.ptx:354) @%p13 bra $L__BB4_50;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (linear_base.1.sm_75.ptx:630) ret;

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5f8 (linear_base.1.sm_75.ptx:365) @%p14 bra $L__BB4_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (linear_base.1.sm_75.ptx:417) ld.global.u32 %r49, [%rd18];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x618 (linear_base.1.sm_75.ptx:370) @%p15 bra $L__BB4_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (linear_base.1.sm_75.ptx:417) ld.global.u32 %r49, [%rd18];

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x638 (linear_base.1.sm_75.ptx:375) @%p16 bra $L__BB4_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (linear_base.1.sm_75.ptx:382) setp.lt.s32 %p17, %r17, %r18;

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x660 (linear_base.1.sm_75.ptx:383) @%p17 bra $L__BB4_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (linear_base.1.sm_75.ptx:417) ld.global.u32 %r49, [%rd18];

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6e8 (linear_base.1.sm_75.ptx:419) @%p18 bra $L__BB4_25;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x708 (linear_base.1.sm_75.ptx:426) ld.global.u32 %r19, [%rd101+4];

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x730 (linear_base.1.sm_75.ptx:431) @%p19 bra $L__BB4_31;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (linear_base.1.sm_75.ptx:483) ld.global.u32 %r56, [%rd19];

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x750 (linear_base.1.sm_75.ptx:436) @%p20 bra $L__BB4_31;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (linear_base.1.sm_75.ptx:483) ld.global.u32 %r56, [%rd19];

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x770 (linear_base.1.sm_75.ptx:441) @%p21 bra $L__BB4_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x790 (linear_base.1.sm_75.ptx:448) setp.lt.s32 %p22, %r20, %r21;

GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x798 (linear_base.1.sm_75.ptx:449) @%p22 bra $L__BB4_31;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (linear_base.1.sm_75.ptx:483) ld.global.u32 %r56, [%rd19];

GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x820 (linear_base.1.sm_75.ptx:485) @%p23 bra $L__BB4_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x840 (linear_base.1.sm_75.ptx:492) ld.global.u32 %r22, [%rd101+8];

GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x868 (linear_base.1.sm_75.ptx:497) @%p24 bra $L__BB4_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x948 (linear_base.1.sm_75.ptx:549) ld.global.u32 %r63, [%rd20];

GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x888 (linear_base.1.sm_75.ptx:502) @%p25 bra $L__BB4_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x948 (linear_base.1.sm_75.ptx:549) ld.global.u32 %r63, [%rd20];

GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x8a8 (linear_base.1.sm_75.ptx:507) @%p26 bra $L__BB4_37;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c8 (linear_base.1.sm_75.ptx:514) setp.lt.s32 %p27, %r23, %r24;

GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x8d0 (linear_base.1.sm_75.ptx:515) @%p27 bra $L__BB4_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x948 (linear_base.1.sm_75.ptx:549) ld.global.u32 %r63, [%rd20];

GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x958 (linear_base.1.sm_75.ptx:551) @%p28 bra $L__BB4_41;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x978 (linear_base.1.sm_75.ptx:558) ld.global.u32 %r25, [%rd101+12];

GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x9a0 (linear_base.1.sm_75.ptx:563) @%p29 bra $L__BB4_47;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (linear_base.1.sm_75.ptx:615) ld.global.u32 %r70, [%rd21];

GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x9c0 (linear_base.1.sm_75.ptx:568) @%p30 bra $L__BB4_47;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (linear_base.1.sm_75.ptx:615) ld.global.u32 %r70, [%rd21];

GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x9e0 (linear_base.1.sm_75.ptx:573) @%p31 bra $L__BB4_45;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa00 (linear_base.1.sm_75.ptx:580) setp.lt.s32 %p32, %r26, %r27;

GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xa08 (linear_base.1.sm_75.ptx:581) @%p32 bra $L__BB4_47;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (linear_base.1.sm_75.ptx:615) ld.global.u32 %r70, [%rd21];

GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xa90 (linear_base.1.sm_75.ptx:617) @%p33 bra $L__BB4_49;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab0 (linear_base.1.sm_75.ptx:624) add.s32 %r76, %r76, 4;

GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xac8 (linear_base.1.sm_75.ptx:627) @%p34 bra $L__BB4_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (linear_base.1.sm_75.ptx:630) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'.
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 4: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 27724
gpu_sim_insn = 7425
gpu_ipc =       0.2678
gpu_tot_sim_cycle = 51477
gpu_tot_sim_insn = 5948144
gpu_tot_ipc =     115.5495
gpu_tot_issued_cta = 1787
gpu_occupancy = 3.4533% 
gpu_tot_occupancy = 80.8870% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0036
partiton_level_parallism_total  =       1.1109
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       9.3502
L2_BW  =       0.1560 GB/Sec
L2_BW_total  =      48.5243 GB/Sec
gpu_total_sim_rate=47207

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2080, Miss = 2080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1483
	L1D_cache_core[1]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1559
	L1D_cache_core[2]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1637
	L1D_cache_core[3]: Access = 1696, Miss = 1696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1628
	L1D_cache_core[4]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1364
	L1D_cache_core[5]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1388
	L1D_cache_core[6]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1407
	L1D_cache_core[7]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1683
	L1D_cache_core[8]: Access = 2016, Miss = 2016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1566
	L1D_cache_core[9]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1427
	L1D_cache_core[10]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1507
	L1D_cache_core[11]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1545
	L1D_cache_core[12]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1580
	L1D_cache_core[13]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1625
	L1D_cache_core[14]: Access = 2103, Miss = 2103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1465
	L1D_cache_core[15]: Access = 1860, Miss = 1860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1487
	L1D_cache_core[16]: Access = 1866, Miss = 1859, Miss_rate = 0.996, Pending_hits = 7, Reservation_fails = 1568
	L1D_cache_core[17]: Access = 1871, Miss = 1742, Miss_rate = 0.931, Pending_hits = 8, Reservation_fails = 1612
	L1D_cache_core[18]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1638
	L1D_cache_core[19]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1574
	L1D_cache_core[20]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1492
	L1D_cache_core[21]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1392
	L1D_cache_core[22]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1489
	L1D_cache_core[23]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1519
	L1D_cache_core[24]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1536
	L1D_cache_core[25]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1708
	L1D_cache_core[26]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1443
	L1D_cache_core[27]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1678
	L1D_cache_core[28]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1581
	L1D_cache_core[29]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1504
	L1D_total_cache_accesses = 57236
	L1D_total_cache_misses = 57100
	L1D_total_cache_miss_rate = 0.9976
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 46085
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 42811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57105

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46085
ctas_completed 1787, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 238, 238, 238, 238, 238, 238, 238, 238, 
gpgpu_n_tot_thrd_icount = 6425120
gpgpu_n_tot_w_icount = 200785
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 81
gpgpu_n_mem_write_global = 57105
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 694
gpgpu_n_store_insn = 456652
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 916998
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:72949	W0_Idle:571343	W0_Scoreboard:92359	W1:651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:5	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:200129
single_issue_nums: WS0:50687	WS1:50036	WS2:50031	WS3:50031	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2284200 {40:57105,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2680 {40:67,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 560 {40:14,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 456840 {8:57105,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2680 {40:67,}
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 0 
max_icnt2sh_latency = 144 
averagemflatency = 298 
avg_icnt2mem_latency = 82 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 19 
mrq_lat_table:8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12962 	42769 	1455 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	67 	0 	0 	0 	33034 	16653 	4801 	2631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13080 	8885 	9902 	12402 	10429 	2451 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	94 	65 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      6353         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0      5637         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0      7713         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000      -nan      -nan      -nan      -nan      -nan 
average row locality = 8/3 = 2.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         3         0         0         0         0         0 
total dram reads = 8
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      77142    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none       25392    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none       95376    none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none       31087    none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        402       400       433       426       415       435       596       606       604       607       596       599       470       474       456       469
dram[1]:        391       443       409       443       387       583       599       596       600       597       595       590       478       440       477       462
dram[2]:        417       387       447       410       588       377       595       599       603       602       596       588       470       478       474       478
dram[3]:        387       406       410       425       384       396       592       594       599       598       588       592       474       457       472       460
dram[4]:        400       402       449       443       410       435       595       600       603       601       595       595       470       470       466       470
dram[5]:        394       403       437       443       406       581       600       594       601       595       595       588       491       472       489       467
dram[6]:        400       393       412       409       589       412       595       600       603       602       596       588       472       456       452       436
dram[7]:        400       392       397       401       409       403       593       595       599       598       588       592       452       446       440       435
dram[8]:        412       410       408       424       405       436       596       601       603       592       595       595       456       456       445       442
dram[9]:        416       419       431       421       425       582       601       595       595       593       595       588       483       463       456       448
dram[10]:        395       403       419       399       587       389       593       593       599       598       597       587       441       457       456       462
dram[11]:        386       389       403       411       376       389       593       596       600       599       587       586       442       439       466       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132002 n_nop=132000 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.03e-05
n_activity=78 dram_eff=0.05128
bk0: 1a 131978i bk1: 0a 132002i bk2: 0a 132002i bk3: 0a 132002i bk4: 0a 132002i bk5: 0a 132002i bk6: 0a 132002i bk7: 0a 132002i bk8: 0a 132002i bk9: 0a 132002i bk10: 0a 132002i bk11: 0a 132002i bk12: 0a 132002i bk13: 0a 132002i bk14: 0a 132002i bk15: 0a 132002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 132002 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 131974 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132002 
n_nop = 132000 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000008 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132002 n_nop=132002 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 132002i bk1: 0a 132002i bk2: 0a 132002i bk3: 0a 132002i bk4: 0a 132002i bk5: 0a 132002i bk6: 0a 132002i bk7: 0a 132002i bk8: 0a 132002i bk9: 0a 132002i bk10: 0a 132002i bk11: 0a 132002i bk12: 0a 132002i bk13: 0a 132002i bk14: 0a 132002i bk15: 0a 132002i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 132002 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 132002 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132002 
n_nop = 132002 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132002 n_nop=131998 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.091e-05
n_activity=122 dram_eff=0.09836
bk0: 0a 132002i bk1: 0a 132003i bk2: 0a 132003i bk3: 0a 132003i bk4: 3a 131978i bk5: 0a 132001i bk6: 0a 132001i bk7: 0a 132001i bk8: 0a 132001i bk9: 0a 132002i bk10: 0a 132002i bk11: 0a 132002i bk12: 0a 132002i bk13: 0a 132002i bk14: 0a 132002i bk15: 0a 132002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000091 
total_CMD = 132002 
util_bw = 12 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 131966 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132002 
n_nop = 131998 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132002 n_nop=132002 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 132002i bk1: 0a 132002i bk2: 0a 132002i bk3: 0a 132002i bk4: 0a 132002i bk5: 0a 132002i bk6: 0a 132002i bk7: 0a 132002i bk8: 0a 132002i bk9: 0a 132002i bk10: 0a 132002i bk11: 0a 132002i bk12: 0a 132002i bk13: 0a 132002i bk14: 0a 132002i bk15: 0a 132002i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 132002 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 132002 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132002 
n_nop = 132002 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132002 n_nop=132002 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 132002i bk1: 0a 132002i bk2: 0a 132002i bk3: 0a 132002i bk4: 0a 132002i bk5: 0a 132002i bk6: 0a 132002i bk7: 0a 132002i bk8: 0a 132002i bk9: 0a 132002i bk10: 0a 132002i bk11: 0a 132002i bk12: 0a 132002i bk13: 0a 132002i bk14: 0a 132002i bk15: 0a 132002i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 132002 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 132002 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132002 
n_nop = 132002 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132002 n_nop=132002 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 132002i bk1: 0a 132002i bk2: 0a 132002i bk3: 0a 132002i bk4: 0a 132002i bk5: 0a 132002i bk6: 0a 132002i bk7: 0a 132002i bk8: 0a 132002i bk9: 0a 132002i bk10: 0a 132002i bk11: 0a 132002i bk12: 0a 132002i bk13: 0a 132002i bk14: 0a 132002i bk15: 0a 132002i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 132002 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 132002 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132002 
n_nop = 132002 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132002 n_nop=132002 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 132002i bk1: 0a 132002i bk2: 0a 132002i bk3: 0a 132002i bk4: 0a 132002i bk5: 0a 132002i bk6: 0a 132002i bk7: 0a 132002i bk8: 0a 132002i bk9: 0a 132002i bk10: 0a 132002i bk11: 0a 132002i bk12: 0a 132002i bk13: 0a 132002i bk14: 0a 132002i bk15: 0a 132002i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 132002 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 132002 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132002 
n_nop = 132002 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132002 n_nop=132002 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 132002i bk1: 0a 132002i bk2: 0a 132002i bk3: 0a 132002i bk4: 0a 132002i bk5: 0a 132002i bk6: 0a 132002i bk7: 0a 132002i bk8: 0a 132002i bk9: 0a 132002i bk10: 0a 132002i bk11: 0a 132002i bk12: 0a 132002i bk13: 0a 132002i bk14: 0a 132002i bk15: 0a 132002i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 132002 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 132002 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132002 
n_nop = 132002 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132002 n_nop=132000 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.03e-05
n_activity=78 dram_eff=0.05128
bk0: 0a 132001i bk1: 0a 132002i bk2: 0a 132002i bk3: 0a 132002i bk4: 0a 132002i bk5: 0a 132003i bk6: 0a 132003i bk7: 0a 132003i bk8: 0a 132003i bk9: 0a 132003i bk10: 1a 131978i bk11: 0a 132001i bk12: 0a 132001i bk13: 0a 132001i bk14: 0a 132001i bk15: 0a 132001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 132002 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 131974 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132002 
n_nop = 132000 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000008 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132002 n_nop=132002 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 132002i bk1: 0a 132002i bk2: 0a 132002i bk3: 0a 132002i bk4: 0a 132002i bk5: 0a 132002i bk6: 0a 132002i bk7: 0a 132002i bk8: 0a 132002i bk9: 0a 132002i bk10: 0a 132002i bk11: 0a 132002i bk12: 0a 132002i bk13: 0a 132002i bk14: 0a 132002i bk15: 0a 132002i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 132002 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 132002 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132002 
n_nop = 132002 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132002 n_nop=132002 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 132002i bk1: 0a 132002i bk2: 0a 132002i bk3: 0a 132002i bk4: 0a 132002i bk5: 0a 132002i bk6: 0a 132002i bk7: 0a 132002i bk8: 0a 132002i bk9: 0a 132002i bk10: 0a 132002i bk11: 0a 132002i bk12: 0a 132002i bk13: 0a 132002i bk14: 0a 132002i bk15: 0a 132002i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 132002 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 132002 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132002 
n_nop = 132002 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132002 n_nop=131998 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.091e-05
n_activity=122 dram_eff=0.09836
bk0: 0a 132001i bk1: 0a 132002i bk2: 0a 132002i bk3: 0a 132002i bk4: 0a 132002i bk5: 0a 132003i bk6: 0a 132003i bk7: 0a 132003i bk8: 0a 132003i bk9: 0a 132003i bk10: 3a 131978i bk11: 0a 132001i bk12: 0a 132001i bk13: 0a 132001i bk14: 0a 132001i bk15: 0a 132001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000091 
total_CMD = 132002 
util_bw = 12 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 131966 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132002 
n_nop = 131998 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2382, Miss = 2381, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2379, Miss = 2379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2399, Miss = 2377, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2379, Miss = 2379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2377, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2379, Miss = 2376, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2398, Miss = 2379, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2406, Miss = 2380, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2383, Miss = 2382, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2404, Miss = 2384, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 57186
L2_total_cache_misses = 57093
L2_total_cache_miss_rate = 0.9984
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 73
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14274
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 42811
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 81
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57105
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=57186
icnt_total_pkts_simt_to_mem=57186
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 57186
Req_Network_cycles = 51477
Req_Network_injected_packets_per_cycle =       1.1109 
Req_Network_conflicts_per_cycle =       0.5463
Req_Network_conflicts_per_cycle_util =       4.5979
Req_Bank_Level_Parallism =       9.3502
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9579
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0463

Reply_Network_injected_packets_num = 57186
Reply_Network_cycles = 51477
Reply_Network_injected_packets_per_cycle =        1.1109
Reply_Network_conflicts_per_cycle =        1.2865
Reply_Network_conflicts_per_cycle_util =      10.6973
Reply_Bank_Level_Parallism =       9.2370
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8207
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0370
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 6 sec (126 sec)
gpgpu_simulation_rate = 47207 (inst/sec)
gpgpu_simulation_rate = 408 (cycle/sec)
gpgpu_silicon_slowdown = 3345588x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c75433c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b90046c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 5: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 5 
gpu_sim_cycle = 5908
gpu_sim_insn = 4016
gpu_ipc =       0.6798
gpu_tot_sim_cycle = 57385
gpu_tot_sim_insn = 5952160
gpu_tot_ipc =     103.7233
gpu_tot_issued_cta = 1788
gpu_occupancy = 10.4098% 
gpu_tot_occupancy = 80.6156% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0012
partiton_level_parallism_total  =       0.9967
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       9.3407
L2_BW  =       0.0518 GB/Sec
L2_BW_total  =      43.5339 GB/Sec
gpu_total_sim_rate=45436

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2080, Miss = 2080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1483
	L1D_cache_core[1]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1559
	L1D_cache_core[2]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1637
	L1D_cache_core[3]: Access = 1696, Miss = 1696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1628
	L1D_cache_core[4]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1364
	L1D_cache_core[5]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1388
	L1D_cache_core[6]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1407
	L1D_cache_core[7]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1683
	L1D_cache_core[8]: Access = 2016, Miss = 2016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1566
	L1D_cache_core[9]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1427
	L1D_cache_core[10]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1507
	L1D_cache_core[11]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1545
	L1D_cache_core[12]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1580
	L1D_cache_core[13]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1625
	L1D_cache_core[14]: Access = 2103, Miss = 2103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1465
	L1D_cache_core[15]: Access = 1860, Miss = 1860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1487
	L1D_cache_core[16]: Access = 1866, Miss = 1859, Miss_rate = 0.996, Pending_hits = 7, Reservation_fails = 1568
	L1D_cache_core[17]: Access = 1871, Miss = 1742, Miss_rate = 0.931, Pending_hits = 8, Reservation_fails = 1612
	L1D_cache_core[18]: Access = 1582, Miss = 1575, Miss_rate = 0.996, Pending_hits = 7, Reservation_fails = 1638
	L1D_cache_core[19]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1574
	L1D_cache_core[20]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1492
	L1D_cache_core[21]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1392
	L1D_cache_core[22]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1489
	L1D_cache_core[23]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1519
	L1D_cache_core[24]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1536
	L1D_cache_core[25]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1708
	L1D_cache_core[26]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1443
	L1D_cache_core[27]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1678
	L1D_cache_core[28]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1581
	L1D_cache_core[29]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1504
	L1D_total_cache_accesses = 57250
	L1D_total_cache_misses = 57107
	L1D_total_cache_miss_rate = 0.9975
	L1D_total_cache_pending_hits = 22
	L1D_total_cache_reservation_fails = 46085
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 22
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 42813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57108

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46085
ctas_completed 1788, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 238, 238, 238, 238, 238, 238, 238, 238, 
gpgpu_n_tot_thrd_icount = 6429280
gpgpu_n_tot_w_icount = 200915
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85
gpgpu_n_mem_write_global = 57108
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 972
gpgpu_n_store_insn = 456674
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 918022
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:73025	W0_Idle:573412	W0_Scoreboard:93712	W1:651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:5	W19:0	W20:0	W21:0	W22:10	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:200249
single_issue_nums: WS0:50727	WS1:50066	WS2:50061	WS3:50061	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 144 {8:18,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2284320 {40:57108,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2680 {40:67,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 720 {40:18,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 456864 {8:57108,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2680 {40:67,}
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 0 
max_icnt2sh_latency = 144 
averagemflatency = 298 
avg_icnt2mem_latency = 82 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 19 
mrq_lat_table:9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12968 	42770 	1455 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	67 	0 	0 	0 	33041 	16653 	4801 	2631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13087 	8885 	9902 	12402 	10429 	2451 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	97 	66 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      6353         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5643         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0      5637         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0      7713         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000      -nan      -nan      -nan      -nan      -nan 
average row locality = 9/4 = 2.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         3         0         0         0         0         0 
total dram reads = 9
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      77142    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none       25392    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none       85865    none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none       95376    none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none       31087    none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        402       400       433       426       415       435       596       606       604       607       596       599       470       474       456       469
dram[1]:        391       443       409       443       387       583       599       596       600       597       595       590       478       440       477       462
dram[2]:        417       387       447       410       588       377       595       599       603       602       596       588       470       478       474       478
dram[3]:        387       406       410       425       384       396       592       594       599       598       588       592       474       457       472       460
dram[4]:        400       402       449       443       410       435       595       600       603       601       595       595       470       470       466       470
dram[5]:        394       403       437       443       406       581       600       594       601       595       595       588       491       472       489       467
dram[6]:        400       393       412       409       589       412       595       600       603       602       596       588       472       456       452       436
dram[7]:        400       392       397       401       409       403       593       595       599       598       588       592       452       446       440       435
dram[8]:        412       410       408       424       405       436       596       601       603       592       595       595       456       456       445       442
dram[9]:        416       419       431       421       425       582       601       595       595       593       595       588       483       463       456       448
dram[10]:        395       403       419       399       587       389       593       593       599       598       597       587       441       457       456       462
dram[11]:        386       389       403       411       376       389       593       596       600       599       587       586       442       439       466       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=147151 n_nop=147149 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.718e-05
n_activity=78 dram_eff=0.05128
bk0: 1a 147127i bk1: 0a 147151i bk2: 0a 147151i bk3: 0a 147151i bk4: 0a 147151i bk5: 0a 147151i bk6: 0a 147151i bk7: 0a 147151i bk8: 0a 147151i bk9: 0a 147151i bk10: 0a 147151i bk11: 0a 147151i bk12: 0a 147151i bk13: 0a 147151i bk14: 0a 147151i bk15: 0a 147151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000027 
total_CMD = 147151 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 147123 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 147151 
n_nop = 147149 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000014 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=147151 n_nop=147151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 147151i bk1: 0a 147151i bk2: 0a 147151i bk3: 0a 147151i bk4: 0a 147151i bk5: 0a 147151i bk6: 0a 147151i bk7: 0a 147151i bk8: 0a 147151i bk9: 0a 147151i bk10: 0a 147151i bk11: 0a 147151i bk12: 0a 147151i bk13: 0a 147151i bk14: 0a 147151i bk15: 0a 147151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 147151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 147151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 147151 
n_nop = 147151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=147151 n_nop=147147 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.155e-05
n_activity=122 dram_eff=0.09836
bk0: 0a 147151i bk1: 0a 147152i bk2: 0a 147152i bk3: 0a 147152i bk4: 3a 147127i bk5: 0a 147150i bk6: 0a 147150i bk7: 0a 147150i bk8: 0a 147150i bk9: 0a 147151i bk10: 0a 147151i bk11: 0a 147151i bk12: 0a 147151i bk13: 0a 147151i bk14: 0a 147151i bk15: 0a 147151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000082 
total_CMD = 147151 
util_bw = 12 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 147115 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 147151 
n_nop = 147147 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=147151 n_nop=147151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 147151i bk1: 0a 147151i bk2: 0a 147151i bk3: 0a 147151i bk4: 0a 147151i bk5: 0a 147151i bk6: 0a 147151i bk7: 0a 147151i bk8: 0a 147151i bk9: 0a 147151i bk10: 0a 147151i bk11: 0a 147151i bk12: 0a 147151i bk13: 0a 147151i bk14: 0a 147151i bk15: 0a 147151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 147151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 147151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 147151 
n_nop = 147151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=147151 n_nop=147151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 147151i bk1: 0a 147151i bk2: 0a 147151i bk3: 0a 147151i bk4: 0a 147151i bk5: 0a 147151i bk6: 0a 147151i bk7: 0a 147151i bk8: 0a 147151i bk9: 0a 147151i bk10: 0a 147151i bk11: 0a 147151i bk12: 0a 147151i bk13: 0a 147151i bk14: 0a 147151i bk15: 0a 147151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 147151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 147151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 147151 
n_nop = 147151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=147151 n_nop=147149 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.718e-05
n_activity=78 dram_eff=0.05128
bk0: 0a 147151i bk1: 0a 147152i bk2: 0a 147152i bk3: 0a 147152i bk4: 1a 147127i bk5: 0a 147150i bk6: 0a 147150i bk7: 0a 147150i bk8: 0a 147150i bk9: 0a 147151i bk10: 0a 147151i bk11: 0a 147151i bk12: 0a 147151i bk13: 0a 147151i bk14: 0a 147151i bk15: 0a 147151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000027 
total_CMD = 147151 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 147123 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 147151 
n_nop = 147149 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000014 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=147151 n_nop=147151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 147151i bk1: 0a 147151i bk2: 0a 147151i bk3: 0a 147151i bk4: 0a 147151i bk5: 0a 147151i bk6: 0a 147151i bk7: 0a 147151i bk8: 0a 147151i bk9: 0a 147151i bk10: 0a 147151i bk11: 0a 147151i bk12: 0a 147151i bk13: 0a 147151i bk14: 0a 147151i bk15: 0a 147151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 147151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 147151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 147151 
n_nop = 147151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=147151 n_nop=147151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 147151i bk1: 0a 147151i bk2: 0a 147151i bk3: 0a 147151i bk4: 0a 147151i bk5: 0a 147151i bk6: 0a 147151i bk7: 0a 147151i bk8: 0a 147151i bk9: 0a 147151i bk10: 0a 147151i bk11: 0a 147151i bk12: 0a 147151i bk13: 0a 147151i bk14: 0a 147151i bk15: 0a 147151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 147151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 147151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 147151 
n_nop = 147151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=147151 n_nop=147149 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.718e-05
n_activity=78 dram_eff=0.05128
bk0: 0a 147150i bk1: 0a 147151i bk2: 0a 147151i bk3: 0a 147151i bk4: 0a 147151i bk5: 0a 147152i bk6: 0a 147152i bk7: 0a 147152i bk8: 0a 147152i bk9: 0a 147152i bk10: 1a 147127i bk11: 0a 147150i bk12: 0a 147150i bk13: 0a 147150i bk14: 0a 147150i bk15: 0a 147150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000027 
total_CMD = 147151 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 147123 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 147151 
n_nop = 147149 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000014 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=147151 n_nop=147151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 147151i bk1: 0a 147151i bk2: 0a 147151i bk3: 0a 147151i bk4: 0a 147151i bk5: 0a 147151i bk6: 0a 147151i bk7: 0a 147151i bk8: 0a 147151i bk9: 0a 147151i bk10: 0a 147151i bk11: 0a 147151i bk12: 0a 147151i bk13: 0a 147151i bk14: 0a 147151i bk15: 0a 147151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 147151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 147151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 147151 
n_nop = 147151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=147151 n_nop=147151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 147151i bk1: 0a 147151i bk2: 0a 147151i bk3: 0a 147151i bk4: 0a 147151i bk5: 0a 147151i bk6: 0a 147151i bk7: 0a 147151i bk8: 0a 147151i bk9: 0a 147151i bk10: 0a 147151i bk11: 0a 147151i bk12: 0a 147151i bk13: 0a 147151i bk14: 0a 147151i bk15: 0a 147151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 147151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 147151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 147151 
n_nop = 147151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=147151 n_nop=147147 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.155e-05
n_activity=122 dram_eff=0.09836
bk0: 0a 147150i bk1: 0a 147151i bk2: 0a 147151i bk3: 0a 147151i bk4: 0a 147151i bk5: 0a 147152i bk6: 0a 147152i bk7: 0a 147152i bk8: 0a 147152i bk9: 0a 147152i bk10: 3a 147127i bk11: 0a 147150i bk12: 0a 147150i bk13: 0a 147150i bk14: 0a 147150i bk15: 0a 147150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000082 
total_CMD = 147151 
util_bw = 12 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 147115 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 147151 
n_nop = 147147 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2382, Miss = 2381, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2379, Miss = 2379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2403, Miss = 2379, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2379, Miss = 2379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2377, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2379, Miss = 2376, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2401, Miss = 2380, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2376, Miss = 2376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2406, Miss = 2380, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2383, Miss = 2382, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2404, Miss = 2384, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 57193
L2_total_cache_misses = 57096
L2_total_cache_miss_rate = 0.9983
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14274
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 42813
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57108
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=57193
icnt_total_pkts_simt_to_mem=57193
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 57193
Req_Network_cycles = 57385
Req_Network_injected_packets_per_cycle =       0.9967 
Req_Network_conflicts_per_cycle =       0.4900
Req_Network_conflicts_per_cycle_util =       4.5927
Req_Bank_Level_Parallism =       9.3407
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.8593
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0415

Reply_Network_injected_packets_num = 57193
Reply_Network_cycles = 57385
Reply_Network_injected_packets_per_cycle =        0.9967
Reply_Network_conflicts_per_cycle =        1.1541
Reply_Network_conflicts_per_cycle_util =      10.6852
Reply_Bank_Level_Parallism =       9.2277
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.7362
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0332
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 11 sec (131 sec)
gpgpu_simulation_rate = 45436 (inst/sec)
gpgpu_simulation_rate = 438 (cycle/sec)
gpgpu_silicon_slowdown = 3116438x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542dc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754560..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004a63 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 6: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 6 
gpu_sim_cycle = 547434
gpu_sim_insn = 51286
gpu_ipc =       0.0937
gpu_tot_sim_cycle = 604819
gpu_tot_sim_insn = 6003446
gpu_tot_ipc =       9.9260
gpu_tot_issued_cta = 1789
gpu_occupancy = 3.1389% 
gpu_tot_occupancy = 26.5745% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0134
partiton_level_parallism_total  =       0.1067
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.7984
L2_BW  =       0.5842 GB/Sec
L2_BW_total  =       4.6593 GB/Sec
gpu_total_sim_rate=9745

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2080, Miss = 2080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1483
	L1D_cache_core[1]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1559
	L1D_cache_core[2]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1637
	L1D_cache_core[3]: Access = 1696, Miss = 1696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1628
	L1D_cache_core[4]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1364
	L1D_cache_core[5]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1388
	L1D_cache_core[6]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1407
	L1D_cache_core[7]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1683
	L1D_cache_core[8]: Access = 2016, Miss = 2016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1566
	L1D_cache_core[9]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1427
	L1D_cache_core[10]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1507
	L1D_cache_core[11]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1545
	L1D_cache_core[12]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1580
	L1D_cache_core[13]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1625
	L1D_cache_core[14]: Access = 2103, Miss = 2103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1465
	L1D_cache_core[15]: Access = 1860, Miss = 1860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1487
	L1D_cache_core[16]: Access = 1866, Miss = 1859, Miss_rate = 0.996, Pending_hits = 7, Reservation_fails = 1568
	L1D_cache_core[17]: Access = 1871, Miss = 1742, Miss_rate = 0.931, Pending_hits = 8, Reservation_fails = 1612
	L1D_cache_core[18]: Access = 1582, Miss = 1575, Miss_rate = 0.996, Pending_hits = 7, Reservation_fails = 1638
	L1D_cache_core[19]: Access = 10713, Miss = 3518, Miss_rate = 0.328, Pending_hits = 13, Reservation_fails = 1574
	L1D_cache_core[20]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1492
	L1D_cache_core[21]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1392
	L1D_cache_core[22]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1489
	L1D_cache_core[23]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1519
	L1D_cache_core[24]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1536
	L1D_cache_core[25]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1708
	L1D_cache_core[26]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1443
	L1D_cache_core[27]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1678
	L1D_cache_core[28]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1581
	L1D_cache_core[29]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1504
	L1D_total_cache_accesses = 66011
	L1D_total_cache_misses = 58673
	L1D_total_cache_miss_rate = 0.8888
	L1D_total_cache_pending_hits = 35
	L1D_total_cache_reservation_fails = 46085
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 567
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 35
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 42963
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57660

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46085
ctas_completed 1789, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 238, 238, 238, 238, 238, 238, 238, 238, 
gpgpu_n_tot_thrd_icount = 6772352
gpgpu_n_tot_w_icount = 211636
gpgpu_n_stall_shd_mem = 6279
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6855
gpgpu_n_mem_write_global = 57660
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 17579
gpgpu_n_store_insn = 458282
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 920582
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1913
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4366
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:73160	W0_Idle:2492859	W0_Scoreboard:333141	W1:1275	W2:2704	W3:2915	W4:653	W5:692	W6:521	W7:230	W8:264	W9:433	W10:286	W11:373	W12:78	W13:59	W14:208	W15:52	W16:19	W17:58	W18:219	W19:17	W20:40	W21:42	W22:33	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:200465
single_issue_nums: WS0:61286	WS1:50120	WS2:50115	WS3:50115	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11064 {8:1383,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2306400 {40:57660,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 218880 {40:5472,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55320 {40:1383,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 461280 {8:57660,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 218880 {40:5472,}
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 14 
max_icnt2sh_latency = 144 
averagemflatency = 290 
avg_icnt2mem_latency = 74 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 17 
mrq_lat_table:1330 	0 	4 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18958 	44102 	1455 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5472 	0 	0 	0 	34958 	16653 	4801 	2631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20404 	8890 	9902 	12402 	10429 	2451 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1948 	661 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         2         0         0        12         9         0         0         0         0         0        13         2         0         0         0 
dram[1]:         0         1         0         0         8         0         4         0         2         0        14        11         0         0         3         0 
dram[2]:         6         5         4         0         0        13         0         0         0         1        12         0         0         9         4         0 
dram[3]:         0         0         0         0         8        12         0         2         0         0        10         0         0         2         2         0 
dram[4]:         0         0         0         2        11        12         0         2         0         0        18         0         6        19         2         9 
dram[5]:         0         0         1         2         7         9         1         0         0         0         7         0         0         4         0         5 
dram[6]:         1         2         0         0        12         8         0         0         0         0         0         0         6         0         0         0 
dram[7]:         2         2         1         0         4        11         0         1         0         0        15         0         0         0         4         4 
dram[8]:         0         0         4         0         0         0         0         0         0         0        10         9         0        12         0         0 
dram[9]:         1         0         0         0         8         3         0         0         0         0        11         0         9        11         0         2 
dram[10]:         0         1         1         1         7         8         0         1         1         0         0         7        11         2         0         0 
dram[11]:         0         0         1         0         0        10         0         1         0         0        14         0         0         0         2         0 
maximum service time to same row:
dram[0]:    134158     47343    103311    104532    398171    179208         0    190803         0         0      9514    457027    100244     53571    225149     85177 
dram[1]:     45798     92530     15752    173087     88688     68807    402138    116548    315112    199282    225447    459390     50472     44257    208679     77725 
dram[2]:    472597    409442    398368    179766      6353    422786    184363         0     80516    150506    513861     33726     69996    455945    455059     38387 
dram[3]:    157214    390072    127018    163036    351843    427916     48926    189579     23207    201714    154625      7963     52021    107596    119616     73095 
dram[4]:    226689         0         0    158757    398557    373734    121171    453222    203232    521088    232869     11055    175502    448487     77726    414841 
dram[5]:    225148    151721    281701    292139    364546    253570    457041    119614    523826         0    350444     20103     74655     76258     68449    410866 
dram[6]:    226688    203520     89790    422907    410423    164021    518687    147430    125452    206281     21661      9513    250074     86718     14201     55131 
dram[7]:    414966    391274    409965         0    130187    225194    449312    106286    123922    128281    193760     17293     30958     69995    419461    447213 
dram[8]:     95624     44256    512873    391273      6372      8347    448115    196568         0    472331    227653    196815     47346    228012     71537     77724 
dram[9]:     53569     21657    170026    399401    379620    201113    458239         0         0         0    453426     32184    430175    440042    135698     92998 
dram[10]:     85176    218716     95623    166084    223063    391086     83607    148959    319376    469613     20100    203091    427557     29399     67232     21658 
dram[11]:    367905    251359    176206    505945      6377    280497    122390    118067    466020    192333    222483      7966     39930     43024    365485    167310 
average row accesses per activate:
dram[0]:  4.500000  5.000000  4.000000  4.000000  7.000000  3.500000      -nan  5.000000      -nan      -nan  8.000000  7.000000  4.000000  9.000000  7.000000  7.000000 
dram[1]:  8.000000  1.666667  7.000000  4.000000  4.333333 12.000000  2.500000  2.000000  1.500000  1.000000  5.666667  6.000000 12.000000  6.000000  1.666667  8.000000 
dram[2]:  3.500000  3.000000  2.500000  1.000000 16.000000  8.000000  2.000000      -nan  3.000000  1.500000  6.500000 12.000000  8.000000  5.000000  2.500000  5.000000 
dram[3]:  5.000000  1.000000  5.000000  3.000000  3.750000  6.500000  1.000000  2.000000  2.000000  1.000000  3.800000 15.000000  9.000000  2.666667  1.333333  5.000000 
dram[4]:  4.000000      -nan      -nan  2.000000  3.200000  7.000000  3.000000  1.500000  3.000000  1.000000  9.500000 18.000000  3.333333 10.000000  1.666667  5.000000 
dram[5]:  1.000000  2.000000  1.333333  1.250000  3.000000  3.750000  1.000000  1.000000  1.000000      -nan  3.333333 14.000000 10.000000  5.000000  6.000000  3.000000 
dram[6]:  1.500000  2.000000  2.000000  1.000000  4.666667  3.500000  1.000000  1.000000  1.000000  2.000000 15.000000 14.000000  2.600000 10.000000  6.000000  3.000000 
dram[7]:  1.500000  1.500000  1.000000      -nan  4.333333  3.500000  1.000000  1.000000  1.000000  1.000000  8.500000 15.000000  7.000000 14.000000  2.500000  2.500000 
dram[8]:  5.000000  6.000000  3.000000  4.000000 12.000000 12.000000  1.000000  1.000000      -nan  1.000000  2.428571  5.000000 17.000000  4.250000  6.000000  9.000000 
dram[9]:  2.000000  1.000000  3.000000  2.000000  3.500000  3.000000  2.000000      -nan      -nan      -nan  6.000000 12.000000  5.000000  6.000000  2.000000  2.666667 
dram[10]:  3.000000  2.500000  2.000000  1.000000  4.333333  4.333333  1.000000  1.500000  1.000000  1.000000  9.000000  4.333333  6.000000  3.333333  6.000000  4.000000 
dram[11]:  3.000000  1.000000  1.666667  1.000000 12.000000  3.500000  2.000000  1.000000  1.000000  2.000000  4.750000 16.000000  9.000000 10.000000  2.000000  5.000000 
average row locality = 1340/328 = 4.085366
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         5         4         4        14        14         0         5         0         0         8        14        12         9         7         7 
dram[1]:         8         5         7         4        13        12         5         2         3         1        17        12        12         6         5         8 
dram[2]:         7         6         5         1        16        16         2         0         3         3        13        12         8        10         5         5 
dram[3]:         5         1         5         3        15        13         1         4         2         1        19        15         9         8         4         5 
dram[4]:         4         0         0         4        16        14         3         3         3         1        19        18        10        20         5        10 
dram[5]:         1         2         4         5        15        15         2         1         1         0        20        14        10        15         6         6 
dram[6]:         3         6         2         1        14        14         1         1         1         2        15        14        13        10         6         3 
dram[7]:         3         3         2         0        13        14         1         2         1         1        17        15         7        14         5         5 
dram[8]:         5         6         6         4        12        12         1         1         0         1        17        10        17        17         6         9 
dram[9]:         4         1         3         2        14        15         2         0         0         0        12        12        10        12         2         8 
dram[10]:         3         5         6         2        13        13         1         3         2         1         9        13        12        10         6         4 
dram[11]:         3         1         5         1        12        14         2         2         1         2        19        16         9        10         4         5 
total dram reads = 1340
min_bank_accesses = 0!
chip skew: 130/97 = 1.34
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8984     15003     19514     18554      6597      6446    none       24042    none      none       14233      8025      8552     11131     14277     14054
dram[1]:       9548     15996     10936     19777      6968      7492     23251     55585     37082    108803      6921      9566      8186     16538     20664     12966
dram[2]:      10359     11839     14603     71829      5607      5458     51142    none       35454     35747      8457      9263     11966      9610     18113     18060
dram[3]:      14256     72984     15092     25744      5888      6686    107409     26200     54242    108864      6042      8169     11114     12061     23688     19190
dram[4]:      19019    none      none       20556     26061      6985     35813     37810     37543    111343      6657      6920     10014      5170     19462     10102
dram[5]:      73025     38477     19917     16018      6467      6168     54292    112828    112368    none        6132      8084     10535      7440     16106     16803
dram[6]:      23904     11842     35542     70681      6849      6394    104961    100141    109511     54618      7319      7751      7968      9488     15478     30506
dram[7]:      23425     24148     36049    none        6483      6359    102381     53200    108654    111571      6421      7153     13551      6907     18799     19114
dram[8]:      15517     12473     13469     18780      7562      7407    105784    106251    none      110345      6829     11354      6524      6102     16253     10750
dram[9]:      18552     76005     25827     39616      6561      6355     54862    none      none      none        9103      9056     10318      8539     49417     12814
dram[10]:      24086     15124     12563     35818      7382      6815    106171     33491     53044    106317     11528      8222      8070      9939     15613     24517
dram[11]:      24182     70302     14737     70686      7370      6591     51195     55752    104459     55473      5872      6876     10197      9379     23583     18400
maximum mf latency per bank:
dram[0]:        402       400       433       426       415       435       596       606       604       607       596       599       470       474       456       469
dram[1]:        391       443       409       443       387       583       599       596       600       597       595       590       478       440       477       462
dram[2]:        417       387       447       410       588       377       595       599       603       602       596       588       470       478       474       478
dram[3]:        387       406       410       425       384       396       592       594       599       598       588       592       474       457       472       460
dram[4]:        400       402       449       443       410       435       595       600       603       601       595       595       470       470       466       470
dram[5]:        394       403       437       443       406       581       600       594       601       595       595       588       491       472       489       467
dram[6]:        400       393       412       409       589       412       595       600       603       602       596       588       472       456       452       436
dram[7]:        400       392       397       401       409       403       593       595       599       598       588       592       452       446       440       435
dram[8]:        412       410       408       424       405       436       596       601       603       592       595       595       456       456       445       442
dram[9]:        416       419       431       421       425       582       601       595       595       593       595       588       483       463       456       448
dram[10]:        395       403       419       399       587       389       593       593       599       598       597       587       441       457       456       462
dram[11]:        386       389       403       411       376       389       593       596       600       599       587       586       442       439       466       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1551026 n_nop=1550881 n_act=23 n_pre=10 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002888
n_activity=3640 dram_eff=0.1231
bk0: 9a 1550897i bk1: 5a 1550946i bk2: 4a 1550996i bk3: 4a 1551001i bk4: 14a 1550955i bk5: 14a 1550849i bk6: 0a 1551018i bk7: 5a 1551000i bk8: 0a 1551026i bk9: 0a 1551030i bk10: 8a 1551005i bk11: 14a 1550951i bk12: 12a 1550901i bk13: 9a 1551001i bk14: 7a 1551000i bk15: 7a 1551001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042506
Bank_Level_Parallism_Col = 1.022936
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019878 

BW Util details:
bwutil = 0.000289 
total_CMD = 1551026 
util_bw = 448 
Wasted_Col = 528 
Wasted_Row = 218 
Idle = 1549832 

BW Util Bottlenecks: 
RCDc_limit = 524 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1551026 
n_nop = 1550881 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 10 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 33 
issued_total_col = 112 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.1592e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1551026 n_nop=1550868 n_act=27 n_pre=11 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003095
n_activity=4162 dram_eff=0.1153
bk0: 8a 1550999i bk1: 5a 1550904i bk2: 7a 1550995i bk3: 4a 1551000i bk4: 13a 1550904i bk5: 12a 1550999i bk6: 5a 1550952i bk7: 2a 1551001i bk8: 3a 1550955i bk9: 1a 1551003i bk10: 17a 1550895i bk11: 12a 1550947i bk12: 12a 1550994i bk13: 6a 1551001i bk14: 5a 1550904i bk15: 8a 1550999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775000
Row_Buffer_Locality_read = 0.775000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002841
Bank_Level_Parallism_Col = 1.002611
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001305 

BW Util details:
bwutil = 0.000309 
total_CMD = 1551026 
util_bw = 480 
Wasted_Col = 650 
Wasted_Row = 260 
Idle = 1549636 

BW Util Bottlenecks: 
RCDc_limit = 640 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1551026 
n_nop = 1550868 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 11 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 38 
issued_total_col = 120 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.54736e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1551026 n_nop=1550883 n_act=23 n_pre=8 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002888
n_activity=3685 dram_eff=0.1216
bk0: 7a 1550948i bk1: 6a 1550947i bk2: 5a 1550950i bk3: 1a 1550999i bk4: 16a 1551004i bk5: 16a 1550954i bk6: 2a 1551001i bk7: 0a 1551024i bk8: 3a 1551001i bk9: 3a 1550954i bk10: 13a 1550954i bk11: 12a 1550993i bk12: 8a 1551001i bk13: 10a 1550953i bk14: 5a 1550953i bk15: 5a 1551001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794643
Row_Buffer_Locality_read = 0.794643
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005780
Bank_Level_Parallism_Col = 1.007692
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007692 

BW Util details:
bwutil = 0.000289 
total_CMD = 1551026 
util_bw = 448 
Wasted_Col = 539 
Wasted_Row = 192 
Idle = 1549847 

BW Util Bottlenecks: 
RCDc_limit = 533 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1551026 
n_nop = 1550883 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 8 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 31 
issued_total_col = 112 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.09605e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1551026 n_nop=1550874 n_act=29 n_pre=13 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002837
n_activity=3960 dram_eff=0.1111
bk0: 5a 1551002i bk1: 1a 1551004i bk2: 5a 1551006i bk3: 3a 1551006i bk4: 15a 1550859i bk5: 13a 1550933i bk6: 1a 1551001i bk7: 4a 1550951i bk8: 2a 1550998i bk9: 1a 1551002i bk10: 19a 1550807i bk11: 15a 1550985i bk12: 9a 1550997i bk13: 8a 1550899i bk14: 4a 1550900i bk15: 5a 1550994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736364
Row_Buffer_Locality_read = 0.736364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.028546
Bank_Level_Parallism_Col = 1.037037
Bank_Level_Parallism_Ready = 1.009091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037037 

BW Util details:
bwutil = 0.000284 
total_CMD = 1551026 
util_bw = 440 
Wasted_Col = 668 
Wasted_Row = 302 
Idle = 1549616 

BW Util Bottlenecks: 
RCDc_limit = 668 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1551026 
n_nop = 1550874 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 29 
n_pre = 13 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 42 
issued_total_col = 110 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.70788e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1551026 n_nop=1550854 n_act=28 n_pre=14 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003353
n_activity=4543 dram_eff=0.1145
bk0: 4a 1550995i bk1: 0a 1551023i bk2: 0a 1551027i bk3: 4a 1550958i bk4: 16a 1550810i bk5: 14a 1550951i bk6: 3a 1550999i bk7: 3a 1550951i bk8: 3a 1550998i bk9: 1a 1551001i bk10: 19a 1550950i bk11: 18a 1551002i bk12: 10a 1550907i bk13: 20a 1550949i bk14: 5a 1550902i bk15: 10a 1550948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784615
Row_Buffer_Locality_read = 0.784615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003503
Bank_Level_Parallism_Col = 1.002564
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002564 

BW Util details:
bwutil = 0.000335 
total_CMD = 1551026 
util_bw = 520 
Wasted_Col = 667 
Wasted_Row = 327 
Idle = 1549512 

BW Util Bottlenecks: 
RCDc_limit = 664 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1551026 
n_nop = 1550854 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 14 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 42 
issued_total_col = 130 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1551026 n_nop=1550852 n_act=36 n_pre=21 n_ref_event=0 n_req=117 n_rd=117 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003017
n_activity=4890 dram_eff=0.09571
bk0: 1a 1551004i bk1: 2a 1551004i bk2: 4a 1550908i bk3: 5a 1550855i bk4: 15a 1550805i bk5: 15a 1550848i bk6: 2a 1550945i bk7: 1a 1550992i bk8: 1a 1551001i bk9: 0a 1551028i bk10: 20a 1550733i bk11: 14a 1550998i bk12: 10a 1550999i bk13: 15a 1550905i bk14: 6a 1551001i bk15: 6a 1550954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692308
Row_Buffer_Locality_read = 0.692308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003966
Bank_Level_Parallism_Col = 1.003171
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001057 

BW Util details:
bwutil = 0.000302 
total_CMD = 1551026 
util_bw = 468 
Wasted_Col = 855 
Wasted_Row = 519 
Idle = 1549184 

BW Util Bottlenecks: 
RCDc_limit = 852 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1551026 
n_nop = 1550852 
Read = 117 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 21 
n_ref = 0 
n_req = 117 
total_req = 117 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 117 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.32104e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1551026 n_nop=1550880 n_act=28 n_pre=12 n_ref_event=0 n_req=106 n_rd=106 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002734
n_activity=4087 dram_eff=0.1037
bk0: 3a 1550951i bk1: 6a 1550904i bk2: 2a 1551000i bk3: 1a 1551003i bk4: 14a 1550909i bk5: 14a 1550856i bk6: 1a 1550999i bk7: 1a 1551001i bk8: 1a 1551003i bk9: 2a 1551002i bk10: 15a 1550992i bk11: 14a 1551001i bk12: 13a 1550806i bk13: 10a 1550995i bk14: 6a 1550998i bk15: 3a 1550998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735849
Row_Buffer_Locality_read = 0.735849
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000929
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 1551026 
util_bw = 424 
Wasted_Col = 676 
Wasted_Row = 284 
Idle = 1549642 

BW Util Bottlenecks: 
RCDc_limit = 672 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1551026 
n_nop = 1550880 
Read = 106 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 12 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 106 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1551026 n_nop=1550884 n_act=27 n_pre=12 n_ref_event=0 n_req=103 n_rd=103 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002656
n_activity=3904 dram_eff=0.1055
bk0: 3a 1550954i bk1: 3a 1550951i bk2: 2a 1550950i bk3: 0a 1551022i bk4: 13a 1550902i bk5: 14a 1550853i bk6: 1a 1550996i bk7: 2a 1550953i bk8: 1a 1550999i bk9: 1a 1551003i bk10: 17a 1550952i bk11: 15a 1551000i bk12: 7a 1551003i bk13: 14a 1551002i bk14: 5a 1550955i bk15: 5a 1550953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737864
Row_Buffer_Locality_read = 0.737864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002876
Bank_Level_Parallism_Col = 1.004121
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002747 

BW Util details:
bwutil = 0.000266 
total_CMD = 1551026 
util_bw = 412 
Wasted_Col = 638 
Wasted_Row = 288 
Idle = 1549688 

BW Util Bottlenecks: 
RCDc_limit = 637 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1551026 
n_nop = 1550884 
Read = 103 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 12 
n_ref = 0 
n_req = 103 
total_req = 103 

Dual Bus Interface Util: 
issued_total_row = 39 
issued_total_col = 103 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1551026 n_nop=1550865 n_act=26 n_pre=11 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003198
n_activity=4175 dram_eff=0.1188
bk0: 5a 1550999i bk1: 6a 1551000i bk2: 6a 1550951i bk3: 4a 1550997i bk4: 12a 1550994i bk5: 12a 1551001i bk6: 1a 1551002i bk7: 1a 1551004i bk8: 0a 1551028i bk9: 1a 1551006i bk10: 17a 1550713i bk11: 10a 1550952i bk12: 17a 1550995i bk13: 17a 1550850i bk14: 6a 1550997i bk15: 9a 1550999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790323
Row_Buffer_Locality_read = 0.790323
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025896
Bank_Level_Parallism_Col = 1.004071
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004071 

BW Util details:
bwutil = 0.000320 
total_CMD = 1551026 
util_bw = 496 
Wasted_Col = 619 
Wasted_Row = 240 
Idle = 1549671 

BW Util Bottlenecks: 
RCDc_limit = 614 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1551026 
n_nop = 1550865 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 11 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 37 
issued_total_col = 124 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.48289e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1551026 n_nop=1550890 n_act=26 n_pre=13 n_ref_event=0 n_req=97 n_rd=97 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002502
n_activity=3654 dram_eff=0.1062
bk0: 4a 1550952i bk1: 1a 1551000i bk2: 3a 1551003i bk3: 2a 1551004i bk4: 14a 1550859i bk5: 15a 1550802i bk6: 2a 1550991i bk7: 0a 1551017i bk8: 0a 1551021i bk9: 0a 1551023i bk10: 12a 1550946i bk11: 12a 1551002i bk12: 10a 1550958i bk13: 12a 1550955i bk14: 2a 1551005i bk15: 8a 1550907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.731959
Row_Buffer_Locality_read = 0.731959
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025591
Bank_Level_Parallism_Col = 1.004280
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001427 

BW Util details:
bwutil = 0.000250 
total_CMD = 1551026 
util_bw = 388 
Wasted_Col = 615 
Wasted_Row = 284 
Idle = 1549739 

BW Util Bottlenecks: 
RCDc_limit = 611 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1551026 
n_nop = 1550890 
Read = 97 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 13 
n_ref = 0 
n_req = 97 
total_req = 97 

Dual Bus Interface Util: 
issued_total_row = 39 
issued_total_col = 97 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1551026 n_nop=1550877 n_act=31 n_pre=15 n_ref_event=0 n_req=103 n_rd=103 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002656
n_activity=4190 dram_eff=0.09833
bk0: 3a 1551004i bk1: 5a 1550956i bk2: 6a 1550907i bk3: 2a 1550950i bk4: 13a 1550903i bk5: 13a 1550900i bk6: 1a 1550996i bk7: 3a 1550947i bk8: 2a 1550947i bk9: 1a 1550996i bk10: 9a 1551001i bk11: 13a 1550906i bk12: 12a 1550954i bk13: 10a 1550907i bk14: 6a 1551002i bk15: 4a 1551002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699029
Row_Buffer_Locality_read = 0.699029
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004983
Bank_Level_Parallism_Col = 1.004908
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002454 

BW Util details:
bwutil = 0.000266 
total_CMD = 1551026 
util_bw = 412 
Wasted_Col = 730 
Wasted_Row = 352 
Idle = 1549532 

BW Util Bottlenecks: 
RCDc_limit = 728 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1551026 
n_nop = 1550877 
Read = 103 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 15 
n_ref = 0 
n_req = 103 
total_req = 103 

Dual Bus Interface Util: 
issued_total_row = 46 
issued_total_col = 103 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1551026 n_nop=1550884 n_act=26 n_pre=10 n_ref_event=0 n_req=106 n_rd=106 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002734
n_activity=3854 dram_eff=0.11
bk0: 3a 1551001i bk1: 1a 1551000i bk2: 5a 1550905i bk3: 1a 1551002i bk4: 12a 1551001i bk5: 14a 1550858i bk6: 2a 1551000i bk7: 2a 1550954i bk8: 1a 1551000i bk9: 2a 1551003i bk10: 19a 1550853i bk11: 16a 1550992i bk12: 9a 1550996i bk13: 10a 1550998i bk14: 4a 1550952i bk15: 5a 1551001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754717
Row_Buffer_Locality_read = 0.754717
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002037
Bank_Level_Parallism_Col = 1.001395
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001395 

BW Util details:
bwutil = 0.000273 
total_CMD = 1551026 
util_bw = 424 
Wasted_Col = 626 
Wasted_Row = 236 
Idle = 1549740 

BW Util Bottlenecks: 
RCDc_limit = 620 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1551026 
n_nop = 1550884 
Read = 106 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 10 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 36 
issued_total_col = 106 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.41842e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2630, Miss = 2442, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2622, Miss = 2445, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2686, Miss = 2457, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2581, Miss = 2434, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2619, Miss = 2443, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2621, Miss = 2437, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2624, Miss = 2444, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2654, Miss = 2434, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4241, Miss = 2444, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2639, Miss = 2454, Miss_rate = 0.930, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2651, Miss = 2446, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2609, Miss = 2442, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2640, Miss = 2443, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2591, Miss = 2439, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2592, Miss = 2437, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2602, Miss = 2442, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2648, Miss = 2456, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2595, Miss = 2452, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2571, Miss = 2436, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2578, Miss = 2438, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2606, Miss = 2440, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2596, Miss = 2439, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2653, Miss = 2444, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2666, Miss = 2439, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 64515
L2_total_cache_misses = 58627
L2_total_cache_miss_rate = 0.9087
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5514
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 767
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 373
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14324
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 42963
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6855
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57660
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=64515
icnt_total_pkts_simt_to_mem=64515
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 64515
Req_Network_cycles = 604819
Req_Network_injected_packets_per_cycle =       0.1067 
Req_Network_conflicts_per_cycle =       0.0465
Req_Network_conflicts_per_cycle_util =       2.0916
Req_Bank_Level_Parallism =       4.7984
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0815
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0044

Reply_Network_injected_packets_num = 64515
Reply_Network_cycles = 604819
Reply_Network_injected_packets_per_cycle =        0.1067
Reply_Network_conflicts_per_cycle =        0.1095
Reply_Network_conflicts_per_cycle_util =       4.9004
Reply_Bank_Level_Parallism =       4.7718
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0699
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0036
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 16 sec (616 sec)
gpgpu_simulation_rate = 9745 (inst/sec)
gpgpu_simulation_rate = 981 (cycle/sec)
gpgpu_silicon_slowdown = 1391437x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c75433c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b90046c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (7,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 7: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 7 
gpu_sim_cycle = 5838
gpu_sim_insn = 39744
gpu_ipc =       6.8078
gpu_tot_sim_cycle = 610657
gpu_tot_sim_insn = 6043190
gpu_tot_ipc =       9.8962
gpu_tot_issued_cta = 1796
gpu_occupancy = 23.1526% 
gpu_tot_occupancy = 26.5492% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0788
partiton_level_parallism_total  =       0.1064
partiton_level_parallism_util =       4.7423
partiton_level_parallism_util_total  =       4.7980
L2_BW  =       3.4417 GB/Sec
L2_BW_total  =       4.6476 GB/Sec
gpu_total_sim_rate=9715

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2080, Miss = 2080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1483
	L1D_cache_core[1]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1559
	L1D_cache_core[2]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1637
	L1D_cache_core[3]: Access = 1696, Miss = 1696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1628
	L1D_cache_core[4]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1364
	L1D_cache_core[5]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1388
	L1D_cache_core[6]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1407
	L1D_cache_core[7]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1683
	L1D_cache_core[8]: Access = 2016, Miss = 2016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1566
	L1D_cache_core[9]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1427
	L1D_cache_core[10]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1507
	L1D_cache_core[11]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1545
	L1D_cache_core[12]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1580
	L1D_cache_core[13]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1625
	L1D_cache_core[14]: Access = 2103, Miss = 2103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1465
	L1D_cache_core[15]: Access = 1860, Miss = 1860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1487
	L1D_cache_core[16]: Access = 1866, Miss = 1859, Miss_rate = 0.996, Pending_hits = 7, Reservation_fails = 1568
	L1D_cache_core[17]: Access = 1871, Miss = 1742, Miss_rate = 0.931, Pending_hits = 8, Reservation_fails = 1612
	L1D_cache_core[18]: Access = 1582, Miss = 1575, Miss_rate = 0.996, Pending_hits = 7, Reservation_fails = 1638
	L1D_cache_core[19]: Access = 10713, Miss = 3518, Miss_rate = 0.328, Pending_hits = 13, Reservation_fails = 1574
	L1D_cache_core[20]: Access = 2064, Miss = 2050, Miss_rate = 0.993, Pending_hits = 7, Reservation_fails = 1510
	L1D_cache_core[21]: Access = 2064, Miss = 2050, Miss_rate = 0.993, Pending_hits = 7, Reservation_fails = 1410
	L1D_cache_core[22]: Access = 1968, Miss = 1954, Miss_rate = 0.993, Pending_hits = 7, Reservation_fails = 1507
	L1D_cache_core[23]: Access = 1936, Miss = 1922, Miss_rate = 0.993, Pending_hits = 7, Reservation_fails = 1534
	L1D_cache_core[24]: Access = 1936, Miss = 1922, Miss_rate = 0.993, Pending_hits = 7, Reservation_fails = 1554
	L1D_cache_core[25]: Access = 2032, Miss = 2018, Miss_rate = 0.993, Pending_hits = 7, Reservation_fails = 1723
	L1D_cache_core[26]: Access = 1917, Miss = 1908, Miss_rate = 0.995, Pending_hits = 7, Reservation_fails = 1443
	L1D_cache_core[27]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1678
	L1D_cache_core[28]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1581
	L1D_cache_core[29]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1504
	L1D_total_cache_accesses = 66520
	L1D_total_cache_misses = 59089
	L1D_total_cache_miss_rate = 0.8883
	L1D_total_cache_pending_hits = 84
	L1D_total_cache_reservation_fails = 46187
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 84
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 43114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57912

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 102
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46085
ctas_completed 1796, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 238, 238, 238, 238, 238, 238, 238, 238, 
gpgpu_n_tot_thrd_icount = 6815552
gpgpu_n_tot_w_icount = 212986
gpgpu_n_stall_shd_mem = 6329
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7063
gpgpu_n_mem_write_global = 57912
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 20979
gpgpu_n_store_insn = 459890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 927750
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1913
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4416
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:73644	W0_Idle:2500211	W0_Scoreboard:347131	W1:1275	W2:2704	W3:2915	W4:653	W5:692	W6:521	W7:230	W8:274	W9:433	W10:286	W11:373	W12:78	W13:59	W14:208	W15:52	W16:19	W17:58	W18:219	W19:17	W20:40	W21:42	W22:33	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:201805
single_issue_nums: WS0:61626	WS1:50460	WS2:50455	WS3:50445	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12728 {8:1591,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2316480 {40:57912,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 218880 {40:5472,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63640 {40:1591,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 463296 {8:57912,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 218880 {40:5472,}
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 14 
max_icnt2sh_latency = 144 
averagemflatency = 290 
avg_icnt2mem_latency = 74 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 17 
mrq_lat_table:1330 	0 	4 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19389 	44131 	1455 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5472 	0 	0 	0 	35418 	16653 	4801 	2631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20764 	8989 	9903 	12402 	10429 	2451 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1951 	662 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         2         0         0        12         9         0         0         0         0         0        13         2         0         0         0 
dram[1]:         0         1         0         0         8         0         4         0         2         0        14        11         0         0         3         0 
dram[2]:         6         5         4         0         0        13         0         0         0         1        12         0         0         9         4         0 
dram[3]:         0         0         0         0         8        12         0         2         0         0        10         0         0         2         2         0 
dram[4]:         0         0         0         2        11        12         0         2         0         0        18         0         6        19         2         9 
dram[5]:         0         0         1         2         7         9         1         0         0         0         7         0         0         4         0         5 
dram[6]:         1         2         0         0        12         8         0         0         0         0         0         0         6         0         0         0 
dram[7]:         2         2         1         0         4        11         0         1         0         0        15         0         0         0         4         4 
dram[8]:         0         0         4         0         0         0         0         0         0         0        10         9         0        12         0         0 
dram[9]:         1         0         0         0         8         3         0         0         0         0        11         0         9        11         0         2 
dram[10]:         0         1         1         1         7         8         0         1         1         0         0         7        11         2         0         0 
dram[11]:         0         0         1         0         0        10         0         1         0         0        14         0         0         0         2         0 
maximum service time to same row:
dram[0]:    134158     47343    103311    104532    398171    179208         0    190803         0         0      9514    457027    100244     53571    225149     85177 
dram[1]:     45798     92530     15752    173087     88688     68807    402138    116548    315112    199282    225447    459390     50472     44257    208679     77725 
dram[2]:    472597    409442    398368    179766      6353    422786    184363         0     80516    150506    513861     33726     69996    455945    455059     38387 
dram[3]:    157214    390072    127018    163036    351843    427916     48926    189579     23207    201714    154625      7963     52021    107596    119616     73095 
dram[4]:    226689         0         0    158757    398557    373734    121171    453222    203232    521088    232869     11055    175502    448487     77726    414841 
dram[5]:    225148    151721    281701    292139    364546    253570    457041    119614    523826         0    350444     20103     74655     76258     68449    410866 
dram[6]:    226688    203520     89790    422907    410423    164021    518687    147430    125452    206281     21661      9513    250074     86718     14201     55131 
dram[7]:    414966    391274    409965         0    130187    225194    449312    106286    123922    128281    193760     17293     30958     69995    419461    447213 
dram[8]:     95624     44256    512873    391273      6372      8347    448115    196568         0    472331    227653    196815     47346    228012     71537     77724 
dram[9]:     53569     21657    170026    399401    379620    201113    458239         0         0         0    453426     32184    430175    440042    135698     92998 
dram[10]:     85176    218716     95623    166084    223063    391086     83607    148959    319376    469613     20100    203091    427557     29399     67232     21658 
dram[11]:    367905    251359    176206    505945      6377    280497    122390    118067    466020    192333    222483      7966     39930     43024    365485    167310 
average row accesses per activate:
dram[0]:  4.500000  5.000000  4.000000  4.000000  7.000000  3.500000      -nan  5.000000      -nan      -nan  8.000000  7.000000  4.000000  9.000000  7.000000  7.000000 
dram[1]:  8.000000  1.666667  7.000000  4.000000  4.333333 12.000000  2.500000  2.000000  1.500000  1.000000  5.666667  6.000000 12.000000  6.000000  1.666667  8.000000 
dram[2]:  3.500000  3.000000  2.500000  1.000000 16.000000  8.000000  2.000000      -nan  3.000000  1.500000  6.500000 12.000000  8.000000  5.000000  2.500000  5.000000 
dram[3]:  5.000000  1.000000  5.000000  3.000000  3.750000  6.500000  1.000000  2.000000  2.000000  1.000000  3.800000 15.000000  9.000000  2.666667  1.333333  5.000000 
dram[4]:  4.000000      -nan      -nan  2.000000  3.200000  7.000000  3.000000  1.500000  3.000000  1.000000  9.500000 18.000000  3.333333 10.000000  1.666667  5.000000 
dram[5]:  1.000000  2.000000  1.333333  1.250000  3.000000  3.750000  1.000000  1.000000  1.000000      -nan  3.333333 14.000000 10.000000  5.000000  6.000000  3.000000 
dram[6]:  1.500000  2.000000  2.000000  1.000000  4.666667  3.500000  1.000000  1.000000  1.000000  2.000000 15.000000 14.000000  2.600000 10.000000  6.000000  3.000000 
dram[7]:  1.500000  1.500000  1.000000      -nan  4.333333  3.500000  1.000000  1.000000  1.000000  1.000000  8.500000 15.000000  7.000000 14.000000  2.500000  2.500000 
dram[8]:  5.000000  6.000000  3.000000  4.000000 12.000000 12.000000  1.000000  1.000000      -nan  1.000000  2.428571  5.000000 17.000000  4.250000  6.000000  9.000000 
dram[9]:  2.000000  1.000000  3.000000  2.000000  3.500000  3.000000  2.000000      -nan      -nan      -nan  6.000000 12.000000  5.000000  6.000000  2.000000  2.666667 
dram[10]:  3.000000  2.500000  2.000000  1.000000  4.333333  4.333333  1.000000  1.500000  1.000000  1.000000  9.000000  4.333333  6.000000  3.333333  6.000000  4.000000 
dram[11]:  3.000000  1.000000  1.666667  1.000000 12.000000  3.500000  2.000000  1.000000  1.000000  2.000000  4.750000 16.000000  9.000000 10.000000  2.000000  5.000000 
average row locality = 1340/328 = 4.085366
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         5         4         4        14        14         0         5         0         0         8        14        12         9         7         7 
dram[1]:         8         5         7         4        13        12         5         2         3         1        17        12        12         6         5         8 
dram[2]:         7         6         5         1        16        16         2         0         3         3        13        12         8        10         5         5 
dram[3]:         5         1         5         3        15        13         1         4         2         1        19        15         9         8         4         5 
dram[4]:         4         0         0         4        16        14         3         3         3         1        19        18        10        20         5        10 
dram[5]:         1         2         4         5        15        15         2         1         1         0        20        14        10        15         6         6 
dram[6]:         3         6         2         1        14        14         1         1         1         2        15        14        13        10         6         3 
dram[7]:         3         3         2         0        13        14         1         2         1         1        17        15         7        14         5         5 
dram[8]:         5         6         6         4        12        12         1         1         0         1        17        10        17        17         6         9 
dram[9]:         4         1         3         2        14        15         2         0         0         0        12        12        10        12         2         8 
dram[10]:         3         5         6         2        13        13         1         3         2         1         9        13        12        10         6         4 
dram[11]:         3         1         5         1        12        14         2         2         1         2        19        16         9        10         4         5 
total dram reads = 1340
min_bank_accesses = 0!
chip skew: 130/97 = 1.34
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9247     15479     19514     18554      6597      6446    none       24042    none      none       14472      8162      8552     11131     14277     14054
dram[1]:       9846     16467     10936     19777      6968      7492     23251     55585     37082    108803      7033      9729      8186     16538     20759     13114
dram[2]:      10696     12037     14603     71829      5607      5458     51142    none       35454     35747      8612      9432     11966      9610     18352     18296
dram[3]:      14496     74180     15092     25744      5888      6686    107409     26200     54242    108864      6148      8304     11114     12061     23987     19427
dram[4]:      19315    none      none       20556     26163      6985     35813     37810     37543    111343      6757      7026     10014      5170     19700     10223
dram[5]:      74211     39064     19917     16018      6467      6168     54292    112828    112368    none        6227      8222     10535      7440     16305     17000
dram[6]:      24296     12039     35542     70681      6849      6394    104961    100141    109511     54618      7452      7893      7968      9488     15675     30899
dram[7]:      23821     24545     36049    none        6483      6359    102381     53200    108654    111571      6540      7288     13551      6907     19039     19354
dram[8]:      15756     12674     13469     18780      7562      7407    105784    106251    none      110345      6996     11640      6524      6102     16454     10886
dram[9]:      18853     77181     25827     39616      6561      6355     54862    none      none      none        9283      9221     10318      8539     50025     12962
dram[10]:      24481     15361     12563     35818      7382      6815    106171     33491     53044    106317     11753      8378      8070      9939     15810     24812
dram[11]:      24577     71493     14737     70686      7370      6591     51195     55752    104459     55473      5979      7003     10197      9379     23879     18635
maximum mf latency per bank:
dram[0]:        402       400       433       426       415       435       596       606       604       607       596       599       470       474       456       469
dram[1]:        391       443       409       443       387       583       599       596       600       597       595       590       478       440       477       462
dram[2]:        417       387       447       410       588       377       595       599       603       602       596       588       470       478       474       478
dram[3]:        387       406       410       425       384       396       592       594       599       598       588       592       474       457       472       460
dram[4]:        400       402       449       443       410       435       595       600       603       601       595       595       470       470       466       470
dram[5]:        394       403       437       443       406       581       600       594       601       595       595       588       491       472       489       467
dram[6]:        400       393       412       409       589       412       595       600       603       602       596       588       472       456       452       436
dram[7]:        400       392       397       401       409       403       593       595       599       598       588       592       452       446       440       435
dram[8]:        412       410       408       424       405       436       596       601       603       592       595       595       456       456       445       442
dram[9]:        416       419       431       421       425       582       601       595       595       593       595       588       483       463       456       448
dram[10]:        395       403       419       399       587       389       593       593       599       598       597       587       441       457       456       462
dram[11]:        386       389       403       411       376       389       593       596       600       599       587       586       442       439       466       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1565995 n_nop=1565850 n_act=23 n_pre=10 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002861
n_activity=3640 dram_eff=0.1231
bk0: 9a 1565866i bk1: 5a 1565915i bk2: 4a 1565965i bk3: 4a 1565970i bk4: 14a 1565924i bk5: 14a 1565818i bk6: 0a 1565987i bk7: 5a 1565969i bk8: 0a 1565995i bk9: 0a 1565999i bk10: 8a 1565974i bk11: 14a 1565920i bk12: 12a 1565870i bk13: 9a 1565970i bk14: 7a 1565969i bk15: 7a 1565970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042506
Bank_Level_Parallism_Col = 1.022936
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019878 

BW Util details:
bwutil = 0.000286 
total_CMD = 1565995 
util_bw = 448 
Wasted_Col = 528 
Wasted_Row = 218 
Idle = 1564801 

BW Util Bottlenecks: 
RCDc_limit = 524 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1565995 
n_nop = 1565850 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 10 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 33 
issued_total_col = 112 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.129e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1565995 n_nop=1565837 n_act=27 n_pre=11 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003065
n_activity=4162 dram_eff=0.1153
bk0: 8a 1565968i bk1: 5a 1565873i bk2: 7a 1565964i bk3: 4a 1565969i bk4: 13a 1565873i bk5: 12a 1565968i bk6: 5a 1565921i bk7: 2a 1565970i bk8: 3a 1565924i bk9: 1a 1565972i bk10: 17a 1565864i bk11: 12a 1565916i bk12: 12a 1565963i bk13: 6a 1565970i bk14: 5a 1565873i bk15: 8a 1565968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775000
Row_Buffer_Locality_read = 0.775000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002841
Bank_Level_Parallism_Col = 1.002611
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001305 

BW Util details:
bwutil = 0.000307 
total_CMD = 1565995 
util_bw = 480 
Wasted_Col = 650 
Wasted_Row = 260 
Idle = 1564605 

BW Util Bottlenecks: 
RCDc_limit = 640 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1565995 
n_nop = 1565837 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 11 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 38 
issued_total_col = 120 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.53257e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1565995 n_nop=1565852 n_act=23 n_pre=8 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002861
n_activity=3685 dram_eff=0.1216
bk0: 7a 1565917i bk1: 6a 1565916i bk2: 5a 1565919i bk3: 1a 1565968i bk4: 16a 1565973i bk5: 16a 1565923i bk6: 2a 1565970i bk7: 0a 1565993i bk8: 3a 1565970i bk9: 3a 1565923i bk10: 13a 1565923i bk11: 12a 1565962i bk12: 8a 1565970i bk13: 10a 1565922i bk14: 5a 1565922i bk15: 5a 1565970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794643
Row_Buffer_Locality_read = 0.794643
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005780
Bank_Level_Parallism_Col = 1.007692
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007692 

BW Util details:
bwutil = 0.000286 
total_CMD = 1565995 
util_bw = 448 
Wasted_Col = 539 
Wasted_Row = 192 
Idle = 1564816 

BW Util Bottlenecks: 
RCDc_limit = 533 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1565995 
n_nop = 1565852 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 8 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 31 
issued_total_col = 112 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.08557e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1565995 n_nop=1565843 n_act=29 n_pre=13 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000281
n_activity=3960 dram_eff=0.1111
bk0: 5a 1565971i bk1: 1a 1565973i bk2: 5a 1565975i bk3: 3a 1565975i bk4: 15a 1565828i bk5: 13a 1565902i bk6: 1a 1565970i bk7: 4a 1565920i bk8: 2a 1565967i bk9: 1a 1565971i bk10: 19a 1565776i bk11: 15a 1565954i bk12: 9a 1565966i bk13: 8a 1565868i bk14: 4a 1565869i bk15: 5a 1565963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736364
Row_Buffer_Locality_read = 0.736364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.028546
Bank_Level_Parallism_Col = 1.037037
Bank_Level_Parallism_Ready = 1.009091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037037 

BW Util details:
bwutil = 0.000281 
total_CMD = 1565995 
util_bw = 440 
Wasted_Col = 668 
Wasted_Row = 302 
Idle = 1564585 

BW Util Bottlenecks: 
RCDc_limit = 668 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1565995 
n_nop = 1565843 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 29 
n_pre = 13 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 42 
issued_total_col = 110 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.682e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1565995 n_nop=1565823 n_act=28 n_pre=14 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003321
n_activity=4543 dram_eff=0.1145
bk0: 4a 1565964i bk1: 0a 1565992i bk2: 0a 1565996i bk3: 4a 1565927i bk4: 16a 1565779i bk5: 14a 1565920i bk6: 3a 1565968i bk7: 3a 1565920i bk8: 3a 1565967i bk9: 1a 1565970i bk10: 19a 1565919i bk11: 18a 1565971i bk12: 10a 1565876i bk13: 20a 1565918i bk14: 5a 1565871i bk15: 10a 1565917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784615
Row_Buffer_Locality_read = 0.784615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003503
Bank_Level_Parallism_Col = 1.002564
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002564 

BW Util details:
bwutil = 0.000332 
total_CMD = 1565995 
util_bw = 520 
Wasted_Col = 667 
Wasted_Row = 327 
Idle = 1564481 

BW Util Bottlenecks: 
RCDc_limit = 664 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1565995 
n_nop = 1565823 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 14 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 42 
issued_total_col = 130 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1565995 n_nop=1565821 n_act=36 n_pre=21 n_ref_event=0 n_req=117 n_rd=117 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002989
n_activity=4890 dram_eff=0.09571
bk0: 1a 1565973i bk1: 2a 1565973i bk2: 4a 1565877i bk3: 5a 1565824i bk4: 15a 1565774i bk5: 15a 1565817i bk6: 2a 1565914i bk7: 1a 1565961i bk8: 1a 1565970i bk9: 0a 1565997i bk10: 20a 1565702i bk11: 14a 1565967i bk12: 10a 1565968i bk13: 15a 1565874i bk14: 6a 1565970i bk15: 6a 1565923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692308
Row_Buffer_Locality_read = 0.692308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003966
Bank_Level_Parallism_Col = 1.003171
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001057 

BW Util details:
bwutil = 0.000299 
total_CMD = 1565995 
util_bw = 468 
Wasted_Col = 855 
Wasted_Row = 519 
Idle = 1564153 

BW Util Bottlenecks: 
RCDc_limit = 852 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1565995 
n_nop = 1565821 
Read = 117 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 21 
n_ref = 0 
n_req = 117 
total_req = 117 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 117 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.29886e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1565995 n_nop=1565849 n_act=28 n_pre=12 n_ref_event=0 n_req=106 n_rd=106 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002708
n_activity=4087 dram_eff=0.1037
bk0: 3a 1565920i bk1: 6a 1565873i bk2: 2a 1565969i bk3: 1a 1565972i bk4: 14a 1565878i bk5: 14a 1565825i bk6: 1a 1565968i bk7: 1a 1565970i bk8: 1a 1565972i bk9: 2a 1565971i bk10: 15a 1565961i bk11: 14a 1565970i bk12: 13a 1565775i bk13: 10a 1565964i bk14: 6a 1565967i bk15: 3a 1565967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735849
Row_Buffer_Locality_read = 0.735849
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000929
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000271 
total_CMD = 1565995 
util_bw = 424 
Wasted_Col = 676 
Wasted_Row = 284 
Idle = 1564611 

BW Util Bottlenecks: 
RCDc_limit = 672 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1565995 
n_nop = 1565849 
Read = 106 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 12 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 106 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1565995 n_nop=1565853 n_act=27 n_pre=12 n_ref_event=0 n_req=103 n_rd=103 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002631
n_activity=3904 dram_eff=0.1055
bk0: 3a 1565923i bk1: 3a 1565920i bk2: 2a 1565919i bk3: 0a 1565991i bk4: 13a 1565871i bk5: 14a 1565822i bk6: 1a 1565965i bk7: 2a 1565922i bk8: 1a 1565968i bk9: 1a 1565972i bk10: 17a 1565921i bk11: 15a 1565969i bk12: 7a 1565972i bk13: 14a 1565971i bk14: 5a 1565924i bk15: 5a 1565922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737864
Row_Buffer_Locality_read = 0.737864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002876
Bank_Level_Parallism_Col = 1.004121
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002747 

BW Util details:
bwutil = 0.000263 
total_CMD = 1565995 
util_bw = 412 
Wasted_Col = 638 
Wasted_Row = 288 
Idle = 1564657 

BW Util Bottlenecks: 
RCDc_limit = 637 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1565995 
n_nop = 1565853 
Read = 103 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 12 
n_ref = 0 
n_req = 103 
total_req = 103 

Dual Bus Interface Util: 
issued_total_row = 39 
issued_total_col = 103 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1565995 n_nop=1565834 n_act=26 n_pre=11 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003167
n_activity=4175 dram_eff=0.1188
bk0: 5a 1565968i bk1: 6a 1565969i bk2: 6a 1565920i bk3: 4a 1565966i bk4: 12a 1565963i bk5: 12a 1565970i bk6: 1a 1565971i bk7: 1a 1565973i bk8: 0a 1565997i bk9: 1a 1565975i bk10: 17a 1565682i bk11: 10a 1565921i bk12: 17a 1565964i bk13: 17a 1565819i bk14: 6a 1565966i bk15: 9a 1565968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790323
Row_Buffer_Locality_read = 0.790323
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025896
Bank_Level_Parallism_Col = 1.004071
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004071 

BW Util details:
bwutil = 0.000317 
total_CMD = 1565995 
util_bw = 496 
Wasted_Col = 619 
Wasted_Row = 240 
Idle = 1564640 

BW Util Bottlenecks: 
RCDc_limit = 614 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1565995 
n_nop = 1565834 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 11 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 37 
issued_total_col = 124 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.46871e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1565995 n_nop=1565859 n_act=26 n_pre=13 n_ref_event=0 n_req=97 n_rd=97 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002478
n_activity=3654 dram_eff=0.1062
bk0: 4a 1565921i bk1: 1a 1565969i bk2: 3a 1565972i bk3: 2a 1565973i bk4: 14a 1565828i bk5: 15a 1565771i bk6: 2a 1565960i bk7: 0a 1565986i bk8: 0a 1565990i bk9: 0a 1565992i bk10: 12a 1565915i bk11: 12a 1565971i bk12: 10a 1565927i bk13: 12a 1565924i bk14: 2a 1565974i bk15: 8a 1565876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.731959
Row_Buffer_Locality_read = 0.731959
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025591
Bank_Level_Parallism_Col = 1.004280
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001427 

BW Util details:
bwutil = 0.000248 
total_CMD = 1565995 
util_bw = 388 
Wasted_Col = 615 
Wasted_Row = 284 
Idle = 1564708 

BW Util Bottlenecks: 
RCDc_limit = 611 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1565995 
n_nop = 1565859 
Read = 97 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 13 
n_ref = 0 
n_req = 97 
total_req = 97 

Dual Bus Interface Util: 
issued_total_row = 39 
issued_total_col = 97 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1565995 n_nop=1565846 n_act=31 n_pre=15 n_ref_event=0 n_req=103 n_rd=103 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002631
n_activity=4190 dram_eff=0.09833
bk0: 3a 1565973i bk1: 5a 1565925i bk2: 6a 1565876i bk3: 2a 1565919i bk4: 13a 1565872i bk5: 13a 1565869i bk6: 1a 1565965i bk7: 3a 1565916i bk8: 2a 1565916i bk9: 1a 1565965i bk10: 9a 1565970i bk11: 13a 1565875i bk12: 12a 1565923i bk13: 10a 1565876i bk14: 6a 1565971i bk15: 4a 1565971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699029
Row_Buffer_Locality_read = 0.699029
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004983
Bank_Level_Parallism_Col = 1.004908
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002454 

BW Util details:
bwutil = 0.000263 
total_CMD = 1565995 
util_bw = 412 
Wasted_Col = 730 
Wasted_Row = 352 
Idle = 1564501 

BW Util Bottlenecks: 
RCDc_limit = 728 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1565995 
n_nop = 1565846 
Read = 103 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 15 
n_ref = 0 
n_req = 103 
total_req = 103 

Dual Bus Interface Util: 
issued_total_row = 46 
issued_total_col = 103 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1565995 n_nop=1565853 n_act=26 n_pre=10 n_ref_event=0 n_req=106 n_rd=106 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002708
n_activity=3854 dram_eff=0.11
bk0: 3a 1565970i bk1: 1a 1565969i bk2: 5a 1565874i bk3: 1a 1565971i bk4: 12a 1565970i bk5: 14a 1565827i bk6: 2a 1565969i bk7: 2a 1565923i bk8: 1a 1565969i bk9: 2a 1565972i bk10: 19a 1565822i bk11: 16a 1565961i bk12: 9a 1565965i bk13: 10a 1565967i bk14: 4a 1565921i bk15: 5a 1565970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754717
Row_Buffer_Locality_read = 0.754717
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002037
Bank_Level_Parallism_Col = 1.001395
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001395 

BW Util details:
bwutil = 0.000271 
total_CMD = 1565995 
util_bw = 424 
Wasted_Col = 626 
Wasted_Row = 236 
Idle = 1564709 

BW Util Bottlenecks: 
RCDc_limit = 620 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1565995 
n_nop = 1565853 
Read = 106 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 10 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 36 
issued_total_col = 106 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.40486e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2648, Miss = 2450, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2640, Miss = 2453, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2706, Miss = 2466, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2604, Miss = 2446, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2642, Miss = 2455, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2639, Miss = 2445, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2642, Miss = 2452, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2672, Miss = 2442, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4266, Miss = 2452, Miss_rate = 0.575, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2657, Miss = 2462, Miss_rate = 0.927, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2669, Miss = 2454, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2627, Miss = 2450, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2658, Miss = 2451, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2609, Miss = 2447, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2610, Miss = 2445, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2620, Miss = 2450, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2670, Miss = 2464, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2617, Miss = 2460, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2590, Miss = 2444, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2596, Miss = 2446, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2624, Miss = 2448, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2614, Miss = 2447, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2671, Miss = 2452, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2684, Miss = 2447, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 64975
L2_total_cache_misses = 58828
L2_total_cache_miss_rate = 0.9054
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 767
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 424
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14374
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 43114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7063
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57912
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=64975
icnt_total_pkts_simt_to_mem=64975
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 64975
Req_Network_cycles = 610657
Req_Network_injected_packets_per_cycle =       0.1064 
Req_Network_conflicts_per_cycle =       0.0461
Req_Network_conflicts_per_cycle_util =       2.0809
Req_Bank_Level_Parallism =       4.7980
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0808
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0044

Reply_Network_injected_packets_num = 64975
Reply_Network_cycles = 610657
Reply_Network_injected_packets_per_cycle =        0.1064
Reply_Network_conflicts_per_cycle =        0.1088
Reply_Network_conflicts_per_cycle_util =       4.8760
Reply_Bank_Level_Parallism =       4.7695
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0692
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0035
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 22 sec (622 sec)
gpgpu_simulation_rate = 9715 (inst/sec)
gpgpu_simulation_rate = 981 (cycle/sec)
gpgpu_silicon_slowdown = 1391437x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542dc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754560..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004a63 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (7,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 8: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 996269
gpu_sim_insn = 2682530
gpu_ipc =       2.6926
gpu_tot_sim_cycle = 1606926
gpu_tot_sim_insn = 8725720
gpu_tot_ipc =       5.4301
gpu_tot_issued_cta = 1803
gpu_occupancy = 16.8804% 
gpu_tot_occupancy = 18.1292% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4423
partiton_level_parallism_total  =       0.3147
partiton_level_parallism_util =       1.5262
partiton_level_parallism_util_total  =       1.6728
L2_BW  =      19.3209 GB/Sec
L2_BW_total  =      13.7449 GB/Sec
gpu_total_sim_rate=4580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 93804, Miss = 31756, Miss_rate = 0.339, Pending_hits = 305, Reservation_fails = 2663
	L1D_cache_core[1]: Access = 136068, Miss = 48199, Miss_rate = 0.354, Pending_hits = 316, Reservation_fails = 3290
	L1D_cache_core[2]: Access = 113683, Miss = 41744, Miss_rate = 0.367, Pending_hits = 337, Reservation_fails = 4598
	L1D_cache_core[3]: Access = 22332, Miss = 6502, Miss_rate = 0.291, Pending_hits = 50, Reservation_fails = 1672
	L1D_cache_core[4]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1364
	L1D_cache_core[5]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1388
	L1D_cache_core[6]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1407
	L1D_cache_core[7]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1683
	L1D_cache_core[8]: Access = 2016, Miss = 2016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1566
	L1D_cache_core[9]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1427
	L1D_cache_core[10]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1507
	L1D_cache_core[11]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1545
	L1D_cache_core[12]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1580
	L1D_cache_core[13]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1625
	L1D_cache_core[14]: Access = 2103, Miss = 2103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1465
	L1D_cache_core[15]: Access = 1860, Miss = 1860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1487
	L1D_cache_core[16]: Access = 1866, Miss = 1859, Miss_rate = 0.996, Pending_hits = 7, Reservation_fails = 1568
	L1D_cache_core[17]: Access = 1871, Miss = 1742, Miss_rate = 0.931, Pending_hits = 8, Reservation_fails = 1612
	L1D_cache_core[18]: Access = 1582, Miss = 1575, Miss_rate = 0.996, Pending_hits = 7, Reservation_fails = 1638
	L1D_cache_core[19]: Access = 10713, Miss = 3518, Miss_rate = 0.328, Pending_hits = 13, Reservation_fails = 1574
	L1D_cache_core[20]: Access = 2064, Miss = 2050, Miss_rate = 0.993, Pending_hits = 7, Reservation_fails = 1510
	L1D_cache_core[21]: Access = 2064, Miss = 2050, Miss_rate = 0.993, Pending_hits = 7, Reservation_fails = 1410
	L1D_cache_core[22]: Access = 1968, Miss = 1954, Miss_rate = 0.993, Pending_hits = 7, Reservation_fails = 1507
	L1D_cache_core[23]: Access = 1936, Miss = 1922, Miss_rate = 0.993, Pending_hits = 7, Reservation_fails = 1534
	L1D_cache_core[24]: Access = 1936, Miss = 1922, Miss_rate = 0.993, Pending_hits = 7, Reservation_fails = 1554
	L1D_cache_core[25]: Access = 2032, Miss = 2018, Miss_rate = 0.993, Pending_hits = 7, Reservation_fails = 1723
	L1D_cache_core[26]: Access = 1917, Miss = 1908, Miss_rate = 0.995, Pending_hits = 7, Reservation_fails = 1443
	L1D_cache_core[27]: Access = 113345, Miss = 26591, Miss_rate = 0.235, Pending_hits = 361, Reservation_fails = 2014
	L1D_cache_core[28]: Access = 130000, Miss = 36762, Miss_rate = 0.283, Pending_hits = 385, Reservation_fails = 2553
	L1D_cache_core[29]: Access = 133195, Miss = 47100, Miss_rate = 0.354, Pending_hits = 332, Reservation_fails = 3110
	L1D_total_cache_accesses = 795731
	L1D_total_cache_misses = 284527
	L1D_total_cache_miss_rate = 0.3576
	L1D_total_cache_pending_hits = 2170
	L1D_total_cache_reservation_fails = 55017
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 504044
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 168385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 43688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2170
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 51175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 718287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77444

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7352
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1577
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46088
ctas_completed 1803, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4919, 8000, 9612, 7447, 10659, 8742, 9291, 7335, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 238, 238, 238, 238, 238, 238, 238, 238, 
gpgpu_n_tot_thrd_icount = 23633248
gpgpu_n_tot_w_icount = 738539
gpgpu_n_stall_shd_mem = 415281
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 428210
gpgpu_n_mem_write_global = 77444
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 989080
gpgpu_n_store_insn = 499543
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 945670
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 236968
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 178313
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74972	W0_Idle:11497055	W0_Scoreboard:11952974	W1:163473	W2:88741	W3:54898	W4:43656	W5:28738	W6:23884	W7:15555	W8:11719	W9:9824	W10:10177	W11:8135	W12:9031	W13:7496	W14:6069	W15:4362	W16:4498	W17:4730	W18:3907	W19:3418	W20:2433	W21:2723	W22:3259	W23:1702	W24:2387	W25:2816	W26:2285	W27:2959	W28:2400	W29:2749	W30:2126	W31:2356	W32:206033
single_issue_nums: WS0:176029	WS1:181136	WS2:203254	WS3:178120	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1696584 {8:212073,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3097760 {40:77444,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 8645480 {40:216137,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8482920 {40:212073,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 619552 {8:77444,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 8645480 {40:216137,}
maxmflatency = 648 
max_icnt2mem_latency = 403 
maxmrqlatency = 239 
max_icnt2sh_latency = 144 
averagemflatency = 239 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 4 
mrq_lat_table:47821 	91 	189 	434 	1891 	303 	184 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	414723 	89320 	1611 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	209017 	6801 	278 	41 	264445 	17538 	4903 	2631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	411347 	44508 	21219 	14914 	11009 	2620 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10668 	1306 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        22         7         7        12         9         3         5         4         4         8        13         9         9         7         7 
dram[1]:        22        12         7        16         8        12         4         4         5         4        14        11        12         7        11         8 
dram[2]:        16        11        10         7        16        13         4         6         4         5        12        12         8         9         9         5 
dram[3]:        10         8         7         5         8        12         8         4         3         4        10        15         9         4         3         8 
dram[4]:        33        24         4         5        11        12         3         4         4         4        18        18         6        19         4         9 
dram[5]:        11        26        11         7         7         9         5         6         3         4         7        14        10        10         7         9 
dram[6]:        22        18        10         7        12         8         2         3         4         4        15        14         7        10         6         7 
dram[7]:        12        12         4        10         8        11         5         3         4         4        15        15         7        14         7         5 
dram[8]:        12        13         9         7        12        12         2         3         4         3        10         9        17        12         7         9 
dram[9]:        27        23         4         6         8         8         4         5         4         4        11        12        10        11         3         5 
dram[10]:        25        18         4         9         7         8         4         5         8         5         9         7        11         7         6         4 
dram[11]:        14        34         8         6        12        10         4         4         5         6        14        16         9        10         5         5 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    100244    106129    225149    120677 
dram[1]:    110551    232320    101761    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    173233 
dram[2]:    472597    409442    398368    179766     60336    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     60858    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444     93474    158757    398557    373734    182945    453222    203232    521088    232869    237251    175502    448487    112719    414841 
dram[5]:    225148    151721    281701    292139    364546    253570    457041    176067    523826     82718    350444     82892    152001    199094    145188    410866 
dram[6]:    226688    203520    241520    422907    410423    164021    518687    157698    140446    206281     89921    216802    250074    141811    233809    145281 
dram[7]:    414966    391274    409965     40586    167153    225194    449312    121842    123922    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005     99450 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838     49181    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716     95623    166084    223063    391086    120560    179551    319376    469613    148317    203091    427557    200355    117667    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    122390    155119    466020    192333    222483     50220    113502     97763    365485    167310 
average row accesses per activate:
dram[0]:  1.307317  1.274510  1.222707  1.256158  1.187755  1.128631  1.080000  1.164444  1.186275  1.133005  1.193370  1.237838  1.245536  1.271845  1.149123  1.251309 
dram[1]:  1.246073  1.250000  1.242424  1.247663  1.214612  1.222672  1.112554  1.167331  1.133971  1.104602  1.155340  1.157143  1.236735  1.202586  1.292208  1.213115 
dram[2]:  1.245283  1.225641  1.173709  1.173160  1.153558  1.145522  1.126984  1.104478  1.138775  1.163793  1.183962  1.170732  1.206751  1.172131  1.205405  1.142857 
dram[3]:  1.229268  1.277512  1.168142  1.212121  1.119850  1.141844  1.117647  1.130081  1.115226  1.177778  1.167539  1.167665  1.225641  1.198238  1.145251  1.149733 
dram[4]:  1.281553  1.308511  1.154930  1.151219  1.127517  1.094937  1.127753  1.092050  1.155894  1.111511  1.169312  1.230769  1.220408  1.266376  1.153110  1.146789 
dram[5]:  1.267016  1.377246  1.209524  1.161435  1.098413  1.120370  1.112000  1.182609  1.111570  1.125523  1.225490  1.215789  1.237668  1.198312  1.169082  1.217391 
dram[6]:  1.385965  1.267943  1.163717  1.156522  1.112211  1.108844  1.095618  1.087453  1.120301  1.130802  1.240964  1.169231  1.181818  1.174905  1.176471  1.140909 
dram[7]:  1.224670  1.215596  1.182979  1.194690  1.106164  1.105085  1.170507  1.103175  1.095941  1.137652  1.139013  1.190000  1.162455  1.200787  1.172093  1.242775 
dram[8]:  1.284153  1.256881  1.211982  1.239437  1.133117  1.124138  1.069686  1.086066  1.149321  1.125000  1.166667  1.167442  1.202290  1.202429  1.256983  1.245000 
dram[9]:  1.242291  1.254902  1.206573  1.227979  1.127273  1.171053  1.092664  1.106227  1.142259  1.159817  1.179104  1.329341  1.286996  1.185950  1.174757  1.169014 
dram[10]:  1.308458  1.235294  1.175966  1.232558  1.140684  1.177273  1.115880  1.148760  1.134199  1.161290  1.221698  1.185000  1.261905  1.199153  1.200000  1.182741 
dram[11]:  1.240909  1.310000  1.161290  1.119835  1.233945  1.177966  1.131004  1.174672  1.136752  1.212291  1.196581  1.202765  1.200000  1.256158  1.182692  1.189474 
average row locality = 50996/43259 = 1.178853
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       229       229       260       237       249       236       215       231       207       200       194       208       231       222       228       205 
dram[1]:       213       207       257       243       228       257       229       260       209       234       207       218       256       235       173       188 
dram[2]:       232       215       222       241       265       262       244       255       243       245       223       208       246       237       184       177 
dram[3]:       222       233       239       219       260       281       236       242       240       232       193       171       200       230       175       179 
dram[4]:       228       209       218       212       298       299       221       228       266       273       191       195       253       245       202       215 
dram[5]:       204       201       230       234       306       318       241       235       238       231       222       204       237       243       205       213 
dram[6]:       206       235       237       244       299       277       237       244       265       233       181       204       240       261       198       210 
dram[7]:       244       233       252       245       278       280       213       240       261       248       223       210       277       251       209       175 
dram[8]:       211       244       239       240       297       283       263       229       225       236       226       226       269       249       181       199 
dram[9]:       245       224       240       222       271       237       239       261       230       215       213       206       249       248       195       208 
dram[10]:       228       220       247       242       265       229       221       238       223       216       234       216       231       248       214       192 
dram[11]:       237       230       228       248       233       240       226       236       226       184       249       232       251       216       206       198 
total dram reads = 44395
bank skew: 318/171 = 1.86
chip skew: 3839/3552 = 1.08
number of total write accesses:
dram[0]:       156       124        80        72       168       144       112       124       140       120        88        84       192       160       136       135 
dram[1]:       100       132       120        96       152       177       109       129       112       120       124       100       188       176       104       136 
dram[2]:       128        96       112       120       172       180       160       164       144       100       112       128       160       196       156       124 
dram[3]:       120       136       100        84       156       164       120       144       124       132       120        96       156       168       120       144 
dram[4]:       144       148       109        96       152       185       137       132       152       144       120       116       184       180       156       140 
dram[5]:       152       116        96       100       160       180       148       148       124       152       112       108       156       164       145       156 
dram[6]:       124       120       101        88       152       196       152       165       132       140        97        96       184       192       168       164 
dram[7]:       133       128       104       100       177       184       161       147       144       132       124       112       180       216       172       160 
dram[8]:        96       120        96        93       208       172       176       144       116       136       101        97       184       192       173       191 
dram[9]:       145       128        68        60       153       120       176       164       172       156        87        64       152       156       188       164 
dram[10]:       140       128       105        92       140       120       156       160       156       144       100        84       136       140       176       164 
dram[11]:       144       128        93        92       144       152       132       132       160       132       124       116       148       156       160       109 
total dram writes = 26314
bank skew: 216/60 = 3.60
chip skew: 2374/2035 = 1.17
average mf latency per bank:
dram[0]:       1002      1203      1086      1192      1432      1331      2527      2361      1664      2012      2418      2895      1947      1806      1340      1403
dram[1]:       1479      1293      1126      1163      1260      1148      2688      2282      1808      1593      2146      2364      1711      1668     30497      1579
dram[2]:       1125      1273      1106       999      1257      1193      2138      1846      1649      1755      2283      2009      1817      1588      1420      1569
dram[3]:       1196       898      1028       963      1313      1155      2260      1974      1672      1818      2521      2657      1872      1454      1430      1337
dram[4]:        943       789       975      1176      2120      1133      2373      2385      1558      1391      2769      2727      1706      1933      1350      1567
dram[5]:        951      1098      1249      1219      1241      1182      2146      2077      1647      1485      2724      2679      2058      1809      1408      1524
dram[6]:        985      1006      1036       977      1252      1074      2040      1838      1521      1593      3466      2894      1697      1708      1218      1168
dram[7]:       1061      1091       930      1044      1021      1254      1862      2095      1425      1638      2384      2304      1735      1748      1202      1169
dram[8]:       1299      1224      1153      1164      1102      1137      2048      1906      1691      1613      2539      2483      2198      1936      1220      1225
dram[9]:       1021       957      1274      1405      1282      1449      1892      1667      1385      1536      2600      2893      2049      1969      1153      1260
dram[10]:        948      1129      1441      1202      1264      1288      1975      1635      1525      1579      2202      2351      2239      1744      1156      1225
dram[11]:       1106      1117      1189       979      1428      1412      2144      2200      1417      1943      2067      2265      1586      1904      1294      1597
maximum mf latency per bank:
dram[0]:        486       550       552       511       535       610       596       606       604       607       596       599       470       522       504       487
dram[1]:        520       567       506       603       452       598       599       596       600       597       595       590       547       568       477       471
dram[2]:        495       493       493       462       588       602       595       599       603       602       596       588       470       482       474       503
dram[3]:        515       505       460       464       482       492       592       594       599       598       588       592       474       457       472       460
dram[4]:        567       455       563       538       634       506       595       600       603       602       595       626       470       470       515       635
dram[5]:        514       485       462       495       443       581       600       594       601       595       595       588       491       534       489       467
dram[6]:        482       550       493       463       589       527       595       600       603       602       596       588       472       472       452       474
dram[7]:        500       500       510       466       526       498       593       595       599       598       588       592       459       456       440       435
dram[8]:        537       512       488       493       536       436       648       601       603       592       595       595       552       456       496       442
dram[9]:        526       516       542       474       601       582       601       595       595       593       595       588       483       469       456       503
dram[10]:        477       561       429       512       587       484       593       593       599       598       597       587       470       478       460       462
dram[11]:        502       509       477       501       529       515       593       596       600       599       587       586       487       492       522       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4120894 n_nop=4108550 n_act=3401 n_pre=3385 n_ref_event=0 n_req=4090 n_rd=3581 n_rd_L2_A=0 n_write=0 n_wr_bk=2035 bw_util=0.005451
n_activity=272406 dram_eff=0.08247
bk0: 229a 4108776i bk1: 229a 4108877i bk2: 260a 4108149i bk3: 237a 4110070i bk4: 249a 4106948i bk5: 236a 4106859i bk6: 215a 4108316i bk7: 231a 4108492i bk8: 207a 4108861i bk9: 200a 4109281i bk10: 194a 4111034i bk11: 208a 4110539i bk12: 231a 4107873i bk13: 222a 4108673i bk14: 228a 4108024i bk15: 205a 4110117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.168949
Row_Buffer_Locality_read = 0.185423
Row_Buffer_Locality_write = 0.053045
Bank_Level_Parallism = 1.260028
Bank_Level_Parallism_Col = 1.113020
Bank_Level_Parallism_Ready = 1.009367
write_to_read_ratio_blp_rw_average = 0.225961
GrpLevelPara = 1.083124 

BW Util details:
bwutil = 0.005451 
total_CMD = 4120894 
util_bw = 22464 
Wasted_Col = 75507 
Wasted_Row = 64630 
Idle = 3958293 

BW Util Bottlenecks: 
RCDc_limit = 67197 
RCDWRc_limit = 6232 
WTRc_limit = 2079 
RTWc_limit = 5729 
CCDLc_limit = 3650 
rwq = 0 
CCDLc_limit_alone = 3336 
WTRc_limit_alone = 1985 
RTWc_limit_alone = 5509 

Commands details: 
total_CMD = 4120894 
n_nop = 4108550 
Read = 3581 
Write = 0 
L2_Alloc = 0 
L2_WB = 2035 
n_act = 3401 
n_pre = 3385 
n_ref = 0 
n_req = 4090 
total_req = 5616 

Dual Bus Interface Util: 
issued_total_row = 6786 
issued_total_col = 5616 
Row_Bus_Util =  0.001647 
CoL_Bus_Util = 0.001363 
Either_Row_CoL_Bus_Util = 0.002995 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.004699 
queue_avg = 0.004492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0044915
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4120894 n_nop=4108378 n_act=3454 n_pre=3438 n_ref_event=0 n_req=4135 n_rd=3614 n_rd_L2_A=0 n_write=0 n_wr_bk=2075 bw_util=0.005522
n_activity=273174 dram_eff=0.0833
bk0: 213a 4109755i bk1: 207a 4109436i bk2: 257a 4107876i bk3: 243a 4108465i bk4: 228a 4108528i bk5: 257a 4106372i bk6: 229a 4108362i bk7: 260a 4106559i bk8: 209a 4108886i bk9: 234a 4107423i bk10: 207a 4109050i bk11: 218a 4109037i bk12: 256a 4106761i bk13: 235a 4107145i bk14: 173a 4111895i bk15: 188a 4110311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.164692
Row_Buffer_Locality_read = 0.179303
Row_Buffer_Locality_write = 0.063340
Bank_Level_Parallism = 1.291434
Bank_Level_Parallism_Col = 1.118330
Bank_Level_Parallism_Ready = 1.015710
write_to_read_ratio_blp_rw_average = 0.232187
GrpLevelPara = 1.086216 

BW Util details:
bwutil = 0.005522 
total_CMD = 4120894 
util_bw = 22756 
Wasted_Col = 76110 
Wasted_Row = 63897 
Idle = 3958131 

BW Util Bottlenecks: 
RCDc_limit = 68177 
RCDWRc_limit = 6269 
WTRc_limit = 1821 
RTWc_limit = 6120 
CCDLc_limit = 3770 
rwq = 0 
CCDLc_limit_alone = 3429 
WTRc_limit_alone = 1755 
RTWc_limit_alone = 5845 

Commands details: 
total_CMD = 4120894 
n_nop = 4108378 
Read = 3614 
Write = 0 
L2_Alloc = 0 
L2_WB = 2075 
n_act = 3454 
n_pre = 3438 
n_ref = 0 
n_req = 4135 
total_req = 5689 

Dual Bus Interface Util: 
issued_total_row = 6892 
issued_total_col = 5689 
Row_Bus_Util =  0.001672 
CoL_Bus_Util = 0.001381 
Either_Row_CoL_Bus_Util = 0.003037 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.005193 
queue_avg = 0.005656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00565581
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4120894 n_nop=4107721 n_act=3649 n_pre=3633 n_ref_event=0 n_req=4262 n_rd=3699 n_rd_L2_A=0 n_write=0 n_wr_bk=2252 bw_util=0.005776
n_activity=283972 dram_eff=0.08383
bk0: 232a 4108815i bk1: 215a 4110198i bk2: 222a 4108829i bk3: 241a 4108066i bk4: 265a 4105744i bk5: 262a 4105187i bk6: 244a 4106324i bk7: 255a 4105122i bk8: 243a 4106593i bk9: 245a 4107934i bk10: 223a 4109012i bk11: 208a 4109263i bk12: 246a 4107397i bk13: 237a 4107082i bk14: 184a 4110151i bk15: 177a 4110299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144064
Row_Buffer_Locality_read = 0.157610
Row_Buffer_Locality_write = 0.055062
Bank_Level_Parallism = 1.281640
Bank_Level_Parallism_Col = 1.120064
Bank_Level_Parallism_Ready = 1.010500
write_to_read_ratio_blp_rw_average = 0.237956
GrpLevelPara = 1.081650 

BW Util details:
bwutil = 0.005776 
total_CMD = 4120894 
util_bw = 23804 
Wasted_Col = 80625 
Wasted_Row = 67309 
Idle = 3949156 

BW Util Bottlenecks: 
RCDc_limit = 71659 
RCDWRc_limit = 6840 
WTRc_limit = 1942 
RTWc_limit = 6695 
CCDLc_limit = 4190 
rwq = 0 
CCDLc_limit_alone = 3744 
WTRc_limit_alone = 1800 
RTWc_limit_alone = 6391 

Commands details: 
total_CMD = 4120894 
n_nop = 4107721 
Read = 3699 
Write = 0 
L2_Alloc = 0 
L2_WB = 2252 
n_act = 3649 
n_pre = 3633 
n_ref = 0 
n_req = 4262 
total_req = 5951 

Dual Bus Interface Util: 
issued_total_row = 7282 
issued_total_col = 5951 
Row_Bus_Util =  0.001767 
CoL_Bus_Util = 0.001444 
Either_Row_CoL_Bus_Util = 0.003197 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.004555 
queue_avg = 0.004567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00456746
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4120894 n_nop=4108366 n_act=3485 n_pre=3469 n_ref_event=0 n_req=4073 n_rd=3552 n_rd_L2_A=0 n_write=0 n_wr_bk=2084 bw_util=0.005471
n_activity=277024 dram_eff=0.08138
bk0: 222a 4109460i bk1: 233a 4108990i bk2: 239a 4108363i bk3: 219a 4110092i bk4: 260a 4106250i bk5: 281a 4105074i bk6: 236a 4107709i bk7: 242a 4106825i bk8: 240a 4107337i bk9: 232a 4107824i bk10: 193a 4109729i bk11: 171a 4111525i bk12: 200a 4109748i bk13: 230a 4107970i bk14: 175a 4110700i bk15: 179a 4110369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144365
Row_Buffer_Locality_read = 0.157376
Row_Buffer_Locality_write = 0.055662
Bank_Level_Parallism = 1.249680
Bank_Level_Parallism_Col = 1.111478
Bank_Level_Parallism_Ready = 1.010226
write_to_read_ratio_blp_rw_average = 0.230408
GrpLevelPara = 1.081198 

BW Util details:
bwutil = 0.005471 
total_CMD = 4120894 
util_bw = 22544 
Wasted_Col = 77313 
Wasted_Row = 66251 
Idle = 3954786 

BW Util Bottlenecks: 
RCDc_limit = 69117 
RCDWRc_limit = 6385 
WTRc_limit = 1739 
RTWc_limit = 5870 
CCDLc_limit = 3806 
rwq = 0 
CCDLc_limit_alone = 3455 
WTRc_limit_alone = 1644 
RTWc_limit_alone = 5614 

Commands details: 
total_CMD = 4120894 
n_nop = 4108366 
Read = 3552 
Write = 0 
L2_Alloc = 0 
L2_WB = 2084 
n_act = 3485 
n_pre = 3469 
n_ref = 0 
n_req = 4073 
total_req = 5636 

Dual Bus Interface Util: 
issued_total_row = 6954 
issued_total_col = 5636 
Row_Bus_Util =  0.001687 
CoL_Bus_Util = 0.001368 
Either_Row_CoL_Bus_Util = 0.003040 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.004949 
queue_avg = 0.003769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0037686
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4120894 n_nop=4107517 n_act=3706 n_pre=3690 n_ref_event=0 n_req=4329 n_rd=3753 n_rd_L2_A=0 n_write=0 n_wr_bk=2295 bw_util=0.005871
n_activity=288558 dram_eff=0.08384
bk0: 228a 4108617i bk1: 209a 4109880i bk2: 218a 4108911i bk3: 212a 4109458i bk4: 298a 4104017i bk5: 299a 4103129i bk6: 221a 4107706i bk7: 228a 4107035i bk8: 266a 4105482i bk9: 273a 4105066i bk10: 191a 4109966i bk11: 195a 4110104i bk12: 253a 4106916i bk13: 245a 4107364i bk14: 202a 4108690i bk15: 215a 4108365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144144
Row_Buffer_Locality_read = 0.158007
Row_Buffer_Locality_write = 0.053819
Bank_Level_Parallism = 1.291283
Bank_Level_Parallism_Col = 1.126930
Bank_Level_Parallism_Ready = 1.012471
write_to_read_ratio_blp_rw_average = 0.233797
GrpLevelPara = 1.089082 

BW Util details:
bwutil = 0.005871 
total_CMD = 4120894 
util_bw = 24192 
Wasted_Col = 81155 
Wasted_Row = 69368 
Idle = 3946179 

BW Util Bottlenecks: 
RCDc_limit = 72350 
RCDWRc_limit = 7113 
WTRc_limit = 2515 
RTWc_limit = 6147 
CCDLc_limit = 4266 
rwq = 0 
CCDLc_limit_alone = 3814 
WTRc_limit_alone = 2311 
RTWc_limit_alone = 5899 

Commands details: 
total_CMD = 4120894 
n_nop = 4107517 
Read = 3753 
Write = 0 
L2_Alloc = 0 
L2_WB = 2295 
n_act = 3706 
n_pre = 3690 
n_ref = 0 
n_req = 4329 
total_req = 6048 

Dual Bus Interface Util: 
issued_total_row = 7396 
issued_total_col = 6048 
Row_Bus_Util =  0.001795 
CoL_Bus_Util = 0.001468 
Either_Row_CoL_Bus_Util = 0.003246 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.005009 
queue_avg = 0.006397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0063974
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4120894 n_nop=4107646 n_act=3659 n_pre=3643 n_ref_event=0 n_req=4317 n_rd=3762 n_rd_L2_A=0 n_write=0 n_wr_bk=2217 bw_util=0.005804
n_activity=290663 dram_eff=0.08228
bk0: 204a 4109717i bk1: 201a 4111224i bk2: 230a 4109272i bk3: 234a 4108544i bk4: 306a 4103734i bk5: 318a 4102877i bk6: 241a 4106410i bk7: 235a 4107631i bk8: 238a 4107520i bk9: 231a 4107073i bk10: 222a 4109283i bk11: 204a 4110173i bk12: 237a 4108615i bk13: 243a 4107616i bk14: 205a 4109251i bk15: 213a 4109237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.152421
Row_Buffer_Locality_read = 0.166401
Row_Buffer_Locality_write = 0.057658
Bank_Level_Parallism = 1.244885
Bank_Level_Parallism_Col = 1.108597
Bank_Level_Parallism_Ready = 1.011303
write_to_read_ratio_blp_rw_average = 0.232283
GrpLevelPara = 1.077373 

BW Util details:
bwutil = 0.005804 
total_CMD = 4120894 
util_bw = 23916 
Wasted_Col = 81503 
Wasted_Row = 69674 
Idle = 3945801 

BW Util Bottlenecks: 
RCDc_limit = 72253 
RCDWRc_limit = 6784 
WTRc_limit = 2100 
RTWc_limit = 6317 
CCDLc_limit = 3978 
rwq = 0 
CCDLc_limit_alone = 3582 
WTRc_limit_alone = 1962 
RTWc_limit_alone = 6059 

Commands details: 
total_CMD = 4120894 
n_nop = 4107646 
Read = 3762 
Write = 0 
L2_Alloc = 0 
L2_WB = 2217 
n_act = 3659 
n_pre = 3643 
n_ref = 0 
n_req = 4317 
total_req = 5979 

Dual Bus Interface Util: 
issued_total_row = 7302 
issued_total_col = 5979 
Row_Bus_Util =  0.001772 
CoL_Bus_Util = 0.001451 
Either_Row_CoL_Bus_Util = 0.003215 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.002491 
queue_avg = 0.003469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00346866
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4120894 n_nop=4107467 n_act=3740 n_pre=3724 n_ref_event=0 n_req=4341 n_rd=3771 n_rd_L2_A=0 n_write=0 n_wr_bk=2271 bw_util=0.005865
n_activity=294860 dram_eff=0.08196
bk0: 206a 4110988i bk1: 235a 4109028i bk2: 237a 4108583i bk3: 244a 4108285i bk4: 299a 4104432i bk5: 277a 4104225i bk6: 237a 4106631i bk7: 244a 4106097i bk8: 265a 4105818i bk9: 233a 4107284i bk10: 181a 4111391i bk11: 204a 4109750i bk12: 240a 4107098i bk13: 261a 4105769i bk14: 198a 4109026i bk15: 210a 4108215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138447
Row_Buffer_Locality_read = 0.153275
Row_Buffer_Locality_write = 0.040351
Bank_Level_Parallism = 1.262101
Bank_Level_Parallism_Col = 1.112454
Bank_Level_Parallism_Ready = 1.009034
write_to_read_ratio_blp_rw_average = 0.235557
GrpLevelPara = 1.079923 

BW Util details:
bwutil = 0.005865 
total_CMD = 4120894 
util_bw = 24168 
Wasted_Col = 82900 
Wasted_Row = 70231 
Idle = 3943595 

BW Util Bottlenecks: 
RCDc_limit = 73590 
RCDWRc_limit = 7074 
WTRc_limit = 2009 
RTWc_limit = 6510 
CCDLc_limit = 4113 
rwq = 0 
CCDLc_limit_alone = 3744 
WTRc_limit_alone = 1895 
RTWc_limit_alone = 6255 

Commands details: 
total_CMD = 4120894 
n_nop = 4107467 
Read = 3771 
Write = 0 
L2_Alloc = 0 
L2_WB = 2271 
n_act = 3740 
n_pre = 3724 
n_ref = 0 
n_req = 4341 
total_req = 6042 

Dual Bus Interface Util: 
issued_total_row = 7464 
issued_total_col = 6042 
Row_Bus_Util =  0.001811 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.003258 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.005884 
queue_avg = 0.004565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00456527
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4120894 n_nop=4107091 n_act=3823 n_pre=3807 n_ref_event=0 n_req=4436 n_rd=3839 n_rd_L2_A=0 n_write=0 n_wr_bk=2374 bw_util=0.006031
n_activity=301274 dram_eff=0.08249
bk0: 244a 4108147i bk1: 233a 4108696i bk2: 252a 4107695i bk3: 245a 4108389i bk4: 278a 4104635i bk5: 280a 4104273i bk6: 213a 4108411i bk7: 240a 4106222i bk8: 261a 4105818i bk9: 248a 4107174i bk10: 223a 4108422i bk11: 210a 4109489i bk12: 277a 4105266i bk13: 251a 4106163i bk14: 209a 4108669i bk15: 175a 4110754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138413
Row_Buffer_Locality_read = 0.151862
Row_Buffer_Locality_write = 0.051926
Bank_Level_Parallism = 1.252073
Bank_Level_Parallism_Col = 1.116570
Bank_Level_Parallism_Ready = 1.017563
write_to_read_ratio_blp_rw_average = 0.237833
GrpLevelPara = 1.080165 

BW Util details:
bwutil = 0.006031 
total_CMD = 4120894 
util_bw = 24852 
Wasted_Col = 85365 
Wasted_Row = 72070 
Idle = 3938607 

BW Util Bottlenecks: 
RCDc_limit = 75223 
RCDWRc_limit = 7296 
WTRc_limit = 2514 
RTWc_limit = 7013 
CCDLc_limit = 4286 
rwq = 0 
CCDLc_limit_alone = 3844 
WTRc_limit_alone = 2370 
RTWc_limit_alone = 6715 

Commands details: 
total_CMD = 4120894 
n_nop = 4107091 
Read = 3839 
Write = 0 
L2_Alloc = 0 
L2_WB = 2374 
n_act = 3823 
n_pre = 3807 
n_ref = 0 
n_req = 4436 
total_req = 6213 

Dual Bus Interface Util: 
issued_total_row = 7630 
issued_total_col = 6213 
Row_Bus_Util =  0.001852 
CoL_Bus_Util = 0.001508 
Either_Row_CoL_Bus_Util = 0.003350 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.002898 
queue_avg = 0.003657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00365722
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4120894 n_nop=4107395 n_act=3741 n_pre=3725 n_ref_event=0 n_req=4396 n_rd=3817 n_rd_L2_A=0 n_write=0 n_wr_bk=2295 bw_util=0.005933
n_activity=292116 dram_eff=0.08369
bk0: 211a 4110189i bk1: 244a 4108151i bk2: 239a 4109057i bk3: 240a 4109340i bk4: 297a 4103398i bk5: 283a 4104769i bk6: 263a 4104271i bk7: 229a 4106852i bk8: 225a 4108275i bk9: 236a 4107365i bk10: 226a 4108566i bk11: 226a 4108620i bk12: 269a 4105566i bk13: 249a 4106784i bk14: 181a 4110005i bk15: 199a 4109146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.149227
Row_Buffer_Locality_read = 0.164789
Row_Buffer_Locality_write = 0.046632
Bank_Level_Parallism = 1.282696
Bank_Level_Parallism_Col = 1.127508
Bank_Level_Parallism_Ready = 1.009590
write_to_read_ratio_blp_rw_average = 0.239008
GrpLevelPara = 1.091818 

BW Util details:
bwutil = 0.005933 
total_CMD = 4120894 
util_bw = 24448 
Wasted_Col = 82953 
Wasted_Row = 69026 
Idle = 3944467 

BW Util Bottlenecks: 
RCDc_limit = 73402 
RCDWRc_limit = 7070 
WTRc_limit = 2368 
RTWc_limit = 7476 
CCDLc_limit = 4142 
rwq = 0 
CCDLc_limit_alone = 3698 
WTRc_limit_alone = 2228 
RTWc_limit_alone = 7172 

Commands details: 
total_CMD = 4120894 
n_nop = 4107395 
Read = 3817 
Write = 0 
L2_Alloc = 0 
L2_WB = 2295 
n_act = 3741 
n_pre = 3725 
n_ref = 0 
n_req = 4396 
total_req = 6112 

Dual Bus Interface Util: 
issued_total_row = 7466 
issued_total_col = 6112 
Row_Bus_Util =  0.001812 
CoL_Bus_Util = 0.001483 
Either_Row_CoL_Bus_Util = 0.003276 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.005852 
queue_avg = 0.004878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00487831
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4120894 n_nop=4107951 n_act=3583 n_pre=3567 n_ref_event=0 n_req=4245 n_rd=3703 n_rd_L2_A=0 n_write=0 n_wr_bk=2153 bw_util=0.005684
n_activity=284205 dram_eff=0.08242
bk0: 245a 4107655i bk1: 224a 4109277i bk2: 240a 4109267i bk3: 222a 4110449i bk4: 271a 4105500i bk5: 237a 4108042i bk6: 239a 4106103i bk7: 261a 4105074i bk8: 230a 4106890i bk9: 215a 4107915i bk10: 213a 4109495i bk11: 206a 4111910i bk12: 249a 4108232i bk13: 248a 4107268i bk14: 195a 4108640i bk15: 208a 4108395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.156184
Row_Buffer_Locality_read = 0.171483
Row_Buffer_Locality_write = 0.051661
Bank_Level_Parallism = 1.268615
Bank_Level_Parallism_Col = 1.112699
Bank_Level_Parallism_Ready = 1.008646
write_to_read_ratio_blp_rw_average = 0.235608
GrpLevelPara = 1.080569 

BW Util details:
bwutil = 0.005684 
total_CMD = 4120894 
util_bw = 23424 
Wasted_Col = 79599 
Wasted_Row = 67295 
Idle = 3950576 

BW Util Bottlenecks: 
RCDc_limit = 70990 
RCDWRc_limit = 6599 
WTRc_limit = 1665 
RTWc_limit = 6601 
CCDLc_limit = 3872 
rwq = 0 
CCDLc_limit_alone = 3492 
WTRc_limit_alone = 1548 
RTWc_limit_alone = 6338 

Commands details: 
total_CMD = 4120894 
n_nop = 4107951 
Read = 3703 
Write = 0 
L2_Alloc = 0 
L2_WB = 2153 
n_act = 3583 
n_pre = 3567 
n_ref = 0 
n_req = 4245 
total_req = 5856 

Dual Bus Interface Util: 
issued_total_row = 7150 
issued_total_col = 5856 
Row_Bus_Util =  0.001735 
CoL_Bus_Util = 0.001421 
Either_Row_CoL_Bus_Util = 0.003141 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.004867 
queue_avg = 0.005272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.00527167
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4120894 n_nop=4108101 n_act=3529 n_pre=3513 n_ref_event=0 n_req=4200 n_rd=3664 n_rd_L2_A=0 n_write=0 n_wr_bk=2141 bw_util=0.005635
n_activity=282486 dram_eff=0.0822
bk0: 228a 4109116i bk1: 220a 4108895i bk2: 247a 4108303i bk3: 242a 4108951i bk4: 265a 4106287i bk5: 229a 4108733i bk6: 221a 4107782i bk7: 238a 4107139i bk8: 223a 4107393i bk9: 216a 4108398i bk10: 234a 4109357i bk11: 216a 4109707i bk12: 231a 4109198i bk13: 248a 4107626i bk14: 214a 4108368i bk15: 192a 4109413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.159762
Row_Buffer_Locality_read = 0.176583
Row_Buffer_Locality_write = 0.044776
Bank_Level_Parallism = 1.256389
Bank_Level_Parallism_Col = 1.122821
Bank_Level_Parallism_Ready = 1.024983
write_to_read_ratio_blp_rw_average = 0.230549
GrpLevelPara = 1.087842 

BW Util details:
bwutil = 0.005635 
total_CMD = 4120894 
util_bw = 23220 
Wasted_Col = 78384 
Wasted_Row = 66704 
Idle = 3952586 

BW Util Bottlenecks: 
RCDc_limit = 69550 
RCDWRc_limit = 6585 
WTRc_limit = 2192 
RTWc_limit = 6184 
CCDLc_limit = 3803 
rwq = 0 
CCDLc_limit_alone = 3411 
WTRc_limit_alone = 2050 
RTWc_limit_alone = 5934 

Commands details: 
total_CMD = 4120894 
n_nop = 4108101 
Read = 3664 
Write = 0 
L2_Alloc = 0 
L2_WB = 2141 
n_act = 3529 
n_pre = 3513 
n_ref = 0 
n_req = 4200 
total_req = 5805 

Dual Bus Interface Util: 
issued_total_row = 7042 
issued_total_col = 5805 
Row_Bus_Util =  0.001709 
CoL_Bus_Util = 0.001409 
Either_Row_CoL_Bus_Util = 0.003104 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.004221 
queue_avg = 0.003496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0034956
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4120894 n_nop=4108222 n_act=3496 n_pre=3480 n_ref_event=0 n_req=4172 n_rd=3640 n_rd_L2_A=0 n_write=0 n_wr_bk=2122 bw_util=0.005593
n_activity=280457 dram_eff=0.08218
bk0: 237a 4108160i bk1: 230a 4109466i bk2: 228a 4108912i bk3: 248a 4107730i bk4: 233a 4108322i bk5: 240a 4107279i bk6: 226a 4107993i bk7: 236a 4107986i bk8: 226a 4107576i bk9: 184a 4110681i bk10: 249a 4107944i bk11: 232a 4108977i bk12: 251a 4107633i bk13: 216a 4108976i bk14: 206a 4108817i bk15: 198a 4110385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.162033
Row_Buffer_Locality_read = 0.176374
Row_Buffer_Locality_write = 0.063910
Bank_Level_Parallism = 1.258769
Bank_Level_Parallism_Col = 1.114432
Bank_Level_Parallism_Ready = 1.015018
write_to_read_ratio_blp_rw_average = 0.234112
GrpLevelPara = 1.080576 

BW Util details:
bwutil = 0.005593 
total_CMD = 4120894 
util_bw = 23048 
Wasted_Col = 77453 
Wasted_Row = 65686 
Idle = 3954707 

BW Util Bottlenecks: 
RCDc_limit = 68971 
RCDWRc_limit = 6416 
WTRc_limit = 1722 
RTWc_limit = 6141 
CCDLc_limit = 3828 
rwq = 0 
CCDLc_limit_alone = 3444 
WTRc_limit_alone = 1586 
RTWc_limit_alone = 5893 

Commands details: 
total_CMD = 4120894 
n_nop = 4108222 
Read = 3640 
Write = 0 
L2_Alloc = 0 
L2_WB = 2122 
n_act = 3496 
n_pre = 3480 
n_ref = 0 
n_req = 4172 
total_req = 5762 

Dual Bus Interface Util: 
issued_total_row = 6976 
issued_total_col = 5762 
Row_Bus_Util =  0.001693 
CoL_Bus_Util = 0.001398 
Either_Row_CoL_Bus_Util = 0.003075 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.005208 
queue_avg = 0.003534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00353443

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19452, Miss = 4417, Miss_rate = 0.227, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 19752, Miss = 4368, Miss_rate = 0.221, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 59493, Miss = 4372, Miss_rate = 0.073, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[3]: Access = 19353, Miss = 4442, Miss_rate = 0.230, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 19951, Miss = 4459, Miss_rate = 0.223, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 18572, Miss = 4436, Miss_rate = 0.239, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 18847, Miss = 4361, Miss_rate = 0.231, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 17443, Miss = 4383, Miss_rate = 0.251, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 21668, Miss = 4473, Miss_rate = 0.206, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 19888, Miss = 4472, Miss_rate = 0.225, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 20503, Miss = 4483, Miss_rate = 0.219, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 19852, Miss = 4479, Miss_rate = 0.226, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 19738, Miss = 4467, Miss_rate = 0.226, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 19147, Miss = 4512, Miss_rate = 0.236, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 18782, Miss = 4561, Miss_rate = 0.243, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[15]: Access = 19411, Miss = 4486, Miss_rate = 0.231, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[16]: Access = 20901, Miss = 4519, Miss_rate = 0.216, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 19708, Miss = 4514, Miss_rate = 0.229, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[18]: Access = 19369, Miss = 4487, Miss_rate = 0.232, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[19]: Access = 18667, Miss = 4425, Miss_rate = 0.237, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[20]: Access = 19394, Miss = 4467, Miss_rate = 0.230, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[21]: Access = 17573, Miss = 4405, Miss_rate = 0.251, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[22]: Access = 18716, Miss = 4461, Miss_rate = 0.238, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[23]: Access = 19474, Miss = 4388, Miss_rate = 0.225, Pending_hits = 13, Reservation_fails = 0
L2_total_cache_accesses = 505654
L2_total_cache_misses = 106837
L2_total_cache_miss_rate = 0.2113
L2_total_cache_pending_hits = 186
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 383629
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28391
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 186
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15613
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 46829
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 428210
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77444
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=505654
icnt_total_pkts_simt_to_mem=505654
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 505654
Req_Network_cycles = 1606926
Req_Network_injected_packets_per_cycle =       0.3147 
Req_Network_conflicts_per_cycle =       0.0248
Req_Network_conflicts_per_cycle_util =       0.1320
Req_Bank_Level_Parallism =       1.6728
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0320
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0131

Reply_Network_injected_packets_num = 505654
Reply_Network_cycles = 1606926
Reply_Network_injected_packets_per_cycle =        0.3147
Reply_Network_conflicts_per_cycle =        0.1548
Reply_Network_conflicts_per_cycle_util =       0.8067
Reply_Bank_Level_Parallism =       1.6404
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0344
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0105
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 45 sec (1905 sec)
gpgpu_simulation_rate = 4580 (inst/sec)
gpgpu_simulation_rate = 843 (cycle/sec)
gpgpu_silicon_slowdown = 1619217x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c75433c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b90046c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (155,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 9: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 9 
gpu_sim_cycle = 7049
gpu_sim_insn = 912424
gpu_ipc =     129.4402
gpu_tot_sim_cycle = 1613975
gpu_tot_sim_insn = 9638144
gpu_tot_ipc =       5.9717
gpu_tot_issued_cta = 1958
gpu_occupancy = 78.8951% 
gpu_tot_occupancy = 18.6188% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5866
partiton_level_parallism_total  =       0.3202
partiton_level_parallism_util =       8.5570
partiton_level_parallism_util_total  =       1.7024
L2_BW  =      69.3030 GB/Sec
L2_BW_total  =      13.9875 GB/Sec
gpu_total_sim_rate=5009

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 94204, Miss = 32082, Miss_rate = 0.341, Pending_hits = 336, Reservation_fails = 2902
	L1D_cache_core[1]: Access = 136548, Miss = 48590, Miss_rate = 0.356, Pending_hits = 347, Reservation_fails = 3483
	L1D_cache_core[2]: Access = 114083, Miss = 42070, Miss_rate = 0.369, Pending_hits = 368, Reservation_fails = 4760
	L1D_cache_core[3]: Access = 22652, Miss = 6763, Miss_rate = 0.299, Pending_hits = 81, Reservation_fails = 1818
	L1D_cache_core[4]: Access = 2432, Miss = 2373, Miss_rate = 0.976, Pending_hits = 31, Reservation_fails = 1494
	L1D_cache_core[5]: Access = 2592, Miss = 2503, Miss_rate = 0.966, Pending_hits = 31, Reservation_fails = 1537
	L1D_cache_core[6]: Access = 2512, Miss = 2438, Miss_rate = 0.971, Pending_hits = 31, Reservation_fails = 1533
	L1D_cache_core[7]: Access = 2208, Miss = 2119, Miss_rate = 0.960, Pending_hits = 31, Reservation_fails = 1958
	L1D_cache_core[8]: Access = 2570, Miss = 2466, Miss_rate = 0.960, Pending_hits = 31, Reservation_fails = 1723
	L1D_cache_core[9]: Access = 2256, Miss = 2182, Miss_rate = 0.967, Pending_hits = 31, Reservation_fails = 1568
	L1D_cache_core[10]: Access = 2384, Miss = 2310, Miss_rate = 0.969, Pending_hits = 31, Reservation_fails = 1645
	L1D_cache_core[11]: Access = 2256, Miss = 2182, Miss_rate = 0.967, Pending_hits = 31, Reservation_fails = 1751
	L1D_cache_core[12]: Access = 2128, Miss = 2054, Miss_rate = 0.965, Pending_hits = 31, Reservation_fails = 1767
	L1D_cache_core[13]: Access = 2448, Miss = 2344, Miss_rate = 0.958, Pending_hits = 31, Reservation_fails = 1789
	L1D_cache_core[14]: Access = 2503, Miss = 2429, Miss_rate = 0.970, Pending_hits = 31, Reservation_fails = 1603
	L1D_cache_core[15]: Access = 2180, Miss = 2121, Miss_rate = 0.973, Pending_hits = 31, Reservation_fails = 1679
	L1D_cache_core[16]: Access = 2186, Miss = 2120, Miss_rate = 0.970, Pending_hits = 38, Reservation_fails = 1743
	L1D_cache_core[17]: Access = 2191, Miss = 2003, Miss_rate = 0.914, Pending_hits = 39, Reservation_fails = 1799
	L1D_cache_core[18]: Access = 1902, Miss = 1836, Miss_rate = 0.965, Pending_hits = 38, Reservation_fails = 1843
	L1D_cache_core[19]: Access = 11033, Miss = 3779, Miss_rate = 0.343, Pending_hits = 44, Reservation_fails = 1693
	L1D_cache_core[20]: Access = 2464, Miss = 2376, Miss_rate = 0.964, Pending_hits = 38, Reservation_fails = 1723
	L1D_cache_core[21]: Access = 2464, Miss = 2376, Miss_rate = 0.964, Pending_hits = 38, Reservation_fails = 1544
	L1D_cache_core[22]: Access = 2448, Miss = 2345, Miss_rate = 0.958, Pending_hits = 38, Reservation_fails = 1694
	L1D_cache_core[23]: Access = 2336, Miss = 2248, Miss_rate = 0.962, Pending_hits = 38, Reservation_fails = 1681
	L1D_cache_core[24]: Access = 2576, Miss = 2442, Miss_rate = 0.948, Pending_hits = 38, Reservation_fails = 2015
	L1D_cache_core[25]: Access = 2432, Miss = 2344, Miss_rate = 0.964, Pending_hits = 38, Reservation_fails = 1937
	L1D_cache_core[26]: Access = 2317, Miss = 2234, Miss_rate = 0.964, Pending_hits = 38, Reservation_fails = 1568
	L1D_cache_core[27]: Access = 113825, Miss = 26982, Miss_rate = 0.237, Pending_hits = 392, Reservation_fails = 2226
	L1D_cache_core[28]: Access = 130480, Miss = 37153, Miss_rate = 0.285, Pending_hits = 416, Reservation_fails = 2849
	L1D_cache_core[29]: Access = 133515, Miss = 47361, Miss_rate = 0.355, Pending_hits = 363, Reservation_fails = 3255
	L1D_total_cache_accesses = 808125
	L1D_total_cache_misses = 294625
	L1D_total_cache_miss_rate = 0.3646
	L1D_total_cache_pending_hits = 3100
	L1D_total_cache_reservation_fails = 60580
	L1D_cache_data_port_util = 0.083
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 504324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169655
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 47405
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3100
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 54892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 724484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 83641

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 11776
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1577
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 47227
ctas_completed 1958, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4969, 8050, 9662, 7497, 10709, 8792, 9341, 7385, 249, 249, 249, 249, 249, 249, 249, 249, 249, 249, 249, 249, 249, 249, 249, 249, 263, 263, 263, 263, 263, 263, 263, 263, 
gpgpu_n_tot_thrd_icount = 24625248
gpgpu_n_tot_w_icount = 769539
gpgpu_n_stall_shd_mem = 416520
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 433197
gpgpu_n_mem_write_global = 83641
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1068413
gpgpu_n_store_insn = 539196
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1104390
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 236968
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 179552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:93346	W0_Idle:11546894	W0_Scoreboard:12050973	W1:163473	W2:88741	W3:54898	W4:43656	W5:28748	W6:23884	W7:15555	W8:11719	W9:9824	W10:10177	W11:8135	W12:9031	W13:7496	W14:6069	W15:4362	W16:4498	W17:4730	W18:3907	W19:3418	W20:2433	W21:2723	W22:3259	W23:1702	W24:2387	W25:2816	W26:2285	W27:2959	W28:2400	W29:2749	W30:2126	W31:2356	W32:237023
single_issue_nums: WS0:183779	WS1:188886	WS2:211004	WS3:185870	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1736480 {8:217060,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3345640 {40:83641,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 8645480 {40:216137,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8682400 {40:217060,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 669128 {8:83641,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 8645480 {40:216137,}
maxmflatency = 884 
max_icnt2mem_latency = 403 
maxmrqlatency = 239 
max_icnt2sh_latency = 144 
averagemflatency = 240 
avg_icnt2mem_latency = 28 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:48308 	106 	219 	515 	2019 	400 	255 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	418750 	96476 	1612 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	209017 	6801 	278 	41 	269771 	21591 	6708 	2631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	418018 	47431 	22546 	15177 	11009 	2620 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10679 	1312 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        22         7         7        12         9         3         5         4         4         8        13         9         9         7         7 
dram[1]:        22        12         7        16         8        12         4         4         5         4        14        11        12         7        11         8 
dram[2]:        16        11        10         7        16        13         4         6         4         5        12        12         8         9         9         5 
dram[3]:        10         8         7         5         8        12         8         4         3         4        10        15         9         4         3         8 
dram[4]:        33        24         4         5        11        12         3         4         4         4        18        18         6        19         4         9 
dram[5]:        11        26        11         7         8         9         5         6         3         4         7        14        10        10         7         9 
dram[6]:        22        18        10         7        12         8         2         3         4         4        15        14         7        10         6         7 
dram[7]:        12        12         4        10         8        11         5         3         4         4        15        15         7        14         7         5 
dram[8]:        12        13         9         7        12        12         2         3         4         3        10         9        17        12         7         9 
dram[9]:        27        23         4         6         8         8         4         5         4         4        11        12        10        11         3         5 
dram[10]:        25        18         4         9         8         8         4         5         8         5         9         7        11         7         6         4 
dram[11]:        14        34         8         6        12        10         5         4         5         6        14        16         9        10         5         5 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    100244    106129    225149    120677 
dram[1]:    110551    232320    101761    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    173233 
dram[2]:    472597    409442    398368    179766     60336    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     60858    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444     93474    158757    398557    373734    182945    453222    203232    521088    232869    237251    175502    448487    112719    414841 
dram[5]:    225148    151721    281701    292139    364546    253570    457041    176067    523826     82718    350444     82892    152001    199094    145188    410866 
dram[6]:    226688    203520    241520    422907    410423    164021    518687    157698    140446    206281     89921    216802    250074    141811    233809    145281 
dram[7]:    414966    391274    409965     40586    167153    225194    449312    121842    123922    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005     99450 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838     49181    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716     95623    166084    223063    391086    120560    179551    319376    469613    148317    203091    427557    200355    117667    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    122390    155119    466020    192333    222483     50220    113502     97763    365485    167310 
average row accesses per activate:
dram[0]:  1.301435  1.276699  1.227468  1.281553  1.205645  1.144033  1.083700  1.162281  1.187500  1.139423  1.195652  1.232804  1.246696  1.268868  1.148472  1.250000 
dram[1]:  1.243523  1.247423  1.240343  1.256881  1.209821  1.220000  1.116379  1.173913  1.140187  1.115703  1.180095  1.165094  1.245968  1.208511  1.288462  1.213115 
dram[2]:  1.253521  1.218905  1.175115  1.174468  1.163569  1.148148  1.130952  1.118959  1.143426  1.161702  1.200000  1.171429  1.204167  1.182927  1.207447  1.142076 
dram[3]:  1.233333  1.284360  1.179039  1.222772  1.139706  1.144876  1.117647  1.133603  1.122449  1.188596  1.174359  1.181287  1.233503  1.197425  1.149171  1.155080 
dram[4]:  1.276191  1.310526  1.158140  1.152381  1.137124  1.097179  1.131579  1.092050  1.157303  1.120996  1.168367  1.236559  1.218624  1.269231  1.152381  1.144796 
dram[5]:  1.265625  1.384615  1.221698  1.174107  1.119497  1.127273  1.111554  1.181034  1.121457  1.136364  1.240385  1.220513  1.246696  1.204167  1.173077  1.221154 
dram[6]:  1.398844  1.274881  1.169565  1.168103  1.130719  1.130435  1.095238  1.090566  1.142322  1.145228  1.248521  1.175000  1.187755  1.176692  1.174757  1.139640 
dram[7]:  1.231441  1.217195  1.180672  1.194805  1.128814  1.116667  1.169725  1.101961  1.102190  1.149194  1.145374  1.185366  1.171429  1.200000  1.170507  1.240000 
dram[8]:  1.279570  1.254545  1.212670  1.248848  1.160772  1.143836  1.069444  1.086066  1.151111  1.130081  1.172727  1.168950  1.200758  1.200000  1.254144  1.245098 
dram[9]:  1.248908  1.257282  1.232558  1.233503  1.148551  1.206897  1.095420  1.106227  1.144033  1.171171  1.184466  1.343023  1.283843  1.188525  1.173913  1.165899 
dram[10]:  1.311881  1.231884  1.173729  1.239819  1.184211  1.190266  1.115880  1.148148  1.140426  1.168182  1.252294  1.185366  1.262911  1.210084  1.207373  1.180905 
dram[11]:  1.234513  1.310345  1.158371  1.130081  1.283784  1.193277  1.130435  1.178261  1.146443  1.208791  1.200837  1.208145  1.204082  1.264423  1.185714  1.194737 
average row locality = 51926/43824 = 1.184876
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       229       229       260       237       253       240       215       231       207       200       194       209       231       222       228       205 
dram[1]:       213       207       257       243       228       257       229       260       209       234       207       218       256       235       173       188 
dram[2]:       232       215       222       241       265       262       244       259       243       245       223       208       246       237       184       177 
dram[3]:       222       233       239       219       264       281       236       242       240       232       193       171       200       230       175       179 
dram[4]:       228       209       218       212       298       299       221       228       266       273       191       195       253       245       202       215 
dram[5]:       204       201       230       234       314       322       241       235       238       231       222       204       237       243       205       213 
dram[6]:       206       235       237       244       303       285       237       244       265       233       181       204       240       261       198       210 
dram[7]:       244       233       252       245       286       284       213       240       261       248       223       210       277       251       209       175 
dram[8]:       211       244       239       240       305       287       263       229       225       236       226       226       269       249       181       199 
dram[9]:       245       224       240       222       275       241       239       261       230       215       213       206       249       248       195       208 
dram[10]:       228       220       247       242       273       233       221       238       223       216       234       216       231       248       214       192 
dram[11]:       237       230       228       248       245       244       226       236       230       184       249       232       251       216       206       198 
total dram reads = 44500
bank skew: 322/171 = 1.88
chip skew: 3851/3556 = 1.08
number of total write accesses:
dram[0]:       172       133       104       108       184       152       124       136       160       148       104        96       208       188       140       139 
dram[1]:       108       140       128       124       172       189       114       145       137       144       168       116       212       196       112       136 
dram[2]:       140       117       132       140       192       192       161       168       170       112       140       152       172       216       172       128 
dram[3]:       148       152       124       112       184       172       120       152       140       156       144       124       172       196       132       148 
dram[4]:       160       160       121       120       168       198       145       132       172       168       152       140       192       208       160       152 
dram[5]:       156       132       116       116       168       200       152       153       156       176       144       136       184       184       153       164 
dram[6]:       144       133       125       108       172       212       153       174       160       172       117       124       204       208       176       172 
dram[7]:       149       144       116       124       185       204       165       156       164       148       148       132       204       220       180       165 
dram[8]:       108       128       116       121       224       188       180       144       136       168       125       117       192       204       181       208 
dram[9]:       161       140       100        84       165       156       192       164       189       180       115       100       180       168       192       180 
dram[10]:       148       140       117       127       168       144       156       164       180       164       156       108       152       160       192       172 
dram[11]:       162       141       109       120       160       160       133       140       173       144       152       140       176       188       172       113 
total dram writes = 29550
bank skew: 224/84 = 2.67
chip skew: 2604/2296 = 1.13
average mf latency per bank:
dram[0]:       1007      1223      1076      1134      1446      1381      2517      2356      1630      1910      2318      2800      1876      1683      1326      1387
dram[1]:       1499      1314      1161      1134      1285      1195      2723      2257      1737      1547      1915      2274      1624      1591     29666      1579
dram[2]:       1139      1255      1107      1007      1275      1235      2198      1874      1594      1753      2129      1897      1765      1518      1356      1548
dram[3]:       1159       911      1024       950      1297      1211      2335      2003      1656      1759      2366      2432      1791      1358      1374      1321
dram[4]:        954       817      1006      1162      2120      1174      2397      2460      1534      1363      2535      2556      1675      1814      1336      1516
dram[5]:        996      1104      1249      1234      1280      1197      2189      2118      1563      1446      2507      2481      1921      1725      1376      1491
dram[6]:        988      1025      1033       983      1264      1093      2101      1859      1467      1516      3260      2672      1621      1649      1192      1144
dram[7]:       1068      1096       958      1034      1063      1267      1911      2116      1405      1624      2252      2193      1649      1733      1177      1152
dram[8]:       1313      1249      1150      1137      1120      1166      2091      1979      1654      1535      2389      2362      2159      1884      1193      1173
dram[9]:       1028       978      1221      1366      1320      1397      1880      1727      1376      1494      2402      2577      1915      1912      1141      1208
dram[10]:        980      1147      1454      1147      1246      1286      2040      1680      1484      1550      1906      2202      2146      1658      1111      1198
dram[11]:       1106      1129      1198       965      1419      1457      2209      2221      1410      1935      1943      2141      1482      1753      1253      1576
maximum mf latency per bank:
dram[0]:        486       550       552       511       535       610       596       606       604       607       596       599       470       522       504       487
dram[1]:        520       567       506       603       452       598       599       596       600       597       595       590       547       568       477       471
dram[2]:        495       493       493       462       588       602       595       599       603       602       596       588       470       482       474       503
dram[3]:        515       505       460       464       482       492       592       594       599       598       588       592       474       457       472       460
dram[4]:        567       455       563       538       634       506       595       600       603       602       595       626       470       470       515       635
dram[5]:        514       485       462       495       473       581       600       594       601       595       595       588       491       534       489       467
dram[6]:        482       550       493       463       589       527       595       600       603       602       596       588       472       472       452       474
dram[7]:        500       500       510       466       526       498       593       595       599       598       588       592       459       456       440       435
dram[8]:        537       512       488       493       536       436       648       601       603       592       595       595       552       456       496       442
dram[9]:        526       516       542       474       601       582       601       595       595       593       595       588       483       469       456       503
dram[10]:        477       561       429       512       884       484       593       593       599       598       597       587       470       478       460       462
dram[11]:        502       509       477       501       529       515       593       596       600       599       587       586       487       492       522       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4138969 n_nop=4126267 n_act=3450 n_pre=3435 n_ref_event=0 n_req=4165 n_rd=3590 n_rd_L2_A=0 n_write=0 n_wr_bk=2292 bw_util=0.005685
n_activity=274374 dram_eff=0.08575
bk0: 229a 4126485i bk1: 229a 4126777i bk2: 260a 4125736i bk3: 237a 4127497i bk4: 253a 4124648i bk5: 240a 4124749i bk6: 215a 4126241i bk7: 231a 4126402i bk8: 207a 4126574i bk9: 200a 4126696i bk10: 194a 4128687i bk11: 209a 4128158i bk12: 231a 4125584i bk13: 222a 4126144i bk14: 228a 4126025i bk15: 205a 4128124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.171909
Row_Buffer_Locality_read = 0.186908
Row_Buffer_Locality_write = 0.078261
Bank_Level_Parallism = 1.282654
Bank_Level_Parallism_Col = 1.135110
Bank_Level_Parallism_Ready = 1.042862
write_to_read_ratio_blp_rw_average = 0.237038
GrpLevelPara = 1.097912 

BW Util details:
bwutil = 0.005685 
total_CMD = 4138969 
util_bw = 23528 
Wasted_Col = 75845 
Wasted_Row = 64902 
Idle = 3974694 

BW Util Bottlenecks: 
RCDc_limit = 67245 
RCDWRc_limit = 6455 
WTRc_limit = 2079 
RTWc_limit = 5729 
CCDLc_limit = 3789 
rwq = 0 
CCDLc_limit_alone = 3475 
WTRc_limit_alone = 1985 
RTWc_limit_alone = 5509 

Commands details: 
total_CMD = 4138969 
n_nop = 4126267 
Read = 3590 
Write = 0 
L2_Alloc = 0 
L2_WB = 2292 
n_act = 3450 
n_pre = 3435 
n_ref = 0 
n_req = 4165 
total_req = 5882 

Dual Bus Interface Util: 
issued_total_row = 6885 
issued_total_col = 5882 
Row_Bus_Util =  0.001663 
CoL_Bus_Util = 0.001421 
Either_Row_CoL_Bus_Util = 0.003069 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.005117 
queue_avg = 0.005377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00537694
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1613977 -   mf: uid=1676518, sid4294967295:w4294967295, part=1, addr=0xc422a100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1613881), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4138969 n_nop=4126109 n_act=3498 n_pre=3482 n_ref_event=0 n_req=4203 n_rd=3614 n_rd_L2_A=0 n_write=0 n_wr_bk=2341 bw_util=0.005755
n_activity=274808 dram_eff=0.08668
bk0: 213a 4127650i bk1: 207a 4127371i bk2: 257a 4125822i bk3: 243a 4125899i bk4: 228a 4126203i bk5: 257a 4124186i bk6: 229a 4126370i bk7: 260a 4124475i bk8: 209a 4126454i bk9: 234a 4125143i bk10: 207a 4126418i bk11: 218a 4126741i bk12: 256a 4124413i bk13: 235a 4124887i bk14: 173a 4129809i bk15: 188a 4128386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.167737
Row_Buffer_Locality_read = 0.179303
Row_Buffer_Locality_write = 0.096774
Bank_Level_Parallism = 1.310561
Bank_Level_Parallism_Col = 1.136669
Bank_Level_Parallism_Ready = 1.041361
write_to_read_ratio_blp_rw_average = 0.243568
GrpLevelPara = 1.099909 

BW Util details:
bwutil = 0.005755 
total_CMD = 4138969 
util_bw = 23820 
Wasted_Col = 76386 
Wasted_Row = 64043 
Idle = 3974720 

BW Util Bottlenecks: 
RCDc_limit = 68177 
RCDWRc_limit = 6472 
WTRc_limit = 1821 
RTWc_limit = 6120 
CCDLc_limit = 3968 
rwq = 0 
CCDLc_limit_alone = 3627 
WTRc_limit_alone = 1755 
RTWc_limit_alone = 5845 

Commands details: 
total_CMD = 4138969 
n_nop = 4126109 
Read = 3614 
Write = 0 
L2_Alloc = 0 
L2_WB = 2341 
n_act = 3498 
n_pre = 3482 
n_ref = 0 
n_req = 4203 
total_req = 5955 

Dual Bus Interface Util: 
issued_total_row = 6980 
issued_total_col = 5955 
Row_Bus_Util =  0.001686 
CoL_Bus_Util = 0.001439 
Either_Row_CoL_Bus_Util = 0.003107 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005832 
queue_avg = 0.006318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00631848
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 1613987 -   mf: uid=1676519, sid4294967295:w4294967295, part=2, addr=0xc4319680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1613891), 
Ready @ 1614010 -   mf: uid=1676526, sid4294967295:w4294967295, part=2, addr=0xc42e7e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1613914), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4138969 n_nop=4125455 n_act=3695 n_pre=3679 n_ref_event=0 n_req=4332 n_rd=3703 n_rd_L2_A=0 n_write=0 n_wr_bk=2504 bw_util=0.005999
n_activity=285561 dram_eff=0.08694
bk0: 232a 4126769i bk1: 215a 4127732i bk2: 222a 4126334i bk3: 241a 4125582i bk4: 265a 4123482i bk5: 262a 4122912i bk6: 244a 4124402i bk7: 259a 4123148i bk8: 243a 4123937i bk9: 245a 4125719i bk10: 223a 4126563i bk11: 208a 4126775i bk12: 246a 4125177i bk13: 237a 4124771i bk14: 184a 4128016i bk15: 177a 4128315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.147276
Row_Buffer_Locality_read = 0.158520
Row_Buffer_Locality_write = 0.081081
Bank_Level_Parallism = 1.305360
Bank_Level_Parallism_Col = 1.145139
Bank_Level_Parallism_Ready = 1.057065
write_to_read_ratio_blp_rw_average = 0.247760
GrpLevelPara = 1.098191 

BW Util details:
bwutil = 0.005999 
total_CMD = 4138969 
util_bw = 24828 
Wasted_Col = 80851 
Wasted_Row = 67437 
Idle = 3965853 

BW Util Bottlenecks: 
RCDc_limit = 71659 
RCDWRc_limit = 7021 
WTRc_limit = 1942 
RTWc_limit = 6695 
CCDLc_limit = 4323 
rwq = 0 
CCDLc_limit_alone = 3877 
WTRc_limit_alone = 1800 
RTWc_limit_alone = 6391 

Commands details: 
total_CMD = 4138969 
n_nop = 4125455 
Read = 3703 
Write = 0 
L2_Alloc = 0 
L2_WB = 2504 
n_act = 3695 
n_pre = 3679 
n_ref = 0 
n_req = 4332 
total_req = 6207 

Dual Bus Interface Util: 
issued_total_row = 7374 
issued_total_col = 6207 
Row_Bus_Util =  0.001782 
CoL_Bus_Util = 0.001500 
Either_Row_CoL_Bus_Util = 0.003265 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.004958 
queue_avg = 0.005385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00538492
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 1613992 -   mf: uid=1676520, sid4294967295:w4294967295, part=3, addr=0xc4319700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1613896), 
Ready @ 1613997 -   mf: uid=1676522, sid4294967295:w4294967295, part=3, addr=0xc425bb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1613901), 
Ready @ 1614012 -   mf: uid=1676527, sid4294967295:w4294967295, part=3, addr=0xc42bd380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1613916), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4138969 n_nop=4126065 n_act=3529 n_pre=3513 n_ref_event=0 n_req=4150 n_rd=3556 n_rd_L2_A=0 n_write=0 n_wr_bk=2376 bw_util=0.005733
n_activity=278734 dram_eff=0.08513
bk0: 222a 4126848i bk1: 233a 4126706i bk2: 239a 4125841i bk3: 219a 4127539i bk4: 264a 4123666i bk5: 281a 4122991i bk6: 236a 4125781i bk7: 242a 4124820i bk8: 240a 4125155i bk9: 232a 4125377i bk10: 193a 4127227i bk11: 171a 4128919i bk12: 200a 4127443i bk13: 230a 4125249i bk14: 175a 4128623i bk15: 179a 4128427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.149639
Row_Buffer_Locality_read = 0.158043
Row_Buffer_Locality_write = 0.099327
Bank_Level_Parallism = 1.278935
Bank_Level_Parallism_Col = 1.147081
Bank_Level_Parallism_Ready = 1.076034
write_to_read_ratio_blp_rw_average = 0.241780
GrpLevelPara = 1.102764 

BW Util details:
bwutil = 0.005733 
total_CMD = 4138969 
util_bw = 23728 
Wasted_Col = 77531 
Wasted_Row = 66418 
Idle = 3971292 

BW Util Bottlenecks: 
RCDc_limit = 69141 
RCDWRc_limit = 6519 
WTRc_limit = 1739 
RTWc_limit = 5870 
CCDLc_limit = 3920 
rwq = 0 
CCDLc_limit_alone = 3569 
WTRc_limit_alone = 1644 
RTWc_limit_alone = 5614 

Commands details: 
total_CMD = 4138969 
n_nop = 4126065 
Read = 3556 
Write = 0 
L2_Alloc = 0 
L2_WB = 2376 
n_act = 3529 
n_pre = 3513 
n_ref = 0 
n_req = 4150 
total_req = 5932 

Dual Bus Interface Util: 
issued_total_row = 7042 
issued_total_col = 5932 
Row_Bus_Util =  0.001701 
CoL_Bus_Util = 0.001433 
Either_Row_CoL_Bus_Util = 0.003118 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005425 
queue_avg = 0.005020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00502009
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 1613994 -   mf: uid=1676521, sid4294967295:w4294967295, part=4, addr=0xc428ec00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1613898), 
Ready @ 1614002 -   mf: uid=1676524, sid4294967295:w4294967295, part=4, addr=0xc42be080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1613906), 
Ready @ 1614014 -   mf: uid=1676528, sid4294967295:w4294967295, part=4, addr=0xc42e8000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1613918), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4138969 n_nop=4125251 n_act=3753 n_pre=3737 n_ref_event=0 n_req=4393 n_rd=3753 n_rd_L2_A=0 n_write=0 n_wr_bk=2548 bw_util=0.006089
n_activity=290125 dram_eff=0.08687
bk0: 228a 4126264i bk1: 209a 4127750i bk2: 218a 4126774i bk3: 212a 4126937i bk4: 298a 4121765i bk5: 299a 4120989i bk6: 221a 4125693i bk7: 228a 4125109i bk8: 266a 4123142i bk9: 273a 4122625i bk10: 191a 4127259i bk11: 195a 4127690i bk12: 253a 4124854i bk13: 245a 4124882i bk14: 202a 4126705i bk15: 215a 4126264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.145914
Row_Buffer_Locality_read = 0.158007
Row_Buffer_Locality_write = 0.075000
Bank_Level_Parallism = 1.311652
Bank_Level_Parallism_Col = 1.146818
Bank_Level_Parallism_Ready = 1.043909
write_to_read_ratio_blp_rw_average = 0.243830
GrpLevelPara = 1.103622 

BW Util details:
bwutil = 0.006089 
total_CMD = 4138969 
util_bw = 25204 
Wasted_Col = 81407 
Wasted_Row = 69535 
Idle = 3962823 

BW Util Bottlenecks: 
RCDc_limit = 72350 
RCDWRc_limit = 7304 
WTRc_limit = 2515 
RTWc_limit = 6147 
CCDLc_limit = 4412 
rwq = 0 
CCDLc_limit_alone = 3960 
WTRc_limit_alone = 2311 
RTWc_limit_alone = 5899 

Commands details: 
total_CMD = 4138969 
n_nop = 4125251 
Read = 3753 
Write = 0 
L2_Alloc = 0 
L2_WB = 2548 
n_act = 3753 
n_pre = 3737 
n_ref = 0 
n_req = 4393 
total_req = 6301 

Dual Bus Interface Util: 
issued_total_row = 7490 
issued_total_col = 6301 
Row_Bus_Util =  0.001810 
CoL_Bus_Util = 0.001522 
Either_Row_CoL_Bus_Util = 0.003314 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005321 
queue_avg = 0.007030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00703025
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 1614000 -   mf: uid=1676523, sid4294967295:w4294967295, part=5, addr=0xc4319980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1613904), 
Ready @ 1614006 -   mf: uid=1676525, sid4294967295:w4294967295, part=5, addr=0xc42e8180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1613910), 
Ready @ 1614018 -   mf: uid=1676529, sid4294967295:w4294967295, part=5, addr=0xc42e8100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1613922), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4138969 n_nop=4125350 n_act=3703 n_pre=3687 n_ref_event=0 n_req=4398 n_rd=3774 n_rd_L2_A=0 n_write=0 n_wr_bk=2490 bw_util=0.006054
n_activity=292655 dram_eff=0.08562
bk0: 204a 4127700i bk1: 201a 4129095i bk2: 230a 4127101i bk3: 234a 4126429i bk4: 314a 4121571i bk5: 322a 4120328i bk6: 241a 4124425i bk7: 235a 4125612i bk8: 238a 4124915i bk9: 231a 4124738i bk10: 222a 4126804i bk11: 204a 4127697i bk12: 237a 4126256i bk13: 243a 4125330i bk14: 205a 4127237i bk15: 213a 4127231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.158026
Row_Buffer_Locality_read = 0.168521
Row_Buffer_Locality_write = 0.094551
Bank_Level_Parallism = 1.261663
Bank_Level_Parallism_Col = 1.126228
Bank_Level_Parallism_Ready = 1.038681
write_to_read_ratio_blp_rw_average = 0.243223
GrpLevelPara = 1.090592 

BW Util details:
bwutil = 0.006054 
total_CMD = 4138969 
util_bw = 25056 
Wasted_Col = 81879 
Wasted_Row = 69914 
Idle = 3962120 

BW Util Bottlenecks: 
RCDc_limit = 72301 
RCDWRc_limit = 6979 
WTRc_limit = 2100 
RTWc_limit = 6317 
CCDLc_limit = 4194 
rwq = 0 
CCDLc_limit_alone = 3798 
WTRc_limit_alone = 1962 
RTWc_limit_alone = 6059 

Commands details: 
total_CMD = 4138969 
n_nop = 4125350 
Read = 3774 
Write = 0 
L2_Alloc = 0 
L2_WB = 2490 
n_act = 3703 
n_pre = 3687 
n_ref = 0 
n_req = 4398 
total_req = 6264 

Dual Bus Interface Util: 
issued_total_row = 7390 
issued_total_col = 6264 
Row_Bus_Util =  0.001785 
CoL_Bus_Util = 0.001513 
Either_Row_CoL_Bus_Util = 0.003290 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.002570 
queue_avg = 0.004174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00417374
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4138969 n_nop=4125170 n_act=3784 n_pre=3768 n_ref_event=0 n_req=4426 n_rd=3783 n_rd_L2_A=0 n_write=0 n_wr_bk=2554 bw_util=0.006124
n_activity=296734 dram_eff=0.08542
bk0: 206a 4128631i bk1: 235a 4126806i bk2: 237a 4126038i bk3: 244a 4125999i bk4: 303a 4122072i bk5: 285a 4121787i bk6: 237a 4124515i bk7: 244a 4123905i bk8: 265a 4123480i bk9: 233a 4124647i bk10: 181a 4128879i bk11: 204a 4127070i bk12: 240a 4124841i bk13: 261a 4123392i bk14: 198a 4126975i bk15: 210a 4126176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.145052
Row_Buffer_Locality_read = 0.155432
Row_Buffer_Locality_write = 0.083981
Bank_Level_Parallism = 1.288928
Bank_Level_Parallism_Col = 1.146843
Bank_Level_Parallism_Ready = 1.080201
write_to_read_ratio_blp_rw_average = 0.245904
GrpLevelPara = 1.099087 

BW Util details:
bwutil = 0.006124 
total_CMD = 4138969 
util_bw = 25348 
Wasted_Col = 83173 
Wasted_Row = 70455 
Idle = 3959993 

BW Util Bottlenecks: 
RCDc_limit = 73634 
RCDWRc_limit = 7221 
WTRc_limit = 2009 
RTWc_limit = 6510 
CCDLc_limit = 4223 
rwq = 0 
CCDLc_limit_alone = 3854 
WTRc_limit_alone = 1895 
RTWc_limit_alone = 6255 

Commands details: 
total_CMD = 4138969 
n_nop = 4125170 
Read = 3783 
Write = 0 
L2_Alloc = 0 
L2_WB = 2554 
n_act = 3784 
n_pre = 3768 
n_ref = 0 
n_req = 4426 
total_req = 6337 

Dual Bus Interface Util: 
issued_total_row = 7552 
issued_total_col = 6337 
Row_Bus_Util =  0.001825 
CoL_Bus_Util = 0.001531 
Either_Row_CoL_Bus_Util = 0.003334 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.006522 
queue_avg = 0.005647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0056473
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4138969 n_nop=4124836 n_act=3869 n_pre=3853 n_ref_event=0 n_req=4507 n_rd=3851 n_rd_L2_A=0 n_write=0 n_wr_bk=2604 bw_util=0.006238
n_activity=303077 dram_eff=0.08519
bk0: 244a 4125857i bk1: 233a 4126338i bk2: 252a 4125474i bk3: 245a 4125889i bk4: 286a 4122467i bk5: 284a 4121918i bk6: 213a 4126420i bk7: 240a 4124132i bk8: 261a 4123638i bk9: 248a 4125060i bk10: 223a 4125990i bk11: 210a 4127009i bk12: 277a 4123001i bk13: 251a 4124171i bk14: 209a 4126571i bk15: 175a 4128734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141779
Row_Buffer_Locality_read = 0.153986
Row_Buffer_Locality_write = 0.070122
Bank_Level_Parallism = 1.268489
Bank_Level_Parallism_Col = 1.132014
Bank_Level_Parallism_Ready = 1.039797
write_to_read_ratio_blp_rw_average = 0.246714
GrpLevelPara = 1.090416 

BW Util details:
bwutil = 0.006238 
total_CMD = 4138969 
util_bw = 25820 
Wasted_Col = 85718 
Wasted_Row = 72309 
Idle = 3955122 

BW Util Bottlenecks: 
RCDc_limit = 75271 
RCDWRc_limit = 7526 
WTRc_limit = 2514 
RTWc_limit = 7013 
CCDLc_limit = 4464 
rwq = 0 
CCDLc_limit_alone = 4022 
WTRc_limit_alone = 2370 
RTWc_limit_alone = 6715 

Commands details: 
total_CMD = 4138969 
n_nop = 4124836 
Read = 3851 
Write = 0 
L2_Alloc = 0 
L2_WB = 2604 
n_act = 3869 
n_pre = 3853 
n_ref = 0 
n_req = 4507 
total_req = 6455 

Dual Bus Interface Util: 
issued_total_row = 7722 
issued_total_col = 6455 
Row_Bus_Util =  0.001866 
CoL_Bus_Util = 0.001560 
Either_Row_CoL_Bus_Util = 0.003415 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.003113 
queue_avg = 0.004136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00413605
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4138969 n_nop=4125122 n_act=3789 n_pre=3773 n_ref_event=0 n_req=4470 n_rd=3829 n_rd_L2_A=0 n_write=0 n_wr_bk=2540 bw_util=0.006155
n_activity=293902 dram_eff=0.08668
bk0: 211a 4127887i bk1: 244a 4126029i bk2: 239a 4126698i bk3: 240a 4126816i bk4: 305a 4121144i bk5: 287a 4122532i bk6: 263a 4122289i bk7: 229a 4124930i bk8: 225a 4125950i bk9: 236a 4124581i bk10: 226a 4126142i bk11: 226a 4126311i bk12: 269a 4123460i bk13: 249a 4124618i bk14: 181a 4127928i bk15: 199a 4126917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.152573
Row_Buffer_Locality_read = 0.166884
Row_Buffer_Locality_write = 0.067083
Bank_Level_Parallism = 1.302147
Bank_Level_Parallism_Col = 1.144259
Bank_Level_Parallism_Ready = 1.033541
write_to_read_ratio_blp_rw_average = 0.248569
GrpLevelPara = 1.103330 

BW Util details:
bwutil = 0.006155 
total_CMD = 4138969 
util_bw = 25476 
Wasted_Col = 83302 
Wasted_Row = 69283 
Idle = 3960908 

BW Util Bottlenecks: 
RCDc_limit = 73448 
RCDWRc_limit = 7300 
WTRc_limit = 2368 
RTWc_limit = 7476 
CCDLc_limit = 4296 
rwq = 0 
CCDLc_limit_alone = 3852 
WTRc_limit_alone = 2228 
RTWc_limit_alone = 7172 

Commands details: 
total_CMD = 4138969 
n_nop = 4125122 
Read = 3829 
Write = 0 
L2_Alloc = 0 
L2_WB = 2540 
n_act = 3789 
n_pre = 3773 
n_ref = 0 
n_req = 4470 
total_req = 6369 

Dual Bus Interface Util: 
issued_total_row = 7562 
issued_total_col = 6369 
Row_Bus_Util =  0.001827 
CoL_Bus_Util = 0.001539 
Either_Row_CoL_Bus_Util = 0.003346 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.006066 
queue_avg = 0.005514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00551393
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4138969 n_nop=4125622 n_act=3631 n_pre=3615 n_ref_event=0 n_req=4332 n_rd=3711 n_rd_L2_A=0 n_write=0 n_wr_bk=2466 bw_util=0.00597
n_activity=286288 dram_eff=0.0863
bk0: 245a 4125446i bk1: 224a 4127153i bk2: 240a 4126883i bk3: 222a 4127922i bk4: 275a 4123381i bk5: 241a 4125496i bk6: 239a 4123934i bk7: 261a 4123147i bk8: 230a 4124520i bk9: 215a 4125556i bk10: 213a 4126909i bk11: 206a 4129212i bk12: 249a 4125584i bk13: 248a 4125067i bk14: 195a 4126655i bk15: 208a 4126155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.162050
Row_Buffer_Locality_read = 0.172999
Row_Buffer_Locality_write = 0.096618
Bank_Level_Parallism = 1.293184
Bank_Level_Parallism_Col = 1.139080
Bank_Level_Parallism_Ready = 1.053215
write_to_read_ratio_blp_rw_average = 0.247856
GrpLevelPara = 1.099260 

BW Util details:
bwutil = 0.005970 
total_CMD = 4138969 
util_bw = 24708 
Wasted_Col = 79911 
Wasted_Row = 67578 
Idle = 3966772 

BW Util Bottlenecks: 
RCDc_limit = 71014 
RCDWRc_limit = 6787 
WTRc_limit = 1665 
RTWc_limit = 6601 
CCDLc_limit = 4055 
rwq = 0 
CCDLc_limit_alone = 3675 
WTRc_limit_alone = 1548 
RTWc_limit_alone = 6338 

Commands details: 
total_CMD = 4138969 
n_nop = 4125622 
Read = 3711 
Write = 0 
L2_Alloc = 0 
L2_WB = 2466 
n_act = 3631 
n_pre = 3615 
n_ref = 0 
n_req = 4332 
total_req = 6177 

Dual Bus Interface Util: 
issued_total_row = 7246 
issued_total_col = 6177 
Row_Bus_Util =  0.001751 
CoL_Bus_Util = 0.001492 
Either_Row_CoL_Bus_Util = 0.003225 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005694 
queue_avg = 0.006282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.00628224
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4138969 n_nop=4125766 n_act=3579 n_pre=3563 n_ref_event=0 n_req=4289 n_rd=3676 n_rd_L2_A=0 n_write=0 n_wr_bk=2447 bw_util=0.005917
n_activity=284648 dram_eff=0.08604
bk0: 228a 4127073i bk1: 220a 4126683i bk2: 247a 4125878i bk3: 242a 4126173i bk4: 273a 4123038i bk5: 233a 4126206i bk6: 221a 4125848i bk7: 238a 4125137i bk8: 223a 4124933i bk9: 216a 4126045i bk10: 234a 4126493i bk11: 216a 4127156i bk12: 231a 4126998i bk13: 248a 4125445i bk14: 214a 4126251i bk15: 192a 4127344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.165540
Row_Buffer_Locality_read = 0.178727
Row_Buffer_Locality_write = 0.086460
Bank_Level_Parallism = 1.286250
Bank_Level_Parallism_Col = 1.157167
Bank_Level_Parallism_Ready = 1.059510
write_to_read_ratio_blp_rw_average = 0.240070
GrpLevelPara = 1.108645 

BW Util details:
bwutil = 0.005917 
total_CMD = 4138969 
util_bw = 24492 
Wasted_Col = 78772 
Wasted_Row = 66988 
Idle = 3968717 

BW Util Bottlenecks: 
RCDc_limit = 69598 
RCDWRc_limit = 6785 
WTRc_limit = 2302 
RTWc_limit = 6193 
CCDLc_limit = 3999 
rwq = 0 
CCDLc_limit_alone = 3591 
WTRc_limit_alone = 2144 
RTWc_limit_alone = 5943 

Commands details: 
total_CMD = 4138969 
n_nop = 4125766 
Read = 3676 
Write = 0 
L2_Alloc = 0 
L2_WB = 2447 
n_act = 3579 
n_pre = 3563 
n_ref = 0 
n_req = 4289 
total_req = 6123 

Dual Bus Interface Util: 
issued_total_row = 7142 
issued_total_col = 6123 
Row_Bus_Util =  0.001726 
CoL_Bus_Util = 0.001479 
Either_Row_CoL_Bus_Util = 0.003190 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.004696 
queue_avg = 0.005145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00514524
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4138969 n_nop=4125919 n_act=3550 n_pre=3534 n_ref_event=0 n_req=4261 n_rd=3660 n_rd_L2_A=0 n_write=0 n_wr_bk=2383 bw_util=0.00584
n_activity=282368 dram_eff=0.0856
bk0: 237a 4125655i bk1: 230a 4127281i bk2: 228a 4126544i bk3: 248a 4125209i bk4: 245a 4126052i bk5: 244a 4125172i bk6: 226a 4125997i bk7: 236a 4125973i bk8: 230a 4125267i bk9: 184a 4128397i bk10: 249a 4125347i bk11: 232a 4126557i bk12: 251a 4125243i bk13: 216a 4126402i bk14: 206a 4126714i bk15: 198a 4128443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.166862
Row_Buffer_Locality_read = 0.180055
Row_Buffer_Locality_write = 0.086522
Bank_Level_Parallism = 1.282246
Bank_Level_Parallism_Col = 1.135072
Bank_Level_Parallism_Ready = 1.047055
write_to_read_ratio_blp_rw_average = 0.245169
GrpLevelPara = 1.097223 

BW Util details:
bwutil = 0.005840 
total_CMD = 4138969 
util_bw = 24172 
Wasted_Col = 77820 
Wasted_Row = 65878 
Idle = 3971099 

BW Util Bottlenecks: 
RCDc_limit = 69027 
RCDWRc_limit = 6620 
WTRc_limit = 1724 
RTWc_limit = 6171 
CCDLc_limit = 4014 
rwq = 0 
CCDLc_limit_alone = 3620 
WTRc_limit_alone = 1588 
RTWc_limit_alone = 5913 

Commands details: 
total_CMD = 4138969 
n_nop = 4125919 
Read = 3660 
Write = 0 
L2_Alloc = 0 
L2_WB = 2383 
n_act = 3550 
n_pre = 3534 
n_ref = 0 
n_req = 4261 
total_req = 6043 

Dual Bus Interface Util: 
issued_total_row = 7084 
issued_total_col = 6043 
Row_Bus_Util =  0.001712 
CoL_Bus_Util = 0.001460 
Either_Row_CoL_Bus_Util = 0.003153 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.005900 
queue_avg = 0.004314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00431412

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19915, Miss = 4625, Miss_rate = 0.232, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 20212, Miss = 4577, Miss_rate = 0.226, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 59982, Miss = 4576, Miss_rate = 0.076, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[3]: Access = 19812, Miss = 4646, Miss_rate = 0.235, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 20411, Miss = 4663, Miss_rate = 0.228, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 19036, Miss = 4648, Miss_rate = 0.244, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 19311, Miss = 4573, Miss_rate = 0.237, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 17907, Miss = 4591, Miss_rate = 0.256, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 22132, Miss = 4681, Miss_rate = 0.212, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 20352, Miss = 4680, Miss_rate = 0.230, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 20971, Miss = 4699, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 20320, Miss = 4691, Miss_rate = 0.231, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 20206, Miss = 4679, Miss_rate = 0.232, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 19615, Miss = 4728, Miss_rate = 0.241, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 19250, Miss = 4777, Miss_rate = 0.248, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[15]: Access = 19879, Miss = 4698, Miss_rate = 0.236, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[16]: Access = 21369, Miss = 4735, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 20176, Miss = 4726, Miss_rate = 0.234, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[18]: Access = 19837, Miss = 4699, Miss_rate = 0.237, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[19]: Access = 19135, Miss = 4637, Miss_rate = 0.242, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[20]: Access = 19858, Miss = 4680, Miss_rate = 0.236, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[21]: Access = 18036, Miss = 4613, Miss_rate = 0.256, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[22]: Access = 19179, Miss = 4681, Miss_rate = 0.244, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[23]: Access = 19937, Miss = 4596, Miss_rate = 0.231, Pending_hits = 13, Reservation_fails = 0
L2_total_cache_accesses = 516838
L2_total_cache_misses = 111899
L2_total_cache_miss_rate = 0.2165
L2_total_cache_pending_hits = 186
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 388511
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28470
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 186
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16242
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16853
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 50546
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 433197
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 83641
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=516838
icnt_total_pkts_simt_to_mem=516838
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 516838
Req_Network_cycles = 1613975
Req_Network_injected_packets_per_cycle =       0.3202 
Req_Network_conflicts_per_cycle =       0.0298
Req_Network_conflicts_per_cycle_util =       0.1586
Req_Bank_Level_Parallism =       1.7024
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0395
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0133

Reply_Network_injected_packets_num = 516838
Reply_Network_cycles = 1613975
Reply_Network_injected_packets_per_cycle =        0.3202
Reply_Network_conflicts_per_cycle =        0.1575
Reply_Network_conflicts_per_cycle_util =       0.8211
Reply_Bank_Level_Parallism =       1.6695
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0349
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0107
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 4 sec (1924 sec)
gpgpu_simulation_rate = 5009 (inst/sec)
gpgpu_simulation_rate = 838 (cycle/sec)
gpgpu_silicon_slowdown = 1628878x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542dc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754560..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004a63 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (155,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 10: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 10 
gpu_sim_cycle = 1445777
gpu_sim_insn = 39950645
gpu_ipc =      27.6326
gpu_tot_sim_cycle = 3059752
gpu_tot_sim_insn = 49588789
gpu_tot_ipc =      16.2068
gpu_tot_issued_cta = 2113
gpu_occupancy = 74.7988% 
gpu_tot_occupancy = 66.5949% 
max_total_param_size = 0
gpu_stall_dramfull = 1020838
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.7476
partiton_level_parallism_total  =       2.8847
partiton_level_parallism_util =       7.8291
partiton_level_parallism_util_total  =       6.4664
L2_BW  =     251.0534 GB/Sec
L2_BW_total  =     126.0046 GB/Sec
gpu_total_sim_rate=5211

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 563887, Miss = 325764, Miss_rate = 0.578, Pending_hits = 4480, Reservation_fails = 91588
	L1D_cache_core[1]: Access = 505070, Miss = 275618, Miss_rate = 0.546, Pending_hits = 3340, Reservation_fails = 79169
	L1D_cache_core[2]: Access = 534490, Miss = 303838, Miss_rate = 0.568, Pending_hits = 3939, Reservation_fails = 91005
	L1D_cache_core[3]: Access = 408138, Miss = 242534, Miss_rate = 0.594, Pending_hits = 3106, Reservation_fails = 78573
	L1D_cache_core[4]: Access = 428055, Miss = 268138, Miss_rate = 0.626, Pending_hits = 3441, Reservation_fails = 87444
	L1D_cache_core[5]: Access = 309788, Miss = 208959, Miss_rate = 0.675, Pending_hits = 2686, Reservation_fails = 77496
	L1D_cache_core[6]: Access = 367251, Miss = 227660, Miss_rate = 0.620, Pending_hits = 2917, Reservation_fails = 73710
	L1D_cache_core[7]: Access = 424729, Miss = 266759, Miss_rate = 0.628, Pending_hits = 3881, Reservation_fails = 89357
	L1D_cache_core[8]: Access = 423314, Miss = 262704, Miss_rate = 0.621, Pending_hits = 3666, Reservation_fails = 89462
	L1D_cache_core[9]: Access = 325379, Miss = 210329, Miss_rate = 0.646, Pending_hits = 2718, Reservation_fails = 61354
	L1D_cache_core[10]: Access = 335373, Miss = 220589, Miss_rate = 0.658, Pending_hits = 3007, Reservation_fails = 77511
	L1D_cache_core[11]: Access = 400088, Miss = 246868, Miss_rate = 0.617, Pending_hits = 3090, Reservation_fails = 82520
	L1D_cache_core[12]: Access = 324097, Miss = 216816, Miss_rate = 0.669, Pending_hits = 3006, Reservation_fails = 81128
	L1D_cache_core[13]: Access = 311917, Miss = 208878, Miss_rate = 0.670, Pending_hits = 2789, Reservation_fails = 68175
	L1D_cache_core[14]: Access = 370089, Miss = 226380, Miss_rate = 0.612, Pending_hits = 3137, Reservation_fails = 69327
	L1D_cache_core[15]: Access = 492008, Miss = 309454, Miss_rate = 0.629, Pending_hits = 4457, Reservation_fails = 100329
	L1D_cache_core[16]: Access = 370148, Miss = 230275, Miss_rate = 0.622, Pending_hits = 2848, Reservation_fails = 83709
	L1D_cache_core[17]: Access = 354619, Miss = 218927, Miss_rate = 0.617, Pending_hits = 2997, Reservation_fails = 76076
	L1D_cache_core[18]: Access = 382207, Miss = 237857, Miss_rate = 0.622, Pending_hits = 3011, Reservation_fails = 73115
	L1D_cache_core[19]: Access = 435286, Miss = 260583, Miss_rate = 0.599, Pending_hits = 3386, Reservation_fails = 72184
	L1D_cache_core[20]: Access = 376551, Miss = 235079, Miss_rate = 0.624, Pending_hits = 3057, Reservation_fails = 79919
	L1D_cache_core[21]: Access = 429709, Miss = 263010, Miss_rate = 0.612, Pending_hits = 3703, Reservation_fails = 82484
	L1D_cache_core[22]: Access = 382287, Miss = 233416, Miss_rate = 0.611, Pending_hits = 2966, Reservation_fails = 75606
	L1D_cache_core[23]: Access = 320566, Miss = 212998, Miss_rate = 0.664, Pending_hits = 2676, Reservation_fails = 76417
	L1D_cache_core[24]: Access = 373291, Miss = 228583, Miss_rate = 0.612, Pending_hits = 2725, Reservation_fails = 75360
	L1D_cache_core[25]: Access = 433521, Miss = 273084, Miss_rate = 0.630, Pending_hits = 3649, Reservation_fails = 85795
	L1D_cache_core[26]: Access = 361319, Miss = 220202, Miss_rate = 0.609, Pending_hits = 2932, Reservation_fails = 73648
	L1D_cache_core[27]: Access = 534684, Miss = 289931, Miss_rate = 0.542, Pending_hits = 3819, Reservation_fails = 82652
	L1D_cache_core[28]: Access = 421813, Miss = 228087, Miss_rate = 0.541, Pending_hits = 2658, Reservation_fails = 66941
	L1D_cache_core[29]: Access = 500690, Miss = 268875, Miss_rate = 0.537, Pending_hits = 3339, Reservation_fails = 74110
	L1D_total_cache_accesses = 12200364
	L1D_total_cache_misses = 7422195
	L1D_total_cache_miss_rate = 0.6084
	L1D_total_cache_pending_hits = 97426
	L1D_total_cache_reservation_fails = 2376164
	L1D_cache_data_port_util = 0.112
	L1D_cache_fill_port_util = 0.173
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4662353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 97426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6626583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2328844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 602774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 97426
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 102868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 89970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11989136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 211228

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2775
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 926063
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1400006
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 71
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 47249
ctas_completed 2113, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13619, 19081, 19141, 20479, 19266, 16574, 20208, 17511, 7600, 5924, 5976, 5839, 6589, 7307, 6200, 8263, 8875, 10823, 10898, 8384, 12559, 9670, 11072, 9171, 13144, 9334, 7879, 9818, 8990, 11100, 12180, 8790, 
gpgpu_n_tot_thrd_icount = 254228224
gpgpu_n_tot_w_icount = 7944632
gpgpu_n_stall_shd_mem = 5427005
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8615301
gpgpu_n_mem_write_global = 211228
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13768757
gpgpu_n_store_insn = 696587
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1501190
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4364532
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1062473
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1058655	W0_Idle:23585661	W0_Scoreboard:134915656	W1:2914400	W2:1182416	W3:671114	W4:460842	W5:315621	W6:235980	W7:182261	W8:153021	W9:130678	W10:111245	W11:103525	W12:93470	W13:86807	W14:82437	W15:71624	W16:66065	W17:64452	W18:58775	W19:54104	W20:50981	W21:51973	W22:50432	W23:47715	W24:47068	W25:49616	W26:46131	W27:43191	W28:43083	W29:44851	W30:45541	W31:48461	W32:336752
single_issue_nums: WS0:1903025	WS1:2072216	WS2:2008199	WS3:1961192	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57834856 {8:7229357,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8449120 {40:211228,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 55437760 {40:1385944,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 289174280 {40:7229357,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1689824 {8:211228,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 55437760 {40:1385944,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 2687 
max_icnt2sh_latency = 144 
averagemflatency = 410 
avg_icnt2mem_latency = 125 
avg_mrq_latency = 111 
avg_icnt2sh_latency = 4 
mrq_lat_table:758769 	12776 	27097 	58884 	111568 	140058 	189491 	255281 	235566 	66018 	3748 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4462885 	2919884 	1014468 	251566 	161327 	16324 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	849355 	152903 	80220 	65829 	4804279 	1093928 	752047 	648772 	201752 	149912 	27000 	532 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5318634 	2118259 	1064686 	284076 	37103 	3726 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17288 	4915 	2914 	341 	46 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        22        15        24        12        16         7         9        15        13        10        13         9         9         9         8 
dram[1]:        22        22        12        16        10        12        10        12         8        11        14        11        12         7        11         8 
dram[2]:        16        11        16        13        16        13        12        10        11         9        12        12         9         9        12        11 
dram[3]:        22        18        15        10        12        12        12         8         9         7        10        15         9         9         7         8 
dram[4]:        33        24        17        15        11        13         7         8        10         9        18        18         6        19         6         9 
dram[5]:        19        26        11        10         9        13         9        12         9         6         8        14        10        10         7        12 
dram[6]:        22        18        12        20        12        11        13        17         9        11        15        14         7        10         9         7 
dram[7]:        18        12        16        10        15        11        12         9         7         7        15        15         7        14         7         7 
dram[8]:        16        16        26        12        12        12         7         8        11        11        10        12        17        12         7        11 
dram[9]:        27        23        17        19         8        13        13         8         9         7        11        12        10        11         6         7 
dram[10]:        25        18        11        17        10        17         9        12         8         9         9         7        11         7         9         7 
dram[11]:        22        34        13        19        12        10         7         8         9        16        14        16         9        10        11         7 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     60336    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     82718    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     43255    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005     99450 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716     95623    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.085919  1.090767  1.080687  1.083305  1.096618  1.095101  1.084557  1.086829  1.077693  1.076234  1.086709  1.083616  1.098380  1.100996  1.092027  1.094620 
dram[1]:  1.097806  1.135614  1.122172  1.176814  1.092119  1.109385  1.078106  1.085633  1.081105  1.096579  1.094738  1.154038  1.100054  1.127465  1.109012  1.162350 
dram[2]:  1.078711  1.085748  1.085294  1.076084  1.080213  1.084688  1.076247  1.079719  1.080292  1.070736  1.085293  1.076069  1.099122  1.113744  1.081345  1.087075 
dram[3]:  1.072940  1.088543  1.086696  1.078353  1.080865  1.082578  1.076551  1.083276  1.077855  1.067455  1.067686  1.075158  1.094743  1.095288  1.083966  1.088414 
dram[4]:  1.075705  1.081032  1.072281  1.071101  1.071705  1.072120  1.074120  1.072526  1.064835  1.066797  1.066131  1.070291  1.087944  1.084650  1.076635  1.075336 
dram[5]:  1.074469  1.092350  1.073091  1.072347  1.074200  1.073455  1.065797  1.075116  1.068358  1.068599  1.070780  1.074352  1.080280  1.078348  1.071606  1.086926 
dram[6]:  1.090415  1.099060  1.065755  1.083701  1.079096  1.072746  1.078748  1.076811  1.078474  1.073136  1.074452  1.067806  1.093633  1.088889  1.092304  1.085961 
dram[7]:  1.085641  1.088222  1.083676  1.082737  1.075508  1.077427  1.085785  1.069037  1.064436  1.071196  1.076502  1.077124  1.093930  1.088977  1.100571  1.093164 
dram[8]:  1.081270  1.085043  1.076292  1.077068  1.074214  1.073631  1.066296  1.079301  1.068400  1.070998  1.078605  1.078438  1.085218  1.090119  1.089389  1.097832 
dram[9]:  1.099801  1.095853  1.092672  1.083009  1.081510  1.081744  1.088672  1.068946  1.084713  1.079311  1.081481  1.077362  1.091471  1.083250  1.081987  1.088267 
dram[10]:  1.097994  1.080591  1.086418  1.072041  1.071610  1.081709  1.072277  1.083482  1.068958  1.066444  1.076045  1.081841  1.079432  1.087374  1.088461  1.087804 
dram[11]:  1.086451  1.091784  1.087763  1.081575  1.083112  1.096835  1.102023  1.085557  1.068224  1.075389  1.085480  1.078364  1.104729  1.096565  1.106696  1.098440 
average row locality = 1859280/1713739 = 1.084926
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      8643      8716      8295      8489      9348      9140      9039      8977      8338      8218      8368      8275      9207      9017      9010      8828 
dram[1]:      8894     10120      9494     10748      9169      9704      8704      9605      8640      9741      9088     10448      8984     10097      9397     10673 
dram[2]:      8757      9110      8676      8454      8673      8865      8613      8615      8153      8373      9035      8673      8403      9002      8813      8852 
dram[3]:      8548      8657      8427      8431      8798      8988      8271      8444      8427      8212      8537      8742      8967      9241      8691      8733 
dram[4]:      8251      8472      8138      7916      8588      8147      8422      8246      7946      7813      8341      8190      8877      8008      8674      8149 
dram[5]:      8037      8454      7918      7970      8125      7958      7950      7842      7554      8137      8042      8890      8377      8548      8051      8377 
dram[6]:      8602      8609      8112      8618      8342      8456      8317      8593      8081      8220      8801      8738      8756      8696      8439      8680 
dram[7]:      8691      8805      8798      9008      8482      8753      8668      8329      8540      8600      8464      8490      8483      8196      9104      9010 
dram[8]:      8528      8472      8837      8757      8601      8542      8213      8318      8071      8102      8378      8650      8538      8856      8705      8836 
dram[9]:      8915      8664      9224      8704      8709      8433      8722      8635      8478      8573      8956      8646      8796      8669      8683      8927 
dram[10]:      8846      8557      8571      8291      8318      8187      8452      8743      8343      8352      8508      8791      8465      8593      8663      8850 
dram[11]:      8521      8607      8937      8674      8766      9359      9178      9188      8395      8330      8817      8324      8664      8854      9058      8843 
total dram reads = 1660667
bank skew: 10748/7554 = 1.42
chip skew: 153506/130230 = 1.18
number of total write accesses:
dram[0]:      1893      1889      1786      1780      1852      1920      1773      1845      1656      1697      1842      1789      2137      2151      2017      2061 
dram[1]:      1930      1982      1840      2025      1920      1952      1746      1824      1675      1687      1818      1929      2089      2258      2021      2162 
dram[2]:      1955      1950      1907      1709      1851      1883      1867      1867      1594      1677      1814      1869      2050      2165      1947      2079 
dram[3]:      1796      1986      1855      1763      1845      1859      1885      1841      1655      1607      1799      1723      2079      2124      2089      2077 
dram[4]:      1920      1904      1714      1785      1938      1852      1790      1756      1621      1640      1730      1747      2293      2183      1998      2014 
dram[5]:      1820      1886      1712      1703      1933      1724      1723      1683      1577      1646      1694      1807      2232      2061      1905      1885 
dram[6]:      1862      2019      1684      1755      1816      1930      1649      1797      1615      1633      1806      1727      2067      2130      1983      2020 
dram[7]:      1809      1969      1722      1743      1963      1936      1825      1781      1669      1660      1807      1785      2190      2091      2093      2060 
dram[8]:      1891      1886      1813      1746      1979      1862      1780      1873      1642      1698      1814      1778      2071      2116      2059      2081 
dram[9]:      1821      1958      1753      1832      1805      1793      1723      1754      1749      1708      1755      1816      2058      2106      2001      2075 
dram[10]:      1875      1870      1766      1728      1741      1874      1800      1758      1645      1624      1843      1890      1954      2069      2089      2012 
dram[11]:      1808      1874      1950      1767      1820      1876      1675      1831      1607      1639      1906      1943      2050      2013      2005      2042 
total dram writes = 358725
bank skew: 2293/1577 = 1.45
chip skew: 30858/28991 = 1.06
average mf latency per bank:
dram[0]:       1376      1338      1291      1211      1703      1649      2850      2592      1945      1953      1629      1654      1585      1476      1472      1323
dram[1]:       2195      3216      2177      3052      3172      4752      5469      8878      3156      4713      2590      4072      2455      3891      2869      3377
dram[2]:       1267      1335      1201      1365      1835      1814      2671      2531      1888      1796      1561      1628      1580      1628      1359      1403
dram[3]:       1252      1126      1129      1129      1664      1471      2685      2519      1621      1768      1443      1421      1510      1441      1195      1178
dram[4]:       1126      1107      1168      1109      5184      1539      2411      2682      1808      1586      1447      1395      1446      1494      1271      1242
dram[5]:       1145      1177      1162      1179      1628      1570      2798      2512      1740      1607      1447      1494      1598      1377      1250      1233
dram[6]:       1178      1162      1192      1169      1480      1620      2513      2416      1658      1754      1476      1493      1307      1392      1240      1207
dram[7]:       1206      1161      1136      1166      1383      1567      2300      2386      1672      1594      1446      1426      1387      1373      1223      1153
dram[8]:       1150      1202      1141      1205      1522      1578      2543      2186      1713      1677      1430      1592      1420      1355      1226      1239
dram[9]:       1420      1329      1458      1360      1980      1836      2759      2391      1932      1838      1821      1647      1564      1534      1397      1401
dram[10]:       1222      1168      1217      1173      1706      1621      2479      2194      1602      1593      1422      1354      1535      1399      1198      1210
dram[11]:       1412      1293      1287      1172      1980      1790      2599      2579      1787      1706      1490      1423      1585      1438      1336      1248
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6790      7150      7868      6678      7303      6787      8231      7327      7490
dram[3]:       7176      7475      8100      7558      7861      8745      7020      7194      7668      7339      7736      8077      7014      7284      6737      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       6658      7716      6804      7907      7004      7888      7245      7545      6680      8028      6881      7583      6409      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      7710      7290      7453      8330      7234      8037      7356      7955
dram[7]:       6672      7642      6343      7248      6582      7845      6286      6808      6213      7087      6825      8394      6660      7504      6162      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7500      7333      7338      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7846617 n_nop=7431650 n_act=143769 n_pre=143753 n_ref_event=0 n_req=156505 n_rd=139908 n_rd_L2_A=0 n_write=0 n_wr_bk=30088 bw_util=0.08666
n_activity=2859009 dram_eff=0.2378
bk0: 8643a 6729874i bk1: 8716a 6730506i bk2: 8295a 6770509i bk3: 8489a 6748791i bk4: 9348a 6651974i bk5: 9140a 6668503i bk6: 9039a 6689757i bk7: 8977a 6697240i bk8: 8338a 6771159i bk9: 8218a 6796903i bk10: 8368a 6760953i bk11: 8275a 6776229i bk12: 9207a 6657386i bk13: 9017a 6681855i bk14: 9010a 6685195i bk15: 8828a 6707155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.081390
Row_Buffer_Locality_read = 0.076057
Row_Buffer_Locality_write = 0.126348
Bank_Level_Parallism = 7.335492
Bank_Level_Parallism_Col = 2.272251
Bank_Level_Parallism_Ready = 1.230733
write_to_read_ratio_blp_rw_average = 0.165049
GrpLevelPara = 1.897876 

BW Util details:
bwutil = 0.086660 
total_CMD = 7846617 
util_bw = 679984 
Wasted_Col = 1473161 
Wasted_Row = 349671 
Idle = 5343801 

BW Util Bottlenecks: 
RCDc_limit = 2168158 
RCDWRc_limit = 131428 
WTRc_limit = 611405 
RTWc_limit = 492248 
CCDLc_limit = 137425 
rwq = 0 
CCDLc_limit_alone = 96432 
WTRc_limit_alone = 590095 
RTWc_limit_alone = 472565 

Commands details: 
total_CMD = 7846617 
n_nop = 7431650 
Read = 139908 
Write = 0 
L2_Alloc = 0 
L2_WB = 30088 
n_act = 143769 
n_pre = 143753 
n_ref = 0 
n_req = 156505 
total_req = 169996 

Dual Bus Interface Util: 
issued_total_row = 287522 
issued_total_col = 169996 
Row_Bus_Util =  0.036643 
CoL_Bus_Util = 0.021665 
Either_Row_CoL_Bus_Util = 0.052885 
Issued_on_Two_Bus_Simul_Util = 0.005423 
issued_two_Eff = 0.102541 
queue_avg = 5.898532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.89853
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7846617 n_nop=7405928 n_act=153204 n_pre=153188 n_ref_event=0 n_req=170811 n_rd=153506 n_rd_L2_A=0 n_write=0 n_wr_bk=30858 bw_util=0.09398
n_activity=2884159 dram_eff=0.2557
bk0: 8894a 6557984i bk1: 10120a 6412845i bk2: 9494a 6473220i bk3: 10748a 6352999i bk4: 9169a 6520366i bk5: 9704a 6481649i bk6: 8704a 6603332i bk7: 9605a 6461034i bk8: 8640a 6581532i bk9: 9741a 6446983i bk10: 9088a 6506770i bk11: 10448a 6373101i bk12: 8984a 6525998i bk13: 10097a 6394591i bk14: 9397a 6484626i bk15: 10673a 6332432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.103079
Row_Buffer_Locality_read = 0.095039
Row_Buffer_Locality_write = 0.174400
Bank_Level_Parallism = 8.837716
Bank_Level_Parallism_Col = 2.436722
Bank_Level_Parallism_Ready = 1.252890
write_to_read_ratio_blp_rw_average = 0.178297
GrpLevelPara = 2.005012 

BW Util details:
bwutil = 0.093984 
total_CMD = 7846617 
util_bw = 737456 
Wasted_Col = 1480528 
Wasted_Row = 320971 
Idle = 5307662 

BW Util Bottlenecks: 
RCDc_limit = 2257120 
RCDWRc_limit = 125062 
WTRc_limit = 626069 
RTWc_limit = 610103 
CCDLc_limit = 156999 
rwq = 0 
CCDLc_limit_alone = 107166 
WTRc_limit_alone = 603209 
RTWc_limit_alone = 583130 

Commands details: 
total_CMD = 7846617 
n_nop = 7405928 
Read = 153506 
Write = 0 
L2_Alloc = 0 
L2_WB = 30858 
n_act = 153204 
n_pre = 153188 
n_ref = 0 
n_req = 170811 
total_req = 184364 

Dual Bus Interface Util: 
issued_total_row = 306392 
issued_total_col = 184364 
Row_Bus_Util =  0.039048 
CoL_Bus_Util = 0.023496 
Either_Row_CoL_Bus_Util = 0.056163 
Issued_on_Two_Bus_Simul_Util = 0.006381 
issued_two_Eff = 0.113611 
queue_avg = 11.165924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.1659
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7846617 n_nop=7431160 n_act=143577 n_pre=143561 n_ref_event=0 n_req=155612 n_rd=139067 n_rd_L2_A=0 n_write=0 n_wr_bk=30184 bw_util=0.08628
n_activity=2883483 dram_eff=0.2348
bk0: 8757a 6739674i bk1: 9110a 6696414i bk2: 8676a 6758896i bk3: 8454a 6776134i bk4: 8673a 6744851i bk5: 8865a 6722393i bk6: 8613a 6739324i bk7: 8615a 6767436i bk8: 8153a 6830971i bk9: 8373a 6788822i bk10: 9035a 6706419i bk11: 8673a 6745080i bk12: 8403a 6777373i bk13: 9002a 6705650i bk14: 8813a 6726554i bk15: 8852a 6713055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077346
Row_Buffer_Locality_read = 0.072260
Row_Buffer_Locality_write = 0.120097
Bank_Level_Parallism = 7.082035
Bank_Level_Parallism_Col = 2.222223
Bank_Level_Parallism_Ready = 1.217682
write_to_read_ratio_blp_rw_average = 0.163491
GrpLevelPara = 1.863922 

BW Util details:
bwutil = 0.086280 
total_CMD = 7846617 
util_bw = 677004 
Wasted_Col = 1497601 
Wasted_Row = 357568 
Idle = 5314444 

BW Util Bottlenecks: 
RCDc_limit = 2181808 
RCDWRc_limit = 133447 
WTRc_limit = 599417 
RTWc_limit = 479952 
CCDLc_limit = 136364 
rwq = 0 
CCDLc_limit_alone = 95846 
WTRc_limit_alone = 577911 
RTWc_limit_alone = 460940 

Commands details: 
total_CMD = 7846617 
n_nop = 7431160 
Read = 139067 
Write = 0 
L2_Alloc = 0 
L2_WB = 30184 
n_act = 143577 
n_pre = 143561 
n_ref = 0 
n_req = 155612 
total_req = 169251 

Dual Bus Interface Util: 
issued_total_row = 287138 
issued_total_col = 169251 
Row_Bus_Util =  0.036594 
CoL_Bus_Util = 0.021570 
Either_Row_CoL_Bus_Util = 0.052947 
Issued_on_Two_Bus_Simul_Util = 0.005217 
issued_two_Eff = 0.098523 
queue_avg = 5.758541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.75854
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7846617 n_nop=7433556 n_act=143029 n_pre=143013 n_ref_event=0 n_req=154674 n_rd=138114 n_rd_L2_A=0 n_write=0 n_wr_bk=29983 bw_util=0.08569
n_activity=2877130 dram_eff=0.2337
bk0: 8548a 6773034i bk1: 8657a 6768887i bk2: 8427a 6796646i bk3: 8431a 6790800i bk4: 8798a 6740657i bk5: 8988a 6734059i bk6: 8271a 6799224i bk7: 8444a 6789033i bk8: 8427a 6787485i bk9: 8212a 6808593i bk10: 8537a 6776857i bk11: 8742a 6737525i bk12: 8967a 6712622i bk13: 9241a 6696652i bk14: 8691a 6750183i bk15: 8733a 6742807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075287
Row_Buffer_Locality_read = 0.069935
Row_Buffer_Locality_write = 0.119928
Bank_Level_Parallism = 7.000715
Bank_Level_Parallism_Col = 2.224880
Bank_Level_Parallism_Ready = 1.222019
write_to_read_ratio_blp_rw_average = 0.162149
GrpLevelPara = 1.865312 

BW Util details:
bwutil = 0.085691 
total_CMD = 7846617 
util_bw = 672388 
Wasted_Col = 1491161 
Wasted_Row = 359850 
Idle = 5323218 

BW Util Bottlenecks: 
RCDc_limit = 2173903 
RCDWRc_limit = 133440 
WTRc_limit = 598878 
RTWc_limit = 471927 
CCDLc_limit = 134038 
rwq = 0 
CCDLc_limit_alone = 94508 
WTRc_limit_alone = 577930 
RTWc_limit_alone = 453345 

Commands details: 
total_CMD = 7846617 
n_nop = 7433556 
Read = 138114 
Write = 0 
L2_Alloc = 0 
L2_WB = 29983 
n_act = 143029 
n_pre = 143013 
n_ref = 0 
n_req = 154674 
total_req = 168097 

Dual Bus Interface Util: 
issued_total_row = 286042 
issued_total_col = 168097 
Row_Bus_Util =  0.036454 
CoL_Bus_Util = 0.021423 
Either_Row_CoL_Bus_Util = 0.052642 
Issued_on_Two_Bus_Simul_Util = 0.005235 
issued_two_Eff = 0.099448 
queue_avg = 5.065829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.06583
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7846617 n_nop=7443107 n_act=138440 n_pre=138424 n_ref_event=0 n_req=148693 n_rd=132178 n_rd_L2_A=0 n_write=0 n_wr_bk=29885 bw_util=0.08262
n_activity=2861772 dram_eff=0.2265
bk0: 8251a 6880055i bk1: 8472a 6860328i bk2: 8138a 6889782i bk3: 7916a 6932961i bk4: 8588a 6847981i bk5: 8147a 6897702i bk6: 8422a 6849145i bk7: 8246a 6870792i bk8: 7946a 6912264i bk9: 7813a 6915080i bk10: 8341a 6867034i bk11: 8190a 6899092i bk12: 8877a 6809904i bk13: 8008a 6904255i bk14: 8674a 6833817i bk15: 8149a 6882674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.068961
Row_Buffer_Locality_read = 0.063755
Row_Buffer_Locality_write = 0.110627
Bank_Level_Parallism = 6.315630
Bank_Level_Parallism_Col = 2.170184
Bank_Level_Parallism_Ready = 1.214808
write_to_read_ratio_blp_rw_average = 0.159955
GrpLevelPara = 1.827002 

BW Util details:
bwutil = 0.082615 
total_CMD = 7846617 
util_bw = 648252 
Wasted_Col = 1477970 
Wasted_Row = 373428 
Idle = 5346967 

BW Util Bottlenecks: 
RCDc_limit = 2120427 
RCDWRc_limit = 136002 
WTRc_limit = 594204 
RTWc_limit = 438214 
CCDLc_limit = 126508 
rwq = 0 
CCDLc_limit_alone = 88529 
WTRc_limit_alone = 573023 
RTWc_limit_alone = 421416 

Commands details: 
total_CMD = 7846617 
n_nop = 7443107 
Read = 132178 
Write = 0 
L2_Alloc = 0 
L2_WB = 29885 
n_act = 138440 
n_pre = 138424 
n_ref = 0 
n_req = 148693 
total_req = 162063 

Dual Bus Interface Util: 
issued_total_row = 276864 
issued_total_col = 162063 
Row_Bus_Util =  0.035285 
CoL_Bus_Util = 0.020654 
Either_Row_CoL_Bus_Util = 0.051425 
Issued_on_Two_Bus_Simul_Util = 0.004514 
issued_two_Eff = 0.087772 
queue_avg = 3.546395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.5464
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7846617 n_nop=7451703 n_act=135941 n_pre=135925 n_ref_event=0 n_req=146153 n_rd=130230 n_rd_L2_A=0 n_write=0 n_wr_bk=28991 bw_util=0.08117
n_activity=2874293 dram_eff=0.2216
bk0: 8037a 6887105i bk1: 8454a 6845198i bk2: 7918a 6917950i bk3: 7970a 6912695i bk4: 8125a 6910819i bk5: 7958a 6913055i bk6: 7950a 6907781i bk7: 7842a 6917108i bk8: 7554a 6943181i bk9: 8137a 6868332i bk10: 8042a 6893458i bk11: 8890a 6791785i bk12: 8377a 6849159i bk13: 8548a 6829157i bk14: 8051a 6889313i bk15: 8377a 6848288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.069872
Row_Buffer_Locality_read = 0.064747
Row_Buffer_Locality_write = 0.111788
Bank_Level_Parallism = 6.279493
Bank_Level_Parallism_Col = 2.126747
Bank_Level_Parallism_Ready = 1.202200
write_to_read_ratio_blp_rw_average = 0.158427
GrpLevelPara = 1.799903 

BW Util details:
bwutil = 0.081167 
total_CMD = 7846617 
util_bw = 636884 
Wasted_Col = 1479414 
Wasted_Row = 387220 
Idle = 5343099 

BW Util Bottlenecks: 
RCDc_limit = 2099989 
RCDWRc_limit = 132199 
WTRc_limit = 554527 
RTWc_limit = 422629 
CCDLc_limit = 124542 
rwq = 0 
CCDLc_limit_alone = 88430 
WTRc_limit_alone = 534953 
RTWc_limit_alone = 406091 

Commands details: 
total_CMD = 7846617 
n_nop = 7451703 
Read = 130230 
Write = 0 
L2_Alloc = 0 
L2_WB = 28991 
n_act = 135941 
n_pre = 135925 
n_ref = 0 
n_req = 146153 
total_req = 159221 

Dual Bus Interface Util: 
issued_total_row = 271866 
issued_total_col = 159221 
Row_Bus_Util =  0.034648 
CoL_Bus_Util = 0.020292 
Either_Row_CoL_Bus_Util = 0.050329 
Issued_on_Two_Bus_Simul_Util = 0.004610 
issued_two_Eff = 0.091597 
queue_avg = 3.876669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.87667
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7846617 n_nop=7439024 n_act=140960 n_pre=140944 n_ref_event=0 n_req=152430 n_rd=136060 n_rd_L2_A=0 n_write=0 n_wr_bk=29493 bw_util=0.08439
n_activity=2880322 dram_eff=0.2299
bk0: 8602a 6767856i bk1: 8609a 6771738i bk2: 8112a 6835870i bk3: 8618a 6784222i bk4: 8342a 6816234i bk5: 8456a 6813557i bk6: 8317a 6799332i bk7: 8593a 6770503i bk8: 8081a 6824036i bk9: 8220a 6820731i bk10: 8801a 6746643i bk11: 8738a 6761121i bk12: 8756a 6767797i bk13: 8696a 6765649i bk14: 8439a 6792271i bk15: 8680a 6758706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075248
Row_Buffer_Locality_read = 0.070072
Row_Buffer_Locality_write = 0.118265
Bank_Level_Parallism = 6.873003
Bank_Level_Parallism_Col = 2.195074
Bank_Level_Parallism_Ready = 1.214162
write_to_read_ratio_blp_rw_average = 0.161239
GrpLevelPara = 1.847834 

BW Util details:
bwutil = 0.084395 
total_CMD = 7846617 
util_bw = 662212 
Wasted_Col = 1482286 
Wasted_Row = 368654 
Idle = 5333465 

BW Util Bottlenecks: 
RCDc_limit = 2148064 
RCDWRc_limit = 132690 
WTRc_limit = 585600 
RTWc_limit = 452490 
CCDLc_limit = 131547 
rwq = 0 
CCDLc_limit_alone = 93204 
WTRc_limit_alone = 565070 
RTWc_limit_alone = 434677 

Commands details: 
total_CMD = 7846617 
n_nop = 7439024 
Read = 136060 
Write = 0 
L2_Alloc = 0 
L2_WB = 29493 
n_act = 140960 
n_pre = 140944 
n_ref = 0 
n_req = 152430 
total_req = 165553 

Dual Bus Interface Util: 
issued_total_row = 281904 
issued_total_col = 165553 
Row_Bus_Util =  0.035927 
CoL_Bus_Util = 0.021099 
Either_Row_CoL_Bus_Util = 0.051945 
Issued_on_Two_Bus_Simul_Util = 0.005080 
issued_two_Eff = 0.097803 
queue_avg = 5.090078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.09008
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7846617 n_nop=7432764 n_act=143290 n_pre=143274 n_ref_event=0 n_req=155069 n_rd=138421 n_rd_L2_A=0 n_write=0 n_wr_bk=30103 bw_util=0.08591
n_activity=2887664 dram_eff=0.2334
bk0: 8691a 6746452i bk1: 8805a 6745403i bk2: 8798a 6754482i bk3: 9008a 6723775i bk4: 8482a 6803777i bk5: 8753a 6752362i bk6: 8668a 6742544i bk7: 8329a 6793692i bk8: 8540a 6761656i bk9: 8600a 6767550i bk10: 8464a 6792423i bk11: 8490a 6778417i bk12: 8483a 6793642i bk13: 8196a 6829874i bk14: 9104a 6719232i bk15: 9010a 6708295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075966
Row_Buffer_Locality_read = 0.070791
Row_Buffer_Locality_write = 0.118993
Bank_Level_Parallism = 7.003158
Bank_Level_Parallism_Col = 2.230607
Bank_Level_Parallism_Ready = 1.219850
write_to_read_ratio_blp_rw_average = 0.164288
GrpLevelPara = 1.871636 

BW Util details:
bwutil = 0.085909 
total_CMD = 7846617 
util_bw = 674096 
Wasted_Col = 1488574 
Wasted_Row = 358979 
Idle = 5324968 

BW Util Bottlenecks: 
RCDc_limit = 2173104 
RCDWRc_limit = 133891 
WTRc_limit = 603221 
RTWc_limit = 479896 
CCDLc_limit = 135198 
rwq = 0 
CCDLc_limit_alone = 95141 
WTRc_limit_alone = 582272 
RTWc_limit_alone = 460788 

Commands details: 
total_CMD = 7846617 
n_nop = 7432764 
Read = 138421 
Write = 0 
L2_Alloc = 0 
L2_WB = 30103 
n_act = 143290 
n_pre = 143274 
n_ref = 0 
n_req = 155069 
total_req = 168524 

Dual Bus Interface Util: 
issued_total_row = 286564 
issued_total_col = 168524 
Row_Bus_Util =  0.036521 
CoL_Bus_Util = 0.021477 
Either_Row_CoL_Bus_Util = 0.052743 
Issued_on_Two_Bus_Simul_Util = 0.005255 
issued_two_Eff = 0.099637 
queue_avg = 4.883263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.88326
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7846617 n_nop=7436804 n_act=141859 n_pre=141843 n_ref_event=0 n_req=153155 n_rd=136404 n_rd_L2_A=0 n_write=0 n_wr_bk=30089 bw_util=0.08487
n_activity=2885551 dram_eff=0.2308
bk0: 8528a 6786298i bk1: 8472a 6790258i bk2: 8837a 6754758i bk3: 8757a 6770568i bk4: 8601a 6795410i bk5: 8542a 6792803i bk6: 8213a 6836603i bk7: 8318a 6804467i bk8: 8071a 6848308i bk9: 8102a 6850993i bk10: 8378a 6824079i bk11: 8650a 6784887i bk12: 8538a 6792047i bk13: 8856a 6753444i bk14: 8705a 6764110i bk15: 8836a 6750014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073762
Row_Buffer_Locality_read = 0.068766
Row_Buffer_Locality_write = 0.114441
Bank_Level_Parallism = 6.786431
Bank_Level_Parallism_Col = 2.196853
Bank_Level_Parallism_Ready = 1.214759
write_to_read_ratio_blp_rw_average = 0.163197
GrpLevelPara = 1.847070 

BW Util details:
bwutil = 0.084874 
total_CMD = 7846617 
util_bw = 665972 
Wasted_Col = 1494724 
Wasted_Row = 368265 
Idle = 5317656 

BW Util Bottlenecks: 
RCDc_limit = 2160880 
RCDWRc_limit = 136897 
WTRc_limit = 599376 
RTWc_limit = 464821 
CCDLc_limit = 133686 
rwq = 0 
CCDLc_limit_alone = 93853 
WTRc_limit_alone = 577829 
RTWc_limit_alone = 446535 

Commands details: 
total_CMD = 7846617 
n_nop = 7436804 
Read = 136404 
Write = 0 
L2_Alloc = 0 
L2_WB = 30089 
n_act = 141859 
n_pre = 141843 
n_ref = 0 
n_req = 153155 
total_req = 166493 

Dual Bus Interface Util: 
issued_total_row = 283702 
issued_total_col = 166493 
Row_Bus_Util =  0.036156 
CoL_Bus_Util = 0.021218 
Either_Row_CoL_Bus_Util = 0.052228 
Issued_on_Two_Bus_Simul_Util = 0.005146 
issued_two_Eff = 0.098538 
queue_avg = 4.752022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.75202
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7846617 n_nop=7431715 n_act=143937 n_pre=143921 n_ref_event=0 n_req=156176 n_rd=139734 n_rd_L2_A=0 n_write=0 n_wr_bk=29707 bw_util=0.08638
n_activity=2892625 dram_eff=0.2343
bk0: 8915a 6696217i bk1: 8664a 6717583i bk2: 9224a 6663754i bk3: 8704a 6717522i bk4: 8709a 6726222i bk5: 8433a 6753952i bk6: 8722a 6706725i bk7: 8635a 6743017i bk8: 8478a 6740996i bk9: 8573a 6727964i bk10: 8956a 6687523i bk11: 8646a 6724911i bk12: 8796a 6713441i bk13: 8669a 6724600i bk14: 8683a 6716440i bk15: 8927a 6676149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078373
Row_Buffer_Locality_read = 0.072552
Row_Buffer_Locality_write = 0.127843
Bank_Level_Parallism = 7.288255
Bank_Level_Parallism_Col = 2.234238
Bank_Level_Parallism_Ready = 1.215386
write_to_read_ratio_blp_rw_average = 0.163994
GrpLevelPara = 1.876313 

BW Util details:
bwutil = 0.086377 
total_CMD = 7846617 
util_bw = 677764 
Wasted_Col = 1492745 
Wasted_Row = 361239 
Idle = 5314869 

BW Util Bottlenecks: 
RCDc_limit = 2185412 
RCDWRc_limit = 131306 
WTRc_limit = 590613 
RTWc_limit = 482263 
CCDLc_limit = 136343 
rwq = 0 
CCDLc_limit_alone = 96031 
WTRc_limit_alone = 569380 
RTWc_limit_alone = 463184 

Commands details: 
total_CMD = 7846617 
n_nop = 7431715 
Read = 139734 
Write = 0 
L2_Alloc = 0 
L2_WB = 29707 
n_act = 143937 
n_pre = 143921 
n_ref = 0 
n_req = 156176 
total_req = 169441 

Dual Bus Interface Util: 
issued_total_row = 287858 
issued_total_col = 169441 
Row_Bus_Util =  0.036686 
CoL_Bus_Util = 0.021594 
Either_Row_CoL_Bus_Util = 0.052877 
Issued_on_Two_Bus_Simul_Util = 0.005403 
issued_two_Eff = 0.102186 
queue_avg = 6.218650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.21865
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7846617 n_nop=7437275 n_act=141531 n_pre=141515 n_ref_event=0 n_req=152891 n_rd=136530 n_rd_L2_A=0 n_write=0 n_wr_bk=29538 bw_util=0.08466
n_activity=2877481 dram_eff=0.2309
bk0: 8846a 6753063i bk1: 8557a 6800569i bk2: 8571a 6796748i bk3: 8291a 6830086i bk4: 8318a 6831564i bk5: 8187a 6837618i bk6: 8452a 6801424i bk7: 8743a 6770124i bk8: 8343a 6804353i bk9: 8352a 6809881i bk10: 8508a 6795865i bk11: 8791a 6745401i bk12: 8465a 6777960i bk13: 8593a 6772950i bk14: 8663a 6767769i bk15: 8850a 6738627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074301
Row_Buffer_Locality_read = 0.068989
Row_Buffer_Locality_write = 0.118636
Bank_Level_Parallism = 6.861467
Bank_Level_Parallism_Col = 2.205301
Bank_Level_Parallism_Ready = 1.211780
write_to_read_ratio_blp_rw_average = 0.162572
GrpLevelPara = 1.853158 

BW Util details:
bwutil = 0.084657 
total_CMD = 7846617 
util_bw = 664272 
Wasted_Col = 1484610 
Wasted_Row = 362851 
Idle = 5334884 

BW Util Bottlenecks: 
RCDc_limit = 2158358 
RCDWRc_limit = 132699 
WTRc_limit = 584586 
RTWc_limit = 464648 
CCDLc_limit = 132005 
rwq = 0 
CCDLc_limit_alone = 92991 
WTRc_limit_alone = 563864 
RTWc_limit_alone = 446356 

Commands details: 
total_CMD = 7846617 
n_nop = 7437275 
Read = 136530 
Write = 0 
L2_Alloc = 0 
L2_WB = 29538 
n_act = 141531 
n_pre = 141515 
n_ref = 0 
n_req = 152891 
total_req = 166068 

Dual Bus Interface Util: 
issued_total_row = 283046 
issued_total_col = 166068 
Row_Bus_Util =  0.036072 
CoL_Bus_Util = 0.021164 
Either_Row_CoL_Bus_Util = 0.052168 
Issued_on_Two_Bus_Simul_Util = 0.005069 
issued_two_Eff = 0.097161 
queue_avg = 4.896310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.89631
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7846617 n_nop=7430153 n_act=144209 n_pre=144193 n_ref_event=0 n_req=157111 n_rd=140515 n_rd_L2_A=0 n_write=0 n_wr_bk=29806 bw_util=0.08683
n_activity=2879433 dram_eff=0.2366
bk0: 8521a 6732911i bk1: 8607a 6735410i bk2: 8937a 6683496i bk3: 8674a 6735958i bk4: 8766a 6721113i bk5: 9359a 6642924i bk6: 9178a 6671920i bk7: 9188a 6677360i bk8: 8395a 6769673i bk9: 8330a 6791312i bk10: 8817a 6705440i bk11: 8324a 6772142i bk12: 8664a 6720929i bk13: 8854a 6690818i bk14: 9058a 6669488i bk15: 8843a 6685194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.082120
Row_Buffer_Locality_read = 0.076255
Row_Buffer_Locality_write = 0.131779
Bank_Level_Parallism = 7.334317
Bank_Level_Parallism_Col = 2.265011
Bank_Level_Parallism_Ready = 1.218938
write_to_read_ratio_blp_rw_average = 0.167449
GrpLevelPara = 1.892354 

BW Util details:
bwutil = 0.086825 
total_CMD = 7846617 
util_bw = 681284 
Wasted_Col = 1485710 
Wasted_Row = 352766 
Idle = 5326857 

BW Util Bottlenecks: 
RCDc_limit = 2182028 
RCDWRc_limit = 130715 
WTRc_limit = 599880 
RTWc_limit = 506166 
CCDLc_limit = 139474 
rwq = 0 
CCDLc_limit_alone = 97198 
WTRc_limit_alone = 578446 
RTWc_limit_alone = 485324 

Commands details: 
total_CMD = 7846617 
n_nop = 7430153 
Read = 140515 
Write = 0 
L2_Alloc = 0 
L2_WB = 29806 
n_act = 144209 
n_pre = 144193 
n_ref = 0 
n_req = 157111 
total_req = 170321 

Dual Bus Interface Util: 
issued_total_row = 288402 
issued_total_col = 170321 
Row_Bus_Util =  0.036755 
CoL_Bus_Util = 0.021706 
Either_Row_CoL_Bus_Util = 0.053076 
Issued_on_Two_Bus_Simul_Util = 0.005386 
issued_two_Eff = 0.101471 
queue_avg = 6.462163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.46216

========= L2 cache stats =========
L2_cache_bank[0]: Access = 373010, Miss = 73876, Miss_rate = 0.198, Pending_hits = 403, Reservation_fails = 1660
L2_cache_bank[1]: Access = 374170, Miss = 73284, Miss_rate = 0.196, Pending_hits = 397, Reservation_fails = 558
L2_cache_bank[2]: Access = 413075, Miss = 75994, Miss_rate = 0.184, Pending_hits = 629, Reservation_fails = 1782
L2_cache_bank[3]: Access = 370875, Miss = 84760, Miss_rate = 0.229, Pending_hits = 875, Reservation_fails = 1531
L2_cache_bank[4]: Access = 370954, Miss = 72747, Miss_rate = 0.196, Pending_hits = 402, Reservation_fails = 2379
L2_cache_bank[5]: Access = 353225, Miss = 73568, Miss_rate = 0.208, Pending_hits = 398, Reservation_fails = 596
L2_cache_bank[6]: Access = 369393, Miss = 72290, Miss_rate = 0.196, Pending_hits = 389, Reservation_fails = 2054
L2_cache_bank[7]: Access = 358507, Miss = 73072, Miss_rate = 0.204, Pending_hits = 394, Reservation_fails = 1202
L2_cache_bank[8]: Access = 522052, Miss = 70861, Miss_rate = 0.136, Pending_hits = 378, Reservation_fails = 1206
L2_cache_bank[9]: Access = 353729, Miss = 68565, Miss_rate = 0.194, Pending_hits = 364, Reservation_fails = 1912
L2_cache_bank[10]: Access = 367715, Miss = 67682, Miss_rate = 0.184, Pending_hits = 322, Reservation_fails = 194
L2_cache_bank[11]: Access = 350911, Miss = 69804, Miss_rate = 0.199, Pending_hits = 343, Reservation_fails = 798
L2_cache_bank[12]: Access = 343346, Miss = 71082, Miss_rate = 0.207, Pending_hits = 392, Reservation_fails = 1134
L2_cache_bank[13]: Access = 358091, Miss = 72242, Miss_rate = 0.202, Pending_hits = 410, Reservation_fails = 1876
L2_cache_bank[14]: Access = 355853, Miss = 72860, Miss_rate = 0.205, Pending_hits = 390, Reservation_fails = 317
L2_cache_bank[15]: Access = 348529, Miss = 72819, Miss_rate = 0.209, Pending_hits = 336, Reservation_fails = 1036
L2_cache_bank[16]: Access = 359437, Miss = 71507, Miss_rate = 0.199, Pending_hits = 383, Reservation_fails = 1776
L2_cache_bank[17]: Access = 348230, Miss = 72169, Miss_rate = 0.207, Pending_hits = 365, Reservation_fails = 872
L2_cache_bank[18]: Access = 356289, Miss = 74116, Miss_rate = 0.208, Pending_hits = 400, Reservation_fails = 1438
L2_cache_bank[19]: Access = 353193, Miss = 72883, Miss_rate = 0.206, Pending_hits = 417, Reservation_fails = 319
L2_cache_bank[20]: Access = 361513, Miss = 71795, Miss_rate = 0.199, Pending_hits = 424, Reservation_fails = 2412
L2_cache_bank[21]: Access = 338394, Miss = 71992, Miss_rate = 0.213, Pending_hits = 411, Reservation_fails = 1348
L2_cache_bank[22]: Access = 355621, Miss = 73965, Miss_rate = 0.208, Pending_hits = 416, Reservation_fails = 2456
L2_cache_bank[23]: Access = 370417, Miss = 73807, Miss_rate = 0.199, Pending_hits = 447, Reservation_fails = 1199
L2_total_cache_accesses = 8826529
L2_total_cache_misses = 1747740
L2_total_cache_miss_rate = 0.1980
L2_total_cache_pending_hits = 10085
L2_total_cache_reservation_fails = 32055
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6944549
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10085
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1176765
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 483902
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10085
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 124155
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21772
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 65301
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8615301
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 211228
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 367
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31663
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=8826529
icnt_total_pkts_simt_to_mem=8826529
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8826529
Req_Network_cycles = 3059752
Req_Network_injected_packets_per_cycle =       2.8847 
Req_Network_conflicts_per_cycle =       2.3534
Req_Network_conflicts_per_cycle_util =       5.0761
Req_Bank_Level_Parallism =       6.2220
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.9009
Req_Network_out_buffer_full_per_cycle =       0.0476
Req_Network_out_buffer_avg_util =       4.5857

Reply_Network_injected_packets_num = 8826529
Reply_Network_cycles = 3059752
Reply_Network_injected_packets_per_cycle =        2.8847
Reply_Network_conflicts_per_cycle =        1.6221
Reply_Network_conflicts_per_cycle_util =       3.4923
Reply_Bank_Level_Parallism =       6.2108
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3237
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0962
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 38 min, 36 sec (9516 sec)
gpgpu_simulation_rate = 5211 (inst/sec)
gpgpu_simulation_rate = 321 (cycle/sec)
gpgpu_silicon_slowdown = 4252336x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c75433c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b90046c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (615,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 11: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 11 
gpu_sim_cycle = 10835
gpu_sim_insn = 3620728
gpu_ipc =     334.1696
gpu_tot_sim_cycle = 3070587
gpu_tot_sim_insn = 53209517
gpu_tot_ipc =      17.3288
gpu_tot_issued_cta = 2728
gpu_occupancy = 85.6942% 
gpu_tot_occupancy = 66.6721% 
max_total_param_size = 0
gpu_stall_dramfull = 1020838
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.0883
partiton_level_parallism_total  =       2.8890
partiton_level_parallism_util =       8.6653
partiton_level_parallism_util_total  =       6.4746
L2_BW  =     178.5780 GB/Sec
L2_BW_total  =     126.1901 GB/Sec
gpu_total_sim_rate=5554

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 565647, Miss = 327195, Miss_rate = 0.578, Pending_hits = 4511, Reservation_fails = 92168
	L1D_cache_core[1]: Access = 506510, Miss = 276789, Miss_rate = 0.546, Pending_hits = 3371, Reservation_fails = 79539
	L1D_cache_core[2]: Access = 536170, Miss = 305204, Miss_rate = 0.569, Pending_hits = 3970, Reservation_fails = 91542
	L1D_cache_core[3]: Access = 409738, Miss = 243834, Miss_rate = 0.595, Pending_hits = 3137, Reservation_fails = 79110
	L1D_cache_core[4]: Access = 429735, Miss = 269504, Miss_rate = 0.627, Pending_hits = 3472, Reservation_fails = 87839
	L1D_cache_core[5]: Access = 311388, Miss = 210259, Miss_rate = 0.675, Pending_hits = 2717, Reservation_fails = 77944
	L1D_cache_core[6]: Access = 368851, Miss = 228960, Miss_rate = 0.621, Pending_hits = 2948, Reservation_fails = 74439
	L1D_cache_core[7]: Access = 426409, Miss = 268125, Miss_rate = 0.629, Pending_hits = 3912, Reservation_fails = 89762
	L1D_cache_core[8]: Access = 424994, Miss = 264070, Miss_rate = 0.621, Pending_hits = 3697, Reservation_fails = 89979
	L1D_cache_core[9]: Access = 327059, Miss = 211694, Miss_rate = 0.647, Pending_hits = 2749, Reservation_fails = 61979
	L1D_cache_core[10]: Access = 336973, Miss = 221887, Miss_rate = 0.658, Pending_hits = 3038, Reservation_fails = 78020
	L1D_cache_core[11]: Access = 401688, Miss = 248169, Miss_rate = 0.618, Pending_hits = 3121, Reservation_fails = 82990
	L1D_cache_core[12]: Access = 325697, Miss = 218117, Miss_rate = 0.670, Pending_hits = 3037, Reservation_fails = 81778
	L1D_cache_core[13]: Access = 313597, Miss = 210243, Miss_rate = 0.670, Pending_hits = 2820, Reservation_fails = 68830
	L1D_cache_core[14]: Access = 371769, Miss = 227746, Miss_rate = 0.613, Pending_hits = 3168, Reservation_fails = 69952
	L1D_cache_core[15]: Access = 493608, Miss = 310755, Miss_rate = 0.630, Pending_hits = 4488, Reservation_fails = 101101
	L1D_cache_core[16]: Access = 371828, Miss = 231640, Miss_rate = 0.623, Pending_hits = 2879, Reservation_fails = 84154
	L1D_cache_core[17]: Access = 356219, Miss = 220228, Miss_rate = 0.618, Pending_hits = 3028, Reservation_fails = 76611
	L1D_cache_core[18]: Access = 383727, Miss = 239092, Miss_rate = 0.623, Pending_hits = 3042, Reservation_fails = 73648
	L1D_cache_core[19]: Access = 437046, Miss = 262014, Miss_rate = 0.600, Pending_hits = 3417, Reservation_fails = 72762
	L1D_cache_core[20]: Access = 378231, Miss = 236445, Miss_rate = 0.625, Pending_hits = 3088, Reservation_fails = 80629
	L1D_cache_core[21]: Access = 431309, Miss = 264311, Miss_rate = 0.613, Pending_hits = 3734, Reservation_fails = 82952
	L1D_cache_core[22]: Access = 383887, Miss = 234717, Miss_rate = 0.611, Pending_hits = 2997, Reservation_fails = 75995
	L1D_cache_core[23]: Access = 322166, Miss = 214298, Miss_rate = 0.665, Pending_hits = 2707, Reservation_fails = 76911
	L1D_cache_core[24]: Access = 374971, Miss = 229948, Miss_rate = 0.613, Pending_hits = 2756, Reservation_fails = 75908
	L1D_cache_core[25]: Access = 435201, Miss = 274449, Miss_rate = 0.631, Pending_hits = 3680, Reservation_fails = 86239
	L1D_cache_core[26]: Access = 362999, Miss = 221568, Miss_rate = 0.610, Pending_hits = 2963, Reservation_fails = 74173
	L1D_cache_core[27]: Access = 536364, Miss = 291297, Miss_rate = 0.543, Pending_hits = 3850, Reservation_fails = 83138
	L1D_cache_core[28]: Access = 423493, Miss = 229452, Miss_rate = 0.542, Pending_hits = 2689, Reservation_fails = 67445
	L1D_cache_core[29]: Access = 502277, Miss = 270164, Miss_rate = 0.538, Pending_hits = 3370, Reservation_fails = 74597
	L1D_total_cache_accesses = 12249551
	L1D_total_cache_misses = 7462174
	L1D_total_cache_miss_rate = 0.6092
	L1D_total_cache_pending_hits = 98356
	L1D_total_cache_reservation_fails = 2392134
	L1D_cache_data_port_util = 0.112
	L1D_cache_fill_port_util = 0.172
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4666313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 98356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6631532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2343632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 617529
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 98356
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22708
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 108387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 104726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12013730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 235821

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2775
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 940851
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1400006
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 71
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 48431
ctas_completed 2728, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13769, 19231, 19291, 20629, 19416, 16724, 20358, 17661, 7750, 6074, 6126, 5989, 6739, 7457, 6350, 8413, 9000, 10948, 11023, 8509, 12684, 9795, 11197, 9296, 13269, 9459, 8004, 9943, 9115, 11225, 12305, 8915, 
gpgpu_n_tot_thrd_icount = 258163904
gpgpu_n_tot_w_icount = 8067622
gpgpu_n_stall_shd_mem = 5431923
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8635005
gpgpu_n_mem_write_global = 235821
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14083588
gpgpu_n_store_insn = 853978
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2130950
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4364532
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1067391
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1117226	W0_Idle:23628170	W0_Scoreboard:135371862	W1:2914400	W2:1182416	W3:671114	W4:460842	W5:315621	W6:235980	W7:182261	W8:153021	W9:130678	W10:111245	W11:103525	W12:93470	W13:86807	W14:82437	W15:71634	W16:66065	W17:64452	W18:58775	W19:54104	W20:50981	W21:51973	W22:50432	W23:47715	W24:47068	W25:49616	W26:46131	W27:43191	W28:43083	W29:44851	W30:45541	W31:48461	W32:459732
single_issue_nums: WS0:1933775	WS1:2102966	WS2:2038949	WS3:1991932	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57992488 {8:7249061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9432840 {40:235821,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 55437760 {40:1385944,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 289962440 {40:7249061,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1886568 {8:235821,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 55437760 {40:1385944,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 2687 
max_icnt2sh_latency = 144 
averagemflatency = 409 
avg_icnt2mem_latency = 124 
avg_mrq_latency = 110 
avg_icnt2sh_latency = 4 
mrq_lat_table:763034 	13331 	27927 	60138 	114421 	144157 	195013 	259047 	236536 	66036 	3748 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4482479 	2939435 	1019619 	251567 	161327 	16324 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	849355 	152903 	80220 	65829 	4840054 	1101003 	753494 	648772 	201752 	149912 	27000 	532 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5343626 	2126976 	1069994 	287653 	38615 	3917 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17293 	4964 	2914 	341 	46 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        60        48        24        64        56        48        52        60        64        62        52        64        64 
dram[1]:        64        64        64        64        44        44        64        64        64        48        64        64        58        59        64        64 
dram[2]:        64        64        60        64        64        24        64        64        56        48        64        64        64        60        64        64 
dram[3]:        64        64        64        64        55        64        64        64        56        56        64        64        64        59        64        64 
dram[4]:        64        64        64        56        48        64        64        64        35        64        64        64        61        64        64        64 
dram[5]:        64        64        52        64        43        28        64        64        36        40        64        64        50        64        64        64 
dram[6]:        64        64        64        56        48        44        64        64        48        48        64        64        64        63        62        64 
dram[7]:        64        64        64        56        64        48        56        63        56        64        64        64        54        58        64        60 
dram[8]:        64        64        64        64        24        24        64        48        24        48        60        64        63        55        60        64 
dram[9]:        64        44        64        64        28        37        64        64        36        48        64        64        62        58        64        64 
dram[10]:        64        64        48        32        44        64        64        64        64        64        64        64        60        64        64        64 
dram[11]:        64        64        60        60        44        44        64        64        64        57        64        60        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     60336    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     82718    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     43255    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005     99450 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716     95623    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.100436  1.105428  1.094256  1.095629  1.104195  1.101771  1.091799  1.093662  1.084803  1.084058  1.100116  1.097664  1.112144  1.115173  1.106039  1.108989 
dram[1]:  1.111954  1.148313  1.133078  1.187197  1.099139  1.116303  1.085714  1.092497  1.088248  1.103311  1.107845  1.166018  1.113570  1.139934  1.122462  1.174859 
dram[2]:  1.092838  1.099851  1.097352  1.088380  1.087785  1.091770  1.084286  1.086971  1.087684  1.077844  1.098279  1.089700  1.114082  1.127487  1.095572  1.101119 
dram[3]:  1.087113  1.102798  1.099862  1.090982  1.087923  1.089901  1.084531  1.090919  1.085165  1.075061  1.081023  1.088535  1.108830  1.108460  1.098442  1.102868 
dram[4]:  1.090500  1.095281  1.084708  1.084114  1.078823  1.079539  1.082084  1.080316  1.072476  1.074723  1.079743  1.084298  1.101750  1.099612  1.090750  1.090352 
dram[5]:  1.089791  1.106717  1.086788  1.086201  1.081566  1.081175  1.073694  1.083323  1.076777  1.076161  1.085162  1.087344  1.094744  1.092770  1.087115  1.102085 
dram[6]:  1.105138  1.113269  1.077927  1.095324  1.086726  1.080202  1.086886  1.084748  1.085848  1.080926  1.087556  1.080885  1.107572  1.103395  1.107485  1.100342 
dram[7]:  1.100313  1.102299  1.095259  1.093348  1.082485  1.084532  1.092896  1.076334  1.071710  1.078374  1.090268  1.090724  1.108781  1.103983  1.114261  1.106717 
dram[8]:  1.095657  1.099738  1.088576  1.088375  1.081685  1.081159  1.074181  1.087385  1.075847  1.078501  1.092569  1.092227  1.098923  1.104494  1.103224  1.111355 
dram[9]:  1.113586  1.109916  1.104098  1.094963  1.088704  1.088869  1.096380  1.077009  1.091962  1.086312  1.094684  1.090940  1.105269  1.097464  1.096215  1.102252 
dram[10]:  1.111689  1.095088  1.097630  1.084556  1.079138  1.089332  1.079526  1.090798  1.076825  1.074168  1.089997  1.095416  1.093863  1.101570  1.102652  1.102161 
dram[11]:  1.101172  1.106268  1.099718  1.093677  1.090969  1.103774  1.109111  1.092770  1.075978  1.082880  1.099028  1.092556  1.119685  1.110770  1.121008  1.112462 
average row locality = 1883412/1718016 = 1.096272
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      8771      8844      8407      8597      9412      9204      9103      9041      8402      8282      8488      8395      9335      9145      9138      8956 
dram[1]:      9022     10248      9598     10852      9233      9768      8768      9669      8704      9805      9208     10568      9112     10225      9525     10801 
dram[2]:      8885      9238      8784      8558      8737      8929      8677      8679      8217      8437      9155      8793      8531      9130      8941      8980 
dram[3]:      8676      8785      8535      8539      8862      9052      8335      8508      8491      8276      8657      8862      9095      9369      8819      8861 
dram[4]:      8379      8600      8242      8020      8652      8211      8486      8310      8010      7877      8461      8310      9005      8136      8802      8277 
dram[5]:      8165      8582      8030      8078      8189      8022      8014      7906      7618      8201      8162      9010      8505      8676      8179      8505 
dram[6]:      8730      8737      8216      8722      8406      8520      8381      8657      8145      8284      8921      8858      8884      8824      8567      8808 
dram[7]:      8819      8933      8899      9108      8546      8817      8732      8393      8604      8664      8584      8610      8611      8324      9232      9138 
dram[8]:      8656      8600      8945      8857      8665      8606      8277      8382      8135      8166      8502      8774      8666      8984      8833      8964 
dram[9]:      9043      8792      9328      8812      8773      8497      8786      8699      8542      8637      9080      8770      8924      8797      8811      9055 
dram[10]:      8974      8685      8671      8399      8382      8251      8516      8807      8407      8416      8632      8915      8593      8721      8791      8978 
dram[11]:      8649      8735      9045      8778      8830      9423      9242      9252      8459      8394      8941      8448      8792      8982      9186      8971 
total dram reads = 1679936
bank skew: 10852/7618 = 1.42
chip skew: 155106/131842 = 1.18
number of total write accesses:
dram[0]:      1950      1931      1848      1836      1912      1975      1853      1899      1701      1741      1863      1840      2210      2244      2079      2127 
dram[1]:      1991      2012      1886      2087      1971      2013      1804      1898      1714      1739      1859      1954      2138      2312      2100      2224 
dram[2]:      2010      2006      1962      1771      1907      1936      1949      1944      1613      1706      1842      1901      2112      2230      2027      2166 
dram[3]:      1844      2020      1929      1828      1893      1915      1931      1902      1689      1641      1834      1758      2157      2201      2164      2149 
dram[4]:      1968      1934      1775      1864      1981      1895      1862      1827      1667      1669      1762      1777      2364      2237      2079      2089 
dram[5]:      1870      1921      1773      1771      1983      1777      1778      1744      1624      1701      1738      1848      2291      2145      1978      1964 
dram[6]:      1911      2058      1747      1827      1867      1987      1727      1868      1647      1673      1843      1756      2127      2201      2072      2102 
dram[7]:      1866      2020      1782      1799      2005      1994      1885      1855      1717      1694      1838      1815      2250      2169      2156      2140 
dram[8]:      1930      1938      1881      1815      2026      1928      1841      1932      1673      1737      1842      1808      2128      2182      2119      2133 
dram[9]:      1860      2018      1796      1905      1861      1835      1798      1819      1792      1739      1785      1853      2135      2196      2061      2138 
dram[10]:      1916      1933      1806      1795      1791      1912      1859      1810      1682      1654      1875      1925      2023      2142      2144      2093 
dram[11]:      1857      1922      2013      1845      1890      1945      1739      1911      1656      1672      1934      1977      2134      2088      2069      2101 
total dram writes = 369319
bank skew: 2364/1613 = 1.47
chip skew: 31702/29906 = 1.06
average mf latency per bank:
dram[0]:       1360      1324      1276      1199      1688      1636      2818      2569      1931      1939      1616      1636      1567      1458      1455      1309
dram[1]:       2166      3181      2155      3019      3143      4706      5412      8777      3132      4672      2561      4032      2426      3844      2827      3336
dram[2]:       1253      1321      1190      1350      1819      1799      2640      2503      1879      1787      1549      1614      1562      1610      1343      1386
dram[3]:       1239      1117      1116      1118      1652      1460      2662      2494      1612      1757      1430      1409      1493      1425      1182      1166
dram[4]:       1114      1097      1156      1096      5137      1528      2385      2652      1795      1578      1435      1383      1430      1478      1257      1227
dram[5]:       1132      1167      1149      1166      1614      1556      2769      2486      1727      1595      1433      1481      1580      1361      1236      1219
dram[6]:       1166      1152      1179      1157      1468      1606      2484      2390      1649      1743      1463      1480      1295      1377      1225      1194
dram[7]:       1193      1149      1126      1156      1374      1554      2278      2359      1661      1586      1434      1415      1372      1356      1212      1142
dram[8]:       1139      1189      1129      1192      1510      1563      2517      2166      1704      1666      1418      1578      1405      1341      1214      1228
dram[9]:       1405      1313      1445      1344      1962      1821      2728      2367      1919      1828      1804      1631      1545      1513      1383      1386
dram[10]:       1210      1155      1207      1160      1692      1609      2455      2176      1592      1585      1410      1343      1517      1383      1188      1196
dram[11]:       1396      1280      1273      1158      1960      1773      2574      2552      1775      1696      1477      1411      1566      1422      1323      1237
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6790      7150      7868      6678      7303      6787      8231      7327      7490
dram[3]:       7176      7475      8100      7558      7861      8745      7020      7194      7668      7339      7736      8077      7014      7284      6737      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       6658      7716      6804      7907      7004      7888      7245      7545      6680      8028      6881      7583      6409      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      7710      7290      7453      8330      7234      8037      7356      7955
dram[7]:       6672      7642      6343      7248      6582      7845      6286      6808      6213      7087      6825      8394      6660      7504      6162      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7500      7333      7338      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7874401 n_nop=7456229 n_act=144135 n_pre=144119 n_ref_event=0 n_req=158541 n_rd=141520 n_rd_L2_A=0 n_write=0 n_wr_bk=31009 bw_util=0.08764
n_activity=2871866 dram_eff=0.2403
bk0: 8771a 6750500i bk1: 8844a 6753734i bk2: 8407a 6793165i bk3: 8597a 6770672i bk4: 9412a 6673877i bk5: 9204a 6691284i bk6: 9103a 6709578i bk7: 9041a 6719950i bk8: 8402a 6794339i bk9: 8282a 6820014i bk10: 8488a 6784070i bk11: 8395a 6796742i bk12: 9335a 6679052i bk13: 9145a 6701916i bk14: 9138a 6707411i bk15: 8956a 6728407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090879
Row_Buffer_Locality_read = 0.086263
Row_Buffer_Locality_write = 0.129252
Bank_Level_Parallism = 7.336707
Bank_Level_Parallism_Col = 2.295949
Bank_Level_Parallism_Ready = 1.239329
write_to_read_ratio_blp_rw_average = 0.168210
GrpLevelPara = 1.906658 

BW Util details:
bwutil = 0.087640 
total_CMD = 7874401 
util_bw = 690116 
Wasted_Col = 1475454 
Wasted_Row = 349908 
Idle = 5358923 

BW Util Bottlenecks: 
RCDc_limit = 2168536 
RCDWRc_limit = 132622 
WTRc_limit = 613111 
RTWc_limit = 499642 
CCDLc_limit = 139341 
rwq = 0 
CCDLc_limit_alone = 97425 
WTRc_limit_alone = 591669 
RTWc_limit_alone = 479168 

Commands details: 
total_CMD = 7874401 
n_nop = 7456229 
Read = 141520 
Write = 0 
L2_Alloc = 0 
L2_WB = 31009 
n_act = 144135 
n_pre = 144119 
n_ref = 0 
n_req = 158541 
total_req = 172529 

Dual Bus Interface Util: 
issued_total_row = 288254 
issued_total_col = 172529 
Row_Bus_Util =  0.036606 
CoL_Bus_Util = 0.021910 
Either_Row_CoL_Bus_Util = 0.053105 
Issued_on_Two_Bus_Simul_Util = 0.005411 
issued_two_Eff = 0.101898 
queue_avg = 5.928390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.92839
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 3070605 -   mf: uid=22815466, sid4294967295:w4294967295, part=1, addr=0xc42a9900, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3070509), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7874401 n_nop=7430621 n_act=153551 n_pre=153536 n_ref_event=0 n_req=172807 n_rd=155106 n_rd_L2_A=0 n_write=0 n_wr_bk=31701 bw_util=0.09489
n_activity=2897136 dram_eff=0.2579
bk0: 9022a 6579201i bk1: 10248a 6435780i bk2: 9598a 6496223i bk3: 10852a 6375496i bk4: 9233a 6540926i bk5: 9768a 6504930i bk6: 8768a 6626555i bk7: 9669a 6481531i bk8: 8704a 6605213i bk9: 9805a 6469564i bk10: 9208a 6530564i bk11: 10568a 6397143i bk12: 9112a 6548281i bk13: 10225a 6416186i bk14: 9525a 6506392i bk15: 10801a 6354381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.111425
Row_Buffer_Locality_read = 0.104129
Row_Buffer_Locality_write = 0.175357
Bank_Level_Parallism = 8.827561
Bank_Level_Parallism_Col = 2.455655
Bank_Level_Parallism_Ready = 1.259352
write_to_read_ratio_blp_rw_average = 0.181334
GrpLevelPara = 2.011580 

BW Util details:
bwutil = 0.094893 
total_CMD = 7874401 
util_bw = 747228 
Wasted_Col = 1483052 
Wasted_Row = 321487 
Idle = 5322634 

BW Util Bottlenecks: 
RCDc_limit = 2257509 
RCDWRc_limit = 126463 
WTRc_limit = 627224 
RTWc_limit = 616123 
CCDLc_limit = 158595 
rwq = 0 
CCDLc_limit_alone = 108109 
WTRc_limit_alone = 604279 
RTWc_limit_alone = 588582 

Commands details: 
total_CMD = 7874401 
n_nop = 7430621 
Read = 155106 
Write = 0 
L2_Alloc = 0 
L2_WB = 31701 
n_act = 153551 
n_pre = 153536 
n_ref = 0 
n_req = 172807 
total_req = 186807 

Dual Bus Interface Util: 
issued_total_row = 307087 
issued_total_col = 186807 
Row_Bus_Util =  0.038998 
CoL_Bus_Util = 0.023723 
Either_Row_CoL_Bus_Util = 0.056357 
Issued_on_Two_Bus_Simul_Util = 0.006364 
issued_two_Eff = 0.112925 
queue_avg = 11.176411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.1764
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 3070599 -   mf: uid=22815464, sid4294967295:w4294967295, part=2, addr=0xc3fb4e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3070503), 
Ready @ 3070600 -   mf: uid=22815465, sid4294967295:w4294967295, part=2, addr=0xc401ae80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3070504), 
Ready @ 3070634 -   mf: uid=22815470, sid4294967295:w4294967295, part=2, addr=0xc404ae80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3070538), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7874401 n_nop=7455792 n_act=143927 n_pre=143911 n_ref_event=0 n_req=157621 n_rd=140671 n_rd_L2_A=0 n_write=0 n_wr_bk=31082 bw_util=0.08725
n_activity=2896020 dram_eff=0.2372
bk0: 8885a 6761840i bk1: 9238a 6718638i bk2: 8784a 6781898i bk3: 8558a 6797695i bk4: 8737a 6766345i bk5: 8929a 6745286i bk6: 8677a 6761392i bk7: 8679a 6787540i bk8: 8217a 6854675i bk9: 8437a 6810954i bk10: 9155a 6730013i bk11: 8793a 6767494i bk12: 8531a 6798779i bk13: 9130a 6725622i bk14: 8941a 6747430i bk15: 8980a 6733669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086886
Row_Buffer_Locality_read = 0.082547
Row_Buffer_Locality_write = 0.122891
Bank_Level_Parallism = 7.085186
Bank_Level_Parallism_Col = 2.246814
Bank_Level_Parallism_Ready = 1.226545
write_to_read_ratio_blp_rw_average = 0.166662
GrpLevelPara = 1.872614 

BW Util details:
bwutil = 0.087246 
total_CMD = 7874401 
util_bw = 687012 
Wasted_Col = 1499795 
Wasted_Row = 357832 
Idle = 5329762 

BW Util Bottlenecks: 
RCDc_limit = 2182162 
RCDWRc_limit = 134536 
WTRc_limit = 601150 
RTWc_limit = 486259 
CCDLc_limit = 138176 
rwq = 0 
CCDLc_limit_alone = 96835 
WTRc_limit_alone = 579511 
RTWc_limit_alone = 466557 

Commands details: 
total_CMD = 7874401 
n_nop = 7455792 
Read = 140671 
Write = 0 
L2_Alloc = 0 
L2_WB = 31082 
n_act = 143927 
n_pre = 143911 
n_ref = 0 
n_req = 157621 
total_req = 171753 

Dual Bus Interface Util: 
issued_total_row = 287838 
issued_total_col = 171753 
Row_Bus_Util =  0.036554 
CoL_Bus_Util = 0.021812 
Either_Row_CoL_Bus_Util = 0.053161 
Issued_on_Two_Bus_Simul_Util = 0.005204 
issued_two_Eff = 0.097900 
queue_avg = 5.793692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.79369
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 3070649 -   mf: uid=22815471, sid4294967295:w4294967295, part=3, addr=0xc40a0700, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3070553), 
Ready @ 3070669 -   mf: uid=22815472, sid4294967295:w4294967295, part=3, addr=0xc41bcb80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3070573), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7874401 n_nop=7458219 n_act=143374 n_pre=143358 n_ref_event=0 n_req=156683 n_rd=139722 n_rd_L2_A=0 n_write=0 n_wr_bk=30855 bw_util=0.08665
n_activity=2889675 dram_eff=0.2361
bk0: 8676a 6794196i bk1: 8785a 6791639i bk2: 8535a 6819060i bk3: 8539a 6812455i bk4: 8862a 6764604i bk5: 9052a 6756614i bk6: 8335a 6820633i bk7: 8508a 6809464i bk8: 8491a 6810459i bk9: 8276a 6831841i bk10: 8657a 6799568i bk11: 8862a 6760517i bk12: 9095a 6733411i bk13: 9369a 6718237i bk14: 8819a 6770936i bk15: 8861a 6764619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084942
Row_Buffer_Locality_read = 0.080381
Row_Buffer_Locality_write = 0.122516
Bank_Level_Parallism = 7.003398
Bank_Level_Parallism_Col = 2.247906
Bank_Level_Parallism_Ready = 1.228781
write_to_read_ratio_blp_rw_average = 0.165397
GrpLevelPara = 1.874355 

BW Util details:
bwutil = 0.086649 
total_CMD = 7874401 
util_bw = 682308 
Wasted_Col = 1493450 
Wasted_Row = 360012 
Idle = 5338631 

BW Util Bottlenecks: 
RCDc_limit = 2174178 
RCDWRc_limit = 134551 
WTRc_limit = 600562 
RTWc_limit = 479103 
CCDLc_limit = 136108 
rwq = 0 
CCDLc_limit_alone = 95535 
WTRc_limit_alone = 579481 
RTWc_limit_alone = 459611 

Commands details: 
total_CMD = 7874401 
n_nop = 7458219 
Read = 139722 
Write = 0 
L2_Alloc = 0 
L2_WB = 30855 
n_act = 143374 
n_pre = 143358 
n_ref = 0 
n_req = 156683 
total_req = 170577 

Dual Bus Interface Util: 
issued_total_row = 286732 
issued_total_col = 170577 
Row_Bus_Util =  0.036413 
CoL_Bus_Util = 0.021662 
Either_Row_CoL_Bus_Util = 0.052853 
Issued_on_Two_Bus_Simul_Util = 0.005223 
issued_two_Eff = 0.098820 
queue_avg = 5.098746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.09875
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7874401 n_nop=7467778 n_act=138788 n_pre=138773 n_ref_event=0 n_req=150683 n_rd=133778 n_rd_L2_A=0 n_write=0 n_wr_bk=30744 bw_util=0.08357
n_activity=2874650 dram_eff=0.2289
bk0: 8379a 6902137i bk1: 8600a 6884247i bk2: 8242a 6912474i bk3: 8020a 6954955i bk4: 8652a 6871802i bk5: 8211a 6922300i bk6: 8486a 6870826i bk7: 8310a 6891721i bk8: 8010a 6934292i bk9: 7877a 6939473i bk10: 8461a 6889895i bk11: 8310a 6922379i bk12: 9005a 6831356i bk13: 8136a 6926730i bk14: 8802a 6854612i bk15: 8277a 6904007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078941
Row_Buffer_Locality_read = 0.074646
Row_Buffer_Locality_write = 0.112925
Bank_Level_Parallism = 6.318110
Bank_Level_Parallism_Col = 2.191569
Bank_Level_Parallism_Ready = 1.222382
write_to_read_ratio_blp_rw_average = 0.162914
GrpLevelPara = 1.835112 

BW Util details:
bwutil = 0.083573 
total_CMD = 7874401 
util_bw = 658088 
Wasted_Col = 1480346 
Wasted_Row = 373881 
Idle = 5362086 

BW Util Bottlenecks: 
RCDc_limit = 2120800 
RCDWRc_limit = 137217 
WTRc_limit = 596286 
RTWc_limit = 443639 
CCDLc_limit = 128109 
rwq = 0 
CCDLc_limit_alone = 89409 
WTRc_limit_alone = 574925 
RTWc_limit_alone = 426300 

Commands details: 
total_CMD = 7874401 
n_nop = 7467778 
Read = 133778 
Write = 0 
L2_Alloc = 0 
L2_WB = 30744 
n_act = 138788 
n_pre = 138773 
n_ref = 0 
n_req = 150683 
total_req = 164522 

Dual Bus Interface Util: 
issued_total_row = 277561 
issued_total_col = 164522 
Row_Bus_Util =  0.035249 
CoL_Bus_Util = 0.020893 
Either_Row_CoL_Bus_Util = 0.051639 
Issued_on_Two_Bus_Simul_Util = 0.004503 
issued_two_Eff = 0.087206 
queue_avg = 3.575953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.57595
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 3070619 -   mf: uid=22815469, sid4294967295:w4294967295, part=5, addr=0xc421d980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3070523), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7874401 n_nop=7476267 n_act=136314 n_pre=136298 n_ref_event=0 n_req=148191 n_rd=131842 n_rd_L2_A=0 n_write=0 n_wr_bk=29906 bw_util=0.08216
n_activity=2887009 dram_eff=0.2241
bk0: 8165a 6909340i bk1: 8582a 6867256i bk2: 8030a 6939268i bk3: 8078a 6932383i bk4: 8189a 6933608i bk5: 8022a 6936798i bk6: 8014a 6930079i bk7: 7906a 6939415i bk8: 7618a 6966451i bk9: 8201a 6889615i bk10: 8162a 6914642i bk11: 9010a 6813978i bk12: 8505a 6871658i bk13: 8676a 6849980i bk14: 8179a 6909334i bk15: 8505a 6868751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.080147
Row_Buffer_Locality_read = 0.075879
Row_Buffer_Locality_write = 0.114564
Bank_Level_Parallism = 6.287414
Bank_Level_Parallism_Col = 2.152912
Bank_Level_Parallism_Ready = 1.213194
write_to_read_ratio_blp_rw_average = 0.161640
GrpLevelPara = 1.809484 

BW Util details:
bwutil = 0.082164 
total_CMD = 7874401 
util_bw = 646992 
Wasted_Col = 1481606 
Wasted_Row = 387449 
Idle = 5358354 

BW Util Bottlenecks: 
RCDc_limit = 2100240 
RCDWRc_limit = 133308 
WTRc_limit = 556020 
RTWc_limit = 429911 
CCDLc_limit = 126458 
rwq = 0 
CCDLc_limit_alone = 89420 
WTRc_limit_alone = 536347 
RTWc_limit_alone = 412546 

Commands details: 
total_CMD = 7874401 
n_nop = 7476267 
Read = 131842 
Write = 0 
L2_Alloc = 0 
L2_WB = 29906 
n_act = 136314 
n_pre = 136298 
n_ref = 0 
n_req = 148191 
total_req = 161748 

Dual Bus Interface Util: 
issued_total_row = 272612 
issued_total_col = 161748 
Row_Bus_Util =  0.034620 
CoL_Bus_Util = 0.020541 
Either_Row_CoL_Bus_Util = 0.050561 
Issued_on_Two_Bus_Simul_Util = 0.004600 
issued_two_Eff = 0.090989 
queue_avg = 3.914382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91438
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7874401 n_nop=7463613 n_act=141328 n_pre=141312 n_ref_event=0 n_req=154453 n_rd=137660 n_rd_L2_A=0 n_write=0 n_wr_bk=30413 bw_util=0.08538
n_activity=2893026 dram_eff=0.2324
bk0: 8730a 6791023i bk1: 8737a 6793531i bk2: 8216a 6857655i bk3: 8722a 6805293i bk4: 8406a 6839823i bk5: 8520a 6837248i bk6: 8381a 6820862i bk7: 8657a 6791941i bk8: 8145a 6847371i bk9: 8284a 6843085i bk10: 8921a 6770491i bk11: 8858a 6784736i bk12: 8884a 6789589i bk13: 8824a 6786727i bk14: 8567a 6812043i bk15: 8808a 6779224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084977
Row_Buffer_Locality_read = 0.080583
Row_Buffer_Locality_write = 0.121003
Bank_Level_Parallism = 6.875638
Bank_Level_Parallism_Col = 2.217886
Bank_Level_Parallism_Ready = 1.222811
write_to_read_ratio_blp_rw_average = 0.164280
GrpLevelPara = 1.856156 

BW Util details:
bwutil = 0.085377 
total_CMD = 7874401 
util_bw = 672292 
Wasted_Col = 1484447 
Wasted_Row = 368872 
Idle = 5348790 

BW Util Bottlenecks: 
RCDc_limit = 2148394 
RCDWRc_limit = 133970 
WTRc_limit = 587575 
RTWc_limit = 457879 
CCDLc_limit = 133051 
rwq = 0 
CCDLc_limit_alone = 94026 
WTRc_limit_alone = 566868 
RTWc_limit_alone = 439561 

Commands details: 
total_CMD = 7874401 
n_nop = 7463613 
Read = 137660 
Write = 0 
L2_Alloc = 0 
L2_WB = 30413 
n_act = 141328 
n_pre = 141312 
n_ref = 0 
n_req = 154453 
total_req = 168073 

Dual Bus Interface Util: 
issued_total_row = 282640 
issued_total_col = 168073 
Row_Bus_Util =  0.035894 
CoL_Bus_Util = 0.021344 
Either_Row_CoL_Bus_Util = 0.052168 
Issued_on_Two_Bus_Simul_Util = 0.005070 
issued_two_Eff = 0.097191 
queue_avg = 5.119458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.11946
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7874401 n_nop=7457414 n_act=143649 n_pre=143633 n_ref_event=0 n_req=157059 n_rd=140014 n_rd_L2_A=0 n_write=0 n_wr_bk=30985 bw_util=0.08686
n_activity=2900294 dram_eff=0.2358
bk0: 8819a 6768487i bk1: 8933a 6766651i bk2: 8899a 6776990i bk3: 9108a 6745895i bk4: 8546a 6826069i bk5: 8817a 6774118i bk6: 8732a 6765045i bk7: 8393a 6814953i bk8: 8604a 6783638i bk9: 8664a 6791280i bk10: 8584a 6816136i bk11: 8610a 6801769i bk12: 8611a 6815528i bk13: 8324a 6851857i bk14: 9232a 6740894i bk15: 9138a 6729179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085388
Row_Buffer_Locality_read = 0.081056
Row_Buffer_Locality_write = 0.120974
Bank_Level_Parallism = 7.005157
Bank_Level_Parallism_Col = 2.253264
Bank_Level_Parallism_Ready = 1.228467
write_to_read_ratio_blp_rw_average = 0.167310
GrpLevelPara = 1.879874 

BW Util details:
bwutil = 0.086863 
total_CMD = 7874401 
util_bw = 683996 
Wasted_Col = 1490835 
Wasted_Row = 359201 
Idle = 5340369 

BW Util Bottlenecks: 
RCDc_limit = 2173414 
RCDWRc_limit = 134994 
WTRc_limit = 604932 
RTWc_limit = 486434 
CCDLc_limit = 137154 
rwq = 0 
CCDLc_limit_alone = 96143 
WTRc_limit_alone = 583856 
RTWc_limit_alone = 466499 

Commands details: 
total_CMD = 7874401 
n_nop = 7457414 
Read = 140014 
Write = 0 
L2_Alloc = 0 
L2_WB = 30985 
n_act = 143649 
n_pre = 143633 
n_ref = 0 
n_req = 157059 
total_req = 170999 

Dual Bus Interface Util: 
issued_total_row = 287282 
issued_total_col = 170999 
Row_Bus_Util =  0.036483 
CoL_Bus_Util = 0.021716 
Either_Row_CoL_Bus_Util = 0.052955 
Issued_on_Two_Bus_Simul_Util = 0.005244 
issued_two_Eff = 0.099029 
queue_avg = 4.908444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.90844
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7874401 n_nop=7461508 n_act=142207 n_pre=142191 n_ref_event=0 n_req=155152 n_rd=138012 n_rd_L2_A=0 n_write=0 n_wr_bk=30912 bw_util=0.08581
n_activity=2898467 dram_eff=0.2331
bk0: 8656a 6807894i bk1: 8600a 6812205i bk2: 8945a 6776872i bk3: 8857a 6792694i bk4: 8665a 6818734i bk5: 8606a 6815360i bk6: 8277a 6859235i bk7: 8382a 6827934i bk8: 8135a 6871668i bk9: 8166a 6874114i bk10: 8502a 6848104i bk11: 8774a 6808942i bk12: 8666a 6814007i bk13: 8984a 6775621i bk14: 8833a 6784635i bk15: 8964a 6771662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083441
Row_Buffer_Locality_read = 0.079290
Row_Buffer_Locality_write = 0.116861
Bank_Level_Parallism = 6.786523
Bank_Level_Parallism_Col = 2.217362
Bank_Level_Parallism_Ready = 1.222542
write_to_read_ratio_blp_rw_average = 0.166211
GrpLevelPara = 1.854874 

BW Util details:
bwutil = 0.085809 
total_CMD = 7874401 
util_bw = 675696 
Wasted_Col = 1497325 
Wasted_Row = 368564 
Idle = 5332816 

BW Util Bottlenecks: 
RCDc_limit = 2161319 
RCDWRc_limit = 138237 
WTRc_limit = 601143 
RTWc_limit = 471675 
CCDLc_limit = 135628 
rwq = 0 
CCDLc_limit_alone = 94820 
WTRc_limit_alone = 579479 
RTWc_limit_alone = 452531 

Commands details: 
total_CMD = 7874401 
n_nop = 7461508 
Read = 138012 
Write = 0 
L2_Alloc = 0 
L2_WB = 30912 
n_act = 142207 
n_pre = 142191 
n_ref = 0 
n_req = 155152 
total_req = 168924 

Dual Bus Interface Util: 
issued_total_row = 284398 
issued_total_col = 168924 
Row_Bus_Util =  0.036117 
CoL_Bus_Util = 0.021452 
Either_Row_CoL_Bus_Util = 0.052435 
Issued_on_Two_Bus_Simul_Util = 0.005134 
issued_two_Eff = 0.097916 
queue_avg = 4.775118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.77512
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7874401 n_nop=7456335 n_act=144300 n_pre=144284 n_ref_event=0 n_req=158185 n_rd=141346 n_rd_L2_A=0 n_write=0 n_wr_bk=30591 bw_util=0.08734
n_activity=2905465 dram_eff=0.2367
bk0: 9043a 6718259i bk1: 8792a 6738542i bk2: 9328a 6687167i bk3: 8812a 6737781i bk4: 8773a 6749663i bk5: 8497a 6777851i bk6: 8786a 6728039i bk7: 8699a 6765025i bk8: 8542a 6763414i bk9: 8637a 6751987i bk10: 9080a 6709705i bk11: 8770a 6747448i bk12: 8924a 6735249i bk13: 8797a 6745427i bk14: 8811a 6737993i bk15: 9055a 6698290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087783
Row_Buffer_Locality_read = 0.082832
Row_Buffer_Locality_write = 0.129343
Bank_Level_Parallism = 7.288229
Bank_Level_Parallism_Col = 2.256330
Bank_Level_Parallism_Ready = 1.223495
write_to_read_ratio_blp_rw_average = 0.167144
GrpLevelPara = 1.883679 

BW Util details:
bwutil = 0.087340 
total_CMD = 7874401 
util_bw = 687748 
Wasted_Col = 1495097 
Wasted_Row = 361508 
Idle = 5330048 

BW Util Bottlenecks: 
RCDc_limit = 2185700 
RCDWRc_limit = 132581 
WTRc_limit = 591957 
RTWc_limit = 488033 
CCDLc_limit = 137819 
rwq = 0 
CCDLc_limit_alone = 96892 
WTRc_limit_alone = 570627 
RTWc_limit_alone = 468436 

Commands details: 
total_CMD = 7874401 
n_nop = 7456335 
Read = 141346 
Write = 0 
L2_Alloc = 0 
L2_WB = 30591 
n_act = 144300 
n_pre = 144284 
n_ref = 0 
n_req = 158185 
total_req = 171937 

Dual Bus Interface Util: 
issued_total_row = 288584 
issued_total_col = 171937 
Row_Bus_Util =  0.036648 
CoL_Bus_Util = 0.021835 
Either_Row_CoL_Bus_Util = 0.053092 
Issued_on_Two_Bus_Simul_Util = 0.005392 
issued_two_Eff = 0.101551 
queue_avg = 6.239196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.2392
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 3070610 -   mf: uid=22815468, sid4294967295:w4294967295, part=10, addr=0xc3fb9280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3070514), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7874401 n_nop=7462004 n_act=141875 n_pre=141860 n_ref_event=0 n_req=154882 n_rd=138138 n_rd_L2_A=0 n_write=0 n_wr_bk=30357 bw_util=0.08559
n_activity=2890349 dram_eff=0.2332
bk0: 8974a 6775230i bk1: 8685a 6821433i bk2: 8671a 6821093i bk3: 8399a 6850905i bk4: 8382a 6853773i bk5: 8251a 6861347i bk6: 8516a 6822815i bk7: 8807a 6791906i bk8: 8407a 6827827i bk9: 8416a 6834415i bk10: 8632a 6818973i bk11: 8915a 6769530i bk12: 8593a 6798979i bk13: 8721a 6794420i bk14: 8791a 6789385i bk15: 8978a 6759124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083974
Row_Buffer_Locality_read = 0.079565
Row_Buffer_Locality_write = 0.120342
Bank_Level_Parallism = 6.862172
Bank_Level_Parallism_Col = 2.226908
Bank_Level_Parallism_Ready = 1.220316
write_to_read_ratio_blp_rw_average = 0.165752
GrpLevelPara = 1.861422 

BW Util details:
bwutil = 0.085591 
total_CMD = 7874401 
util_bw = 673980 
Wasted_Col = 1487332 
Wasted_Row = 363184 
Idle = 5349905 

BW Util Bottlenecks: 
RCDc_limit = 2158659 
RCDWRc_limit = 134063 
WTRc_limit = 586288 
RTWc_limit = 472100 
CCDLc_limit = 134002 
rwq = 0 
CCDLc_limit_alone = 94171 
WTRc_limit_alone = 565455 
RTWc_limit_alone = 453102 

Commands details: 
total_CMD = 7874401 
n_nop = 7462004 
Read = 138138 
Write = 0 
L2_Alloc = 0 
L2_WB = 30357 
n_act = 141875 
n_pre = 141860 
n_ref = 0 
n_req = 154882 
total_req = 168495 

Dual Bus Interface Util: 
issued_total_row = 283735 
issued_total_col = 168495 
Row_Bus_Util =  0.036033 
CoL_Bus_Util = 0.021398 
Either_Row_CoL_Bus_Util = 0.052372 
Issued_on_Two_Bus_Simul_Util = 0.005059 
issued_two_Eff = 0.096589 
queue_avg = 4.922680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.92268
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 3070609 -   mf: uid=22815467, sid4294967295:w4294967295, part=11, addr=0xc40a0f00, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3070513), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7874401 n_nop=7454723 n_act=144572 n_pre=144556 n_ref_event=0 n_req=159155 n_rd=142127 n_rd_L2_A=0 n_write=0 n_wr_bk=30753 bw_util=0.08782
n_activity=2892152 dram_eff=0.2391
bk0: 8649a 6753977i bk1: 8735a 6756269i bk2: 9045a 6706230i bk3: 8778a 6755538i bk4: 8830a 6742158i bk5: 9423a 6663219i bk6: 9242a 6693214i bk7: 9252a 6697802i bk8: 8459a 6790425i bk9: 8394a 6814110i bk10: 8941a 6728761i bk11: 8448a 6794539i bk12: 8792a 6740331i bk13: 8982a 6711499i bk14: 9186a 6690764i bk15: 8971a 6705522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091628
Row_Buffer_Locality_read = 0.086472
Row_Buffer_Locality_write = 0.134661
Bank_Level_Parallism = 7.340646
Bank_Level_Parallism_Col = 2.294292
Bank_Level_Parallism_Ready = 1.232131
write_to_read_ratio_blp_rw_average = 0.170869
GrpLevelPara = 1.901021 

BW Util details:
bwutil = 0.087819 
total_CMD = 7874401 
util_bw = 691520 
Wasted_Col = 1487890 
Wasted_Row = 352953 
Idle = 5342038 

BW Util Bottlenecks: 
RCDc_limit = 2182372 
RCDWRc_limit = 131702 
WTRc_limit = 600877 
RTWc_limit = 514079 
CCDLc_limit = 141461 
rwq = 0 
CCDLc_limit_alone = 98146 
WTRc_limit_alone = 579387 
RTWc_limit_alone = 492254 

Commands details: 
total_CMD = 7874401 
n_nop = 7454723 
Read = 142127 
Write = 0 
L2_Alloc = 0 
L2_WB = 30753 
n_act = 144572 
n_pre = 144556 
n_ref = 0 
n_req = 159155 
total_req = 172880 

Dual Bus Interface Util: 
issued_total_row = 289128 
issued_total_col = 172880 
Row_Bus_Util =  0.036717 
CoL_Bus_Util = 0.021955 
Either_Row_CoL_Bus_Util = 0.053296 
Issued_on_Two_Bus_Simul_Util = 0.005376 
issued_two_Eff = 0.100863 
queue_avg = 6.504802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.5048

========= L2 cache stats =========
L2_cache_bank[0]: Access = 374855, Miss = 75504, Miss_rate = 0.201, Pending_hits = 403, Reservation_fails = 1660
L2_cache_bank[1]: Access = 376015, Miss = 74908, Miss_rate = 0.199, Pending_hits = 397, Reservation_fails = 558
L2_cache_bank[2]: Access = 414920, Miss = 77614, Miss_rate = 0.187, Pending_hits = 629, Reservation_fails = 1782
L2_cache_bank[3]: Access = 372720, Miss = 86380, Miss_rate = 0.232, Pending_hits = 875, Reservation_fails = 1531
L2_cache_bank[4]: Access = 372799, Miss = 74371, Miss_rate = 0.199, Pending_hits = 402, Reservation_fails = 2379
L2_cache_bank[5]: Access = 355070, Miss = 75188, Miss_rate = 0.212, Pending_hits = 398, Reservation_fails = 596
L2_cache_bank[6]: Access = 371238, Miss = 73914, Miss_rate = 0.199, Pending_hits = 389, Reservation_fails = 2054
L2_cache_bank[7]: Access = 360352, Miss = 74696, Miss_rate = 0.207, Pending_hits = 394, Reservation_fails = 1202
L2_cache_bank[8]: Access = 523927, Miss = 72481, Miss_rate = 0.138, Pending_hits = 378, Reservation_fails = 1206
L2_cache_bank[9]: Access = 355574, Miss = 70185, Miss_rate = 0.197, Pending_hits = 364, Reservation_fails = 1912
L2_cache_bank[10]: Access = 369560, Miss = 69310, Miss_rate = 0.188, Pending_hits = 322, Reservation_fails = 194
L2_cache_bank[11]: Access = 352756, Miss = 71428, Miss_rate = 0.202, Pending_hits = 343, Reservation_fails = 798
L2_cache_bank[12]: Access = 345191, Miss = 72702, Miss_rate = 0.211, Pending_hits = 392, Reservation_fails = 1134
L2_cache_bank[13]: Access = 359936, Miss = 73862, Miss_rate = 0.205, Pending_hits = 410, Reservation_fails = 1876
L2_cache_bank[14]: Access = 357696, Miss = 74477, Miss_rate = 0.208, Pending_hits = 390, Reservation_fails = 317
L2_cache_bank[15]: Access = 350370, Miss = 74435, Miss_rate = 0.212, Pending_hits = 336, Reservation_fails = 1036
L2_cache_bank[16]: Access = 361282, Miss = 73135, Miss_rate = 0.202, Pending_hits = 383, Reservation_fails = 1776
L2_cache_bank[17]: Access = 350075, Miss = 73789, Miss_rate = 0.211, Pending_hits = 365, Reservation_fails = 872
L2_cache_bank[18]: Access = 358133, Miss = 75739, Miss_rate = 0.211, Pending_hits = 400, Reservation_fails = 1438
L2_cache_bank[19]: Access = 355033, Miss = 74507, Miss_rate = 0.210, Pending_hits = 417, Reservation_fails = 319
L2_cache_bank[20]: Access = 363357, Miss = 73415, Miss_rate = 0.202, Pending_hits = 424, Reservation_fails = 2412
L2_cache_bank[21]: Access = 340239, Miss = 73620, Miss_rate = 0.216, Pending_hits = 411, Reservation_fails = 1348
L2_cache_bank[22]: Access = 357466, Miss = 75593, Miss_rate = 0.211, Pending_hits = 416, Reservation_fails = 2456
L2_cache_bank[23]: Access = 372262, Miss = 75431, Miss_rate = 0.203, Pending_hits = 447, Reservation_fails = 1199
L2_total_cache_accesses = 8870826
L2_total_cache_misses = 1786684
L2_total_cache_miss_rate = 0.2014
L2_total_cache_pending_hits = 10085
L2_total_cache_reservation_fails = 32055
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6944984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10085
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1181582
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 498354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10085
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 129073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26691
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 80057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8635005
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 235821
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 367
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31663
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=8870826
icnt_total_pkts_simt_to_mem=8870826
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8870826
Req_Network_cycles = 3070587
Req_Network_injected_packets_per_cycle =       2.8890 
Req_Network_conflicts_per_cycle =       2.3513
Req_Network_conflicts_per_cycle_util =       5.0711
Req_Bank_Level_Parallism =       6.2308
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.8885
Req_Network_out_buffer_full_per_cycle =       0.0474
Req_Network_out_buffer_avg_util =       4.5701

Reply_Network_injected_packets_num = 8870826
Reply_Network_cycles = 3070587
Reply_Network_injected_packets_per_cycle =        2.8890
Reply_Network_conflicts_per_cycle =        1.6245
Reply_Network_conflicts_per_cycle_util =       3.4974
Reply_Bank_Level_Parallism =       6.2198
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3257
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0963
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 39 min, 40 sec (9580 sec)
gpgpu_simulation_rate = 5554 (inst/sec)
gpgpu_simulation_rate = 320 (cycle/sec)
gpgpu_silicon_slowdown = 4265625x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542dc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754560..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004a63 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (615,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 12: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 12 
gpu_sim_cycle = 1757246
gpu_sim_insn = 84758456
gpu_ipc =      48.2337
gpu_tot_sim_cycle = 4827833
gpu_tot_sim_insn = 137967973
gpu_tot_ipc =      28.5776
gpu_tot_issued_cta = 3343
gpu_occupancy = 69.7125% 
gpu_tot_occupancy = 68.3101% 
max_total_param_size = 0
gpu_stall_dramfull = 1681277
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.7225
partiton_level_parallism_total  =       4.6483
partiton_level_parallism_util =       8.8677
partiton_level_parallism_util_total  =       7.7372
L2_BW  =     337.3185 GB/Sec
L2_BW_total  =     203.0371 GB/Sec
gpu_total_sim_rate=7090

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1290560, Miss = 719680, Miss_rate = 0.558, Pending_hits = 11807, Reservation_fails = 300642
	L1D_cache_core[1]: Access = 1222660, Miss = 693717, Miss_rate = 0.567, Pending_hits = 12101, Reservation_fails = 375078
	L1D_cache_core[2]: Access = 1317179, Miss = 736011, Miss_rate = 0.559, Pending_hits = 12199, Reservation_fails = 313912
	L1D_cache_core[3]: Access = 1199000, Miss = 704742, Miss_rate = 0.588, Pending_hits = 11927, Reservation_fails = 388415
	L1D_cache_core[4]: Access = 1205325, Miss = 693264, Miss_rate = 0.575, Pending_hits = 11500, Reservation_fails = 309165
	L1D_cache_core[5]: Access = 1093320, Miss = 641173, Miss_rate = 0.586, Pending_hits = 10942, Reservation_fails = 332779
	L1D_cache_core[6]: Access = 1113639, Miss = 631507, Miss_rate = 0.567, Pending_hits = 10219, Reservation_fails = 310214
	L1D_cache_core[7]: Access = 1207211, Miss = 700744, Miss_rate = 0.580, Pending_hits = 12289, Reservation_fails = 295737
	L1D_cache_core[8]: Access = 1198377, Miss = 710774, Miss_rate = 0.593, Pending_hits = 12660, Reservation_fails = 351428
	L1D_cache_core[9]: Access = 1155562, Miss = 690389, Miss_rate = 0.597, Pending_hits = 12452, Reservation_fails = 345017
	L1D_cache_core[10]: Access = 1095271, Miss = 654480, Miss_rate = 0.598, Pending_hits = 11677, Reservation_fails = 334205
	L1D_cache_core[11]: Access = 1172415, Miss = 681825, Miss_rate = 0.582, Pending_hits = 11400, Reservation_fails = 348875
	L1D_cache_core[12]: Access = 1168428, Miss = 704565, Miss_rate = 0.603, Pending_hits = 12961, Reservation_fails = 345476
	L1D_cache_core[13]: Access = 1095646, Miss = 652137, Miss_rate = 0.595, Pending_hits = 11145, Reservation_fails = 304965
	L1D_cache_core[14]: Access = 1128605, Miss = 645094, Miss_rate = 0.572, Pending_hits = 11280, Reservation_fails = 305100
	L1D_cache_core[15]: Access = 1237862, Miss = 715326, Miss_rate = 0.578, Pending_hits = 12412, Reservation_fails = 326344
	L1D_cache_core[16]: Access = 1129134, Miss = 662463, Miss_rate = 0.587, Pending_hits = 11200, Reservation_fails = 317053
	L1D_cache_core[17]: Access = 1149509, Miss = 665754, Miss_rate = 0.579, Pending_hits = 11538, Reservation_fails = 325678
	L1D_cache_core[18]: Access = 1167222, Miss = 689478, Miss_rate = 0.591, Pending_hits = 11936, Reservation_fails = 351542
	L1D_cache_core[19]: Access = 1172498, Miss = 678180, Miss_rate = 0.578, Pending_hits = 11212, Reservation_fails = 313417
	L1D_cache_core[20]: Access = 1193465, Miss = 678337, Miss_rate = 0.568, Pending_hits = 11343, Reservation_fails = 315721
	L1D_cache_core[21]: Access = 1197202, Miss = 693468, Miss_rate = 0.579, Pending_hits = 12040, Reservation_fails = 332027
	L1D_cache_core[22]: Access = 1171656, Miss = 692821, Miss_rate = 0.591, Pending_hits = 12604, Reservation_fails = 372535
	L1D_cache_core[23]: Access = 1100633, Miss = 664583, Miss_rate = 0.604, Pending_hits = 11730, Reservation_fails = 351042
	L1D_cache_core[24]: Access = 1119050, Miss = 627091, Miss_rate = 0.560, Pending_hits = 10357, Reservation_fails = 291907
	L1D_cache_core[25]: Access = 1150396, Miss = 664443, Miss_rate = 0.578, Pending_hits = 11063, Reservation_fails = 289213
	L1D_cache_core[26]: Access = 1076922, Miss = 615081, Miss_rate = 0.571, Pending_hits = 10736, Reservation_fails = 314080
	L1D_cache_core[27]: Access = 1221761, Miss = 659583, Miss_rate = 0.540, Pending_hits = 10904, Reservation_fails = 303235
	L1D_cache_core[28]: Access = 1191978, Miss = 655262, Miss_rate = 0.550, Pending_hits = 10958, Reservation_fails = 294288
	L1D_cache_core[29]: Access = 1311806, Miss = 720775, Miss_rate = 0.549, Pending_hits = 11740, Reservation_fails = 322920
	L1D_total_cache_accesses = 35254292
	L1D_total_cache_misses = 20342747
	L1D_total_cache_miss_rate = 0.5770
	L1D_total_cache_pending_hits = 348332
	L1D_total_cache_reservation_fails = 9782010
	L1D_cache_data_port_util = 0.160
	L1D_cache_fill_port_util = 0.220
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14528767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 348332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18269344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9733493
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1761359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 348342
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 178174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 133870
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 34907802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 346490

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 13867
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3898078
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5821548
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 85
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 48432
ctas_completed 3343, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26539, 36549, 34921, 36424, 28513, 30547, 30484, 29131, 21104, 18202, 17970, 20133, 19502, 18920, 21798, 18987, 22620, 21660, 24117, 27335, 24929, 25974, 25146, 21942, 26655, 21981, 23249, 24892, 22790, 28012, 26683, 18720, 
gpgpu_n_tot_thrd_icount = 687204576
gpgpu_n_tot_w_icount = 21475143
gpgpu_n_stall_shd_mem = 14828140
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22094658
gpgpu_n_mem_write_global = 346490
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 38213925
gpgpu_n_store_insn = 974293
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3705350
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13022941
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1805199
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2895251	W0_Idle:30130081	W0_Scoreboard:310128397	W1:8177185	W2:2916018	W3:1633594	W4:1114480	W5:806403	W6:653702	W7:528687	W8:443243	W9:383206	W10:327697	W11:301558	W12:266816	W13:252631	W14:240623	W15:216705	W16:206021	W17:185656	W18:175816	W19:165081	W20:154159	W21:151602	W22:149646	W23:145524	W24:147216	W25:146687	W26:134510	W27:132103	W28:131794	W29:133365	W30:138875	W31:147103	W32:767437
single_issue_nums: WS0:5244313	WS1:5470549	WS2:5409555	WS3:5350726	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 160245544 {8:20030693,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13859600 {40:346490,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 82558600 {40:2063965,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 801227720 {40:20030693,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2771920 {8:346490,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 82558600 {40:2063965,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 2963 
max_icnt2sh_latency = 255 
averagemflatency = 372 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 77 
avg_icnt2sh_latency = 7 
mrq_lat_table:2325411 	40347 	83910 	179541 	316249 	310810 	335274 	405967 	375282 	111052 	7464 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11237074 	8610382 	1757255 	556889 	250056 	29414 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1325921 	255472 	113658 	85359 	14726980 	2616854 	1334139 	1133396 	564418 	237423 	46941 	587 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10997241 	5293016 	3431715 	1781120 	734476 	187543 	16037 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20812 	16962 	3855 	1083 	121 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        60        48        24        64        56        48        52        60        64        62        52        64        64 
dram[1]:        64        64        64        64        44        44        64        64        64        48        64        64        58        59        64        64 
dram[2]:        64        64        60        64        64        24        64        64        56        48        64        64        64        60        64        64 
dram[3]:        64        64        64        64        55        64        64        64        56        56        64        64        64        59        64        64 
dram[4]:        64        64        64        56        48        64        64        64        35        64        64        64        61        64        64        64 
dram[5]:        64        64        52        64        43        28        64        64        36        40        64        64        50        64        64        64 
dram[6]:        64        64        64        56        48        44        64        64        48        48        64        64        64        63        62        64 
dram[7]:        64        64        64        56        64        48        56        63        56        64        64        64        54        58        64        60 
dram[8]:        64        64        64        64        24        24        64        48        24        48        60        64        63        55        60        64 
dram[9]:        64        44        64        64        28        37        64        64        36        48        64        64        62        58        64        64 
dram[10]:        64        64        48        44        44        64        64        64        64        64        64        64        60        64        64        64 
dram[11]:        64        64        60        60        44        44        64        64        64        57        64        60        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.077143  1.080112  1.077125  1.075419  1.074830  1.077012  1.073577  1.075290  1.068058  1.069890  1.076590  1.072158  1.078834  1.079277  1.077942  1.081523 
dram[1]:  1.082966  1.096712  1.091643  1.118137  1.074796  1.082901  1.074245  1.076301  1.069323  1.076065  1.077902  1.104015  1.079752  1.093760  1.087498  1.111486 
dram[2]:  1.074613  1.076609  1.079152  1.071726  1.068221  1.071623  1.075692  1.071895  1.068889  1.064885  1.075670  1.070348  1.084449  1.085483  1.074386  1.076659 
dram[3]:  1.070736  1.078880  1.076102  1.072948  1.071514  1.069859  1.068427  1.074814  1.068296  1.065885  1.065271  1.068653  1.078539  1.078968  1.076329  1.076297 
dram[4]:  1.070086  1.075201  1.070801  1.070195  1.065182  1.066048  1.073479  1.068604  1.063399  1.065403  1.065269  1.069211  1.075627  1.074466  1.072494  1.073855 
dram[5]:  1.089424  1.078617  1.077405  1.073555  1.069189  1.066056  1.076708  1.078070  1.072210  1.065064  1.077327  1.069468  1.076903  1.070336  1.088283  1.078831 
dram[6]:  1.078674  1.082481  1.067029  1.072538  1.069073  1.063993  1.072008  1.071769  1.069454  1.067057  1.070732  1.068750  1.078967  1.076018  1.079620  1.076612 
dram[7]:  1.076512  1.078965  1.074852  1.075021  1.070090  1.069184  1.075265  1.068528  1.062652  1.067159  1.070695  1.072762  1.077160  1.076372  1.078521  1.079864 
dram[8]:  1.076779  1.077150  1.073171  1.074418  1.067595  1.066019  1.066878  1.072572  1.067060  1.069229  1.074563  1.073016  1.074410  1.074590  1.076710  1.082331 
dram[9]:  1.082467  1.079021  1.079127  1.077721  1.068424  1.069189  1.077095  1.066077  1.073397  1.066113  1.073782  1.072859  1.080194  1.074428  1.079578  1.074465 
dram[10]:  1.083200  1.076920  1.075955  1.067862  1.069007  1.069767  1.071559  1.073605  1.066701  1.065204  1.073685  1.071963  1.072596  1.074960  1.076705  1.077506 
dram[11]:  1.076867  1.079194  1.080066  1.076980  1.069272  1.075821  1.079121  1.075012  1.063524  1.070861  1.073329  1.071656  1.084971  1.077471  1.084455  1.082785 
average row locality = 4491408/4178183 = 1.074967
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     20888     20715     20683     20583     21642     21498     21194     20862     20627     20118     21178     20534     21645     21108     21515     21503 
dram[1]:     21039     22438     21125     22724     21257     21521     20996     21830     20664     21885     20941     22371     21135     21980     21964     23017 
dram[2]:     20810     21262     20978     20293     20648     21062     21201     20789     20299     20411     21121     20875     20987     21366     21373     21770 
dram[3]:     20781     21284     20389     20454     20859     20851     20406     20727     20876     20816     20716     20904     21089     21270     21575     21180 
dram[4]:     20702     20817     20046     20078     20556     20200     21434     20535     20289     20171     20337     20170     21170     20343     21221     20740 
dram[5]:     21792     20758     20559     20329     20675     20121     21148     20837     20674     20103     21062     21146     21520     20960     21487     20673 
dram[6]:     21073     21159     20033     20374     20637     20310     20836     20719     20120     20366     21025     20883     21008     21289     21042     21111 
dram[7]:     20934     21440     20407     20896     20390     20778     20780     20830     20388     20870     20343     20763     20534     20417     21235     21329 
dram[8]:     21144     20915     20713     20884     20618     20678     20398     20883     20105     20318     20566     20907     20856     21119     21147     21533 
dram[9]:     21204     21028     20997     20403     20929     20481     21196     20708     20506     20380     21151     20366     21298     21254     21607     21059 
dram[10]:     21223     21404     20371     20314     20679     20558     20877     20675     20650     20585     21067     20928     20950     20954     20966     21098 
dram[11]:     21156     21112     21076     21062     20691     21703     20983     21556     20627     20756     20558     20809     21024     21147     21572     21617 
total dram reads = 4017673
bank skew: 23017/20033 = 1.15
chip skew: 346887/328809 = 1.05
number of total write accesses:
dram[0]:      3989      3932      3660      3699      4023      4121      3997      3956      3824      3811      4022      3913      4266      4344      4153      4231 
dram[1]:      4064      3871      3780      4001      4106      3918      3754      3970      3862      3844      3888      4073      4173      4325      4216      4315 
dram[2]:      4015      3979      3762      3788      3997      4024      4155      3973      3585      3618      3827      4022      4272      4256      4048      4331 
dram[3]:      3804      4132      3775      3914      3908      4058      3952      3917      3592      3762      3933      3892      4151      4245      4369      4258 
dram[4]:      4041      3947      3806      3902      4006      3881      3947      3868      3682      3812      3850      3783      4363      4347      4096      4147 
dram[5]:      4052      3926      3705      3852      3833      3797      3854      3989      3661      3657      3758      3937      4328      4342      4152      4052 
dram[6]:      3947      3943      3724      3766      3889      3999      3889      3902      3592      3745      3915      3794      4178      4260      4185      4189 
dram[7]:      3882      4005      3681      3793      4014      3991      3902      4121      3821      3664      4012      4021      4260      4177      4160      4208 
dram[8]:      4022      3996      3723      3866      4228      4054      3962      4040      3703      3824      3848      3760      4143      4228      4075      4226 
dram[9]:      3860      3978      3658      3760      3917      3921      3984      3944      3815      3631      3917      3929      4112      4383      4236      4254 
dram[10]:      3953      4125      3591      3795      3805      4070      4020      3797      3789      3762      3981      3920      4059      4253      4211      4160 
dram[11]:      3969      3935      3962      3764      4018      4115      3765      3998      3873      3842      3820      3955      4293      4193      4241      4146 
total dram writes = 762594
bank skew: 4383/3585 = 1.22
chip skew: 64160/62895 = 1.02
average mf latency per bank:
dram[0]:       1313      1289      1288      1205      1631      1632      2705      2517      1905      1846      1566      1749      1519      1555      1490      1359
dram[1]:       1676      2135      1657      2063      2508      3197      4031      5432      2377      3056      2148      2829      1915      2590      3095      2275
dram[2]:       1243      1293      1230      1293      1966      1698      2535      2359      1877      1793      1662      1681      1501      1517      1318      1358
dram[3]:       1275      1205      1202      1217      1685      1595      2717      2705      1603      1775      1578      1487      1473      1423      1256      1286
dram[4]:       1176      1213      1174      1144      3216      1614      2304      2678      1896      1639      1527      1511      1432      1457      1371      1354
dram[5]:       1689      1272      1589      1205      2457      1699      4289      2580      2819      1724      2305      1607      1986      1409      1958      1355
dram[6]:       1181      1202      1207      1178      1551      1844      2660      2516      1684      1736      1643      1731      1398      1412      1366      1300
dram[7]:       1239      1235      1162      1209      1618      1770      2404      2367      1759      1648      1588      1592      1494      1400      1276      1270
dram[8]:       1197      1243      1164      1205      1549      1610      2607      2230      1788      1794      1584      1648      1426      1371      1281      1296
dram[9]:       1355      1275      1333      1274      1838      1739      2506      2356      1985      1951      1759      1795      1496      1436      1367      1385
dram[10]:       1321      1205      1296      1195      1790      1730      2789      2413      1814      1725      1693      1570      1550      1453      1435      1309
dram[11]:       1316      1291      1268      1206      1948      1879      2615      2637      1930      1738      1582      1476      1546      1465      1328      1289
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       6946      7716      6804      7907      7004      7888      7245      7545      6752      8028      6881      7583      6409      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12380802 n_nop=11369525 n_act=349392 n_pre=349376 n_ref_event=0 n_req=375929 n_rd=336293 n_rd_L2_A=0 n_write=0 n_wr_bk=63941 bw_util=0.1293
n_activity=6808826 dram_eff=0.2351
bk0: 20888a 10082202i bk1: 20715a 10112592i bk2: 20683a 10108440i bk3: 20583a 10132329i bk4: 21642a 9987558i bk5: 21498a 10003006i bk6: 21194a 10033145i bk7: 20862a 10094878i bk8: 20627a 10093663i bk9: 20118a 10191874i bk10: 21178a 10058848i bk11: 20534a 10129273i bk12: 21645a 9988134i bk13: 21108a 10041564i bk14: 21515a 10006628i bk15: 21503a 10007337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.070596
Row_Buffer_Locality_read = 0.067783
Row_Buffer_Locality_write = 0.094460
Bank_Level_Parallism = 6.043945
Bank_Level_Parallism_Col = 2.085280
Bank_Level_Parallism_Ready = 1.184471
write_to_read_ratio_blp_rw_average = 0.145933
GrpLevelPara = 1.776218 

BW Util details:
bwutil = 0.129308 
total_CMD = 12380802 
util_bw = 1600936 
Wasted_Col = 3804474 
Wasted_Row = 814710 
Idle = 6160682 

BW Util Bottlenecks: 
RCDc_limit = 5459943 
RCDWRc_limit = 335706 
WTRc_limit = 1397888 
RTWc_limit = 1037244 
CCDLc_limit = 301729 
rwq = 0 
CCDLc_limit_alone = 216960 
WTRc_limit_alone = 1352619 
RTWc_limit_alone = 997744 

Commands details: 
total_CMD = 12380802 
n_nop = 11369525 
Read = 336293 
Write = 0 
L2_Alloc = 0 
L2_WB = 63941 
n_act = 349392 
n_pre = 349376 
n_ref = 0 
n_req = 375929 
total_req = 400234 

Dual Bus Interface Util: 
issued_total_row = 698768 
issued_total_col = 400234 
Row_Bus_Util =  0.056440 
CoL_Bus_Util = 0.032327 
Either_Row_CoL_Bus_Util = 0.081681 
Issued_on_Two_Bus_Simul_Util = 0.007086 
issued_two_Eff = 0.086747 
queue_avg = 5.910580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.91058
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12380802 n_nop=11350693 n_act=355853 n_pre=355837 n_ref_event=0 n_req=386995 n_rd=346887 n_rd_L2_A=0 n_write=0 n_wr_bk=64160 bw_util=0.1328
n_activity=6836439 dram_eff=0.2405
bk0: 21039a 9927901i bk1: 22438a 9786806i bk2: 21125a 9915052i bk3: 22724a 9745679i bk4: 21257a 9891504i bk5: 21521a 9884501i bk6: 20996a 9970974i bk7: 21830a 9816518i bk8: 20664a 9960262i bk9: 21885a 9817131i bk10: 20941a 9910331i bk11: 22371a 9760466i bk12: 21135a 9900823i bk13: 21980a 9797411i bk14: 21964a 9826145i bk15: 23017a 9694808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.080471
Row_Buffer_Locality_read = 0.076518
Row_Buffer_Locality_write = 0.114665
Bank_Level_Parallism = 6.572507
Bank_Level_Parallism_Col = 2.141497
Bank_Level_Parallism_Ready = 1.193443
write_to_read_ratio_blp_rw_average = 0.151600
GrpLevelPara = 1.812157 

BW Util details:
bwutil = 0.132801 
total_CMD = 12380802 
util_bw = 1644188 
Wasted_Col = 3810564 
Wasted_Row = 799932 
Idle = 6126118 

BW Util Bottlenecks: 
RCDc_limit = 5518572 
RCDWRc_limit = 329513 
WTRc_limit = 1393088 
RTWc_limit = 1145812 
CCDLc_limit = 316253 
rwq = 0 
CCDLc_limit_alone = 224037 
WTRc_limit_alone = 1347060 
RTWc_limit_alone = 1099624 

Commands details: 
total_CMD = 12380802 
n_nop = 11350693 
Read = 346887 
Write = 0 
L2_Alloc = 0 
L2_WB = 64160 
n_act = 355853 
n_pre = 355837 
n_ref = 0 
n_req = 386995 
total_req = 411047 

Dual Bus Interface Util: 
issued_total_row = 711690 
issued_total_col = 411047 
Row_Bus_Util =  0.057483 
CoL_Bus_Util = 0.033200 
Either_Row_CoL_Bus_Util = 0.083202 
Issued_on_Two_Bus_Simul_Util = 0.007482 
issued_two_Eff = 0.089921 
queue_avg = 9.194783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.19478
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12380802 n_nop=11371309 n_act=348605 n_pre=348589 n_ref_event=0 n_req=374554 n_rd=335245 n_rd_L2_A=0 n_write=0 n_wr_bk=63652 bw_util=0.1289
n_activity=6839490 dram_eff=0.2333
bk0: 20810a 10111436i bk1: 21262a 10061361i bk2: 20978a 10098400i bk3: 20293a 10147502i bk4: 20648a 10096247i bk5: 21062a 10062692i bk6: 21201a 10030344i bk7: 20789a 10094691i bk8: 20299a 10170182i bk9: 20411a 10139183i bk10: 21121a 10069265i bk11: 20875a 10076853i bk12: 20987a 10066466i bk13: 21366a 10016109i bk14: 21373a 10035903i bk15: 21770a 9973523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.069282
Row_Buffer_Locality_read = 0.066590
Row_Buffer_Locality_write = 0.092244
Bank_Level_Parallism = 5.985060
Bank_Level_Parallism_Col = 2.064321
Bank_Level_Parallism_Ready = 1.177480
write_to_read_ratio_blp_rw_average = 0.145125
GrpLevelPara = 1.762326 

BW Util details:
bwutil = 0.128876 
total_CMD = 12380802 
util_bw = 1595588 
Wasted_Col = 3827584 
Wasted_Row = 827862 
Idle = 6129768 

BW Util Bottlenecks: 
RCDc_limit = 5468424 
RCDWRc_limit = 335217 
WTRc_limit = 1374983 
RTWc_limit = 1023708 
CCDLc_limit = 300135 
rwq = 0 
CCDLc_limit_alone = 215424 
WTRc_limit_alone = 1329424 
RTWc_limit_alone = 984556 

Commands details: 
total_CMD = 12380802 
n_nop = 11371309 
Read = 335245 
Write = 0 
L2_Alloc = 0 
L2_WB = 63652 
n_act = 348605 
n_pre = 348589 
n_ref = 0 
n_req = 374554 
total_req = 398897 

Dual Bus Interface Util: 
issued_total_row = 697194 
issued_total_col = 398897 
Row_Bus_Util =  0.056313 
CoL_Bus_Util = 0.032219 
Either_Row_CoL_Bus_Util = 0.081537 
Issued_on_Two_Bus_Simul_Util = 0.006995 
issued_two_Eff = 0.085784 
queue_avg = 6.089490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.08949
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12380802 n_nop=11372323 n_act=348410 n_pre=348394 n_ref_event=0 n_req=373712 n_rd=334177 n_rd_L2_A=0 n_write=0 n_wr_bk=63662 bw_util=0.1285
n_activity=6818111 dram_eff=0.2334
bk0: 20781a 10110301i bk1: 21284a 10074812i bk2: 20389a 10170392i bk3: 20454a 10139874i bk4: 20859a 10103871i bk5: 20851a 10100511i bk6: 20406a 10138718i bk7: 20727a 10124696i bk8: 20876a 10113050i bk9: 20816a 10118531i bk10: 20716a 10134976i bk11: 20904a 10103224i bk12: 21089a 10083398i bk13: 21270a 10063353i bk14: 21575a 10031037i bk15: 21180a 10063366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.067705
Row_Buffer_Locality_read = 0.065250
Row_Buffer_Locality_write = 0.088453
Bank_Level_Parallism = 5.929200
Bank_Level_Parallism_Col = 2.069782
Bank_Level_Parallism_Ready = 1.180813
write_to_read_ratio_blp_rw_average = 0.145154
GrpLevelPara = 1.765080 

BW Util details:
bwutil = 0.128534 
total_CMD = 12380802 
util_bw = 1591356 
Wasted_Col = 3818510 
Wasted_Row = 827158 
Idle = 6143778 

BW Util Bottlenecks: 
RCDc_limit = 5459772 
RCDWRc_limit = 338524 
WTRc_limit = 1385172 
RTWc_limit = 1022582 
CCDLc_limit = 298101 
rwq = 0 
CCDLc_limit_alone = 214349 
WTRc_limit_alone = 1340478 
RTWc_limit_alone = 983524 

Commands details: 
total_CMD = 12380802 
n_nop = 11372323 
Read = 334177 
Write = 0 
L2_Alloc = 0 
L2_WB = 63662 
n_act = 348410 
n_pre = 348394 
n_ref = 0 
n_req = 373712 
total_req = 397839 

Dual Bus Interface Util: 
issued_total_row = 696804 
issued_total_col = 397839 
Row_Bus_Util =  0.056281 
CoL_Bus_Util = 0.032134 
Either_Row_CoL_Bus_Util = 0.081455 
Issued_on_Two_Bus_Simul_Util = 0.006959 
issued_two_Eff = 0.085440 
queue_avg = 5.376353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.37635
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12380802 n_nop=11380430 n_act=344217 n_pre=344201 n_ref_event=0 n_req=368309 n_rd=328809 n_rd_L2_A=0 n_write=0 n_wr_bk=63478 bw_util=0.1267
n_activity=6817411 dram_eff=0.2302
bk0: 20702a 10212043i bk1: 20817a 10220649i bk2: 20046a 10278240i bk3: 20078a 10301188i bk4: 20556a 10231857i bk5: 20200a 10266635i bk6: 21434a 10113547i bk7: 20535a 10206877i bk8: 20289a 10245263i bk9: 20171a 10265039i bk10: 20337a 10241105i bk11: 20170a 10272733i bk12: 21170a 10152390i bk13: 20343a 10231150i bk14: 21221a 10156099i bk15: 20740a 10203931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065415
Row_Buffer_Locality_read = 0.062742
Row_Buffer_Locality_write = 0.087671
Bank_Level_Parallism = 5.625225
Bank_Level_Parallism_Col = 2.043751
Bank_Level_Parallism_Ready = 1.174656
write_to_read_ratio_blp_rw_average = 0.145341
GrpLevelPara = 1.747815 

BW Util details:
bwutil = 0.126740 
total_CMD = 12380802 
util_bw = 1569148 
Wasted_Col = 3819066 
Wasted_Row = 839114 
Idle = 6153474 

BW Util Bottlenecks: 
RCDc_limit = 5419524 
RCDWRc_limit = 340753 
WTRc_limit = 1375257 
RTWc_limit = 1003064 
CCDLc_limit = 291111 
rwq = 0 
CCDLc_limit_alone = 208911 
WTRc_limit_alone = 1330796 
RTWc_limit_alone = 965325 

Commands details: 
total_CMD = 12380802 
n_nop = 11380430 
Read = 328809 
Write = 0 
L2_Alloc = 0 
L2_WB = 63478 
n_act = 344217 
n_pre = 344201 
n_ref = 0 
n_req = 368309 
total_req = 392287 

Dual Bus Interface Util: 
issued_total_row = 688418 
issued_total_col = 392287 
Row_Bus_Util =  0.055604 
CoL_Bus_Util = 0.031685 
Either_Row_CoL_Bus_Util = 0.080800 
Issued_on_Two_Bus_Simul_Util = 0.006489 
issued_two_Eff = 0.080303 
queue_avg = 4.509739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50974
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12380802 n_nop=11378256 n_act=346577 n_pre=346561 n_ref_event=0 n_req=372756 n_rd=333844 n_rd_L2_A=0 n_write=0 n_wr_bk=62895 bw_util=0.1282
n_activity=6837261 dram_eff=0.2321
bk0: 21792a 9998168i bk1: 20758a 10142874i bk2: 20559a 10160557i bk3: 20329a 10178569i bk4: 20675a 10142256i bk5: 20121a 10200722i bk6: 21148a 10048461i bk7: 20837a 10102052i bk8: 20674a 10104287i bk9: 20103a 10205510i bk10: 21062a 10062824i bk11: 21146a 10053011i bk12: 21520a 10011976i bk13: 20960a 10087130i bk14: 21487a 10021298i bk15: 20673a 10140877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.070231
Row_Buffer_Locality_read = 0.067651
Row_Buffer_Locality_write = 0.092362
Bank_Level_Parallism = 5.931345
Bank_Level_Parallism_Col = 2.057685
Bank_Level_Parallism_Ready = 1.173709
write_to_read_ratio_blp_rw_average = 0.145565
GrpLevelPara = 1.758828 

BW Util details:
bwutil = 0.128179 
total_CMD = 12380802 
util_bw = 1586956 
Wasted_Col = 3812569 
Wasted_Row = 839444 
Idle = 6141833 

BW Util Bottlenecks: 
RCDc_limit = 5440199 
RCDWRc_limit = 333714 
WTRc_limit = 1335683 
RTWc_limit = 1016982 
CCDLc_limit = 299456 
rwq = 0 
CCDLc_limit_alone = 216343 
WTRc_limit_alone = 1292319 
RTWc_limit_alone = 977233 

Commands details: 
total_CMD = 12380802 
n_nop = 11378256 
Read = 333844 
Write = 0 
L2_Alloc = 0 
L2_WB = 62895 
n_act = 346577 
n_pre = 346561 
n_ref = 0 
n_req = 372756 
total_req = 396739 

Dual Bus Interface Util: 
issued_total_row = 693138 
issued_total_col = 396739 
Row_Bus_Util =  0.055985 
CoL_Bus_Util = 0.032045 
Either_Row_CoL_Bus_Util = 0.080976 
Issued_on_Two_Bus_Simul_Util = 0.007054 
issued_two_Eff = 0.087109 
queue_avg = 6.491982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.49198
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12380802 n_nop=11377765 n_act=345993 n_pre=345977 n_ref_event=0 n_req=371199 n_rd=331985 n_rd_L2_A=0 n_write=0 n_wr_bk=62917 bw_util=0.1276
n_activity=6824775 dram_eff=0.2315
bk0: 21073a 10112881i bk1: 21159a 10114912i bk2: 20033a 10214503i bk3: 20374a 10187476i bk4: 20637a 10155476i bk5: 20310a 10218103i bk6: 20836a 10125171i bk7: 20719a 10130679i bk8: 20120a 10207011i bk9: 20366a 10180495i bk10: 21025a 10105528i bk11: 20883a 10113381i bk12: 21008a 10117667i bk13: 21289a 10075413i bk14: 21042a 10110433i bk15: 21111a 10110857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.067904
Row_Buffer_Locality_read = 0.065292
Row_Buffer_Locality_write = 0.090019
Bank_Level_Parallism = 5.841900
Bank_Level_Parallism_Col = 2.051219
Bank_Level_Parallism_Ready = 1.174919
write_to_read_ratio_blp_rw_average = 0.144140
GrpLevelPara = 1.754550 

BW Util details:
bwutil = 0.127585 
total_CMD = 12380802 
util_bw = 1579608 
Wasted_Col = 3811373 
Wasted_Row = 834776 
Idle = 6155045 

BW Util Bottlenecks: 
RCDc_limit = 5435919 
RCDWRc_limit = 335702 
WTRc_limit = 1369397 
RTWc_limit = 994120 
CCDLc_limit = 293484 
rwq = 0 
CCDLc_limit_alone = 211885 
WTRc_limit_alone = 1325117 
RTWc_limit_alone = 956801 

Commands details: 
total_CMD = 12380802 
n_nop = 11377765 
Read = 331985 
Write = 0 
L2_Alloc = 0 
L2_WB = 62917 
n_act = 345993 
n_pre = 345977 
n_ref = 0 
n_req = 371199 
total_req = 394902 

Dual Bus Interface Util: 
issued_total_row = 691970 
issued_total_col = 394902 
Row_Bus_Util =  0.055891 
CoL_Bus_Util = 0.031896 
Either_Row_CoL_Bus_Util = 0.081016 
Issued_on_Two_Bus_Simul_Util = 0.006771 
issued_two_Eff = 0.083581 
queue_avg = 5.374604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.3746
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12380802 n_nop=11376212 n_act=346342 n_pre=346326 n_ref_event=0 n_req=371753 n_rd=332334 n_rd_L2_A=0 n_write=0 n_wr_bk=63712 bw_util=0.128
n_activity=6831363 dram_eff=0.2319
bk0: 20934a 10121607i bk1: 21440a 10081211i bk2: 20407a 10195212i bk3: 20896a 10138860i bk4: 20390a 10218929i bk5: 20778a 10146054i bk6: 20780a 10125994i bk7: 20830a 10135966i bk8: 20388a 10174735i bk9: 20870a 10129240i bk10: 20343a 10187781i bk11: 20763a 10132351i bk12: 20534a 10179072i bk13: 20417a 10210679i bk14: 21235a 10113507i bk15: 21329a 10076036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.068357
Row_Buffer_Locality_read = 0.065753
Row_Buffer_Locality_write = 0.090312
Bank_Level_Parallism = 5.825422
Bank_Level_Parallism_Col = 2.060450
Bank_Level_Parallism_Ready = 1.177739
write_to_read_ratio_blp_rw_average = 0.145365
GrpLevelPara = 1.759339 

BW Util details:
bwutil = 0.127955 
total_CMD = 12380802 
util_bw = 1584184 
Wasted_Col = 3811865 
Wasted_Row = 832393 
Idle = 6152360 

BW Util Bottlenecks: 
RCDc_limit = 5433725 
RCDWRc_limit = 337313 
WTRc_limit = 1380451 
RTWc_limit = 1014142 
CCDLc_limit = 296941 
rwq = 0 
CCDLc_limit_alone = 213490 
WTRc_limit_alone = 1335602 
RTWc_limit_alone = 975540 

Commands details: 
total_CMD = 12380802 
n_nop = 11376212 
Read = 332334 
Write = 0 
L2_Alloc = 0 
L2_WB = 63712 
n_act = 346342 
n_pre = 346326 
n_ref = 0 
n_req = 371753 
total_req = 396046 

Dual Bus Interface Util: 
issued_total_row = 692668 
issued_total_col = 396046 
Row_Bus_Util =  0.055947 
CoL_Bus_Util = 0.031989 
Either_Row_CoL_Bus_Util = 0.081141 
Issued_on_Two_Bus_Simul_Util = 0.006795 
issued_two_Eff = 0.083740 
queue_avg = 5.060666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.06067
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12380802 n_nop=11375157 n_act=347122 n_pre=347106 n_ref_event=0 n_req=372442 n_rd=332784 n_rd_L2_A=0 n_write=0 n_wr_bk=63698 bw_util=0.1281
n_activity=6840750 dram_eff=0.2318
bk0: 21144a 10104282i bk1: 20915a 10112935i bk2: 20713a 10156612i bk3: 20884a 10123311i bk4: 20618a 10164856i bk5: 20678a 10143785i bk6: 20398a 10186961i bk7: 20883a 10117516i bk8: 20105a 10200371i bk9: 20318a 10189829i bk10: 20566a 10166659i bk11: 20907a 10122746i bk12: 20856a 10128501i bk13: 21119a 10090745i bk14: 21147a 10092289i bk15: 21533a 10046912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.067986
Row_Buffer_Locality_read = 0.065430
Row_Buffer_Locality_write = 0.089440
Bank_Level_Parallism = 5.835631
Bank_Level_Parallism_Col = 2.052746
Bank_Level_Parallism_Ready = 1.177290
write_to_read_ratio_blp_rw_average = 0.145471
GrpLevelPara = 1.754630 

BW Util details:
bwutil = 0.128096 
total_CMD = 12380802 
util_bw = 1585928 
Wasted_Col = 3832227 
Wasted_Row = 836652 
Idle = 6125995 

BW Util Bottlenecks: 
RCDc_limit = 5452457 
RCDWRc_limit = 341084 
WTRc_limit = 1384950 
RTWc_limit = 1013247 
CCDLc_limit = 297700 
rwq = 0 
CCDLc_limit_alone = 213623 
WTRc_limit_alone = 1339349 
RTWc_limit_alone = 974771 

Commands details: 
total_CMD = 12380802 
n_nop = 11375157 
Read = 332784 
Write = 0 
L2_Alloc = 0 
L2_WB = 63698 
n_act = 347122 
n_pre = 347106 
n_ref = 0 
n_req = 372442 
total_req = 396482 

Dual Bus Interface Util: 
issued_total_row = 694228 
issued_total_col = 396482 
Row_Bus_Util =  0.056073 
CoL_Bus_Util = 0.032024 
Either_Row_CoL_Bus_Util = 0.081226 
Issued_on_Two_Bus_Simul_Util = 0.006871 
issued_two_Eff = 0.084588 
queue_avg = 5.343997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.344
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12380802 n_nop=11373366 n_act=347844 n_pre=347828 n_ref_event=0 n_req=373809 n_rd=334567 n_rd_L2_A=0 n_write=0 n_wr_bk=63299 bw_util=0.1285
n_activity=6831746 dram_eff=0.233
bk0: 21204a 10041057i bk1: 21028a 10058328i bk2: 20997a 10058654i bk3: 20403a 10123804i bk4: 20929a 10068630i bk5: 20481a 10125587i bk6: 21196a 10016935i bk7: 20708a 10106911i bk8: 20506a 10093703i bk9: 20380a 10138609i bk10: 21151a 10039649i bk11: 20366a 10128398i bk12: 21298a 10035364i bk13: 21254a 10028428i bk14: 21607a 9993738i bk15: 21059a 10041523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.069463
Row_Buffer_Locality_read = 0.066710
Row_Buffer_Locality_write = 0.092936
Bank_Level_Parallism = 6.022409
Bank_Level_Parallism_Col = 2.069348
Bank_Level_Parallism_Ready = 1.178509
write_to_read_ratio_blp_rw_average = 0.146279
GrpLevelPara = 1.766638 

BW Util details:
bwutil = 0.128543 
total_CMD = 12380802 
util_bw = 1591464 
Wasted_Col = 3815336 
Wasted_Row = 831302 
Idle = 6142700 

BW Util Bottlenecks: 
RCDc_limit = 5453080 
RCDWRc_limit = 335955 
WTRc_limit = 1364389 
RTWc_limit = 1030625 
CCDLc_limit = 298038 
rwq = 0 
CCDLc_limit_alone = 214164 
WTRc_limit_alone = 1319572 
RTWc_limit_alone = 991568 

Commands details: 
total_CMD = 12380802 
n_nop = 11373366 
Read = 334567 
Write = 0 
L2_Alloc = 0 
L2_WB = 63299 
n_act = 347844 
n_pre = 347828 
n_ref = 0 
n_req = 373809 
total_req = 397866 

Dual Bus Interface Util: 
issued_total_row = 695672 
issued_total_col = 397866 
Row_Bus_Util =  0.056190 
CoL_Bus_Util = 0.032136 
Either_Row_CoL_Bus_Util = 0.081371 
Issued_on_Two_Bus_Simul_Util = 0.006954 
issued_two_Eff = 0.085466 
queue_avg = 6.315043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.31504
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12380802 n_nop=11375051 n_act=347344 n_pre=347328 n_ref_event=0 n_req=372692 n_rd=333299 n_rd_L2_A=0 n_write=0 n_wr_bk=63291 bw_util=0.1281
n_activity=6828545 dram_eff=0.2323
bk0: 21223a 10055567i bk1: 21404a 10063905i bk2: 20371a 10153280i bk3: 20314a 10170982i bk4: 20679a 10139594i bk5: 20558a 10145564i bk6: 20877a 10093936i bk7: 20675a 10113755i bk8: 20650a 10113050i bk9: 20585a 10136993i bk10: 21067a 10059885i bk11: 20928a 10085729i bk12: 20950a 10074954i bk13: 20954a 10078247i bk14: 20966a 10073929i bk15: 21098a 10086253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.068013
Row_Buffer_Locality_read = 0.065416
Row_Buffer_Locality_write = 0.089991
Bank_Level_Parallism = 5.945480
Bank_Level_Parallism_Col = 2.060179
Bank_Level_Parallism_Ready = 1.175330
write_to_read_ratio_blp_rw_average = 0.145537
GrpLevelPara = 1.760955 

BW Util details:
bwutil = 0.128131 
total_CMD = 12380802 
util_bw = 1586360 
Wasted_Col = 3813762 
Wasted_Row = 826091 
Idle = 6154589 

BW Util Bottlenecks: 
RCDc_limit = 5448604 
RCDWRc_limit = 337860 
WTRc_limit = 1365682 
RTWc_limit = 1017616 
CCDLc_limit = 296468 
rwq = 0 
CCDLc_limit_alone = 213529 
WTRc_limit_alone = 1321375 
RTWc_limit_alone = 978984 

Commands details: 
total_CMD = 12380802 
n_nop = 11375051 
Read = 333299 
Write = 0 
L2_Alloc = 0 
L2_WB = 63291 
n_act = 347344 
n_pre = 347328 
n_ref = 0 
n_req = 372692 
total_req = 396590 

Dual Bus Interface Util: 
issued_total_row = 694672 
issued_total_col = 396590 
Row_Bus_Util =  0.056109 
CoL_Bus_Util = 0.032033 
Either_Row_CoL_Bus_Util = 0.081235 
Issued_on_Two_Bus_Simul_Util = 0.006907 
issued_two_Eff = 0.085022 
queue_avg = 5.799038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.79904
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12380802 n_nop=11365171 n_act=350491 n_pre=350475 n_ref_event=0 n_req=377258 n_rd=337449 n_rd_L2_A=0 n_write=0 n_wr_bk=63889 bw_util=0.1297
n_activity=6831269 dram_eff=0.235
bk0: 21156a 10047350i bk1: 21112a 10054130i bk2: 21076a 10060296i bk3: 21062a 10079199i bk4: 20691a 10104300i bk5: 21703a 9971516i bk6: 20983a 10056582i bk7: 21556a 10015027i bk8: 20627a 10105684i bk9: 20756a 10103024i bk10: 20558a 10117995i bk11: 20809a 10102337i bk12: 21024a 10065358i bk13: 21147a 10021621i bk14: 21572a 9991598i bk15: 21617a 9993367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.070951
Row_Buffer_Locality_read = 0.068010
Row_Buffer_Locality_write = 0.095883
Bank_Level_Parallism = 6.050129
Bank_Level_Parallism_Col = 2.085417
Bank_Level_Parallism_Ready = 1.181609
write_to_read_ratio_blp_rw_average = 0.147328
GrpLevelPara = 1.774350 

BW Util details:
bwutil = 0.129665 
total_CMD = 12380802 
util_bw = 1605352 
Wasted_Col = 3826348 
Wasted_Row = 812268 
Idle = 6136834 

BW Util Bottlenecks: 
RCDc_limit = 5484252 
RCDWRc_limit = 337413 
WTRc_limit = 1394163 
RTWc_limit = 1058824 
CCDLc_limit = 304110 
rwq = 0 
CCDLc_limit_alone = 216878 
WTRc_limit_alone = 1347887 
RTWc_limit_alone = 1017868 

Commands details: 
total_CMD = 12380802 
n_nop = 11365171 
Read = 337449 
Write = 0 
L2_Alloc = 0 
L2_WB = 63889 
n_act = 350491 
n_pre = 350475 
n_ref = 0 
n_req = 377258 
total_req = 401338 

Dual Bus Interface Util: 
issued_total_row = 700966 
issued_total_col = 401338 
Row_Bus_Util =  0.056617 
CoL_Bus_Util = 0.032416 
Either_Row_CoL_Bus_Util = 0.082033 
Issued_on_Two_Bus_Simul_Util = 0.007001 
issued_two_Eff = 0.085339 
queue_avg = 6.337774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.33777

========= L2 cache stats =========
L2_cache_bank[0]: Access = 940967, Miss = 174448, Miss_rate = 0.185, Pending_hits = 750, Reservation_fails = 4058
L2_cache_bank[1]: Access = 939241, Miss = 171993, Miss_rate = 0.183, Pending_hits = 741, Reservation_fails = 1473
L2_cache_bank[2]: Access = 1115951, Miss = 174189, Miss_rate = 0.156, Pending_hits = 973, Reservation_fails = 3131
L2_cache_bank[3]: Access = 933538, Miss = 182834, Miss_rate = 0.196, Pending_hits = 1198, Reservation_fails = 3360
L2_cache_bank[4]: Access = 934981, Miss = 172485, Miss_rate = 0.184, Pending_hits = 789, Reservation_fails = 4310
L2_cache_bank[5]: Access = 891698, Miss = 172896, Miss_rate = 0.194, Pending_hits = 767, Reservation_fails = 1622
L2_cache_bank[6]: Access = 917131, Miss = 171759, Miss_rate = 0.187, Pending_hits = 756, Reservation_fails = 3609
L2_cache_bank[7]: Access = 909941, Miss = 172554, Miss_rate = 0.190, Pending_hits = 751, Reservation_fails = 2882
L2_cache_bank[8]: Access = 1070088, Miss = 170823, Miss_rate = 0.160, Pending_hits = 753, Reservation_fails = 2886
L2_cache_bank[9]: Access = 910380, Miss = 168122, Miss_rate = 0.185, Pending_hits = 725, Reservation_fails = 3545
L2_cache_bank[10]: Access = 954490, Miss = 173993, Miss_rate = 0.182, Pending_hits = 858, Reservation_fails = 1992
L2_cache_bank[11]: Access = 913302, Miss = 170003, Miss_rate = 0.186, Pending_hits = 720, Reservation_fails = 2851
L2_cache_bank[12]: Access = 909158, Miss = 170854, Miss_rate = 0.188, Pending_hits = 739, Reservation_fails = 3285
L2_cache_bank[13]: Access = 940151, Miss = 171291, Miss_rate = 0.182, Pending_hits = 753, Reservation_fails = 4908
L2_cache_bank[14]: Access = 919499, Miss = 170089, Miss_rate = 0.185, Pending_hits = 744, Reservation_fails = 3402
L2_cache_bank[15]: Access = 901419, Miss = 172399, Miss_rate = 0.191, Pending_hits = 662, Reservation_fails = 3494
L2_cache_bank[16]: Access = 914858, Miss = 170631, Miss_rate = 0.187, Pending_hits = 761, Reservation_fails = 3418
L2_cache_bank[17]: Access = 878904, Miss = 172321, Miss_rate = 0.196, Pending_hits = 703, Reservation_fails = 1760
L2_cache_bank[18]: Access = 911539, Miss = 173968, Miss_rate = 0.191, Pending_hits = 770, Reservation_fails = 4009
L2_cache_bank[19]: Access = 910175, Miss = 170755, Miss_rate = 0.188, Pending_hits = 754, Reservation_fails = 2644
L2_cache_bank[20]: Access = 945364, Miss = 171860, Miss_rate = 0.182, Pending_hits = 809, Reservation_fails = 4243
L2_cache_bank[21]: Access = 901318, Miss = 171592, Miss_rate = 0.190, Pending_hits = 790, Reservation_fails = 2670
L2_cache_bank[22]: Access = 927269, Miss = 172764, Miss_rate = 0.186, Pending_hits = 736, Reservation_fails = 4553
L2_cache_bank[23]: Access = 949786, Miss = 174838, Miss_rate = 0.184, Pending_hits = 837, Reservation_fails = 2793
L2_total_cache_accesses = 22441148
L2_total_cache_misses = 4139461
L2_total_cache_miss_rate = 0.1845
L2_total_cache_pending_hits = 18839
L2_total_cache_reservation_fails = 76898
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18058146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18839
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2502292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 76898
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1515381
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18839
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224702
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30451
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 91337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22094658
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 346490
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1134
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 75712
L2_cache_data_port_util = 0.158
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=22441148
icnt_total_pkts_simt_to_mem=22441148
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22441148
Req_Network_cycles = 4827833
Req_Network_injected_packets_per_cycle =       4.6483 
Req_Network_conflicts_per_cycle =       2.9854
Req_Network_conflicts_per_cycle_util =       4.7941
Req_Bank_Level_Parallism =       7.4644
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.5143
Req_Network_out_buffer_full_per_cycle =       0.0492
Req_Network_out_buffer_avg_util =       4.3868

Reply_Network_injected_packets_num = 22441148
Reply_Network_cycles = 4827833
Reply_Network_injected_packets_per_cycle =        4.6483
Reply_Network_conflicts_per_cycle =        3.4273
Reply_Network_conflicts_per_cycle_util =       5.5039
Reply_Bank_Level_Parallism =       7.4646
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.1386
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1549
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 24 min, 17 sec (19457 sec)
gpgpu_simulation_rate = 7090 (inst/sec)
gpgpu_simulation_rate = 248 (cycle/sec)
gpgpu_silicon_slowdown = 5504032x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c75433c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b90046c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (470,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 13: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 13 
gpu_sim_cycle = 9443
gpu_sim_insn = 2767320
gpu_ipc =     293.0552
gpu_tot_sim_cycle = 4837276
gpu_tot_sim_insn = 140735293
gpu_tot_ipc =      29.0939
gpu_tot_issued_cta = 3813
gpu_occupancy = 86.5720% 
gpu_tot_occupancy = 68.3360% 
max_total_param_size = 0
gpu_stall_dramfull = 1681277
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.5867
partiton_level_parallism_total  =       4.6462
partiton_level_parallism_util =       9.1587
partiton_level_parallism_util_total  =       7.7390
L2_BW  =     156.6661 GB/Sec
L2_BW_total  =     202.9466 GB/Sec
gpu_total_sim_rate=7217

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1291840, Miss = 720721, Miss_rate = 0.558, Pending_hits = 11838, Reservation_fails = 301032
	L1D_cache_core[1]: Access = 1223860, Miss = 694693, Miss_rate = 0.568, Pending_hits = 12132, Reservation_fails = 375486
	L1D_cache_core[2]: Access = 1318538, Miss = 737116, Miss_rate = 0.559, Pending_hits = 12230, Reservation_fails = 314283
	L1D_cache_core[3]: Access = 1200280, Miss = 705783, Miss_rate = 0.588, Pending_hits = 11958, Reservation_fails = 388843
	L1D_cache_core[4]: Access = 1206605, Miss = 694305, Miss_rate = 0.575, Pending_hits = 11531, Reservation_fails = 309520
	L1D_cache_core[5]: Access = 1094600, Miss = 642214, Miss_rate = 0.587, Pending_hits = 10973, Reservation_fails = 333203
	L1D_cache_core[6]: Access = 1114919, Miss = 632548, Miss_rate = 0.567, Pending_hits = 10250, Reservation_fails = 310660
	L1D_cache_core[7]: Access = 1208491, Miss = 701785, Miss_rate = 0.581, Pending_hits = 12320, Reservation_fails = 296198
	L1D_cache_core[8]: Access = 1199657, Miss = 711815, Miss_rate = 0.593, Pending_hits = 12691, Reservation_fails = 351815
	L1D_cache_core[9]: Access = 1156842, Miss = 691430, Miss_rate = 0.598, Pending_hits = 12483, Reservation_fails = 345453
	L1D_cache_core[10]: Access = 1096551, Miss = 655520, Miss_rate = 0.598, Pending_hits = 11708, Reservation_fails = 334675
	L1D_cache_core[11]: Access = 1173695, Miss = 682866, Miss_rate = 0.582, Pending_hits = 11431, Reservation_fails = 349254
	L1D_cache_core[12]: Access = 1169708, Miss = 705606, Miss_rate = 0.603, Pending_hits = 12992, Reservation_fails = 345807
	L1D_cache_core[13]: Access = 1096846, Miss = 653113, Miss_rate = 0.595, Pending_hits = 11176, Reservation_fails = 305594
	L1D_cache_core[14]: Access = 1129725, Miss = 646005, Miss_rate = 0.572, Pending_hits = 11311, Reservation_fails = 305656
	L1D_cache_core[15]: Access = 1239142, Miss = 716367, Miss_rate = 0.578, Pending_hits = 12443, Reservation_fails = 326832
	L1D_cache_core[16]: Access = 1130494, Miss = 663569, Miss_rate = 0.587, Pending_hits = 11231, Reservation_fails = 317405
	L1D_cache_core[17]: Access = 1150709, Miss = 666730, Miss_rate = 0.579, Pending_hits = 11569, Reservation_fails = 326089
	L1D_cache_core[18]: Access = 1168422, Miss = 690454, Miss_rate = 0.591, Pending_hits = 11967, Reservation_fails = 351979
	L1D_cache_core[19]: Access = 1173698, Miss = 679156, Miss_rate = 0.579, Pending_hits = 11243, Reservation_fails = 313707
	L1D_cache_core[20]: Access = 1194665, Miss = 679313, Miss_rate = 0.569, Pending_hits = 11374, Reservation_fails = 316066
	L1D_cache_core[21]: Access = 1198482, Miss = 694509, Miss_rate = 0.579, Pending_hits = 12071, Reservation_fails = 332299
	L1D_cache_core[22]: Access = 1172936, Miss = 693862, Miss_rate = 0.592, Pending_hits = 12635, Reservation_fails = 372996
	L1D_cache_core[23]: Access = 1101753, Miss = 665494, Miss_rate = 0.604, Pending_hits = 11761, Reservation_fails = 351485
	L1D_cache_core[24]: Access = 1120330, Miss = 628132, Miss_rate = 0.561, Pending_hits = 10388, Reservation_fails = 292419
	L1D_cache_core[25]: Access = 1151596, Miss = 665419, Miss_rate = 0.578, Pending_hits = 11094, Reservation_fails = 289837
	L1D_cache_core[26]: Access = 1078202, Miss = 616122, Miss_rate = 0.571, Pending_hits = 10767, Reservation_fails = 314460
	L1D_cache_core[27]: Access = 1223041, Miss = 660624, Miss_rate = 0.540, Pending_hits = 10935, Reservation_fails = 303581
	L1D_cache_core[28]: Access = 1193338, Miss = 656368, Miss_rate = 0.550, Pending_hits = 10989, Reservation_fails = 294735
	L1D_cache_core[29]: Access = 1312926, Miss = 721686, Miss_rate = 0.550, Pending_hits = 11771, Reservation_fails = 323259
	L1D_total_cache_accesses = 35291891
	L1D_total_cache_misses = 20373325
	L1D_total_cache_miss_rate = 0.5773
	L1D_total_cache_pending_hits = 349262
	L1D_total_cache_reservation_fails = 9794628
	L1D_cache_data_port_util = 0.160
	L1D_cache_fill_port_util = 0.220
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14531567
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 349262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18273134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9745400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1772639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 349272
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37737
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 182403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 145149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 34926602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 365289

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 13867
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3909985
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5821548
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 85
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49143
ctas_completed 3813, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26639, 36649, 35021, 36524, 28613, 30647, 30584, 29231, 21204, 18302, 18070, 20233, 19602, 19020, 21898, 19087, 22720, 21760, 24217, 27435, 25029, 26074, 25246, 22042, 26755, 22081, 23349, 24992, 22890, 28112, 26783, 18820, 
gpgpu_n_tot_thrd_icount = 690212576
gpgpu_n_tot_w_icount = 21569143
gpgpu_n_stall_shd_mem = 14831899
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22109728
gpgpu_n_mem_write_global = 365289
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 38454560
gpgpu_n_store_insn = 1094608
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4186630
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13022941
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1808958
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2940688	W0_Idle:30165671	W0_Scoreboard:310470798	W1:8177185	W2:2916018	W3:1633594	W4:1114480	W5:806403	W6:653702	W7:528687	W8:443243	W9:383206	W10:327697	W11:301558	W12:266816	W13:252631	W14:240623	W15:216705	W16:206021	W17:185656	W18:175816	W19:165081	W20:154159	W21:151602	W22:149646	W23:145524	W24:147216	W25:146687	W26:134510	W27:132113	W28:131794	W29:133365	W30:138875	W31:147103	W32:861427
single_issue_nums: WS0:5267813	WS1:5494049	WS2:5433055	WS3:5374226	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 160366104 {8:20045763,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14611560 {40:365289,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 82558600 {40:2063965,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 801830520 {40:20045763,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2922312 {8:365289,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 82558600 {40:2063965,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 2963 
max_icnt2sh_latency = 255 
averagemflatency = 372 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 77 
avg_icnt2sh_latency = 7 
mrq_lat_table:2329797 	41101 	85120 	181248 	318986 	313152 	337992 	406837 	375688 	111053 	7464 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11249623 	8629049 	1759908 	556889 	250056 	29414 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1325921 	255472 	113658 	85359 	14752555 	2623743 	1335544 	1133396 	564418 	237423 	46941 	587 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11011346 	5298847 	3437406 	1786592 	737161 	187628 	16037 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20818 	16996 	3855 	1083 	121 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        48        60        64        64        52        52        60        64        62        64        64        64 
dram[1]:        64        64        64        64        44        44        64        64        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        55        64        64        64        56        56        64        64        64        59        64        64 
dram[4]:        64        64        64        64        48        64        64        64        52        64        64        64        61        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        62        64        64        60 
dram[8]:        64        64        64        64        64        48        64        60        64        48        64        64        63        60        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        59        64        64 
dram[10]:        64        64        64        64        48        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.080029  1.083038  1.080156  1.078422  1.079744  1.081845  1.079114  1.080967  1.071045  1.072874  1.079552  1.075162  1.081646  1.082108  1.080730  1.084362 
dram[1]:  1.085687  1.099480  1.094608  1.121047  1.079618  1.087656  1.080046  1.082030  1.072298  1.078761  1.080925  1.106761  1.082734  1.096617  1.090305  1.114131 
dram[2]:  1.077415  1.079441  1.082267  1.074989  1.073119  1.076500  1.081303  1.077698  1.071940  1.067801  1.078739  1.073389  1.087302  1.088372  1.077332  1.079459 
dram[3]:  1.073551  1.081727  1.079242  1.076041  1.076488  1.074628  1.074359  1.080613  1.071343  1.068796  1.068385  1.071553  1.081519  1.081856  1.079143  1.079158 
dram[4]:  1.073192  1.077996  1.073906  1.073154  1.070135  1.070931  1.079089  1.074528  1.066328  1.068325  1.068393  1.072347  1.078392  1.077507  1.075446  1.076834 
dram[5]:  1.092267  1.081500  1.080405  1.076571  1.074256  1.071273  1.082427  1.083906  1.075048  1.068116  1.080332  1.072445  1.079784  1.073220  1.091156  1.081776 
dram[6]:  1.081419  1.085503  1.070143  1.075514  1.074081  1.069191  1.077586  1.077268  1.072403  1.070060  1.073708  1.071740  1.081958  1.078909  1.082462  1.079495 
dram[7]:  1.079477  1.081728  1.077929  1.078019  1.075238  1.074094  1.080956  1.074067  1.065813  1.070049  1.073702  1.075714  1.080002  1.079345  1.081447  1.082772 
dram[8]:  1.079880  1.079901  1.076174  1.077331  1.072669  1.071030  1.072510  1.078316  1.070025  1.072265  1.077751  1.076003  1.077338  1.077393  1.079504  1.085173 
dram[9]:  1.085282  1.081888  1.082140  1.080714  1.073353  1.074365  1.082685  1.072010  1.076447  1.069206  1.076657  1.075876  1.083061  1.077261  1.082355  1.077525 
dram[10]:  1.086071  1.079656  1.079059  1.071025  1.074174  1.074908  1.077564  1.079648  1.069762  1.068330  1.076549  1.074865  1.075579  1.077848  1.079610  1.080402 
dram[11]:  1.079722  1.081927  1.082974  1.080022  1.074298  1.080634  1.084844  1.080243  1.066405  1.073672  1.076301  1.074606  1.088024  1.080403  1.087393  1.085570 
average row locality = 4508539/4180356 = 1.078506
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     20952     20779     20747     20647     21750     21606     21318     20986     20691     20183     21242     20598     21709     21172     21579     21567 
dram[1]:     21103     22502     21189     22788     21365     21629     21124     21958     20728     21949     21005     22435     21199     22044     22028     23081 
dram[2]:     20874     21326     21042     20357     20756     21170     21325     20917     20363     20475     21185     20939     21051     21430     21437     21834 
dram[3]:     20845     21348     20453     20518     20967     20959     20534     20851     20940     20880     20780     20968     21153     21334     21639     21244 
dram[4]:     20766     20881     20110     20142     20664     20308     21562     20663     20353     20235     20401     20234     21234     20407     21285     20804 
dram[5]:     21856     20822     20623     20393     20787     20233     21276     20965     20738     20167     21126     21210     21584     21024     21551     20737 
dram[6]:     21137     21223     20097     20438     20749     20422     20960     20839     20184     20430     21089     20947     21072     21353     21106     21175 
dram[7]:     20998     21504     20471     20960     20502     20890     20904     20954     20452     20934     20407     20827     20598     20481     21299     21393 
dram[8]:     21208     20979     20777     20948     20730     20790     20522     21011     20169     20382     20630     20971     20920     21183     21211     21597 
dram[9]:     21268     21092     21061     20467     21041     20593     21324     20836     20570     20444     21215     20430     21362     21318     21671     21123 
dram[10]:     21287     21468     20435     20378     20791     20670     21005     20803     20714     20649     21131     20992     21014     21018     21030     21162 
dram[11]:     21220     21176     21140     21126     20803     21815     21107     21676     20691     20820     20622     20873     21088     21211     21636     21681 
total dram reads = 4032558
bank skew: 23081/20097 = 1.15
chip skew: 348127/330049 = 1.05
number of total write accesses:
dram[0]:      4014      3962      3672      3716      4033      4134      4009      3973      3835      3833      4041      3936      4278      4352      4164      4241 
dram[1]:      4095      3886      3799      4023      4125      3923      3773      4003      3880      3860      3920      4086      4183      4338      4228      4325 
dram[2]:      4034      3988      3782      3816      4011      4037      4173      3997      3599      3636      3847      4039      4287      4274      4063      4339 
dram[3]:      3823      4148      3794      3935      3927      4073      3973      3940      3619      3776      3949      3904      4169      4262      4377      4273 
dram[4]:      4061      3971      3822      3916      4015      3902      3965      3892      3695      3832      3884      3810      4372      4364      4115      4156 
dram[5]:      4073      3943      3726      3878      3839      3814      3871      4003      3682      3678      3772      3968      4337      4349      4160      4065 
dram[6]:      3958      3967      3742      3782      3904      4009      3909      3916      3614      3769      3937      3811      4191      4281      4198      4200 
dram[7]:      3893      4017      3701      3812      4028      4003      3923      4131      3838      3695      4030      4039      4276      4188      4171      4224 
dram[8]:      4049      4012      3734      3880      4237      4066      3979      4054      3720      3851      3871      3767      4163      4247      4082      4236 
dram[9]:      3883      4005      3677      3770      3930      3936      4003      3974      3831      3644      3935      3945      4130      4402      4245      4268 
dram[10]:      3975      4140      3603      3820      3815      4083      4050      3826      3810      3779      3997      3937      4075      4264      4222      4168 
dram[11]:      3997      3952      3974      3781      4032      4132      3783      4008      3887      3861      3833      3974      4305      4204      4249      4158 
total dram writes = 765811
bank skew: 4402/3599 = 1.22
chip skew: 64447/63158 = 1.02
average mf latency per bank:
dram[0]:       1311      1286      1287      1203      1626      1627      2694      2506      1902      1842      1562      1745      1516      1553      1487      1357
dram[1]:       1672      2131      1654      2059      2498      3185      4010      5402      2372      3049      2142      2823      1911      2585      3089      2271
dram[2]:       1241      1292      1229      1291      1959      1693      2524      2348      1874      1790      1658      1677      1498      1514      1315      1356
dram[3]:       1273      1204      1200      1216      1679      1589      2704      2692      1600      1772      1574      1484      1470      1421      1255      1284
dram[4]:       1175      1211      1173      1143      3203      1608      2295      2665      1893      1636      1522      1507      1429      1454      1369      1352
dram[5]:       1686      1270      1586      1203      2448      1693      4267      2569      2812      1720      2300      1603      1983      1406      1954      1352
dram[6]:       1180      1200      1205      1177      1546      1838      2648      2505      1681      1732      1639      1727      1395      1409      1364      1298
dram[7]:       1238      1234      1161      1207      1612      1763      2393      2358      1756      1644      1584      1589      1491      1398      1274      1268
dram[8]:       1196      1242      1163      1204      1544      1605      2595      2220      1784      1791      1580      1645      1423      1368      1279      1294
dram[9]:       1353      1273      1331      1273      1831      1732      2495      2344      1981      1948      1755      1791      1493      1433      1365      1382
dram[10]:       1319      1203      1294      1193      1784      1724      2775      2401      1810      1722      1689      1567      1547      1451      1433      1307
dram[11]:       1314      1290      1267      1204      1940      1873      2603      2627      1927      1735      1579      1473      1543      1462      1326      1287
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       6946      7716      6804      7907      7004      7888      7245      7545      6752      8028      6881      7583      6409      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 4837277 -   mf: uid=63847823, sid4294967295:w4294967295, part=0, addr=0xc4266c00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4837181), 
Ready @ 4837309 -   mf: uid=63847830, sid4294967295:w4294967295, part=0, addr=0xc40e3c80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4837213), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12405016 n_nop=11391928 n_act=349564 n_pre=349548 n_ref_event=0 n_req=377340 n_rd=337526 n_rd_L2_A=0 n_write=0 n_wr_bk=64193 bw_util=0.1295
n_activity=6817841 dram_eff=0.2357
bk0: 20952a 10103100i bk1: 20779a 10132190i bk2: 20747a 10130626i bk3: 20647a 10153735i bk4: 21750a 10008775i bk5: 21606a 10024127i bk6: 21318a 10054328i bk7: 20986a 10116551i bk8: 20691a 10116168i bk9: 20183a 10212288i bk10: 21242a 10080515i bk11: 20598a 10150063i bk12: 21709a 10010314i bk13: 21172a 10063837i bk14: 21579a 10028585i bk15: 21567a 10029734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073615
Row_Buffer_Locality_read = 0.071100
Row_Buffer_Locality_write = 0.094941
Bank_Level_Parallism = 6.042999
Bank_Level_Parallism_Col = 2.089524
Bank_Level_Parallism_Ready = 1.185284
write_to_read_ratio_blp_rw_average = 0.146682
GrpLevelPara = 1.777732 

BW Util details:
bwutil = 0.129534 
total_CMD = 12405016 
util_bw = 1606876 
Wasted_Col = 3806591 
Wasted_Row = 815154 
Idle = 6176395 

BW Util Bottlenecks: 
RCDc_limit = 5460272 
RCDWRc_limit = 336528 
WTRc_limit = 1398698 
RTWc_limit = 1041934 
CCDLc_limit = 303087 
rwq = 0 
CCDLc_limit_alone = 217594 
WTRc_limit_alone = 1353393 
RTWc_limit_alone = 1001746 

Commands details: 
total_CMD = 12405016 
n_nop = 11391928 
Read = 337526 
Write = 0 
L2_Alloc = 0 
L2_WB = 64193 
n_act = 349564 
n_pre = 349548 
n_ref = 0 
n_req = 377340 
total_req = 401719 

Dual Bus Interface Util: 
issued_total_row = 699112 
issued_total_col = 401719 
Row_Bus_Util =  0.056357 
CoL_Bus_Util = 0.032384 
Either_Row_CoL_Bus_Util = 0.081668 
Issued_on_Two_Bus_Simul_Util = 0.007073 
issued_two_Eff = 0.086609 
queue_avg = 5.911345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.91135
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12405016 n_nop=11373024 n_act=356037 n_pre=356022 n_ref_event=0 n_req=388423 n_rd=348127 n_rd_L2_A=0 n_write=0 n_wr_bk=64445 bw_util=0.133
n_activity=6845374 dram_eff=0.2411
bk0: 21103a 9948497i bk1: 22502a 9807697i bk2: 21189a 9935471i bk3: 22788a 9767119i bk4: 21365a 9911882i bk5: 21629a 9906457i bk6: 21124a 9992274i bk7: 21958a 9835901i bk8: 20728a 9981631i bk9: 21949a 9838470i bk10: 21005a 9930275i bk11: 22435a 9782115i bk12: 21199a 9923399i bk13: 22044a 9819647i bk14: 22028a 9848682i bk15: 23081a 9717189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083376
Row_Buffer_Locality_read = 0.079709
Row_Buffer_Locality_write = 0.115049
Bank_Level_Parallism = 6.571313
Bank_Level_Parallism_Col = 2.145972
Bank_Level_Parallism_Ready = 1.194400
write_to_read_ratio_blp_rw_average = 0.152347
GrpLevelPara = 1.813744 

BW Util details:
bwutil = 0.133034 
total_CMD = 12405016 
util_bw = 1650288 
Wasted_Col = 3812557 
Wasted_Row = 800358 
Idle = 6141813 

BW Util Bottlenecks: 
RCDc_limit = 5518974 
RCDWRc_limit = 330316 
WTRc_limit = 1393745 
RTWc_limit = 1150352 
CCDLc_limit = 317380 
rwq = 0 
CCDLc_limit_alone = 224668 
WTRc_limit_alone = 1347693 
RTWc_limit_alone = 1103692 

Commands details: 
total_CMD = 12405016 
n_nop = 11373024 
Read = 348127 
Write = 0 
L2_Alloc = 0 
L2_WB = 64445 
n_act = 356037 
n_pre = 356022 
n_ref = 0 
n_req = 388423 
total_req = 412572 

Dual Bus Interface Util: 
issued_total_row = 712059 
issued_total_col = 412572 
Row_Bus_Util =  0.057401 
CoL_Bus_Util = 0.033258 
Either_Row_CoL_Bus_Util = 0.083192 
Issued_on_Two_Bus_Simul_Util = 0.007468 
issued_two_Eff = 0.089767 
queue_avg = 9.188964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.18896
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 4837308 -   mf: uid=63847829, sid4294967295:w4294967295, part=2, addr=0xc4238680, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4837212), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12405016 n_nop=11393683 n_act=348782 n_pre=348766 n_ref_event=0 n_req=375982 n_rd=336481 n_rd_L2_A=0 n_write=0 n_wr_bk=63922 bw_util=0.1291
n_activity=6848407 dram_eff=0.2339
bk0: 20874a 10131804i bk1: 21326a 10083220i bk2: 21042a 10118833i bk3: 20357a 10168942i bk4: 20756a 10116594i bk5: 21170a 10084185i bk6: 21325a 10051227i bk7: 20917a 10115752i bk8: 20363a 10192121i bk9: 20475a 10160114i bk10: 21185a 10089817i bk11: 20939a 10098355i bk12: 21051a 10087735i bk13: 21430a 10037742i bk14: 21437a 10058358i bk15: 21834a 9995402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072347
Row_Buffer_Locality_read = 0.069918
Row_Buffer_Locality_write = 0.093036
Bank_Level_Parallism = 5.984643
Bank_Level_Parallism_Col = 2.069059
Bank_Level_Parallism_Ready = 1.178456
write_to_read_ratio_blp_rw_average = 0.145893
GrpLevelPara = 1.764135 

BW Util details:
bwutil = 0.129110 
total_CMD = 12405016 
util_bw = 1601609 
Wasted_Col = 3829682 
Wasted_Row = 828360 
Idle = 6145365 

BW Util Bottlenecks: 
RCDc_limit = 5468852 
RCDWRc_limit = 335882 
WTRc_limit = 1375624 
RTWc_limit = 1029544 
CCDLc_limit = 301783 
rwq = 0 
CCDLc_limit_alone = 216143 
WTRc_limit_alone = 1330033 
RTWc_limit_alone = 989495 

Commands details: 
total_CMD = 12405016 
n_nop = 11393683 
Read = 336481 
Write = 0 
L2_Alloc = 0 
L2_WB = 63922 
n_act = 348782 
n_pre = 348766 
n_ref = 0 
n_req = 375982 
total_req = 400403 

Dual Bus Interface Util: 
issued_total_row = 697548 
issued_total_col = 400403 
Row_Bus_Util =  0.056231 
CoL_Bus_Util = 0.032278 
Either_Row_CoL_Bus_Util = 0.081526 
Issued_on_Two_Bus_Simul_Util = 0.006982 
issued_two_Eff = 0.085647 
queue_avg = 6.091093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.09109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12405016 n_nop=11394687 n_act=348584 n_pre=348569 n_ref_event=0 n_req=375137 n_rd=335413 n_rd_L2_A=0 n_write=0 n_wr_bk=63940 bw_util=0.1288
n_activity=6827229 dram_eff=0.234
bk0: 20845a 10131346i bk1: 21348a 10095963i bk2: 20453a 10191682i bk3: 20518a 10160028i bk4: 20967a 10125508i bk5: 20959a 10121427i bk6: 20534a 10159348i bk7: 20851a 10144711i bk8: 20940a 10133558i bk9: 20880a 10140154i bk10: 20780a 10156370i bk11: 20968a 10125567i bk12: 21153a 10104902i bk13: 21334a 10085310i bk14: 21639a 10053036i bk15: 21244a 10085891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.070779
Row_Buffer_Locality_read = 0.068602
Row_Buffer_Locality_write = 0.089165
Bank_Level_Parallism = 5.928572
Bank_Level_Parallism_Col = 2.074482
Bank_Level_Parallism_Ready = 1.182086
write_to_read_ratio_blp_rw_average = 0.145922
GrpLevelPara = 1.766670 

BW Util details:
bwutil = 0.128771 
total_CMD = 12405016 
util_bw = 1597412 
Wasted_Col = 3820679 
Wasted_Row = 827735 
Idle = 6159190 

BW Util Bottlenecks: 
RCDc_limit = 5460138 
RCDWRc_limit = 339330 
WTRc_limit = 1385888 
RTWc_limit = 1027723 
CCDLc_limit = 299349 
rwq = 0 
CCDLc_limit_alone = 215012 
WTRc_limit_alone = 1341160 
RTWc_limit_alone = 988114 

Commands details: 
total_CMD = 12405016 
n_nop = 11394687 
Read = 335413 
Write = 0 
L2_Alloc = 0 
L2_WB = 63940 
n_act = 348584 
n_pre = 348569 
n_ref = 0 
n_req = 375137 
total_req = 399353 

Dual Bus Interface Util: 
issued_total_row = 697153 
issued_total_col = 399353 
Row_Bus_Util =  0.056199 
CoL_Bus_Util = 0.032193 
Either_Row_CoL_Bus_Util = 0.081445 
Issued_on_Two_Bus_Simul_Util = 0.006947 
issued_two_Eff = 0.085296 
queue_avg = 5.378438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.37844
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12405016 n_nop=11402741 n_act=344412 n_pre=344397 n_ref_event=0 n_req=369751 n_rd=330049 n_rd_L2_A=0 n_write=0 n_wr_bk=63771 bw_util=0.127
n_activity=6826611 dram_eff=0.2308
bk0: 20766a 10233888i bk1: 20881a 10240507i bk2: 20110a 10300050i bk3: 20142a 10323070i bk4: 20664a 10253373i bk5: 20308a 10288061i bk6: 21562a 10134230i bk7: 20663a 10227056i bk8: 20353a 10266739i bk9: 20235a 10286420i bk10: 20401a 10260656i bk11: 20234a 10293339i bk12: 21234a 10173850i bk13: 20407a 10253537i bk14: 21285a 10178139i bk15: 20804a 10226213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.068530
Row_Buffer_Locality_read = 0.066169
Row_Buffer_Locality_write = 0.088157
Bank_Level_Parallism = 5.625172
Bank_Level_Parallism_Col = 2.048331
Bank_Level_Parallism_Ready = 1.175648
write_to_read_ratio_blp_rw_average = 0.146131
GrpLevelPara = 1.749401 

BW Util details:
bwutil = 0.126987 
total_CMD = 12405016 
util_bw = 1575280 
Wasted_Col = 3821140 
Wasted_Row = 839640 
Idle = 6168956 

BW Util Bottlenecks: 
RCDc_limit = 5419861 
RCDWRc_limit = 341693 
WTRc_limit = 1376043 
RTWc_limit = 1007466 
CCDLc_limit = 292304 
rwq = 0 
CCDLc_limit_alone = 209490 
WTRc_limit_alone = 1331532 
RTWc_limit_alone = 969163 

Commands details: 
total_CMD = 12405016 
n_nop = 11402741 
Read = 330049 
Write = 0 
L2_Alloc = 0 
L2_WB = 63771 
n_act = 344412 
n_pre = 344397 
n_ref = 0 
n_req = 369751 
total_req = 393820 

Dual Bus Interface Util: 
issued_total_row = 688809 
issued_total_col = 393820 
Row_Bus_Util =  0.055527 
CoL_Bus_Util = 0.031747 
Either_Row_CoL_Bus_Util = 0.080796 
Issued_on_Two_Bus_Simul_Util = 0.006478 
issued_two_Eff = 0.080172 
queue_avg = 4.512265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.51226
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 4837292 -   mf: uid=63847827, sid4294967295:w4294967295, part=5, addr=0xc4146500, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4837196), 
Ready @ 4837317 -   mf: uid=63847831, sid4294967295:w4294967295, part=5, addr=0xc40e4180, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4837221), 
Ready @ 4837367 -   mf: uid=63847832, sid4294967295:w4294967295, part=5, addr=0xc4113500, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4837271), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12405016 n_nop=11400606 n_act=346764 n_pre=346748 n_ref_event=0 n_req=374192 n_rd=335092 n_rd_L2_A=0 n_write=0 n_wr_bk=63158 bw_util=0.1284
n_activity=6846468 dram_eff=0.2327
bk0: 21856a 10018467i bk1: 20822a 10163005i bk2: 20623a 10180999i bk3: 20393a 10199568i bk4: 20787a 10164144i bk5: 20233a 10221548i bk6: 21276a 10069387i bk7: 20965a 10123837i bk8: 20738a 10125315i bk9: 20167a 10226540i bk10: 21126a 10085505i bk11: 21210a 10072922i bk12: 21584a 10033804i bk13: 21024a 10109795i bk14: 21551a 10043853i bk15: 20737a 10162250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073299
Row_Buffer_Locality_read = 0.071028
Row_Buffer_Locality_write = 0.092762
Bank_Level_Parallism = 5.930840
Bank_Level_Parallism_Col = 2.062336
Bank_Level_Parallism_Ready = 1.174869
write_to_read_ratio_blp_rw_average = 0.146359
GrpLevelPara = 1.760581 

BW Util details:
bwutil = 0.128416 
total_CMD = 12405016 
util_bw = 1593000 
Wasted_Col = 3814825 
Wasted_Row = 839880 
Idle = 6157311 

BW Util Bottlenecks: 
RCDc_limit = 5440502 
RCDWRc_limit = 334592 
WTRc_limit = 1336276 
RTWc_limit = 1022660 
CCDLc_limit = 301242 
rwq = 0 
CCDLc_limit_alone = 217183 
WTRc_limit_alone = 1292859 
RTWc_limit_alone = 982018 

Commands details: 
total_CMD = 12405016 
n_nop = 11400606 
Read = 335092 
Write = 0 
L2_Alloc = 0 
L2_WB = 63158 
n_act = 346764 
n_pre = 346748 
n_ref = 0 
n_req = 374192 
total_req = 398250 

Dual Bus Interface Util: 
issued_total_row = 693512 
issued_total_col = 398250 
Row_Bus_Util =  0.055906 
CoL_Bus_Util = 0.032104 
Either_Row_CoL_Bus_Util = 0.080968 
Issued_on_Two_Bus_Simul_Util = 0.007042 
issued_two_Eff = 0.086968 
queue_avg = 6.492029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.49203
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12405016 n_nop=11400115 n_act=346180 n_pre=346164 n_ref_event=0 n_req=372625 n_rd=333221 n_rd_L2_A=0 n_write=0 n_wr_bk=63187 bw_util=0.1278
n_activity=6833967 dram_eff=0.232
bk0: 21137a 10133772i bk1: 21223a 10136272i bk2: 20097a 10236481i bk3: 20438a 10208356i bk4: 20749a 10176691i bk5: 20422a 10239773i bk6: 20960a 10145720i bk7: 20839a 10151677i bk8: 20184a 10227827i bk9: 20430a 10201277i bk10: 21089a 10126229i bk11: 20947a 10133896i bk12: 21072a 10140157i bk13: 21353a 10097768i bk14: 21106a 10132265i bk15: 21175a 10132605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.070969
Row_Buffer_Locality_read = 0.068663
Row_Buffer_Locality_write = 0.090473
Bank_Level_Parallism = 5.841487
Bank_Level_Parallism_Col = 2.055850
Bank_Level_Parallism_Ready = 1.175841
write_to_read_ratio_blp_rw_average = 0.144920
GrpLevelPara = 1.756265 

BW Util details:
bwutil = 0.127822 
total_CMD = 12405016 
util_bw = 1585632 
Wasted_Col = 3813582 
Wasted_Row = 835246 
Idle = 6170556 

BW Util Bottlenecks: 
RCDc_limit = 5436249 
RCDWRc_limit = 336658 
WTRc_limit = 1370357 
RTWc_limit = 998780 
CCDLc_limit = 294802 
rwq = 0 
CCDLc_limit_alone = 212587 
WTRc_limit_alone = 1326057 
RTWc_limit_alone = 960865 

Commands details: 
total_CMD = 12405016 
n_nop = 11400115 
Read = 333221 
Write = 0 
L2_Alloc = 0 
L2_WB = 63187 
n_act = 346180 
n_pre = 346164 
n_ref = 0 
n_req = 372625 
total_req = 396408 

Dual Bus Interface Util: 
issued_total_row = 692344 
issued_total_col = 396408 
Row_Bus_Util =  0.055812 
CoL_Bus_Util = 0.031955 
Either_Row_CoL_Bus_Util = 0.081008 
Issued_on_Two_Bus_Simul_Util = 0.006759 
issued_two_Eff = 0.083442 
queue_avg = 5.378023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.37802
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 4837288 -   mf: uid=63847825, sid4294967295:w4294967295, part=7, addr=0xc40b0700, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4837192), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12405016 n_nop=11398594 n_act=346518 n_pre=346502 n_ref_event=0 n_req=373171 n_rd=333574 n_rd_L2_A=0 n_write=0 n_wr_bk=63967 bw_util=0.1282
n_activity=6840448 dram_eff=0.2325
bk0: 20998a 10143395i bk1: 21504a 10102819i bk2: 20471a 10215623i bk3: 20960a 10159801i bk4: 20502a 10240660i bk5: 20890a 10167682i bk6: 20904a 10146665i bk7: 20954a 10158001i bk8: 20452a 10196557i bk9: 20934a 10149581i bk10: 20407a 10208827i bk11: 20827a 10153063i bk12: 20598a 10200604i bk13: 20481a 10233679i bk14: 21299a 10135641i bk15: 21393a 10098403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.071426
Row_Buffer_Locality_read = 0.069133
Row_Buffer_Locality_write = 0.090739
Bank_Level_Parallism = 5.824621
Bank_Level_Parallism_Col = 2.064497
Bank_Level_Parallism_Ready = 1.178537
write_to_read_ratio_blp_rw_average = 0.146132
GrpLevelPara = 1.760791 

BW Util details:
bwutil = 0.128187 
total_CMD = 12405016 
util_bw = 1590164 
Wasted_Col = 3814096 
Wasted_Row = 832819 
Idle = 6167937 

BW Util Bottlenecks: 
RCDc_limit = 5434051 
RCDWRc_limit = 338038 
WTRc_limit = 1381286 
RTWc_limit = 1018630 
CCDLc_limit = 298233 
rwq = 0 
CCDLc_limit_alone = 214235 
WTRc_limit_alone = 1336413 
RTWc_limit_alone = 979505 

Commands details: 
total_CMD = 12405016 
n_nop = 11398594 
Read = 333574 
Write = 0 
L2_Alloc = 0 
L2_WB = 63967 
n_act = 346518 
n_pre = 346502 
n_ref = 0 
n_req = 373171 
total_req = 397541 

Dual Bus Interface Util: 
issued_total_row = 693020 
issued_total_col = 397541 
Row_Bus_Util =  0.055866 
CoL_Bus_Util = 0.032047 
Either_Row_CoL_Bus_Util = 0.081130 
Issued_on_Two_Bus_Simul_Util = 0.006783 
issued_two_Eff = 0.083602 
queue_avg = 5.062716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.06272
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 4837307 -   mf: uid=63847828, sid4294967295:w4294967295, part=8, addr=0xc414bc80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4837211), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12405016 n_nop=11397533 n_act=347300 n_pre=347284 n_ref_event=0 n_req=373865 n_rd=334028 n_rd_L2_A=0 n_write=0 n_wr_bk=63947 bw_util=0.1283
n_activity=6849738 dram_eff=0.2324
bk0: 21208a 10125915i bk1: 20979a 10133606i bk2: 20777a 10178222i bk3: 20948a 10144990i bk4: 20730a 10187198i bk5: 20790a 10165786i bk6: 20522a 10207422i bk7: 21011a 10139087i bk8: 20169a 10221419i bk9: 20382a 10210229i bk10: 20630a 10187999i bk11: 20971a 10146154i bk12: 20920a 10149844i bk13: 21183a 10112057i bk14: 21211a 10114898i bk15: 21597a 10069115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.071058
Row_Buffer_Locality_read = 0.068821
Row_Buffer_Locality_write = 0.089816
Bank_Level_Parallism = 5.834481
Bank_Level_Parallism_Col = 2.056468
Bank_Level_Parallism_Ready = 1.178077
write_to_read_ratio_blp_rw_average = 0.146192
GrpLevelPara = 1.755988 

BW Util details:
bwutil = 0.128327 
total_CMD = 12405016 
util_bw = 1591900 
Wasted_Col = 3834410 
Wasted_Row = 837170 
Idle = 6141536 

BW Util Bottlenecks: 
RCDc_limit = 5452801 
RCDWRc_limit = 341978 
WTRc_limit = 1385700 
RTWc_limit = 1017242 
CCDLc_limit = 298797 
rwq = 0 
CCDLc_limit_alone = 214277 
WTRc_limit_alone = 1340061 
RTWc_limit_alone = 978361 

Commands details: 
total_CMD = 12405016 
n_nop = 11397533 
Read = 334028 
Write = 0 
L2_Alloc = 0 
L2_WB = 63947 
n_act = 347300 
n_pre = 347284 
n_ref = 0 
n_req = 373865 
total_req = 397975 

Dual Bus Interface Util: 
issued_total_row = 694584 
issued_total_col = 397975 
Row_Bus_Util =  0.055992 
CoL_Bus_Util = 0.032082 
Either_Row_CoL_Bus_Util = 0.081216 
Issued_on_Two_Bus_Simul_Util = 0.006858 
issued_two_Eff = 0.084444 
queue_avg = 5.346579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.34658
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 4837282 -   mf: uid=63847824, sid4294967295:w4294967295, part=9, addr=0xc40b5d00, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4837186), 
Ready @ 4837288 -   mf: uid=63847826, sid4294967295:w4294967295, part=9, addr=0xc429a500, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4837192), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12405016 n_nop=11395694 n_act=348038 n_pre=348023 n_ref_event=0 n_req=375256 n_rd=335815 n_rd_L2_A=0 n_write=0 n_wr_bk=63576 bw_util=0.1288
n_activity=6840889 dram_eff=0.2335
bk0: 21268a 10061307i bk1: 21092a 10078302i bk2: 21061a 10079376i bk3: 20467a 10145867i bk4: 21041a 10089391i bk5: 20593a 10147943i bk6: 21324a 10037358i bk7: 20836a 10126521i bk8: 20570a 10114581i bk9: 20444a 10160766i bk10: 21215a 10061527i bk11: 20430a 10149441i bk12: 21362a 10057177i bk13: 21318a 10050096i bk14: 21671a 10015380i bk15: 21123a 10063335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072532
Row_Buffer_Locality_read = 0.070071
Row_Buffer_Locality_write = 0.093481
Bank_Level_Parallism = 6.021873
Bank_Level_Parallism_Col = 2.074174
Bank_Level_Parallism_Ready = 1.179760
write_to_read_ratio_blp_rw_average = 0.147108
GrpLevelPara = 1.768415 

BW Util details:
bwutil = 0.128784 
total_CMD = 12405016 
util_bw = 1597564 
Wasted_Col = 3817407 
Wasted_Row = 831964 
Idle = 6158081 

BW Util Bottlenecks: 
RCDc_limit = 5453508 
RCDWRc_limit = 336788 
WTRc_limit = 1364830 
RTWc_limit = 1035600 
CCDLc_limit = 299342 
rwq = 0 
CCDLc_limit_alone = 214927 
WTRc_limit_alone = 1319991 
RTWc_limit_alone = 996024 

Commands details: 
total_CMD = 12405016 
n_nop = 11395694 
Read = 335815 
Write = 0 
L2_Alloc = 0 
L2_WB = 63576 
n_act = 348038 
n_pre = 348023 
n_ref = 0 
n_req = 375256 
total_req = 399391 

Dual Bus Interface Util: 
issued_total_row = 696061 
issued_total_col = 399391 
Row_Bus_Util =  0.056111 
CoL_Bus_Util = 0.032196 
Either_Row_CoL_Bus_Util = 0.081364 
Issued_on_Two_Bus_Simul_Util = 0.006943 
issued_two_Eff = 0.085335 
queue_avg = 6.316602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.3166
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12405016 n_nop=11397415 n_act=347518 n_pre=347502 n_ref_event=0 n_req=374134 n_rd=334547 n_rd_L2_A=0 n_write=0 n_wr_bk=63564 bw_util=0.1284
n_activity=6837808 dram_eff=0.2329
bk0: 21287a 10076124i bk1: 21468a 10084469i bk2: 20435a 10174465i bk3: 20378a 10191541i bk4: 20791a 10161037i bk5: 20670a 10165687i bk6: 21005a 10114390i bk7: 20803a 10133829i bk8: 20714a 10133794i bk9: 20649a 10157668i bk10: 21131a 10080707i bk11: 20992a 10106242i bk12: 21014a 10095737i bk13: 21018a 10100972i bk14: 21030a 10096360i bk15: 21162a 10108254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.071140
Row_Buffer_Locality_read = 0.068827
Row_Buffer_Locality_write = 0.090686
Bank_Level_Parallism = 5.945635
Bank_Level_Parallism_Col = 2.065843
Bank_Level_Parallism_Ready = 1.176362
write_to_read_ratio_blp_rw_average = 0.146429
GrpLevelPara = 1.762926 

BW Util details:
bwutil = 0.128371 
total_CMD = 12405016 
util_bw = 1592444 
Wasted_Col = 3816020 
Wasted_Row = 826567 
Idle = 6169985 

BW Util Bottlenecks: 
RCDc_limit = 5448903 
RCDWRc_limit = 338600 
WTRc_limit = 1366261 
RTWc_limit = 1025155 
CCDLc_limit = 298191 
rwq = 0 
CCDLc_limit_alone = 214295 
WTRc_limit_alone = 1321940 
RTWc_limit_alone = 985580 

Commands details: 
total_CMD = 12405016 
n_nop = 11397415 
Read = 334547 
Write = 0 
L2_Alloc = 0 
L2_WB = 63564 
n_act = 347518 
n_pre = 347502 
n_ref = 0 
n_req = 374134 
total_req = 398111 

Dual Bus Interface Util: 
issued_total_row = 695020 
issued_total_col = 398111 
Row_Bus_Util =  0.056027 
CoL_Bus_Util = 0.032093 
Either_Row_CoL_Bus_Util = 0.081225 
Issued_on_Two_Bus_Simul_Util = 0.006895 
issued_two_Eff = 0.084885 
queue_avg = 5.799433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.79943
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12405016 n_nop=11387577 n_act=350662 n_pre=350646 n_ref_event=0 n_req=378663 n_rd=338685 n_rd_L2_A=0 n_write=0 n_wr_bk=64130 bw_util=0.1299
n_activity=6840308 dram_eff=0.2356
bk0: 21220a 10067419i bk1: 21176a 10076717i bk2: 21140a 10082283i bk3: 21126a 10100615i bk4: 20803a 10125499i bk5: 21815a 9991746i bk6: 21107a 10077352i bk7: 21676a 10036796i bk8: 20691a 10128083i bk9: 20820a 10123823i bk10: 20622a 10139014i bk11: 20873a 10124115i bk12: 21088a 10087542i bk13: 21211a 10043984i bk14: 21636a 10013455i bk15: 21681a 10014632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073947
Row_Buffer_Locality_read = 0.071314
Row_Buffer_Locality_write = 0.096253
Bank_Level_Parallism = 6.049026
Bank_Level_Parallism_Col = 2.089501
Bank_Level_Parallism_Ready = 1.182288
write_to_read_ratio_blp_rw_average = 0.148106
GrpLevelPara = 1.775768 

BW Util details:
bwutil = 0.129888 
total_CMD = 12405016 
util_bw = 1611260 
Wasted_Col = 3828574 
Wasted_Row = 812752 
Idle = 6152430 

BW Util Bottlenecks: 
RCDc_limit = 5484650 
RCDWRc_limit = 338268 
WTRc_limit = 1394730 
RTWc_limit = 1063213 
CCDLc_limit = 305246 
rwq = 0 
CCDLc_limit_alone = 217540 
WTRc_limit_alone = 1348436 
RTWc_limit_alone = 1021801 

Commands details: 
total_CMD = 12405016 
n_nop = 11387577 
Read = 338685 
Write = 0 
L2_Alloc = 0 
L2_WB = 64130 
n_act = 350662 
n_pre = 350646 
n_ref = 0 
n_req = 378663 
total_req = 402815 

Dual Bus Interface Util: 
issued_total_row = 701308 
issued_total_col = 402815 
Row_Bus_Util =  0.056534 
CoL_Bus_Util = 0.032472 
Either_Row_CoL_Bus_Util = 0.082018 
Issued_on_Two_Bus_Simul_Util = 0.006988 
issued_two_Eff = 0.085198 
queue_avg = 6.337050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.33705

========= L2 cache stats =========
L2_cache_bank[0]: Access = 942380, Miss = 175692, Miss_rate = 0.186, Pending_hits = 750, Reservation_fails = 4058
L2_cache_bank[1]: Access = 940654, Miss = 173238, Miss_rate = 0.184, Pending_hits = 741, Reservation_fails = 1473
L2_cache_bank[2]: Access = 1117390, Miss = 175437, Miss_rate = 0.157, Pending_hits = 973, Reservation_fails = 3131
L2_cache_bank[3]: Access = 934947, Miss = 184082, Miss_rate = 0.197, Pending_hits = 1198, Reservation_fails = 3360
L2_cache_bank[4]: Access = 936390, Miss = 173729, Miss_rate = 0.186, Pending_hits = 789, Reservation_fails = 4310
L2_cache_bank[5]: Access = 893107, Miss = 174144, Miss_rate = 0.195, Pending_hits = 767, Reservation_fails = 1622
L2_cache_bank[6]: Access = 918540, Miss = 173007, Miss_rate = 0.188, Pending_hits = 756, Reservation_fails = 3609
L2_cache_bank[7]: Access = 911350, Miss = 173798, Miss_rate = 0.191, Pending_hits = 751, Reservation_fails = 2882
L2_cache_bank[8]: Access = 1071497, Miss = 172071, Miss_rate = 0.161, Pending_hits = 753, Reservation_fails = 2886
L2_cache_bank[9]: Access = 911789, Miss = 169370, Miss_rate = 0.186, Pending_hits = 725, Reservation_fails = 3545
L2_cache_bank[10]: Access = 955900, Miss = 175243, Miss_rate = 0.183, Pending_hits = 858, Reservation_fails = 1992
L2_cache_bank[11]: Access = 914710, Miss = 171251, Miss_rate = 0.187, Pending_hits = 720, Reservation_fails = 2851
L2_cache_bank[12]: Access = 910566, Miss = 172098, Miss_rate = 0.189, Pending_hits = 739, Reservation_fails = 3285
L2_cache_bank[13]: Access = 941559, Miss = 172531, Miss_rate = 0.183, Pending_hits = 753, Reservation_fails = 4908
L2_cache_bank[14]: Access = 920907, Miss = 171333, Miss_rate = 0.186, Pending_hits = 744, Reservation_fails = 3402
L2_cache_bank[15]: Access = 902827, Miss = 173643, Miss_rate = 0.192, Pending_hits = 662, Reservation_fails = 3494
L2_cache_bank[16]: Access = 916266, Miss = 171875, Miss_rate = 0.188, Pending_hits = 761, Reservation_fails = 3418
L2_cache_bank[17]: Access = 880312, Miss = 173569, Miss_rate = 0.197, Pending_hits = 703, Reservation_fails = 1760
L2_cache_bank[18]: Access = 912949, Miss = 175218, Miss_rate = 0.192, Pending_hits = 770, Reservation_fails = 4009
L2_cache_bank[19]: Access = 911588, Miss = 172007, Miss_rate = 0.189, Pending_hits = 754, Reservation_fails = 2644
L2_cache_bank[20]: Access = 946777, Miss = 173112, Miss_rate = 0.183, Pending_hits = 809, Reservation_fails = 4243
L2_cache_bank[21]: Access = 902731, Miss = 172844, Miss_rate = 0.191, Pending_hits = 790, Reservation_fails = 2670
L2_cache_bank[22]: Access = 928682, Miss = 174012, Miss_rate = 0.187, Pending_hits = 736, Reservation_fails = 4553
L2_cache_bank[23]: Access = 951199, Miss = 176082, Miss_rate = 0.185, Pending_hits = 837, Reservation_fails = 2793
L2_total_cache_accesses = 22475017
L2_total_cache_misses = 4169386
L2_total_cache_miss_rate = 0.1855
L2_total_cache_pending_hits = 18839
L2_total_cache_reservation_fails = 76898
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18058331
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18839
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2506013
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 76898
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1526545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18839
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 228461
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 102616
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22109728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 365289
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1134
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 75712
L2_cache_data_port_util = 0.158
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=22475017
icnt_total_pkts_simt_to_mem=22475017
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22475017
Req_Network_cycles = 4837276
Req_Network_injected_packets_per_cycle =       4.6462 
Req_Network_conflicts_per_cycle =       2.9829
Req_Network_conflicts_per_cycle_util =       4.7935
Req_Bank_Level_Parallism =       7.4665
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.5045
Req_Network_out_buffer_full_per_cycle =       0.0491
Req_Network_out_buffer_avg_util =       4.3785

Reply_Network_injected_packets_num = 22475017
Reply_Network_cycles = 4837276
Reply_Network_injected_packets_per_cycle =        4.6462
Reply_Network_conflicts_per_cycle =        3.4263
Reply_Network_conflicts_per_cycle_util =       5.5064
Reply_Bank_Level_Parallism =       7.4668
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.1389
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1549
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 24 min, 59 sec (19499 sec)
gpgpu_simulation_rate = 7217 (inst/sec)
gpgpu_simulation_rate = 248 (cycle/sec)
gpgpu_silicon_slowdown = 5504032x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542dc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754560..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004a63 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (470,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 14: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 14 
gpu_sim_cycle = 609530
gpu_sim_insn = 32933282
gpu_ipc =      54.0306
gpu_tot_sim_cycle = 5446806
gpu_tot_sim_insn = 173668575
gpu_tot_ipc =      31.8845
gpu_tot_issued_cta = 4283
gpu_occupancy = 71.6261% 
gpu_tot_occupancy = 68.8590% 
max_total_param_size = 0
gpu_stall_dramfull = 2293641
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.7008
partiton_level_parallism_total  =       4.9880
partiton_level_parallism_util =       8.7542
partiton_level_parallism_util_total  =       7.8973
L2_BW  =     336.3700 GB/Sec
L2_BW_total  =     217.8775 GB/Sec
gpu_total_sim_rate=7554

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1571612, Miss = 883003, Miss_rate = 0.562, Pending_hits = 17384, Reservation_fails = 410549
	L1D_cache_core[1]: Access = 1503635, Miss = 858341, Miss_rate = 0.571, Pending_hits = 17771, Reservation_fails = 513740
	L1D_cache_core[2]: Access = 1590544, Miss = 886709, Miss_rate = 0.557, Pending_hits = 17766, Reservation_fails = 439907
	L1D_cache_core[3]: Access = 1472146, Miss = 866052, Miss_rate = 0.588, Pending_hits = 17845, Reservation_fails = 516614
	L1D_cache_core[4]: Access = 1479228, Miss = 845973, Miss_rate = 0.572, Pending_hits = 16837, Reservation_fails = 423681
	L1D_cache_core[5]: Access = 1351030, Miss = 784059, Miss_rate = 0.580, Pending_hits = 15455, Reservation_fails = 432031
	L1D_cache_core[6]: Access = 1390566, Miss = 791687, Miss_rate = 0.569, Pending_hits = 16116, Reservation_fails = 428518
	L1D_cache_core[7]: Access = 1469749, Miss = 841614, Miss_rate = 0.573, Pending_hits = 17314, Reservation_fails = 396842
	L1D_cache_core[8]: Access = 1456192, Miss = 849653, Miss_rate = 0.583, Pending_hits = 17840, Reservation_fails = 461299
	L1D_cache_core[9]: Access = 1420616, Miss = 839540, Miss_rate = 0.591, Pending_hits = 17833, Reservation_fails = 458552
	L1D_cache_core[10]: Access = 1376361, Miss = 807344, Miss_rate = 0.587, Pending_hits = 17208, Reservation_fails = 435389
	L1D_cache_core[11]: Access = 1432329, Miss = 834286, Miss_rate = 0.582, Pending_hits = 16758, Reservation_fails = 473003
	L1D_cache_core[12]: Access = 1422746, Miss = 846521, Miss_rate = 0.595, Pending_hits = 17411, Reservation_fails = 449317
	L1D_cache_core[13]: Access = 1342763, Miss = 787192, Miss_rate = 0.586, Pending_hits = 15677, Reservation_fails = 402547
	L1D_cache_core[14]: Access = 1383629, Miss = 783659, Miss_rate = 0.566, Pending_hits = 16054, Reservation_fails = 407004
	L1D_cache_core[15]: Access = 1517016, Miss = 870651, Miss_rate = 0.574, Pending_hits = 18251, Reservation_fails = 452508
	L1D_cache_core[16]: Access = 1395498, Miss = 809061, Miss_rate = 0.580, Pending_hits = 16221, Reservation_fails = 435136
	L1D_cache_core[17]: Access = 1418079, Miss = 821160, Miss_rate = 0.579, Pending_hits = 17033, Reservation_fails = 475904
	L1D_cache_core[18]: Access = 1448735, Miss = 857662, Miss_rate = 0.592, Pending_hits = 17628, Reservation_fails = 481419
	L1D_cache_core[19]: Access = 1465626, Miss = 837619, Miss_rate = 0.572, Pending_hits = 17105, Reservation_fails = 426416
	L1D_cache_core[20]: Access = 1481596, Miss = 843220, Miss_rate = 0.569, Pending_hits = 16953, Reservation_fails = 437342
	L1D_cache_core[21]: Access = 1482208, Miss = 859951, Miss_rate = 0.580, Pending_hits = 18027, Reservation_fails = 472741
	L1D_cache_core[22]: Access = 1433485, Miss = 844907, Miss_rate = 0.589, Pending_hits = 18064, Reservation_fails = 503300
	L1D_cache_core[23]: Access = 1367596, Miss = 820917, Miss_rate = 0.600, Pending_hits = 17518, Reservation_fails = 496551
	L1D_cache_core[24]: Access = 1391948, Miss = 782908, Miss_rate = 0.562, Pending_hits = 15483, Reservation_fails = 415959
	L1D_cache_core[25]: Access = 1419613, Miss = 820816, Miss_rate = 0.578, Pending_hits = 16340, Reservation_fails = 418561
	L1D_cache_core[26]: Access = 1359524, Miss = 779233, Miss_rate = 0.573, Pending_hits = 16352, Reservation_fails = 436359
	L1D_cache_core[27]: Access = 1496274, Miss = 809440, Miss_rate = 0.541, Pending_hits = 16068, Reservation_fails = 421281
	L1D_cache_core[28]: Access = 1459750, Miss = 802991, Miss_rate = 0.550, Pending_hits = 16100, Reservation_fails = 404694
	L1D_cache_core[29]: Access = 1576789, Miss = 868493, Miss_rate = 0.551, Pending_hits = 17135, Reservation_fails = 439016
	L1D_total_cache_accesses = 43376883
	L1D_total_cache_misses = 24934662
	L1D_total_cache_miss_rate = 0.5748
	L1D_total_cache_pending_hits = 509547
	L1D_total_cache_reservation_fails = 13366180
	L1D_cache_data_port_util = 0.165
	L1D_cache_fill_port_util = 0.226
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17891747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 509547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22424587
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13316949
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2155219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 509565
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 153274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42981100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 395783

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4915127
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8386579
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49144
ctas_completed 4283, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
30874, 41716, 40473, 41448, 34387, 34064, 35205, 33701, 26217, 23286, 23178, 24999, 24297, 21902, 26435, 24612, 27461, 27246, 28431, 34126, 29740, 32256, 30681, 26603, 31927, 27529, 28754, 29894, 26541, 32646, 31734, 23218, 
gpgpu_n_tot_thrd_icount = 835514272
gpgpu_n_tot_w_icount = 26109821
gpgpu_n_stall_shd_mem = 18548824
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26773090
gpgpu_n_mem_write_global = 395783
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 46959827
gpgpu_n_store_insn = 1128614
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5389830
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16498607
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2050217
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4533865	W0_Idle:32570403	W0_Scoreboard:370948687	W1:9812596	W2:3491102	W3:1945430	W4:1334550	W5:974989	W6:784753	W7:644093	W8:545879	W9:471372	W10:405639	W11:370772	W12:327740	W13:310119	W14:294525	W15:267669	W16:254384	W17:232166	W18:219824	W19:207924	W20:192424	W21:190230	W22:186614	W23:185181	W24:185350	W25:185897	W26:174174	W27:172050	W28:172895	W29:170405	W30:172996	W31:168803	W32:1057276
single_issue_nums: WS0:6394067	WS1:6626960	WS2:6582885	WS3:6505909	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 196638304 {8:24579788,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15831320 {40:395783,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 87732080 {40:2193302,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 983191520 {40:24579788,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3166264 {8:395783,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 87732080 {40:2193302,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3189 
max_icnt2sh_latency = 255 
averagemflatency = 376 
avg_icnt2mem_latency = 104 
avg_mrq_latency = 77 
avg_icnt2sh_latency = 8 
mrq_lat_table:2851331 	51898 	107699 	229582 	405661 	403380 	433389 	506931 	458737 	138238 	9442 	214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13292461 	10741704 	2080821 	680150 	338625 	35034 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1409837 	276437 	121967 	90568 	18103813 	3245914 	1593133 	1317388 	656896 	300863 	51458 	599 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13045975 	6286245 	4181362 	2301553 	1036913 	294313 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21349 	21464 	4353 	1435 	246 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        62        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        59        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        61        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        62        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        63        60        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        59        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.079597  1.081964  1.081401  1.078092  1.079609  1.082449  1.081043  1.081756  1.072914  1.074768  1.081877  1.078156  1.080953  1.082215  1.078987  1.083646 
dram[1]:  1.087111  1.097364  1.093542  1.113084  1.082161  1.087200  1.082141  1.084216  1.075204  1.079241  1.080524  1.102754  1.082755  1.094500  1.088334  1.107993 
dram[2]:  1.081049  1.079286  1.083327  1.078817  1.076224  1.077770  1.090244  1.078752  1.077377  1.068854  1.080167  1.074150  1.091413  1.088189  1.081193  1.079799 
dram[3]:  1.075740  1.082838  1.081005  1.077953  1.078256  1.075902  1.075077  1.082010  1.072744  1.068772  1.070488  1.075375  1.081596  1.082636  1.080257  1.080009 
dram[4]:  1.074802  1.077296  1.073675  1.075214  1.072446  1.072599  1.079557  1.076330  1.068174  1.069174  1.072555  1.074046  1.078189  1.077323  1.078389  1.077695 
dram[5]:  1.090020  1.083125  1.081071  1.080271  1.075722  1.072416  1.083064  1.084838  1.074526  1.070201  1.080445  1.074064  1.077488  1.074081  1.089727  1.081901 
dram[6]:  1.079597  1.083024  1.072084  1.076636  1.075104  1.072669  1.080143  1.078192  1.072694  1.070716  1.075896  1.072509  1.081154  1.078883  1.082153  1.079070 
dram[7]:  1.079723  1.081701  1.077682  1.078746  1.074852  1.076935  1.081824  1.078733  1.066406  1.072010  1.075060  1.076649  1.079643  1.079714  1.082082  1.082718 
dram[8]:  1.080662  1.080034  1.077806  1.079771  1.073852  1.073924  1.076575  1.080376  1.070916  1.076949  1.078824  1.077408  1.077126  1.077092  1.080545  1.084523 
dram[9]:  1.085300  1.083503  1.082139  1.081408  1.075000  1.074896  1.082088  1.075827  1.077175  1.069704  1.077940  1.077870  1.081206  1.078015  1.081976  1.078438 
dram[10]:  1.085804  1.080409  1.080449  1.074074  1.075748  1.075638  1.081958  1.081083  1.071240  1.070305  1.078234  1.076903  1.075980  1.079140  1.080273  1.080059 
dram[11]:  1.083061  1.081967  1.081666  1.080905  1.077000  1.079914  1.085809  1.080337  1.071217  1.075131  1.078749  1.074665  1.086738  1.080882  1.085904  1.084512 
average row locality = 5596502/5184809 = 1.079404
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     26161     26137     25658     25775     26597     26562     26669     26366     26201     25815     26346     25791     26815     26476     26635     26507 
dram[1]:     26553     27803     26468     27964     26750     26861     26600     27671     26295     27545     26306     27797     26642     27601     27006     28503 
dram[2]:     26640     26630     26321     25740     26056     26497     27386     26351     26237     25879     26734     26099     26855     26861     27032     27028 
dram[3]:     25943     26719     25812     25907     26307     26083     25784     26365     26448     26192     25764     26168     26511     26887     26917     26513 
dram[4]:     26219     26085     25545     25191     25994     25311     27076     25909     25620     25550     25858     25534     26585     25710     26582     25800 
dram[5]:     26948     26203     26000     25885     25877     25218     26732     26538     26086     25613     26219     26463     26806     26634     26636     26169 
dram[6]:     26395     26323     25269     25810     25778     25375     26473     26181     25410     25468     26257     26075     26226     26624     26421     26510 
dram[7]:     25991     26695     25718     26034     25680     25944     26231     26492     25617     26442     25544     25867     25819     25886     26547     26896 
dram[8]:     26414     26167     25906     26101     25749     26118     25933     26644     25644     26120     25846     26524     25967     26339     26434     26987 
dram[9]:     26584     26392     26242     25814     26056     25628     26682     26160     25816     25806     26643     25670     26324     26610     27107     26493 
dram[10]:     26698     26666     25880     25687     25887     25855     26543     26375     26086     26178     26492     26334     26409     26235     26276     26335 
dram[11]:     26601     26278     26323     26152     26071     27011     26533     27188     26429     26377     25846     25957     26373     26590     26861     26943 
total dram reads = 5050525
bank skew: 28503/25191 = 1.13
chip skew: 434365/414569 = 1.05
number of total write accesses:
dram[0]:      4541      4464      4177      4223      4540      4560      4485      4432      4330      4327      4611      4469      4849      4919      4668      4773 
dram[1]:      4623      4382      4310      4539      4638      4402      4230      4545      4371      4341      4471      4631      4799      4909      4763      4878 
dram[2]:      4557      4511      4282      4388      4495      4542      4715      4478      4144      4127      4412      4626      4924      4839      4595      4873 
dram[3]:      4365      4661      4294      4450      4397      4537      4442      4450      4113      4245      4423      4446      4717      4768      4878      4790 
dram[4]:      4588      4491      4332      4441      4509      4423      4468      4349      4154      4333      4433      4370      4927      4904      4660      4660 
dram[5]:      4632      4464      4269      4430      4312      4280      4380      4516      4158      4166      4319      4436      4894      4925      4694      4621 
dram[6]:      4469      4483      4297      4309      4391      4504      4411      4380      4051      4214      4462      4390      4731      4840      4742      4746 
dram[7]:      4446      4561      4259      4335      4506      4475      4439      4640      4306      4192      4549      4574      4831      4772      4704      4742 
dram[8]:      4568      4556      4244      4425      4682      4565      4489      4531      4203      4347      4399      4327      4704      4791      4600      4745 
dram[9]:      4416      4534      4236      4306      4434      4415      4550      4476      4293      4126      4484      4494      4682      4988      4744      4823 
dram[10]:      4520      4614      4145      4327      4282      4533      4550      4290      4291      4305      4540      4531      4652      4842      4726      4673 
dram[11]:      4509      4463      4510      4276      4513      4612      4302      4492      4414      4355      4365      4499      4877      4744      4763      4688 
total dram writes = 865353
bank skew: 4988/4051 = 1.23
chip skew: 72832/71420 = 1.02
average mf latency per bank:
dram[0]:       1288      1292      1284      1193      1606      1587      2569      2349      1826      1759      1552      1748      1480      1529      1461      1386
dram[1]:       1704      2011      1646      1946      2490      2967      3812      4806      2278      2803      2292      2708      1888      2366      2885      2164
dram[2]:       1460      1383      1446      1387      2260      1718      2770      2401      1994      1836      1959      1762      1644      1564      1493      1443
dram[3]:       1272      1223      1210      1228      1666      1596      2600      2604      1530      1709      1573      1517      1439      1415      1266      1344
dram[4]:       1215      1263      1176      1141      3153      1671      2184      2544      1866      1586      1511      1517      1396      1439      1397      1369
dram[5]:       1623      1302      1524      1223      2310      1700      3859      2517      2644      1731      2187      1620      1847      1410      1866      1391
dram[6]:       1185      1215      1205      1160      1543      1851      2607      2397      1661      1681      1635      1749      1403      1360      1413      1294
dram[7]:       1253      1254      1151      1191      1631      1742      2296      2247      1721      1599      1577      1609      1469      1381      1273      1311
dram[8]:       1206      1261      1154      1205      1515      1579      2473      2140      1732      1746      1650      1585      1402      1355      1308      1308
dram[9]:       1352      1270      1296      1281      1784      1718      2362      2278      1938      1927      1713      1796      1471      1413      1359      1404
dram[10]:       1323      1236      1297      1203      1772      1764      2726      2389      1776      1727      1731      1623      1533      1472      1549      1383
dram[11]:       1351      1298      1271      1214      1938      1870      2541      2502      1937      1720      1621      1472      1591      1476      1364      1306
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13968135 n_nop=12724791 n_act=431548 n_pre=431532 n_ref_event=0 n_req=466059 n_rd=420511 n_rd_L2_A=0 n_write=0 n_wr_bk=72368 bw_util=0.1411
n_activity=8180503 dram_eff=0.241
bk0: 26161a 11134647i bk1: 26137a 11136607i bk2: 25658a 11187864i bk3: 25775a 11180533i bk4: 26597a 11081804i bk5: 26562a 11087308i bk6: 26669a 11065602i bk7: 26366a 11132923i bk8: 26201a 11115225i bk9: 25815a 11192072i bk10: 26346a 11115459i bk11: 25791a 11174424i bk12: 26815a 11045295i bk13: 26476a 11077357i bk14: 26635a 11064379i bk15: 26507a 11081247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074053
Row_Buffer_Locality_read = 0.072020
Row_Buffer_Locality_write = 0.092825
Bank_Level_Parallism = 6.151357
Bank_Level_Parallism_Col = 2.086107
Bank_Level_Parallism_Ready = 1.173044
write_to_read_ratio_blp_rw_average = 0.137921
GrpLevelPara = 1.780724 

BW Util details:
bwutil = 0.141144 
total_CMD = 13968135 
util_bw = 1971516 
Wasted_Col = 4623626 
Wasted_Row = 931137 
Idle = 6441856 

BW Util Bottlenecks: 
RCDc_limit = 6763926 
RCDWRc_limit = 382864 
WTRc_limit = 1629638 
RTWc_limit = 1219267 
CCDLc_limit = 373942 
rwq = 0 
CCDLc_limit_alone = 273952 
WTRc_limit_alone = 1577442 
RTWc_limit_alone = 1171473 

Commands details: 
total_CMD = 13968135 
n_nop = 12724791 
Read = 420511 
Write = 0 
L2_Alloc = 0 
L2_WB = 72368 
n_act = 431548 
n_pre = 431532 
n_ref = 0 
n_req = 466059 
total_req = 492879 

Dual Bus Interface Util: 
issued_total_row = 863080 
issued_total_col = 492879 
Row_Bus_Util =  0.061789 
CoL_Bus_Util = 0.035286 
Either_Row_CoL_Bus_Util = 0.089013 
Issued_on_Two_Bus_Simul_Util = 0.008062 
issued_two_Eff = 0.090574 
queue_avg = 6.246582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.24658
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13968135 n_nop=12699567 n_act=440873 n_pre=440857 n_ref_event=0 n_req=480537 n_rd=434365 n_rd_L2_A=0 n_write=0 n_wr_bk=72832 bw_util=0.1452
n_activity=8215837 dram_eff=0.2469
bk0: 26553a 10898127i bk1: 27803a 10787944i bk2: 26468a 10912514i bk3: 27964a 10745710i bk4: 26750a 10873240i bk5: 26861a 10895218i bk6: 26600a 10953047i bk7: 27671a 10768118i bk8: 26295a 10932486i bk9: 27545a 10787928i bk10: 26306a 10911403i bk11: 27797a 10756744i bk12: 26642a 10873880i bk13: 27601a 10767857i bk14: 27006a 10866030i bk15: 28503a 10668247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.082541
Row_Buffer_Locality_read = 0.079468
Row_Buffer_Locality_write = 0.111453
Bank_Level_Parallism = 6.711405
Bank_Level_Parallism_Col = 2.139855
Bank_Level_Parallism_Ready = 1.181082
write_to_read_ratio_blp_rw_average = 0.143039
GrpLevelPara = 1.816672 

BW Util details:
bwutil = 0.145244 
total_CMD = 13968135 
util_bw = 2028788 
Wasted_Col = 4637434 
Wasted_Row = 907470 
Idle = 6394443 

BW Util Bottlenecks: 
RCDc_limit = 6853908 
RCDWRc_limit = 377435 
WTRc_limit = 1630022 
RTWc_limit = 1341242 
CCDLc_limit = 392486 
rwq = 0 
CCDLc_limit_alone = 284595 
WTRc_limit_alone = 1576750 
RTWc_limit_alone = 1286623 

Commands details: 
total_CMD = 13968135 
n_nop = 12699567 
Read = 434365 
Write = 0 
L2_Alloc = 0 
L2_WB = 72832 
n_act = 440873 
n_pre = 440857 
n_ref = 0 
n_req = 480537 
total_req = 507197 

Dual Bus Interface Util: 
issued_total_row = 881730 
issued_total_col = 507197 
Row_Bus_Util =  0.063124 
CoL_Bus_Util = 0.036311 
Either_Row_CoL_Bus_Util = 0.090819 
Issued_on_Two_Bus_Simul_Util = 0.008617 
issued_two_Eff = 0.094878 
queue_avg = 9.708023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.70802
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13968135 n_nop=12717308 n_act=434938 n_pre=434922 n_ref_event=0 n_req=469933 n_rd=424346 n_rd_L2_A=0 n_write=0 n_wr_bk=72508 bw_util=0.1423
n_activity=8221404 dram_eff=0.2417
bk0: 26640a 11038111i bk1: 26630a 11053263i bk2: 26321a 11087935i bk3: 25740a 11121284i bk4: 26056a 11071399i bk5: 26497a 11036725i bk6: 27386a 10935134i bk7: 26351a 11065224i bk8: 26237a 11090069i bk9: 25879a 11121306i bk10: 26734a 11036133i bk11: 26099a 11069184i bk12: 26855a 10984323i bk13: 26861a 10984604i bk14: 27032a 10978907i bk15: 27028a 10967580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074470
Row_Buffer_Locality_read = 0.072606
Row_Buffer_Locality_write = 0.091824
Bank_Level_Parallism = 6.276472
Bank_Level_Parallism_Col = 2.083005
Bank_Level_Parallism_Ready = 1.167727
write_to_read_ratio_blp_rw_average = 0.138704
GrpLevelPara = 1.780457 

BW Util details:
bwutil = 0.142282 
total_CMD = 13968135 
util_bw = 1987416 
Wasted_Col = 4655495 
Wasted_Row = 931607 
Idle = 6393617 

BW Util Bottlenecks: 
RCDc_limit = 6812718 
RCDWRc_limit = 384896 
WTRc_limit = 1622045 
RTWc_limit = 1234443 
CCDLc_limit = 379553 
rwq = 0 
CCDLc_limit_alone = 277601 
WTRc_limit_alone = 1569231 
RTWc_limit_alone = 1185305 

Commands details: 
total_CMD = 13968135 
n_nop = 12717308 
Read = 424346 
Write = 0 
L2_Alloc = 0 
L2_WB = 72508 
n_act = 434938 
n_pre = 434922 
n_ref = 0 
n_req = 469933 
total_req = 496854 

Dual Bus Interface Util: 
issued_total_row = 869860 
issued_total_col = 496854 
Row_Bus_Util =  0.062275 
CoL_Bus_Util = 0.035571 
Either_Row_CoL_Bus_Util = 0.089549 
Issued_on_Two_Bus_Simul_Util = 0.008297 
issued_two_Eff = 0.092648 
queue_avg = 7.296726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.29673
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13968135 n_nop=12723295 n_act=432132 n_pre=432116 n_ref_event=0 n_req=465650 n_rd=420320 n_rd_L2_A=0 n_write=0 n_wr_bk=71976 bw_util=0.141
n_activity=8197985 dram_eff=0.2402
bk0: 25943a 11145675i bk1: 26719a 11075617i bk2: 25812a 11180012i bk3: 25907a 11144942i bk4: 26307a 11112045i bk5: 26083a 11140030i bk6: 25784a 11149537i bk7: 26365a 11110087i bk8: 26448a 11108696i bk9: 26192a 11138930i bk10: 25764a 11195486i bk11: 26168a 11123491i bk12: 26511a 11086125i bk13: 26887a 11044648i bk14: 26917a 11048425i bk15: 26513a 11083377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.071981
Row_Buffer_Locality_read = 0.070246
Row_Buffer_Locality_write = 0.088065
Bank_Level_Parallism = 6.125267
Bank_Level_Parallism_Col = 2.074591
Bank_Level_Parallism_Ready = 1.169934
write_to_read_ratio_blp_rw_average = 0.136917
GrpLevelPara = 1.773275 

BW Util details:
bwutil = 0.140977 
total_CMD = 13968135 
util_bw = 1969184 
Wasted_Col = 4646010 
Wasted_Row = 939958 
Idle = 6412983 

BW Util Bottlenecks: 
RCDc_limit = 6787833 
RCDWRc_limit = 384471 
WTRc_limit = 1612134 
RTWc_limit = 1205670 
CCDLc_limit = 371110 
rwq = 0 
CCDLc_limit_alone = 272280 
WTRc_limit_alone = 1560355 
RTWc_limit_alone = 1158619 

Commands details: 
total_CMD = 13968135 
n_nop = 12723295 
Read = 420320 
Write = 0 
L2_Alloc = 0 
L2_WB = 71976 
n_act = 432132 
n_pre = 432116 
n_ref = 0 
n_req = 465650 
total_req = 492296 

Dual Bus Interface Util: 
issued_total_row = 864248 
issued_total_col = 492296 
Row_Bus_Util =  0.061873 
CoL_Bus_Util = 0.035244 
Either_Row_CoL_Bus_Util = 0.089120 
Issued_on_Two_Bus_Simul_Util = 0.007997 
issued_two_Eff = 0.089734 
queue_avg = 6.077558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.07756
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13968135 n_nop=12730992 n_act=428054 n_pre=428038 n_ref_event=0 n_req=460102 n_rd=414569 n_rd_L2_A=0 n_write=0 n_wr_bk=72042 bw_util=0.1393
n_activity=8203476 dram_eff=0.2373
bk0: 26219a 11214544i bk1: 26085a 11248174i bk2: 25545a 11292726i bk3: 25191a 11364007i bk4: 25994a 11257317i bk5: 25311a 11311818i bk6: 27076a 11119298i bk7: 25909a 11240041i bk8: 25620a 11281378i bk9: 25550a 11289797i bk10: 25858a 11243525i bk11: 25534a 11301155i bk12: 26585a 11170204i bk13: 25710a 11252477i bk14: 26582a 11181466i bk15: 25800a 11264340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.069656
Row_Buffer_Locality_read = 0.067776
Row_Buffer_Locality_write = 0.086772
Bank_Level_Parallism = 5.840713
Bank_Level_Parallism_Col = 2.052532
Bank_Level_Parallism_Ready = 1.163956
write_to_read_ratio_blp_rw_average = 0.137268
GrpLevelPara = 1.758319 

BW Util details:
bwutil = 0.139349 
total_CMD = 13968135 
util_bw = 1946444 
Wasted_Col = 4651071 
Wasted_Row = 953752 
Idle = 6416868 

BW Util Bottlenecks: 
RCDc_limit = 6748435 
RCDWRc_limit = 389322 
WTRc_limit = 1609338 
RTWc_limit = 1187533 
CCDLc_limit = 364367 
rwq = 0 
CCDLc_limit_alone = 267364 
WTRc_limit_alone = 1558042 
RTWc_limit_alone = 1141826 

Commands details: 
total_CMD = 13968135 
n_nop = 12730992 
Read = 414569 
Write = 0 
L2_Alloc = 0 
L2_WB = 72042 
n_act = 428054 
n_pre = 428038 
n_ref = 0 
n_req = 460102 
total_req = 486611 

Dual Bus Interface Util: 
issued_total_row = 856092 
issued_total_col = 486611 
Row_Bus_Util =  0.061289 
CoL_Bus_Util = 0.034837 
Either_Row_CoL_Bus_Util = 0.088569 
Issued_on_Two_Bus_Simul_Util = 0.007557 
issued_two_Eff = 0.085326 
queue_avg = 5.178553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.17855
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13968135 n_nop=12728303 n_act=430679 n_pre=430663 n_ref_event=0 n_req=464958 n_rd=420027 n_rd_L2_A=0 n_write=0 n_wr_bk=71496 bw_util=0.1408
n_activity=8218150 dram_eff=0.2392
bk0: 26948a 11035605i bk1: 26203a 11144453i bk2: 26000a 11156478i bk3: 25885a 11171458i bk4: 25877a 11184304i bk5: 25218a 11261469i bk6: 26732a 11055885i bk7: 26538a 11091171i bk8: 26086a 11106997i bk9: 25613a 11207348i bk10: 26219a 11101665i bk11: 26463a 11066921i bk12: 26806a 11029586i bk13: 26634a 11071353i bk14: 26636a 11066527i bk15: 26169a 11143869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073725
Row_Buffer_Locality_read = 0.071895
Row_Buffer_Locality_write = 0.090828
Bank_Level_Parallism = 6.122281
Bank_Level_Parallism_Col = 2.065348
Bank_Level_Parallism_Ready = 1.163950
write_to_read_ratio_blp_rw_average = 0.137401
GrpLevelPara = 1.768377 

BW Util details:
bwutil = 0.140756 
total_CMD = 13968135 
util_bw = 1966092 
Wasted_Col = 4642659 
Wasted_Row = 950553 
Idle = 6408831 

BW Util Bottlenecks: 
RCDc_limit = 6769993 
RCDWRc_limit = 381997 
WTRc_limit = 1572205 
RTWc_limit = 1201331 
CCDLc_limit = 373832 
rwq = 0 
CCDLc_limit_alone = 275411 
WTRc_limit_alone = 1521720 
RTWc_limit_alone = 1153395 

Commands details: 
total_CMD = 13968135 
n_nop = 12728303 
Read = 420027 
Write = 0 
L2_Alloc = 0 
L2_WB = 71496 
n_act = 430679 
n_pre = 430663 
n_ref = 0 
n_req = 464958 
total_req = 491523 

Dual Bus Interface Util: 
issued_total_row = 861342 
issued_total_col = 491523 
Row_Bus_Util =  0.061665 
CoL_Bus_Util = 0.035189 
Either_Row_CoL_Bus_Util = 0.088761 
Issued_on_Two_Bus_Simul_Util = 0.008092 
issued_two_Eff = 0.091168 
queue_avg = 7.076945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.07694
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13968135 n_nop=12730490 n_act=428793 n_pre=428777 n_ref_event=0 n_req=461789 n_rd=416595 n_rd_L2_A=0 n_write=0 n_wr_bk=71420 bw_util=0.1398
n_activity=8200297 dram_eff=0.238
bk0: 26395a 11148040i bk1: 26323a 11166311i bk2: 25269a 11266571i bk3: 25810a 11224111i bk4: 25778a 11211572i bk5: 25375a 11292853i bk6: 26473a 11140857i bk7: 26181a 11173348i bk8: 25410a 11249873i bk9: 25468a 11245197i bk10: 26257a 11155463i bk11: 26075a 11166056i bk12: 26226a 11167665i bk13: 26624a 11113603i bk14: 26421a 11139035i bk15: 26510a 11144588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.071453
Row_Buffer_Locality_read = 0.069538
Row_Buffer_Locality_write = 0.089105
Bank_Level_Parallism = 5.990007
Bank_Level_Parallism_Col = 2.058858
Bank_Level_Parallism_Ready = 1.165346
write_to_read_ratio_blp_rw_average = 0.136670
GrpLevelPara = 1.763479 

BW Util details:
bwutil = 0.139751 
total_CMD = 13968135 
util_bw = 1952060 
Wasted_Col = 4636386 
Wasted_Row = 948955 
Idle = 6430734 

BW Util Bottlenecks: 
RCDc_limit = 6751028 
RCDWRc_limit = 383786 
WTRc_limit = 1601214 
RTWc_limit = 1180720 
CCDLc_limit = 365642 
rwq = 0 
CCDLc_limit_alone = 268987 
WTRc_limit_alone = 1550064 
RTWc_limit_alone = 1135215 

Commands details: 
total_CMD = 13968135 
n_nop = 12730490 
Read = 416595 
Write = 0 
L2_Alloc = 0 
L2_WB = 71420 
n_act = 428793 
n_pre = 428777 
n_ref = 0 
n_req = 461789 
total_req = 488015 

Dual Bus Interface Util: 
issued_total_row = 857570 
issued_total_col = 488015 
Row_Bus_Util =  0.061395 
CoL_Bus_Util = 0.034938 
Either_Row_CoL_Bus_Util = 0.088605 
Issued_on_Two_Bus_Simul_Util = 0.007728 
issued_two_Eff = 0.087214 
queue_avg = 5.796334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.79633
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13968135 n_nop=12727596 n_act=429456 n_pre=429440 n_ref_event=0 n_req=462868 n_rd=417403 n_rd_L2_A=0 n_write=0 n_wr_bk=72331 bw_util=0.1402
n_activity=8216591 dram_eff=0.2384
bk0: 25991a 11184418i bk1: 26695a 11122544i bk2: 25718a 11234357i bk3: 26034a 11192816i bk4: 25680a 11263962i bk5: 25944a 11202798i bk6: 26231a 11148852i bk7: 26492a 11143058i bk8: 25617a 11210070i bk9: 26442a 11122117i bk10: 25544a 11235503i bk11: 25867a 11188819i bk12: 25819a 11215577i bk13: 25886a 11224458i bk14: 26547a 11153104i bk15: 26896a 11088941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072187
Row_Buffer_Locality_read = 0.070349
Row_Buffer_Locality_write = 0.089058
Bank_Level_Parallism = 5.991289
Bank_Level_Parallism_Col = 2.066299
Bank_Level_Parallism_Ready = 1.167325
write_to_read_ratio_blp_rw_average = 0.137891
GrpLevelPara = 1.768182 

BW Util details:
bwutil = 0.140243 
total_CMD = 13968135 
util_bw = 1958936 
Wasted_Col = 4640421 
Wasted_Row = 949354 
Idle = 6419424 

BW Util Bottlenecks: 
RCDc_limit = 6751318 
RCDWRc_limit = 386244 
WTRc_limit = 1618178 
RTWc_limit = 1200747 
CCDLc_limit = 368689 
rwq = 0 
CCDLc_limit_alone = 270020 
WTRc_limit_alone = 1566157 
RTWc_limit_alone = 1154099 

Commands details: 
total_CMD = 13968135 
n_nop = 12727596 
Read = 417403 
Write = 0 
L2_Alloc = 0 
L2_WB = 72331 
n_act = 429456 
n_pre = 429440 
n_ref = 0 
n_req = 462868 
total_req = 489734 

Dual Bus Interface Util: 
issued_total_row = 858896 
issued_total_col = 489734 
Row_Bus_Util =  0.061490 
CoL_Bus_Util = 0.035061 
Either_Row_CoL_Bus_Util = 0.088812 
Issued_on_Two_Bus_Simul_Util = 0.007738 
issued_two_Eff = 0.087132 
queue_avg = 5.600551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.60055
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13968135 n_nop=12725761 n_act=430967 n_pre=430951 n_ref_event=0 n_req=464547 n_rd=418893 n_rd_L2_A=0 n_write=0 n_wr_bk=72176 bw_util=0.1406
n_activity=8222718 dram_eff=0.2389
bk0: 26414a 11125951i bk1: 26167a 11131181i bk2: 25906a 11186986i bk3: 26101a 11150478i bk4: 25749a 11218180i bk5: 26118a 11149355i bk6: 25933a 11192562i bk7: 26644a 11102388i bk8: 25644a 11194541i bk9: 26120a 11155255i bk10: 25846a 11188963i bk11: 26524a 11104896i bk12: 25967a 11170003i bk13: 26339a 11109384i bk14: 26434a 11122666i bk15: 26987a 11051528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072288
Row_Buffer_Locality_read = 0.070562
Row_Buffer_Locality_write = 0.088119
Bank_Level_Parallism = 6.047993
Bank_Level_Parallism_Col = 2.063389
Bank_Level_Parallism_Ready = 1.166992
write_to_read_ratio_blp_rw_average = 0.138182
GrpLevelPara = 1.767162 

BW Util details:
bwutil = 0.140626 
total_CMD = 13968135 
util_bw = 1964276 
Wasted_Col = 4658289 
Wasted_Row = 951343 
Idle = 6394227 

BW Util Bottlenecks: 
RCDc_limit = 6775788 
RCDWRc_limit = 389176 
WTRc_limit = 1619762 
RTWc_limit = 1206258 
CCDLc_limit = 371312 
rwq = 0 
CCDLc_limit_alone = 271880 
WTRc_limit_alone = 1567245 
RTWc_limit_alone = 1159343 

Commands details: 
total_CMD = 13968135 
n_nop = 12725761 
Read = 418893 
Write = 0 
L2_Alloc = 0 
L2_WB = 72176 
n_act = 430967 
n_pre = 430951 
n_ref = 0 
n_req = 464547 
total_req = 491069 

Dual Bus Interface Util: 
issued_total_row = 861918 
issued_total_col = 491069 
Row_Bus_Util =  0.061706 
CoL_Bus_Util = 0.035156 
Either_Row_CoL_Bus_Util = 0.088943 
Issued_on_Two_Bus_Simul_Util = 0.007919 
issued_two_Eff = 0.089034 
queue_avg = 6.035138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.03514
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13968135 n_nop=12724363 n_act=431374 n_pre=431358 n_ref_event=0 n_req=465419 n_rd=420027 n_rd_L2_A=0 n_write=0 n_wr_bk=72001 bw_util=0.1409
n_activity=8214550 dram_eff=0.2396
bk0: 26584a 11063000i bk1: 26392a 11084062i bk2: 26242a 11089834i bk3: 25814a 11143541i bk4: 26056a 11121955i bk5: 25628a 11174992i bk6: 26682a 11037265i bk7: 26160a 11130299i bk8: 25816a 11134400i bk9: 25806a 11151497i bk10: 26643a 11047058i bk11: 25670a 11158437i bk12: 26324a 11096605i bk13: 26610a 11055063i bk14: 27107a 11004388i bk15: 26493a 11051809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073151
Row_Buffer_Locality_read = 0.071224
Row_Buffer_Locality_write = 0.090985
Bank_Level_Parallism = 6.168337
Bank_Level_Parallism_Col = 2.074361
Bank_Level_Parallism_Ready = 1.169231
write_to_read_ratio_blp_rw_average = 0.138352
GrpLevelPara = 1.774981 

BW Util details:
bwutil = 0.140900 
total_CMD = 13968135 
util_bw = 1968112 
Wasted_Col = 4643007 
Wasted_Row = 948449 
Idle = 6408567 

BW Util Bottlenecks: 
RCDc_limit = 6772607 
RCDWRc_limit = 385322 
WTRc_limit = 1606055 
RTWc_limit = 1214878 
CCDLc_limit = 370678 
rwq = 0 
CCDLc_limit_alone = 271756 
WTRc_limit_alone = 1553989 
RTWc_limit_alone = 1168022 

Commands details: 
total_CMD = 13968135 
n_nop = 12724363 
Read = 420027 
Write = 0 
L2_Alloc = 0 
L2_WB = 72001 
n_act = 431374 
n_pre = 431358 
n_ref = 0 
n_req = 465419 
total_req = 492028 

Dual Bus Interface Util: 
issued_total_row = 862732 
issued_total_col = 492028 
Row_Bus_Util =  0.061764 
CoL_Bus_Util = 0.035225 
Either_Row_CoL_Bus_Util = 0.089044 
Issued_on_Two_Bus_Simul_Util = 0.007946 
issued_two_Eff = 0.089235 
queue_avg = 6.746873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.74687
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13968135 n_nop=12724924 n_act=431664 n_pre=431648 n_ref_event=0 n_req=465321 n_rd=419936 n_rd_L2_A=0 n_write=0 n_wr_bk=71821 bw_util=0.1408
n_activity=8206522 dram_eff=0.2397
bk0: 26698a 11046993i bk1: 26666a 11082673i bk2: 25880a 11137306i bk3: 25687a 11184968i bk4: 25887a 11174099i bk5: 25855a 11165972i bk6: 26543a 11071692i bk7: 26375a 11098157i bk8: 26086a 11120196i bk9: 26178a 11118367i bk10: 26492a 11062309i bk11: 26334a 11085028i bk12: 26409a 11074626i bk13: 26235a 11106560i bk14: 26276a 11094482i bk15: 26335a 11112570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072331
Row_Buffer_Locality_read = 0.070454
Row_Buffer_Locality_write = 0.089699
Bank_Level_Parallism = 6.157753
Bank_Level_Parallism_Col = 2.071496
Bank_Level_Parallism_Ready = 1.165053
write_to_read_ratio_blp_rw_average = 0.137883
GrpLevelPara = 1.773214 

BW Util details:
bwutil = 0.140823 
total_CMD = 13968135 
util_bw = 1967028 
Wasted_Col = 4639016 
Wasted_Row = 935708 
Idle = 6426383 

BW Util Bottlenecks: 
RCDc_limit = 6778688 
RCDWRc_limit = 385417 
WTRc_limit = 1597019 
RTWc_limit = 1210673 
CCDLc_limit = 372183 
rwq = 0 
CCDLc_limit_alone = 273488 
WTRc_limit_alone = 1545676 
RTWc_limit_alone = 1163321 

Commands details: 
total_CMD = 13968135 
n_nop = 12724924 
Read = 419936 
Write = 0 
L2_Alloc = 0 
L2_WB = 71821 
n_act = 431664 
n_pre = 431648 
n_ref = 0 
n_req = 465321 
total_req = 491757 

Dual Bus Interface Util: 
issued_total_row = 863312 
issued_total_col = 491757 
Row_Bus_Util =  0.061806 
CoL_Bus_Util = 0.035206 
Either_Row_CoL_Bus_Util = 0.089003 
Issued_on_Two_Bus_Simul_Util = 0.008008 
issued_two_Eff = 0.089975 
queue_avg = 6.536254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.53625
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13968135 n_nop=12716215 n_act=434338 n_pre=434322 n_ref_event=0 n_req=469319 n_rd=423533 n_rd_L2_A=0 n_write=0 n_wr_bk=72382 bw_util=0.142
n_activity=8207706 dram_eff=0.2417
bk0: 26601a 11057199i bk1: 26278a 11094477i bk2: 26323a 11093244i bk3: 26152a 11132107i bk4: 26071a 11120515i bk5: 27011a 11003988i bk6: 26533a 11058066i bk7: 27188a 11010167i bk8: 26429a 11079866i bk9: 26377a 11089300i bk10: 25846a 11134928i bk11: 25957a 11145949i bk12: 26373a 11077045i bk13: 26590a 11035019i bk14: 26861a 11012332i bk15: 26943a 11012648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074536
Row_Buffer_Locality_read = 0.072370
Row_Buffer_Locality_write = 0.094570
Bank_Level_Parallism = 6.220767
Bank_Level_Parallism_Col = 2.092289
Bank_Level_Parallism_Ready = 1.170677
write_to_read_ratio_blp_rw_average = 0.140150
GrpLevelPara = 1.784263 

BW Util details:
bwutil = 0.142013 
total_CMD = 13968135 
util_bw = 1983660 
Wasted_Col = 4650703 
Wasted_Row = 923875 
Idle = 6409897 

BW Util Bottlenecks: 
RCDc_limit = 6807843 
RCDWRc_limit = 385321 
WTRc_limit = 1626951 
RTWc_limit = 1258046 
CCDLc_limit = 378837 
rwq = 0 
CCDLc_limit_alone = 275975 
WTRc_limit_alone = 1573803 
RTWc_limit_alone = 1208332 

Commands details: 
total_CMD = 13968135 
n_nop = 12716215 
Read = 423533 
Write = 0 
L2_Alloc = 0 
L2_WB = 72382 
n_act = 434338 
n_pre = 434322 
n_ref = 0 
n_req = 469319 
total_req = 495915 

Dual Bus Interface Util: 
issued_total_row = 868660 
issued_total_col = 495915 
Row_Bus_Util =  0.062189 
CoL_Bus_Util = 0.035503 
Either_Row_CoL_Bus_Util = 0.089627 
Issued_on_Two_Bus_Simul_Util = 0.008065 
issued_two_Eff = 0.089986 
queue_avg = 6.962834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.96283

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1131904, Miss = 216962, Miss_rate = 0.192, Pending_hits = 1034, Reservation_fails = 5432
L2_cache_bank[1]: Access = 1130590, Miss = 215305, Miss_rate = 0.190, Pending_hits = 1053, Reservation_fails = 3114
L2_cache_bank[2]: Access = 1330344, Miss = 218492, Miss_rate = 0.164, Pending_hits = 1315, Reservation_fails = 5894
L2_cache_bank[3]: Access = 1130792, Miss = 227617, Miss_rate = 0.201, Pending_hits = 1514, Reservation_fails = 5165
L2_cache_bank[4]: Access = 1135772, Miss = 219133, Miss_rate = 0.193, Pending_hits = 1221, Reservation_fails = 5147
L2_cache_bank[5]: Access = 1078133, Miss = 216957, Miss_rate = 0.201, Pending_hits = 1112, Reservation_fails = 2952
L2_cache_bank[6]: Access = 1107774, Miss = 215358, Miss_rate = 0.194, Pending_hits = 1078, Reservation_fails = 5439
L2_cache_bank[7]: Access = 1098987, Miss = 216706, Miss_rate = 0.197, Pending_hits = 1068, Reservation_fails = 5213
L2_cache_bank[8]: Access = 1293484, Miss = 215351, Miss_rate = 0.166, Pending_hits = 1078, Reservation_fails = 4398
L2_cache_bank[9]: Access = 1109277, Miss = 210962, Miss_rate = 0.190, Pending_hits = 1034, Reservation_fails = 5114
L2_cache_bank[10]: Access = 1151834, Miss = 217182, Miss_rate = 0.189, Pending_hits = 1177, Reservation_fails = 4820
L2_cache_bank[11]: Access = 1102013, Miss = 214599, Miss_rate = 0.195, Pending_hits = 1037, Reservation_fails = 4616
L2_cache_bank[12]: Access = 1112313, Miss = 214109, Miss_rate = 0.192, Pending_hits = 1042, Reservation_fails = 6779
L2_cache_bank[13]: Access = 1140900, Miss = 214246, Miss_rate = 0.188, Pending_hits = 1101, Reservation_fails = 5950
L2_cache_bank[14]: Access = 1111962, Miss = 213025, Miss_rate = 0.192, Pending_hits = 1037, Reservation_fails = 5597
L2_cache_bank[15]: Access = 1092358, Miss = 216132, Miss_rate = 0.198, Pending_hits = 962, Reservation_fails = 4593
L2_cache_bank[16]: Access = 1111091, Miss = 213781, Miss_rate = 0.192, Pending_hits = 1096, Reservation_fails = 5408
L2_cache_bank[17]: Access = 1058270, Miss = 216888, Miss_rate = 0.205, Pending_hits = 1046, Reservation_fails = 3699
L2_cache_bank[18]: Access = 1104464, Miss = 217340, Miss_rate = 0.197, Pending_hits = 1088, Reservation_fails = 5832
L2_cache_bank[19]: Access = 1106200, Miss = 214457, Miss_rate = 0.194, Pending_hits = 1068, Reservation_fails = 6229
L2_cache_bank[20]: Access = 1154002, Miss = 216156, Miss_rate = 0.187, Pending_hits = 1169, Reservation_fails = 7144
L2_cache_bank[21]: Access = 1098459, Miss = 215549, Miss_rate = 0.196, Pending_hits = 1129, Reservation_fails = 4709
L2_cache_bank[22]: Access = 1124767, Miss = 216921, Miss_rate = 0.193, Pending_hits = 1076, Reservation_fails = 5330
L2_cache_bank[23]: Access = 1153183, Miss = 218376, Miss_rate = 0.189, Pending_hits = 1144, Reservation_fails = 5563
L2_total_cache_accesses = 27168873
L2_total_cache_misses = 5191604
L2_total_cache_miss_rate = 0.1911
L2_total_cache_pending_hits = 26679
L2_total_cache_reservation_fails = 124137
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21695886
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26679
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3122750
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 124137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1927775
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 26679
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 254704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35275
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 105804
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26773090
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 395783
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5799
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 118286
L2_cache_data_port_util = 0.168
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=27168873
icnt_total_pkts_simt_to_mem=27168873
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27168873
Req_Network_cycles = 5446806
Req_Network_injected_packets_per_cycle =       4.9880 
Req_Network_conflicts_per_cycle =       3.0695
Req_Network_conflicts_per_cycle_util =       4.7008
Req_Bank_Level_Parallism =       7.6389
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.4917
Req_Network_out_buffer_full_per_cycle =       0.0486
Req_Network_out_buffer_avg_util =       4.9296

Reply_Network_injected_packets_num = 27168873
Reply_Network_cycles = 5446806
Reply_Network_injected_packets_per_cycle =        4.9880
Reply_Network_conflicts_per_cycle =        3.7046
Reply_Network_conflicts_per_cycle_util =       5.6744
Reply_Bank_Level_Parallism =       7.6401
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.3385
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1663
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 23 min, 10 sec (22990 sec)
gpgpu_simulation_rate = 7554 (inst/sec)
gpgpu_simulation_rate = 236 (cycle/sec)
gpgpu_silicon_slowdown = 5783898x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c75433c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b90046c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (133,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 15: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 15 
gpu_sim_cycle = 6946
gpu_sim_insn = 782768
gpu_ipc =     112.6934
gpu_tot_sim_cycle = 5453752
gpu_tot_sim_insn = 174451343
gpu_tot_ipc =      31.9874
gpu_tot_issued_cta = 4416
gpu_occupancy = 81.9229% 
gpu_tot_occupancy = 68.8652% 
max_total_param_size = 0
gpu_stall_dramfull = 2293641
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3814
partiton_level_parallism_total  =       4.9834
partiton_level_parallism_util =       8.7069
partiton_level_parallism_util_total  =       7.8975
L2_BW  =      60.3383 GB/Sec
L2_BW_total  =     217.6768 GB/Sec
gpu_total_sim_rate=7582

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1572012, Miss = 883329, Miss_rate = 0.562, Pending_hits = 17415, Reservation_fails = 410713
	L1D_cache_core[1]: Access = 1504024, Miss = 858657, Miss_rate = 0.571, Pending_hits = 17802, Reservation_fails = 513878
	L1D_cache_core[2]: Access = 1590864, Miss = 886970, Miss_rate = 0.558, Pending_hits = 17797, Reservation_fails = 440039
	L1D_cache_core[3]: Access = 1472466, Miss = 866313, Miss_rate = 0.588, Pending_hits = 17876, Reservation_fails = 516721
	L1D_cache_core[4]: Access = 1479628, Miss = 846299, Miss_rate = 0.572, Pending_hits = 16868, Reservation_fails = 423849
	L1D_cache_core[5]: Access = 1351430, Miss = 784385, Miss_rate = 0.580, Pending_hits = 15486, Reservation_fails = 432170
	L1D_cache_core[6]: Access = 1390886, Miss = 791948, Miss_rate = 0.569, Pending_hits = 16147, Reservation_fails = 428643
	L1D_cache_core[7]: Access = 1470149, Miss = 841940, Miss_rate = 0.573, Pending_hits = 17345, Reservation_fails = 396996
	L1D_cache_core[8]: Access = 1456592, Miss = 849979, Miss_rate = 0.584, Pending_hits = 17871, Reservation_fails = 461454
	L1D_cache_core[9]: Access = 1420936, Miss = 839801, Miss_rate = 0.591, Pending_hits = 17864, Reservation_fails = 458687
	L1D_cache_core[10]: Access = 1376681, Miss = 807605, Miss_rate = 0.587, Pending_hits = 17239, Reservation_fails = 435495
	L1D_cache_core[11]: Access = 1432649, Miss = 834547, Miss_rate = 0.583, Pending_hits = 16789, Reservation_fails = 473113
	L1D_cache_core[12]: Access = 1423066, Miss = 846782, Miss_rate = 0.595, Pending_hits = 17442, Reservation_fails = 449445
	L1D_cache_core[13]: Access = 1343083, Miss = 787453, Miss_rate = 0.586, Pending_hits = 15708, Reservation_fails = 402689
	L1D_cache_core[14]: Access = 1383949, Miss = 783920, Miss_rate = 0.566, Pending_hits = 16085, Reservation_fails = 407145
	L1D_cache_core[15]: Access = 1517336, Miss = 870912, Miss_rate = 0.574, Pending_hits = 18282, Reservation_fails = 452638
	L1D_cache_core[16]: Access = 1395898, Miss = 809387, Miss_rate = 0.580, Pending_hits = 16252, Reservation_fails = 435269
	L1D_cache_core[17]: Access = 1418399, Miss = 821421, Miss_rate = 0.579, Pending_hits = 17064, Reservation_fails = 476037
	L1D_cache_core[18]: Access = 1449135, Miss = 857988, Miss_rate = 0.592, Pending_hits = 17659, Reservation_fails = 481578
	L1D_cache_core[19]: Access = 1466026, Miss = 837945, Miss_rate = 0.572, Pending_hits = 17136, Reservation_fails = 426558
	L1D_cache_core[20]: Access = 1481996, Miss = 843546, Miss_rate = 0.569, Pending_hits = 16984, Reservation_fails = 437515
	L1D_cache_core[21]: Access = 1482608, Miss = 860277, Miss_rate = 0.580, Pending_hits = 18058, Reservation_fails = 472866
	L1D_cache_core[22]: Access = 1433885, Miss = 845233, Miss_rate = 0.589, Pending_hits = 18095, Reservation_fails = 503458
	L1D_cache_core[23]: Access = 1367916, Miss = 821178, Miss_rate = 0.600, Pending_hits = 17549, Reservation_fails = 496657
	L1D_cache_core[24]: Access = 1392348, Miss = 783234, Miss_rate = 0.563, Pending_hits = 15514, Reservation_fails = 416113
	L1D_cache_core[25]: Access = 1419933, Miss = 821077, Miss_rate = 0.578, Pending_hits = 16371, Reservation_fails = 418674
	L1D_cache_core[26]: Access = 1359844, Miss = 779494, Miss_rate = 0.573, Pending_hits = 16383, Reservation_fails = 436458
	L1D_cache_core[27]: Access = 1496594, Miss = 809701, Miss_rate = 0.541, Pending_hits = 16099, Reservation_fails = 421411
	L1D_cache_core[28]: Access = 1460070, Miss = 803252, Miss_rate = 0.550, Pending_hits = 16131, Reservation_fails = 404826
	L1D_cache_core[29]: Access = 1577109, Miss = 868754, Miss_rate = 0.551, Pending_hits = 17166, Reservation_fails = 439149
	L1D_total_cache_accesses = 43387512
	L1D_total_cache_misses = 24943327
	L1D_total_cache_miss_rate = 0.5749
	L1D_total_cache_pending_hits = 510477
	L1D_total_cache_reservation_fails = 13370244
	L1D_cache_data_port_util = 0.165
	L1D_cache_fill_port_util = 0.226
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17891851
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 510477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22425680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13320974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2158407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 510495
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 202778
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 156462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42986415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 401097

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4919152
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8386579
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49183
ctas_completed 4416, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
30924, 41766, 40523, 41498, 34437, 34114, 35255, 33751, 26242, 23311, 23203, 25024, 24322, 21927, 26460, 24637, 27486, 27271, 28456, 34151, 29765, 32281, 30706, 26628, 31952, 27554, 28779, 29919, 26566, 32671, 31759, 23243, 
gpgpu_n_tot_thrd_icount = 836365152
gpgpu_n_tot_w_icount = 26136411
gpgpu_n_stall_shd_mem = 18549886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26777371
gpgpu_n_mem_write_global = 401097
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 47027881
gpgpu_n_store_insn = 1162620
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5526022
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16498607
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2051279
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4550646	W0_Idle:32604148	W0_Scoreboard:371079123	W1:9812596	W2:3491102	W3:1945430	W4:1334550	W5:974989	W6:784753	W7:644093	W8:545879	W9:471372	W10:405639	W11:370772	W12:327740	W13:310119	W14:294525	W15:267669	W16:254384	W17:232166	W18:219824	W19:207924	W20:192424	W21:190230	W22:186624	W23:185181	W24:185350	W25:185897	W26:174174	W27:172050	W28:172895	W29:170405	W30:172996	W31:168803	W32:1083856
single_issue_nums: WS0:6400717	WS1:6633610	WS2:6589535	WS3:6512549	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 196672552 {8:24584069,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16043880 {40:401097,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 87732080 {40:2193302,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 983362760 {40:24584069,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3208776 {8:401097,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 87732080 {40:2193302,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3189 
max_icnt2sh_latency = 255 
averagemflatency = 376 
avg_icnt2mem_latency = 104 
avg_mrq_latency = 77 
avg_icnt2sh_latency = 8 
mrq_lat_table:2851844 	51932 	107741 	229651 	406071 	404236 	434959 	507664 	458848 	138239 	9442 	214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13297350 	10743965 	2083266 	680150 	338625 	35034 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1409837 	276437 	121967 	90568 	18109934 	3248010 	1594511 	1317388 	656896 	300863 	51458 	599 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13051815 	6287929 	4182651 	2302289 	1036959 	294313 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21355 	21472 	4353 	1435 	246 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.079592  1.081961  1.081401  1.078092  1.079637  1.082446  1.081043  1.081753  1.072914  1.074768  1.083910  1.080233  1.083231  1.084553  1.080839  1.085327 
dram[1]:  1.087111  1.097364  1.093542  1.113084  1.082158  1.087194  1.082141  1.084213  1.075201  1.079239  1.082558  1.104722  1.085080  1.096704  1.090140  1.109660 
dram[2]:  1.081074  1.079286  1.083327  1.078808  1.076222  1.077767  1.090276  1.078743  1.077374  1.068927  1.082177  1.076185  1.093709  1.090436  1.083032  1.081439 
dram[3]:  1.075740  1.082832  1.081002  1.077950  1.078254  1.075899  1.075074  1.082038  1.072741  1.068772  1.072551  1.077369  1.083909  1.084912  1.081906  1.081680 
dram[4]:  1.074836  1.077293  1.073675  1.075253  1.072478  1.072594  1.079549  1.076330  1.068209  1.069174  1.074566  1.076088  1.080478  1.079675  1.080206  1.079602 
dram[5]:  1.090020  1.083125  1.081065  1.080271  1.075759  1.072410  1.083061  1.084835  1.074523  1.070201  1.082493  1.076081  1.079716  1.076352  1.091525  1.083647 
dram[6]:  1.079597  1.083021  1.072079  1.076636  1.075136  1.072666  1.080140  1.078227  1.072691  1.070716  1.077933  1.074548  1.083481  1.081177  1.083863  1.080780 
dram[7]:  1.079714  1.081701  1.077679  1.078746  1.074852  1.076932  1.081855  1.078730  1.066403  1.072010  1.077136  1.078704  1.081999  1.082059  1.083763  1.084414 
dram[8]:  1.080659  1.080031  1.077803  1.079768  1.073852  1.073918  1.076642  1.080374  1.070916  1.076949  1.081004  1.079537  1.079460  1.079392  1.082449  1.086136 
dram[9]:  1.085300  1.083500  1.082139  1.081405  1.074994  1.074888  1.082082  1.075824  1.077172  1.069704  1.080097  1.080099  1.083494  1.080293  1.083592  1.080106 
dram[10]:  1.085804  1.080403  1.080449  1.074074  1.075743  1.075638  1.081955  1.081117  1.071237  1.070339  1.080392  1.079076  1.078287  1.081521  1.081951  1.081817 
dram[11]:  1.083061  1.081964  1.081663  1.080905  1.077032  1.079914  1.085802  1.080332  1.071214  1.075205  1.080980  1.076823  1.089017  1.083132  1.087457  1.086241 
average row locality = 5600841/5185130 = 1.080174
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     26161     26137     25658     25775     26597     26562     26669     26366     26201     25815     26402     25847     26879     26540     26687     26555 
dram[1]:     26553     27803     26468     27964     26750     26861     26600     27671     26295     27545     26362     27853     26706     27665     27058     28551 
dram[2]:     26640     26630     26321     25740     26056     26497     27386     26351     26237     25879     26790     26155     26919     26925     27084     27076 
dram[3]:     25943     26719     25812     25907     26307     26083     25784     26365     26448     26192     25820     26224     26575     26951     26965     26561 
dram[4]:     26219     26085     25545     25191     25994     25311     27076     25909     25620     25550     25914     25590     26649     25774     26634     25852 
dram[5]:     26948     26203     26000     25885     25877     25218     26732     26538     26086     25613     26275     26519     26870     26698     26684     26217 
dram[6]:     26395     26323     25269     25810     25778     25375     26473     26181     25410     25468     26313     26131     26290     26688     26469     26558 
dram[7]:     25991     26695     25718     26034     25680     25944     26231     26492     25617     26442     25600     25923     25883     25950     26595     26944 
dram[8]:     26414     26167     25906     26101     25749     26118     25933     26644     25644     26120     25906     26584     26031     26403     26486     27035 
dram[9]:     26584     26392     26242     25814     26056     25628     26682     26160     25816     25806     26703     25730     26388     26674     27151     26541 
dram[10]:     26698     26666     25880     25687     25887     25855     26543     26375     26086     26178     26552     26394     26473     26299     26324     26383 
dram[11]:     26601     26278     26323     26152     26071     27011     26533     27188     26429     26377     25906     26017     26437     26654     26906     26991 
total dram reads = 5054606
bank skew: 28551/25191 = 1.13
chip skew: 434705/414913 = 1.05
number of total write accesses:
dram[0]:      4544      4465      4177      4223      4544      4561      4485      4434      4330      4327      4611      4469      4850      4923      4673      4774 
dram[1]:      4623      4382      4310      4539      4639      4404      4230      4546      4372      4343      4472      4631      4805      4910      4764      4883 
dram[2]:      4562      4511      4282      4391      4496      4543      4718      4481      4145      4130      4412      4626      4924      4840      4596      4875 
dram[3]:      4365      4663      4295      4451      4398      4538      4443      4457      4114      4245      4424      4449      4717      4769      4879      4793 
dram[4]:      4591      4492      4332      4443      4512      4425      4472      4349      4156      4333      4434      4371      4928      4905      4663      4665 
dram[5]:      4632      4464      4272      4430      4313      4282      4381      4518      4159      4166      4320      4438      4897      4928      4699      4622 
dram[6]:      4469      4484      4301      4309      4395      4505      4412      4382      4052      4214      4462      4392      4732      4840      4748      4749 
dram[7]:      4449      4561      4260      4335      4506      4476      4442      4641      4307      4192      4550      4576      4832      4776      4706      4745 
dram[8]:      4569      4557      4245      4426      4682      4569      4497      4532      4203      4347      4400      4328      4707      4794      4608      4748 
dram[9]:      4416      4535      4236      4307      4437      4418      4552      4477      4294      4126      4484      4495      4683      4990      4747      4824 
dram[10]:      4520      4616      4145      4327      4284      4533      4551      4292      4292      4307      4541      4532      4653      4848      4733      4680 
dram[11]:      4509      4464      4511      4276      4516      4612      4304      4494      4415      4357      4365      4500      4878      4747      4765      4692 
total dram writes = 865659
bank skew: 4990/4052 = 1.23
chip skew: 72853/71446 = 1.02
average mf latency per bank:
dram[0]:       1288      1292      1284      1193      1606      1588      2569      2350      1827      1759      1550      1745      1478      1527      1460      1385
dram[1]:       1704      2011      1646      1946      2491      2968      3813      4806      2278      2803      2289      2704      1885      2362      2882      2161
dram[2]:       1460      1383      1446      1387      2261      1719      2770      2401      1994      1837      1956      1759      1642      1562      1492      1442
dram[3]:       1272      1223      1210      1228      1667      1596      2601      2604      1530      1710      1570      1515      1438      1413      1265      1343
dram[4]:       1215      1263      1176      1141      3154      1671      2184      2545      1867      1586      1509      1515      1394      1437      1396      1368
dram[5]:       1623      1302      1524      1223      2311      1700      3860      2517      2644      1732      2184      1618      1844      1409      1864      1390
dram[6]:       1185      1215      1205      1160      1544      1851      2608      2397      1661      1681      1633      1747      1401      1359      1412      1293
dram[7]:       1253      1254      1151      1191      1632      1743      2296      2248      1721      1600      1575      1607      1467      1379      1272      1310
dram[8]:       1206      1261      1154      1205      1516      1579      2473      2141      1733      1747      1648      1582      1400      1353      1307      1307
dram[9]:       1352      1270      1296      1281      1785      1719      2363      2279      1939      1927      1710      1793      1469      1411      1359      1403
dram[10]:       1323      1236      1297      1203      1773      1765      2726      2390      1776      1728      1729      1621      1531      1470      1547      1381
dram[11]:       1351      1298      1271      1214      1939      1871      2541      2502      1937      1720      1619      1470      1589      1474      1363      1305
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13985946 n_nop=12742199 n_act=431569 n_pre=431553 n_ref_event=0 n_req=466415 n_rd=420851 n_rd_L2_A=0 n_write=0 n_wr_bk=72390 bw_util=0.1411
n_activity=8182501 dram_eff=0.2411
bk0: 26161a 11151211i bk1: 26137a 11153640i bk2: 25658a 11205670i bk3: 25775a 11198344i bk4: 26597a 11098653i bk5: 26562a 11104641i bk6: 26669a 11083407i bk7: 26366a 11149421i bk8: 26201a 11133030i bk9: 25815a 11209880i bk10: 26402a 11132851i bk11: 25847a 11191785i bk12: 26879a 11062215i bk13: 26540a 11094130i bk14: 26687a 11081117i bk15: 26555a 11098022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074715
Row_Buffer_Locality_read = 0.072753
Row_Buffer_Locality_write = 0.092836
Bank_Level_Parallism = 6.151251
Bank_Level_Parallism_Col = 2.087059
Bank_Level_Parallism_Ready = 1.173894
write_to_read_ratio_blp_rw_average = 0.138008
GrpLevelPara = 1.781143 

BW Util details:
bwutil = 0.141068 
total_CMD = 13985946 
util_bw = 1972964 
Wasted_Col = 4623825 
Wasted_Row = 931282 
Idle = 6457875 

BW Util Bottlenecks: 
RCDc_limit = 6763990 
RCDWRc_limit = 382967 
WTRc_limit = 1629638 
RTWc_limit = 1219445 
CCDLc_limit = 373995 
rwq = 0 
CCDLc_limit_alone = 273991 
WTRc_limit_alone = 1577442 
RTWc_limit_alone = 1171637 

Commands details: 
total_CMD = 13985946 
n_nop = 12742199 
Read = 420851 
Write = 0 
L2_Alloc = 0 
L2_WB = 72390 
n_act = 431569 
n_pre = 431553 
n_ref = 0 
n_req = 466415 
total_req = 493241 

Dual Bus Interface Util: 
issued_total_row = 863122 
issued_total_col = 493241 
Row_Bus_Util =  0.061714 
CoL_Bus_Util = 0.035267 
Either_Row_CoL_Bus_Util = 0.088928 
Issued_on_Two_Bus_Simul_Util = 0.008052 
issued_two_Eff = 0.090546 
queue_avg = 6.243689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.24369
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13985946 n_nop=12716970 n_act=440897 n_pre=440881 n_ref_event=0 n_req=480895 n_rd=434705 n_rd_L2_A=0 n_write=0 n_wr_bk=72853 bw_util=0.1452
n_activity=8217998 dram_eff=0.247
bk0: 26553a 10915931i bk1: 27803a 10805753i bk2: 26468a 10930326i bk3: 27964a 10763523i bk4: 26750a 10890292i bk5: 26861a 10912431i bk6: 26600a 10970858i bk7: 27671a 10785837i bk8: 26295a 10948984i bk9: 27545a 10805579i bk10: 26362a 10928707i bk11: 27853a 10774106i bk12: 26706a 10890658i bk13: 27665a 10784384i bk14: 27058a 10882734i bk15: 28551a 10684876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083174
Row_Buffer_Locality_read = 0.080167
Row_Buffer_Locality_write = 0.111474
Bank_Level_Parallism = 6.710913
Bank_Level_Parallism_Col = 2.140569
Bank_Level_Parallism_Ready = 1.181861
write_to_read_ratio_blp_rw_average = 0.143107
GrpLevelPara = 1.817066 

BW Util details:
bwutil = 0.145162 
total_CMD = 13985946 
util_bw = 2030232 
Wasted_Col = 4637663 
Wasted_Row = 907682 
Idle = 6410369 

BW Util Bottlenecks: 
RCDc_limit = 6854004 
RCDWRc_limit = 377520 
WTRc_limit = 1630022 
RTWc_limit = 1341441 
CCDLc_limit = 392532 
rwq = 0 
CCDLc_limit_alone = 284637 
WTRc_limit_alone = 1576750 
RTWc_limit_alone = 1286818 

Commands details: 
total_CMD = 13985946 
n_nop = 12716970 
Read = 434705 
Write = 0 
L2_Alloc = 0 
L2_WB = 72853 
n_act = 440897 
n_pre = 440881 
n_ref = 0 
n_req = 480895 
total_req = 507558 

Dual Bus Interface Util: 
issued_total_row = 881778 
issued_total_col = 507558 
Row_Bus_Util =  0.063047 
CoL_Bus_Util = 0.036291 
Either_Row_CoL_Bus_Util = 0.090732 
Issued_on_Two_Bus_Simul_Util = 0.008606 
issued_two_Eff = 0.094848 
queue_avg = 9.700873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.70087
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13985946 n_nop=12734701 n_act=434965 n_pre=434949 n_ref_event=0 n_req=470296 n_rd=424686 n_rd_L2_A=0 n_write=0 n_wr_bk=72532 bw_util=0.1422
n_activity=8223442 dram_eff=0.2419
bk0: 26640a 11054336i bk1: 26630a 11071063i bk2: 26321a 11105743i bk3: 25740a 11138076i bk4: 26056a 11089149i bk5: 26497a 11054495i bk6: 27386a 10952644i bk7: 26351a 11081659i bk8: 26237a 11106905i bk9: 25879a 11138110i bk10: 26790a 11053498i bk11: 26155a 11086548i bk12: 26919a 11001269i bk13: 26925a 11001512i bk14: 27084a 10995497i bk15: 27076a 10984233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075127
Row_Buffer_Locality_read = 0.073329
Row_Buffer_Locality_write = 0.091866
Bank_Level_Parallism = 6.276507
Bank_Level_Parallism_Col = 2.084136
Bank_Level_Parallism_Ready = 1.168020
write_to_read_ratio_blp_rw_average = 0.138830
GrpLevelPara = 1.780838 

BW Util details:
bwutil = 0.142205 
total_CMD = 13985946 
util_bw = 1988872 
Wasted_Col = 4655758 
Wasted_Row = 931745 
Idle = 6409571 

BW Util Bottlenecks: 
RCDc_limit = 6812799 
RCDWRc_limit = 385001 
WTRc_limit = 1622072 
RTWc_limit = 1234782 
CCDLc_limit = 379660 
rwq = 0 
CCDLc_limit_alone = 277677 
WTRc_limit_alone = 1569258 
RTWc_limit_alone = 1185613 

Commands details: 
total_CMD = 13985946 
n_nop = 12734701 
Read = 424686 
Write = 0 
L2_Alloc = 0 
L2_WB = 72532 
n_act = 434965 
n_pre = 434949 
n_ref = 0 
n_req = 470296 
total_req = 497218 

Dual Bus Interface Util: 
issued_total_row = 869914 
issued_total_col = 497218 
Row_Bus_Util =  0.062199 
CoL_Bus_Util = 0.035551 
Either_Row_CoL_Bus_Util = 0.089464 
Issued_on_Two_Bus_Simul_Util = 0.008286 
issued_two_Eff = 0.092617 
queue_avg = 7.293082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.29308
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13985946 n_nop=12740692 n_act=432159 n_pre=432143 n_ref_event=0 n_req=466005 n_rd=420656 n_rd_L2_A=0 n_write=0 n_wr_bk=72000 bw_util=0.1409
n_activity=8200011 dram_eff=0.2403
bk0: 25943a 11163472i bk1: 26719a 11092106i bk2: 25812a 11197775i bk3: 25907a 11162707i bk4: 26307a 11129803i bk5: 26083a 11157486i bk6: 25784a 11167313i bk7: 26365a 11126584i bk8: 26448a 11125227i bk9: 26192a 11156746i bk10: 25820a 11212789i bk11: 26224a 11139790i bk12: 26575a 11103111i bk13: 26951a 11061343i bk14: 26965a 11065209i bk15: 26561a 11100141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072630
Row_Buffer_Locality_read = 0.070968
Row_Buffer_Locality_write = 0.088050
Bank_Level_Parallism = 6.125254
Bank_Level_Parallism_Col = 2.075613
Bank_Level_Parallism_Ready = 1.170705
write_to_read_ratio_blp_rw_average = 0.137015
GrpLevelPara = 1.773680 

BW Util details:
bwutil = 0.140900 
total_CMD = 13985946 
util_bw = 1970624 
Wasted_Col = 4646266 
Wasted_Row = 940072 
Idle = 6428984 

BW Util Bottlenecks: 
RCDc_limit = 6787923 
RCDWRc_limit = 384612 
WTRc_limit = 1612170 
RTWc_limit = 1205926 
CCDLc_limit = 371194 
rwq = 0 
CCDLc_limit_alone = 272324 
WTRc_limit_alone = 1560383 
RTWc_limit_alone = 1158843 

Commands details: 
total_CMD = 13985946 
n_nop = 12740692 
Read = 420656 
Write = 0 
L2_Alloc = 0 
L2_WB = 72000 
n_act = 432159 
n_pre = 432143 
n_ref = 0 
n_req = 466005 
total_req = 492656 

Dual Bus Interface Util: 
issued_total_row = 864302 
issued_total_col = 492656 
Row_Bus_Util =  0.061798 
CoL_Bus_Util = 0.035225 
Either_Row_CoL_Bus_Util = 0.089036 
Issued_on_Two_Bus_Simul_Util = 0.007987 
issued_two_Eff = 0.089704 
queue_avg = 6.074872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.07487
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13985946 n_nop=12748378 n_act=428081 n_pre=428065 n_ref_event=0 n_req=460468 n_rd=414913 n_rd_L2_A=0 n_write=0 n_wr_bk=72071 bw_util=0.1393
n_activity=8205712 dram_eff=0.2374
bk0: 26219a 11231374i bk1: 26085a 11265774i bk2: 25545a 11310531i bk3: 25191a 11381812i bk4: 25994a 11274755i bk5: 25311a 11329528i bk6: 27076a 11136103i bk7: 25909a 11257849i bk8: 25620a 11297977i bk9: 25550a 11307609i bk10: 25914a 11260088i bk11: 25590a 11317664i bk12: 26649a 11187096i bk13: 25774a 11269381i bk14: 26634a 11197990i bk15: 25852a 11281136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.070337
Row_Buffer_Locality_read = 0.068528
Row_Buffer_Locality_write = 0.086818
Bank_Level_Parallism = 5.840604
Bank_Level_Parallism_Col = 2.053515
Bank_Level_Parallism_Ready = 1.164470
write_to_read_ratio_blp_rw_average = 0.137394
GrpLevelPara = 1.758707 

BW Util details:
bwutil = 0.139278 
total_CMD = 13985946 
util_bw = 1947936 
Wasted_Col = 4651429 
Wasted_Row = 953925 
Idle = 6432656 

BW Util Bottlenecks: 
RCDc_limit = 6748531 
RCDWRc_limit = 389444 
WTRc_limit = 1609370 
RTWc_limit = 1188279 
CCDLc_limit = 364656 
rwq = 0 
CCDLc_limit_alone = 267533 
WTRc_limit_alone = 1558074 
RTWc_limit_alone = 1142452 

Commands details: 
total_CMD = 13985946 
n_nop = 12748378 
Read = 414913 
Write = 0 
L2_Alloc = 0 
L2_WB = 72071 
n_act = 428081 
n_pre = 428065 
n_ref = 0 
n_req = 460468 
total_req = 486984 

Dual Bus Interface Util: 
issued_total_row = 856146 
issued_total_col = 486984 
Row_Bus_Util =  0.061215 
CoL_Bus_Util = 0.034820 
Either_Row_CoL_Bus_Util = 0.088487 
Issued_on_Two_Bus_Simul_Util = 0.007548 
issued_two_Eff = 0.085298 
queue_avg = 5.177806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.17781
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 5453797 -   mf: uid=78514728, sid4294967295:w4294967295, part=5, addr=0xc40c1900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (5453701), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13985946 n_nop=12745705 n_act=430703 n_pre=430687 n_ref_event=0 n_req=465314 n_rd=420363 n_rd_L2_A=0 n_write=0 n_wr_bk=71521 bw_util=0.1407
n_activity=8220178 dram_eff=0.2394
bk0: 26948a 11053407i bk1: 26203a 11162258i bk2: 26000a 11173263i bk3: 25885a 11189265i bk4: 25877a 11202113i bk5: 25218a 11278339i bk6: 26732a 11073383i bk7: 26538a 11108165i bk8: 26086a 11124717i bk9: 25613a 11225164i bk10: 26275a 11118998i bk11: 26519a 11084238i bk12: 26870a 11046335i bk13: 26698a 11088188i bk14: 26684a 11083286i bk15: 26217a 11160739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074382
Row_Buffer_Locality_read = 0.072618
Row_Buffer_Locality_write = 0.090877
Bank_Level_Parallism = 6.121930
Bank_Level_Parallism_Col = 2.066034
Bank_Level_Parallism_Ready = 1.164225
write_to_read_ratio_blp_rw_average = 0.137509
GrpLevelPara = 1.768744 

BW Util details:
bwutil = 0.140680 
total_CMD = 13985946 
util_bw = 1967536 
Wasted_Col = 4642913 
Wasted_Row = 950699 
Idle = 6424798 

BW Util Bottlenecks: 
RCDc_limit = 6770055 
RCDWRc_limit = 382083 
WTRc_limit = 1572213 
RTWc_limit = 1201617 
CCDLc_limit = 373914 
rwq = 0 
CCDLc_limit_alone = 275475 
WTRc_limit_alone = 1521728 
RTWc_limit_alone = 1153663 

Commands details: 
total_CMD = 13985946 
n_nop = 12745705 
Read = 420363 
Write = 0 
L2_Alloc = 0 
L2_WB = 71521 
n_act = 430703 
n_pre = 430687 
n_ref = 0 
n_req = 465314 
total_req = 491884 

Dual Bus Interface Util: 
issued_total_row = 861390 
issued_total_col = 491884 
Row_Bus_Util =  0.061590 
CoL_Bus_Util = 0.035170 
Either_Row_CoL_Bus_Util = 0.088678 
Issued_on_Two_Bus_Simul_Util = 0.008082 
issued_two_Eff = 0.091138 
queue_avg = 7.073592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.07359
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13985946 n_nop=12747892 n_act=428817 n_pre=428801 n_ref_event=0 n_req=462145 n_rd=416931 n_rd_L2_A=0 n_write=0 n_wr_bk=71446 bw_util=0.1397
n_activity=8202417 dram_eff=0.2382
bk0: 26395a 11165840i bk1: 26323a 11183806i bk2: 25269a 11283467i bk3: 25810a 11241917i bk4: 25778a 11229185i bk5: 25375a 11310313i bk6: 26473a 11158560i bk7: 26181a 11190837i bk8: 25410a 11266672i bk9: 25468a 11263008i bk10: 26313a 11172810i bk11: 26131a 11183397i bk12: 26290a 11184689i bk13: 26688a 11130604i bk14: 26469a 11155268i bk15: 26558a 11161037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072116
Row_Buffer_Locality_read = 0.070271
Row_Buffer_Locality_write = 0.089132
Bank_Level_Parallism = 5.989694
Bank_Level_Parallism_Col = 2.059592
Bank_Level_Parallism_Ready = 1.165594
write_to_read_ratio_blp_rw_average = 0.136784
GrpLevelPara = 1.763851 

BW Util details:
bwutil = 0.139676 
total_CMD = 13985946 
util_bw = 1953508 
Wasted_Col = 4636661 
Wasted_Row = 949152 
Idle = 6446625 

BW Util Bottlenecks: 
RCDc_limit = 6751107 
RCDWRc_limit = 383924 
WTRc_limit = 1601265 
RTWc_limit = 1181039 
CCDLc_limit = 365721 
rwq = 0 
CCDLc_limit_alone = 269046 
WTRc_limit_alone = 1550115 
RTWc_limit_alone = 1135514 

Commands details: 
total_CMD = 13985946 
n_nop = 12747892 
Read = 416931 
Write = 0 
L2_Alloc = 0 
L2_WB = 71446 
n_act = 428817 
n_pre = 428801 
n_ref = 0 
n_req = 462145 
total_req = 488377 

Dual Bus Interface Util: 
issued_total_row = 857618 
issued_total_col = 488377 
Row_Bus_Util =  0.061320 
CoL_Bus_Util = 0.034919 
Either_Row_CoL_Bus_Util = 0.088521 
Issued_on_Two_Bus_Simul_Util = 0.007718 
issued_two_Eff = 0.087186 
queue_avg = 5.794504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.7945
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13985946 n_nop=12744996 n_act=429483 n_pre=429467 n_ref_event=0 n_req=463225 n_rd=417739 n_rd_L2_A=0 n_write=0 n_wr_bk=72354 bw_util=0.1402
n_activity=8218764 dram_eff=0.2385
bk0: 25991a 11200810i bk1: 26695a 11140340i bk2: 25718a 11252119i bk3: 26034a 11210623i bk4: 25680a 11281776i bk5: 25944a 11220271i bk6: 26231a 11165501i bk7: 26492a 11159761i bk8: 25617a 11227583i bk9: 26442a 11139930i bk10: 25600a 11252806i bk11: 25923a 11206132i bk12: 25883a 11232514i bk13: 25950a 11240944i bk14: 26595a 11169694i bk15: 26944a 11105530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072844
Row_Buffer_Locality_read = 0.071078
Row_Buffer_Locality_write = 0.089060
Bank_Level_Parallism = 5.991196
Bank_Level_Parallism_Col = 2.067254
Bank_Level_Parallism_Ready = 1.168253
write_to_read_ratio_blp_rw_average = 0.137977
GrpLevelPara = 1.768599 

BW Util details:
bwutil = 0.140167 
total_CMD = 13985946 
util_bw = 1960372 
Wasted_Col = 4640664 
Wasted_Row = 949539 
Idle = 6435371 

BW Util Bottlenecks: 
RCDc_limit = 6751387 
RCDWRc_limit = 386400 
WTRc_limit = 1618216 
RTWc_limit = 1200994 
CCDLc_limit = 368749 
rwq = 0 
CCDLc_limit_alone = 270058 
WTRc_limit_alone = 1566191 
RTWc_limit_alone = 1154328 

Commands details: 
total_CMD = 13985946 
n_nop = 12744996 
Read = 417739 
Write = 0 
L2_Alloc = 0 
L2_WB = 72354 
n_act = 429483 
n_pre = 429467 
n_ref = 0 
n_req = 463225 
total_req = 490093 

Dual Bus Interface Util: 
issued_total_row = 858950 
issued_total_col = 490093 
Row_Bus_Util =  0.061415 
CoL_Bus_Util = 0.035042 
Either_Row_CoL_Bus_Util = 0.088728 
Issued_on_Two_Bus_Simul_Util = 0.007729 
issued_two_Eff = 0.087105 
queue_avg = 5.598489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.59849
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 5453762 -   mf: uid=78514725, sid4294967295:w4294967295, part=8, addr=0xc4127c80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (5453666), 
Ready @ 5453776 -   mf: uid=78514726, sid4294967295:w4294967295, part=8, addr=0xc4027480, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (5453680), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13985946 n_nop=12743124 n_act=431000 n_pre=430984 n_ref_event=0 n_req=464921 n_rd=419241 n_rd_L2_A=0 n_write=0 n_wr_bk=72212 bw_util=0.1406
n_activity=8225084 dram_eff=0.239
bk0: 26414a 11142655i bk1: 26167a 11147760i bk2: 25906a 11203628i bk3: 26101a 11168105i bk4: 25749a 11235986i bk5: 26118a 11167062i bk6: 25933a 11208944i bk7: 26644a 11120131i bk8: 25644a 11212351i bk9: 26120a 11173075i bk10: 25906a 11205462i bk11: 26584a 11121909i bk12: 26031a 11186913i bk13: 26403a 11126202i bk14: 26486a 11139349i bk15: 27035a 11068030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072963
Row_Buffer_Locality_read = 0.071310
Row_Buffer_Locality_write = 0.088135
Bank_Level_Parallism = 6.047842
Bank_Level_Parallism_Col = 2.064461
Bank_Level_Parallism_Ready = 1.167531
write_to_read_ratio_blp_rw_average = 0.138334
GrpLevelPara = 1.767509 

BW Util details:
bwutil = 0.140556 
total_CMD = 13985946 
util_bw = 1965812 
Wasted_Col = 4658763 
Wasted_Row = 951532 
Idle = 6409839 

BW Util Bottlenecks: 
RCDc_limit = 6775878 
RCDWRc_limit = 389363 
WTRc_limit = 1619807 
RTWc_limit = 1206887 
CCDLc_limit = 371621 
rwq = 0 
CCDLc_limit_alone = 272070 
WTRc_limit_alone = 1567290 
RTWc_limit_alone = 1159853 

Commands details: 
total_CMD = 13985946 
n_nop = 12743124 
Read = 419241 
Write = 0 
L2_Alloc = 0 
L2_WB = 72212 
n_act = 431000 
n_pre = 430984 
n_ref = 0 
n_req = 464921 
total_req = 491453 

Dual Bus Interface Util: 
issued_total_row = 861984 
issued_total_col = 491453 
Row_Bus_Util =  0.061632 
CoL_Bus_Util = 0.035139 
Either_Row_CoL_Bus_Util = 0.088862 
Issued_on_Two_Bus_Simul_Util = 0.007909 
issued_two_Eff = 0.089003 
queue_avg = 6.033228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.03323
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 5453776 -   mf: uid=78514727, sid4294967295:w4294967295, part=9, addr=0xc40c1d00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (5453680), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13985946 n_nop=12741765 n_act=431399 n_pre=431383 n_ref_event=0 n_req=465778 n_rd=420367 n_rd_L2_A=0 n_write=0 n_wr_bk=72021 bw_util=0.1408
n_activity=8216671 dram_eff=0.2397
bk0: 26584a 11080801i bk1: 26392a 11100677i bk2: 26242a 11107640i bk3: 25814a 11161282i bk4: 26056a 11139286i bk5: 25628a 11192100i bk6: 26682a 11054716i bk7: 26160a 11147336i bk8: 25816a 11151692i bk9: 25806a 11169310i bk10: 26703a 11064353i bk11: 25730a 11175760i bk12: 26388a 11113215i bk13: 26674a 11071673i bk14: 27151a 11020985i bk15: 26541a 11068738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073812
Row_Buffer_Locality_read = 0.071956
Row_Buffer_Locality_write = 0.090991
Bank_Level_Parallism = 6.168080
Bank_Level_Parallism_Col = 2.075217
Bank_Level_Parallism_Ready = 1.169794
write_to_read_ratio_blp_rw_average = 0.138455
GrpLevelPara = 1.775349 

BW Util details:
bwutil = 0.140824 
total_CMD = 13985946 
util_bw = 1969552 
Wasted_Col = 4643359 
Wasted_Row = 948601 
Idle = 6424434 

BW Util Bottlenecks: 
RCDc_limit = 6772700 
RCDWRc_limit = 385417 
WTRc_limit = 1606118 
RTWc_limit = 1215325 
CCDLc_limit = 370906 
rwq = 0 
CCDLc_limit_alone = 271888 
WTRc_limit_alone = 1554050 
RTWc_limit_alone = 1168375 

Commands details: 
total_CMD = 13985946 
n_nop = 12741765 
Read = 420367 
Write = 0 
L2_Alloc = 0 
L2_WB = 72021 
n_act = 431399 
n_pre = 431383 
n_ref = 0 
n_req = 465778 
total_req = 492388 

Dual Bus Interface Util: 
issued_total_row = 862782 
issued_total_col = 492388 
Row_Bus_Util =  0.061689 
CoL_Bus_Util = 0.035206 
Either_Row_CoL_Bus_Util = 0.088959 
Issued_on_Two_Bus_Simul_Util = 0.007936 
issued_two_Eff = 0.089206 
queue_avg = 6.744005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.744
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13985946 n_nop=12742292 n_act=431697 n_pre=431681 n_ref_event=0 n_req=465696 n_rd=420280 n_rd_L2_A=0 n_write=0 n_wr_bk=71854 bw_util=0.1408
n_activity=8208802 dram_eff=0.2398
bk0: 26698a 11064780i bk1: 26666a 11099834i bk2: 25880a 11155109i bk3: 25687a 11202779i bk4: 25887a 11191265i bk5: 25855a 11183784i bk6: 26543a 11088254i bk7: 26375a 11115262i bk8: 26086a 11137967i bk9: 26178a 11135358i bk10: 26552a 11079518i bk11: 26394a 11102359i bk12: 26473a 11091569i bk13: 26299a 11122846i bk14: 26324a 11110762i bk15: 26383a 11128885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073007
Row_Buffer_Locality_read = 0.071195
Row_Buffer_Locality_write = 0.089770
Bank_Level_Parallism = 6.157486
Bank_Level_Parallism_Col = 2.072411
Bank_Level_Parallism_Ready = 1.165961
write_to_read_ratio_blp_rw_average = 0.137986
GrpLevelPara = 1.773635 

BW Util details:
bwutil = 0.140751 
total_CMD = 13985946 
util_bw = 1968536 
Wasted_Col = 4639420 
Wasted_Row = 935918 
Idle = 6442072 

BW Util Bottlenecks: 
RCDc_limit = 6778759 
RCDWRc_limit = 385644 
WTRc_limit = 1597090 
RTWc_limit = 1211221 
CCDLc_limit = 372321 
rwq = 0 
CCDLc_limit_alone = 273561 
WTRc_limit_alone = 1545745 
RTWc_limit_alone = 1163806 

Commands details: 
total_CMD = 13985946 
n_nop = 12742292 
Read = 420280 
Write = 0 
L2_Alloc = 0 
L2_WB = 71854 
n_act = 431697 
n_pre = 431681 
n_ref = 0 
n_req = 465696 
total_req = 492134 

Dual Bus Interface Util: 
issued_total_row = 863378 
issued_total_col = 492134 
Row_Bus_Util =  0.061732 
CoL_Bus_Util = 0.035188 
Either_Row_CoL_Bus_Util = 0.088922 
Issued_on_Two_Bus_Simul_Util = 0.007998 
issued_two_Eff = 0.089943 
queue_avg = 6.533219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.53322
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13985946 n_nop=12733606 n_act=434367 n_pre=434351 n_ref_event=0 n_req=469683 n_rd=423874 n_rd_L2_A=0 n_write=0 n_wr_bk=72405 bw_util=0.1419
n_activity=8209758 dram_eff=0.2418
bk0: 26601a 11074995i bk1: 26278a 11111233i bk2: 26323a 11109951i bk3: 26152a 11149920i bk4: 26071a 11137936i bk5: 27011a 11021800i bk6: 26533a 11075099i bk7: 27188a 11027387i bk8: 26429a 11096545i bk9: 26377a 11105967i bk10: 25906a 11152253i bk11: 26017a 11162450i bk12: 26437a 11093754i bk13: 26654a 11051369i bk14: 26906a 11028841i bk15: 26991a 11028958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075191
Row_Buffer_Locality_read = 0.073090
Row_Buffer_Locality_write = 0.094632
Bank_Level_Parallism = 6.221046
Bank_Level_Parallism_Col = 2.093684
Bank_Level_Parallism_Ready = 1.171222
write_to_read_ratio_blp_rw_average = 0.140285
GrpLevelPara = 1.784709 

BW Util details:
bwutil = 0.141936 
total_CMD = 13985946 
util_bw = 1985116 
Wasted_Col = 4651054 
Wasted_Row = 923970 
Idle = 6425806 

BW Util Bottlenecks: 
RCDc_limit = 6807963 
RCDWRc_limit = 385401 
WTRc_limit = 1626996 
RTWc_limit = 1259070 
CCDLc_limit = 379090 
rwq = 0 
CCDLc_limit_alone = 276116 
WTRc_limit_alone = 1573846 
RTWc_limit_alone = 1209246 

Commands details: 
total_CMD = 13985946 
n_nop = 12733606 
Read = 423874 
Write = 0 
L2_Alloc = 0 
L2_WB = 72405 
n_act = 434367 
n_pre = 434351 
n_ref = 0 
n_req = 469683 
total_req = 496279 

Dual Bus Interface Util: 
issued_total_row = 868718 
issued_total_col = 496279 
Row_Bus_Util =  0.062114 
CoL_Bus_Util = 0.035484 
Either_Row_CoL_Bus_Util = 0.089543 
Issued_on_Two_Bus_Simul_Util = 0.008055 
issued_two_Eff = 0.089957 
queue_avg = 6.959774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.95977

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1132300, Miss = 217310, Miss_rate = 0.192, Pending_hits = 1034, Reservation_fails = 5432
L2_cache_bank[1]: Access = 1130986, Miss = 215649, Miss_rate = 0.191, Pending_hits = 1053, Reservation_fails = 3114
L2_cache_bank[2]: Access = 1330740, Miss = 218840, Miss_rate = 0.164, Pending_hits = 1315, Reservation_fails = 5894
L2_cache_bank[3]: Access = 1131188, Miss = 227961, Miss_rate = 0.202, Pending_hits = 1514, Reservation_fails = 5165
L2_cache_bank[4]: Access = 1136168, Miss = 219481, Miss_rate = 0.193, Pending_hits = 1221, Reservation_fails = 5147
L2_cache_bank[5]: Access = 1078529, Miss = 217301, Miss_rate = 0.201, Pending_hits = 1112, Reservation_fails = 2952
L2_cache_bank[6]: Access = 1108170, Miss = 215702, Miss_rate = 0.195, Pending_hits = 1078, Reservation_fails = 5439
L2_cache_bank[7]: Access = 1099383, Miss = 217050, Miss_rate = 0.197, Pending_hits = 1068, Reservation_fails = 5213
L2_cache_bank[8]: Access = 1293910, Miss = 215699, Miss_rate = 0.167, Pending_hits = 1078, Reservation_fails = 4398
L2_cache_bank[9]: Access = 1109673, Miss = 211310, Miss_rate = 0.190, Pending_hits = 1034, Reservation_fails = 5114
L2_cache_bank[10]: Access = 1152233, Miss = 217529, Miss_rate = 0.189, Pending_hits = 1177, Reservation_fails = 4820
L2_cache_bank[11]: Access = 1102414, Miss = 214947, Miss_rate = 0.195, Pending_hits = 1037, Reservation_fails = 4616
L2_cache_bank[12]: Access = 1112714, Miss = 214457, Miss_rate = 0.193, Pending_hits = 1042, Reservation_fails = 6779
L2_cache_bank[13]: Access = 1141301, Miss = 214594, Miss_rate = 0.188, Pending_hits = 1101, Reservation_fails = 5950
L2_cache_bank[14]: Access = 1112363, Miss = 213373, Miss_rate = 0.192, Pending_hits = 1037, Reservation_fails = 5597
L2_cache_bank[15]: Access = 1092759, Miss = 216480, Miss_rate = 0.198, Pending_hits = 962, Reservation_fails = 4593
L2_cache_bank[16]: Access = 1111496, Miss = 214137, Miss_rate = 0.193, Pending_hits = 1096, Reservation_fails = 5408
L2_cache_bank[17]: Access = 1058671, Miss = 217237, Miss_rate = 0.205, Pending_hits = 1046, Reservation_fails = 3699
L2_cache_bank[18]: Access = 1104864, Miss = 217684, Miss_rate = 0.197, Pending_hits = 1088, Reservation_fails = 5832
L2_cache_bank[19]: Access = 1106600, Miss = 214805, Miss_rate = 0.194, Pending_hits = 1068, Reservation_fails = 6229
L2_cache_bank[20]: Access = 1154402, Miss = 216504, Miss_rate = 0.188, Pending_hits = 1169, Reservation_fails = 7144
L2_cache_bank[21]: Access = 1098859, Miss = 215897, Miss_rate = 0.196, Pending_hits = 1129, Reservation_fails = 4709
L2_cache_bank[22]: Access = 1125166, Miss = 217266, Miss_rate = 0.193, Pending_hits = 1076, Reservation_fails = 5330
L2_cache_bank[23]: Access = 1153579, Miss = 218724, Miss_rate = 0.190, Pending_hits = 1144, Reservation_fails = 5563
L2_total_cache_accesses = 27178468
L2_total_cache_misses = 5199937
L2_total_cache_miss_rate = 0.1913
L2_total_cache_pending_hits = 26679
L2_total_cache_reservation_fails = 124137
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21696086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26679
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3123770
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 124137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1930836
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 26679
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 255766
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36339
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 108992
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26777371
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 401097
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5799
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 118286
L2_cache_data_port_util = 0.168
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=27178468
icnt_total_pkts_simt_to_mem=27178468
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27178468
Req_Network_cycles = 5453752
Req_Network_injected_packets_per_cycle =       4.9834 
Req_Network_conflicts_per_cycle =       3.0667
Req_Network_conflicts_per_cycle_util =       4.7010
Req_Bank_Level_Parallism =       7.6392
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.4849
Req_Network_out_buffer_full_per_cycle =       0.0486
Req_Network_out_buffer_avg_util =       4.9234

Reply_Network_injected_packets_num = 27178468
Reply_Network_cycles = 5453752
Reply_Network_injected_packets_per_cycle =        4.9834
Reply_Network_conflicts_per_cycle =        3.7007
Reply_Network_conflicts_per_cycle_util =       5.6737
Reply_Bank_Level_Parallism =       7.6405
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.3371
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1661
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 23 min, 27 sec (23007 sec)
gpgpu_simulation_rate = 7582 (inst/sec)
gpgpu_simulation_rate = 237 (cycle/sec)
gpgpu_silicon_slowdown = 5759493x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542dc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754560..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004a63 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (133,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 16: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 16 
gpu_sim_cycle = 155146
gpu_sim_insn = 5788887
gpu_ipc =      37.3125
gpu_tot_sim_cycle = 5608898
gpu_tot_sim_insn = 180240230
gpu_tot_ipc =      32.1347
gpu_tot_issued_cta = 4549
gpu_occupancy = 72.4260% 
gpu_tot_occupancy = 68.9763% 
max_total_param_size = 0
gpu_stall_dramfull = 2590045
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.4891
partiton_level_parallism_total  =       4.9698
partiton_level_parallism_util =       6.9080
partiton_level_parallism_util_total  =       7.8693
L2_BW  =     196.0848 GB/Sec
L2_BW_total  =     217.0796 GB/Sec
gpu_total_sim_rate=7607

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1617130, Miss = 906856, Miss_rate = 0.561, Pending_hits = 18587, Reservation_fails = 449273
	L1D_cache_core[1]: Access = 1554165, Miss = 885055, Miss_rate = 0.569, Pending_hits = 19190, Reservation_fails = 555961
	L1D_cache_core[2]: Access = 1626761, Miss = 907544, Miss_rate = 0.558, Pending_hits = 18897, Reservation_fails = 476356
	L1D_cache_core[3]: Access = 1511052, Miss = 888690, Miss_rate = 0.588, Pending_hits = 18812, Reservation_fails = 555885
	L1D_cache_core[4]: Access = 1524756, Miss = 870267, Miss_rate = 0.571, Pending_hits = 18153, Reservation_fails = 462177
	L1D_cache_core[5]: Access = 1387767, Miss = 805389, Miss_rate = 0.580, Pending_hits = 16343, Reservation_fails = 470015
	L1D_cache_core[6]: Access = 1429088, Miss = 814121, Miss_rate = 0.570, Pending_hits = 16982, Reservation_fails = 468318
	L1D_cache_core[7]: Access = 1508829, Miss = 863813, Miss_rate = 0.573, Pending_hits = 18279, Reservation_fails = 436834
	L1D_cache_core[8]: Access = 1497371, Miss = 873102, Miss_rate = 0.583, Pending_hits = 18900, Reservation_fails = 499309
	L1D_cache_core[9]: Access = 1458515, Miss = 860855, Miss_rate = 0.590, Pending_hits = 18945, Reservation_fails = 496922
	L1D_cache_core[10]: Access = 1423252, Miss = 831452, Miss_rate = 0.584, Pending_hits = 18584, Reservation_fails = 474740
	L1D_cache_core[11]: Access = 1473229, Miss = 857180, Miss_rate = 0.582, Pending_hits = 17817, Reservation_fails = 509113
	L1D_cache_core[12]: Access = 1462472, Miss = 869052, Miss_rate = 0.594, Pending_hits = 18621, Reservation_fails = 487577
	L1D_cache_core[13]: Access = 1392062, Miss = 813560, Miss_rate = 0.584, Pending_hits = 17048, Reservation_fails = 440753
	L1D_cache_core[14]: Access = 1422400, Miss = 805695, Miss_rate = 0.566, Pending_hits = 16935, Reservation_fails = 445588
	L1D_cache_core[15]: Access = 1566050, Miss = 896187, Miss_rate = 0.572, Pending_hits = 19564, Reservation_fails = 489673
	L1D_cache_core[16]: Access = 1434964, Miss = 831006, Miss_rate = 0.579, Pending_hits = 17303, Reservation_fails = 473033
	L1D_cache_core[17]: Access = 1457965, Miss = 843273, Miss_rate = 0.578, Pending_hits = 18114, Reservation_fails = 511861
	L1D_cache_core[18]: Access = 1487642, Miss = 879254, Miss_rate = 0.591, Pending_hits = 18624, Reservation_fails = 519075
	L1D_cache_core[19]: Access = 1510716, Miss = 861514, Miss_rate = 0.570, Pending_hits = 18439, Reservation_fails = 464529
	L1D_cache_core[20]: Access = 1519495, Miss = 863934, Miss_rate = 0.569, Pending_hits = 17973, Reservation_fails = 473659
	L1D_cache_core[21]: Access = 1519990, Miss = 881402, Miss_rate = 0.580, Pending_hits = 19171, Reservation_fails = 510395
	L1D_cache_core[22]: Access = 1470810, Miss = 865942, Miss_rate = 0.589, Pending_hits = 18995, Reservation_fails = 539285
	L1D_cache_core[23]: Access = 1405746, Miss = 842023, Miss_rate = 0.599, Pending_hits = 18698, Reservation_fails = 532982
	L1D_cache_core[24]: Access = 1443499, Miss = 809399, Miss_rate = 0.561, Pending_hits = 17085, Reservation_fails = 455257
	L1D_cache_core[25]: Access = 1456911, Miss = 841828, Miss_rate = 0.578, Pending_hits = 17265, Reservation_fails = 458049
	L1D_cache_core[26]: Access = 1404486, Miss = 803310, Miss_rate = 0.572, Pending_hits = 17717, Reservation_fails = 474889
	L1D_cache_core[27]: Access = 1540310, Miss = 833135, Miss_rate = 0.541, Pending_hits = 17492, Reservation_fails = 458799
	L1D_cache_core[28]: Access = 1495499, Miss = 822764, Miss_rate = 0.550, Pending_hits = 17224, Reservation_fails = 442167
	L1D_cache_core[29]: Access = 1621604, Miss = 891519, Miss_rate = 0.550, Pending_hits = 18266, Reservation_fails = 480317
	L1D_total_cache_accesses = 44624536
	L1D_total_cache_misses = 25619121
	L1D_total_cache_miss_rate = 0.5741
	L1D_total_cache_pending_hits = 544023
	L1D_total_cache_reservation_fails = 14512791
	L1D_cache_data_port_util = 0.165
	L1D_cache_fill_port_util = 0.225
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18418999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 544023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23043243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14463521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2211893
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 544041
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 157861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44218158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 406378

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5010190
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9438088
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49183
ctas_completed 4549, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
31584, 43141, 40991, 41974, 35383, 34692, 35920, 34395, 26771, 24584, 24239, 25969, 25179, 22438, 27088, 25350, 28445, 27723, 29324, 34928, 30398, 32802, 31062, 27030, 32931, 28549, 30030, 31282, 27758, 33649, 32687, 24361, 
gpgpu_n_tot_thrd_icount = 858879264
gpgpu_n_tot_w_icount = 26839977
gpgpu_n_stall_shd_mem = 19408783
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27468559
gpgpu_n_mem_write_global = 406378
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 48361693
gpgpu_n_store_insn = 1168840
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5866502
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17319890
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2088893
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5624453	W0_Idle:34010309	W0_Scoreboard:381885337	W1:10057820	W2:3569344	W3:1989121	W4:1365459	W5:999829	W6:804462	W7:662124	W8:561253	W9:483712	W10:416825	W11:381048	W12:337214	W13:319579	W14:304485	W15:276013	W16:262277	W17:240066	W18:226801	W19:214887	W20:198902	W21:195344	W22:192238	W23:191724	W24:194649	W25:195477	W26:185360	W27:180299	W28:178459	W29:174302	W30:174628	W31:169098	W32:1137178
single_issue_nums: WS0:6577010	WS1:6809609	WS2:6765348	WS3:6688010	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202040944 {8:25255118,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16255120 {40:406378,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88537640 {40:2213441,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1010204720 {40:25255118,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3251024 {8:406378,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88537640 {40:2213441,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3358 
max_icnt2sh_latency = 255 
averagemflatency = 381 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 8 
mrq_lat_table:2916943 	53387 	110918 	236326 	418562 	421507 	461305 	546312 	495822 	149865 	9866 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13631155 	10933346 	2161833 	743886 	367089 	37550 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1422266 	279833 	123588 	91351 	18598296 	3307518 	1642393 	1361767 	679838 	314572 	52915 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13517121 	6434114 	4247109 	2320483 	1039229 	294369 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21556 	22284 	4546 	1512 	323 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.082523  1.085384  1.087027  1.080858  1.084779  1.086164  1.086522  1.087062  1.077951  1.079871  1.088086  1.083592  1.089930  1.087153  1.086452  1.089677 
dram[1]:  1.089140  1.098520  1.094701  1.114107  1.084715  1.089944  1.084206  1.088650  1.080103  1.082469  1.084087  1.106347  1.087412  1.098460  1.093904  1.111009 
dram[2]:  1.083483  1.081979  1.084745  1.081240  1.078823  1.081141  1.095330  1.085086  1.080040  1.073656  1.084303  1.079654  1.095702  1.094296  1.085660  1.084821 
dram[3]:  1.079292  1.085222  1.082991  1.080993  1.081716  1.079180  1.080488  1.086486  1.078240  1.072967  1.075026  1.081002  1.087808  1.087489  1.084503  1.086007 
dram[4]:  1.077156  1.080864  1.076289  1.078148  1.075064  1.076572  1.082780  1.082096  1.071770  1.074292  1.077408  1.078794  1.083372  1.082337  1.083566  1.084934 
dram[5]:  1.092557  1.084506  1.084214  1.082779  1.078752  1.076332  1.085493  1.087859  1.078198  1.073669  1.086277  1.079100  1.082150  1.078251  1.095127  1.087248 
dram[6]:  1.082882  1.084830  1.075209  1.079332  1.077588  1.076023  1.084071  1.081185  1.075594  1.073940  1.081191  1.076633  1.085544  1.084633  1.087821  1.084161 
dram[7]:  1.082797  1.083782  1.080210  1.081012  1.078704  1.079172  1.087287  1.082409  1.070575  1.074407  1.079538  1.082211  1.084865  1.084956  1.088751  1.087405 
dram[8]:  1.084191  1.084927  1.081051  1.082572  1.075936  1.078283  1.081836  1.083536  1.075816  1.081849  1.083391  1.082098  1.082468  1.083451  1.087889  1.089875 
dram[9]:  1.086994  1.085017  1.084121  1.083738  1.078785  1.078446  1.084748  1.079896  1.080504  1.073851  1.084033  1.083791  1.085760  1.083409  1.087300  1.083589 
dram[10]:  1.088211  1.083601  1.084129  1.077108  1.078546  1.079217  1.087958  1.087086  1.077680  1.074330  1.082670  1.083505  1.080542  1.083784  1.086048  1.086349 
dram[11]:  1.087600  1.085055  1.082579  1.082971  1.080992  1.082740  1.089668  1.083481  1.075145  1.078532  1.083926  1.079164  1.090773  1.085897  1.091040  1.088503 
average row locality = 5821105/5372561 = 1.083488
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27302     27206     26918     26751     27724     27667     27897     27561     27380     26994     27565     26882     28209     27634     27891     27653 
dram[1]:     27538     28773     27357     28881     27743     27867     27713     28801     27450     28666     27337     28848     27770     28696     28257     29689 
dram[2]:     27708     27755     27261     26725     27031     27538     28591     27603     27307     27081     27810     27270     28023     28093     28152     28191 
dram[3]:     27006     27732     26820     26943     27311     27119     26986     27504     27668     27255     26893     27305     27708     28024     28036     27694 
dram[4]:     27259     27223     26554     26271     26972     26321     28209     27073     26663     26658     26988     26633     27687     26825     27743     27107 
dram[5]:     27996     27167     27102     26899     26904     26188     27768     27587     27150     26742     27393     27537     27905     27723     27849     27292 
dram[6]:     27469     27328     26333     26710     26833     26326     27644     27168     26563     26565     27438     27126     27388     27707     27576     27608 
dram[7]:     27066     27703     26711     26997     26737     26853     27407     27539     26692     27415     26617     26960     27001     26931     27789     27960 
dram[8]:     27510     27345     26903     27219     26729     27259     27073     27733     26754     27255     26950     27662     27087     27557     27707     28260 
dram[9]:     27604     27324     27210     26860     27123     26755     27734     27311     26954     26972     27843     26926     27431     27822     28273     27629 
dram[10]:     27806     27710     26997     26791     27014     26915     27683     27543     27362     27343     27606     27523     27525     27361     27440     27536 
dram[11]:     27775     27372     27377     27206     27094     27948     27624     28272     27579     27465     27021     27054     27481     27792     28063     28033 
total dram reads = 5262396
bank skew: 29689/26188 = 1.13
chip skew: 451386/432186 = 1.04
number of total write accesses:
dram[0]:      4613      4541      4251      4295      4705      4714      4629      4561      4456      4428      4676      4533      4918      5000      4752      4860 
dram[1]:      4692      4440      4363      4602      4790      4552      4353      4677      4496      4451      4538      4697      4877      4989      4840      4955 
dram[2]:      4618      4590      4361      4466      4639      4696      4855      4613      4265      4248      4491      4716      4989      4912      4651      4955 
dram[3]:      4428      4727      4359      4518      4564      4685      4581      4597      4231      4364      4490      4533      4790      4828      4946      4894 
dram[4]:      4660      4565      4395      4506      4677      4571      4604      4493      4265      4457      4502      4457      4997      4972      4738      4737 
dram[5]:      4692      4523      4340      4512      4475      4434      4513      4667      4271      4288      4393      4506      4968      4993      4777      4699 
dram[6]:      4537      4547      4389      4378      4555      4651      4546      4509      4157      4329      4528      4455      4794      4917      4822      4818 
dram[7]:      4518      4620      4334      4417      4656      4627      4582      4777      4423      4315      4627      4653      4904      4851      4793      4822 
dram[8]:      4634      4648      4310      4504      4828      4719      4640      4672      4317      4458      4486      4404      4767      4858      4672      4815 
dram[9]:      4476      4604      4319      4393      4588      4588      4682      4607      4391      4226      4565      4570      4753      5080      4814      4907 
dram[10]:      4587      4673      4234      4406      4441      4702      4692      4433      4419      4426      4619      4612      4729      4929      4806      4768 
dram[11]:      4581      4536      4582      4357      4662      4764      4441      4625      4522      4476      4436      4580      4955      4821      4830      4768 
total dram writes = 884049
bank skew: 5080/4157 = 1.22
chip skew: 74312/72932 = 1.02
average mf latency per bank:
dram[0]:       1349      1306      1365      1208      1681      1596      2640      2330      1879      1763      1628      1753      1555      1537      1552      1407
dram[1]:       1696      1989      1635      1928      2462      2925      3731      4691      2242      2754      2284      2679      1873      2332      2870      2134
dram[2]:       1462      1383      1455      1391      2249      1708      2730      2376      1970      1826      1947      1752      1635      1566      1488      1443
dram[3]:       1288      1224      1224      1228      1672      1593      2584      2569      1541      1692      1582      1520      1446      1413      1276      1347
dram[4]:       1226      1283      1185      1152      3102      1684      2165      2522      1860      1581      1515      1527      1398      1443      1403      1378
dram[5]:       1621      1302      1523      1225      2288      1696      3788      2489      2612      1721      2165      1612      1830      1407      1853      1389
dram[6]:       1192      1217      1207      1166      1547      1852      2590      2370      1652      1666      1630      1749      1404      1359      1420      1296
dram[7]:       1265      1272      1158      1201      1646      1742      2279      2228      1717      1595      1576      1618      1472      1389      1283      1324
dram[8]:       1214      1282      1162      1219      1513      1592      2443      2128      1723      1745      1656      1583      1403      1364      1319      1324
dram[9]:       1359      1274      1299      1288      1787      1713      2335      2255      1929      1913      1708      1784      1474      1411      1362      1406
dram[10]:       1332      1253      1307      1219      1772      1778      2708      2388      1771      1729      1733      1631      1538      1484      1580      1403
dram[11]:       1356      1301      1273      1218      1932      1872      2508      2469      1923      1712      1616      1469      1588      1478      1367      1305
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14383811 n_nop=13094225 n_act=447695 n_pre=447679 n_ref_event=0 n_req=485842 n_rd=439234 n_rd_L2_A=0 n_write=0 n_wr_bk=73932 bw_util=0.1427
n_activity=8437641 dram_eff=0.2433
bk0: 27302a 11399091i bk1: 27206a 11408690i bk2: 26918a 11441452i bk3: 26751a 11464917i bk4: 27724a 11346141i bk5: 27667a 11347666i bk6: 27897a 11317806i bk7: 27561a 11391590i bk8: 27380a 11374215i bk9: 26994a 11452102i bk10: 27565a 11373780i bk11: 26882a 11447667i bk12: 28209a 11292765i bk13: 27634a 11341583i bk14: 27891a 11318704i bk15: 27653a 11349096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078521
Row_Buffer_Locality_read = 0.076850
Row_Buffer_Locality_write = 0.094276
Bank_Level_Parallism = 6.282712
Bank_Level_Parallism_Col = 2.100640
Bank_Level_Parallism_Ready = 1.173746
write_to_read_ratio_blp_rw_average = 0.138040
GrpLevelPara = 1.790636 

BW Util details:
bwutil = 0.142707 
total_CMD = 14383811 
util_bw = 2052664 
Wasted_Col = 4762454 
Wasted_Row = 950467 
Idle = 6618226 

BW Util Bottlenecks: 
RCDc_limit = 6998385 
RCDWRc_limit = 389852 
WTRc_limit = 1667485 
RTWc_limit = 1276604 
CCDLc_limit = 392953 
rwq = 0 
CCDLc_limit_alone = 288467 
WTRc_limit_alone = 1614080 
RTWc_limit_alone = 1225523 

Commands details: 
total_CMD = 14383811 
n_nop = 13094225 
Read = 439234 
Write = 0 
L2_Alloc = 0 
L2_WB = 73932 
n_act = 447695 
n_pre = 447679 
n_ref = 0 
n_req = 485842 
total_req = 513166 

Dual Bus Interface Util: 
issued_total_row = 895374 
issued_total_col = 513166 
Row_Bus_Util =  0.062249 
CoL_Bus_Util = 0.035677 
Either_Row_CoL_Bus_Util = 0.089655 
Issued_on_Two_Bus_Simul_Util = 0.008270 
issued_two_Eff = 0.092242 
queue_avg = 6.744339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.74434
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14383811 n_nop=13071811 n_act=456115 n_pre=456099 n_ref_event=0 n_req=498563 n_rd=451386 n_rd_L2_A=0 n_write=0 n_wr_bk=74312 bw_util=0.1462
n_activity=8469208 dram_eff=0.2483
bk0: 27538a 11203802i bk1: 28773a 11086577i bk2: 27357a 11224809i bk3: 28881a 11055263i bk4: 27743a 11173512i bk5: 27867a 11192337i bk6: 27713a 11239920i bk7: 28801a 11054574i bk8: 27450a 11214967i bk9: 28666a 11073117i bk10: 27337a 11211310i bk11: 28848a 11058760i bk12: 27770a 11164901i bk13: 28696a 11061055i bk14: 28257a 11147554i bk15: 29689a 10952272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085141
Row_Buffer_Locality_read = 0.082357
Row_Buffer_Locality_write = 0.111771
Bank_Level_Parallism = 6.760646
Bank_Level_Parallism_Col = 2.145559
Bank_Level_Parallism_Ready = 1.181248
write_to_read_ratio_blp_rw_average = 0.142007
GrpLevelPara = 1.820500 

BW Util details:
bwutil = 0.146192 
total_CMD = 14383811 
util_bw = 2102792 
Wasted_Col = 4777072 
Wasted_Row = 928955 
Idle = 6574992 

BW Util Bottlenecks: 
RCDc_limit = 7083448 
RCDWRc_limit = 384404 
WTRc_limit = 1666930 
RTWc_limit = 1380971 
CCDLc_limit = 408405 
rwq = 0 
CCDLc_limit_alone = 297251 
WTRc_limit_alone = 1612450 
RTWc_limit_alone = 1324297 

Commands details: 
total_CMD = 14383811 
n_nop = 13071811 
Read = 451386 
Write = 0 
L2_Alloc = 0 
L2_WB = 74312 
n_act = 456115 
n_pre = 456099 
n_ref = 0 
n_req = 498563 
total_req = 525698 

Dual Bus Interface Util: 
issued_total_row = 912214 
issued_total_col = 525698 
Row_Bus_Util =  0.063419 
CoL_Bus_Util = 0.036548 
Either_Row_CoL_Bus_Util = 0.091214 
Issued_on_Two_Bus_Simul_Util = 0.008754 
issued_two_Eff = 0.095970 
queue_avg = 9.809602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.8096
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14383811 n_nop=13088350 n_act=450733 n_pre=450717 n_ref_event=0 n_req=488788 n_rd=442139 n_rd_L2_A=0 n_write=0 n_wr_bk=74065 bw_util=0.1436
n_activity=8475127 dram_eff=0.2436
bk0: 27708a 11316167i bk1: 27755a 11329250i bk2: 27261a 11378190i bk3: 26725a 11413954i bk4: 27031a 11360602i bk5: 27538a 11316016i bk6: 28591a 11204653i bk7: 27603a 11329754i bk8: 27307a 11364969i bk9: 27081a 11385535i bk10: 27810a 11323924i bk11: 27270a 11346019i bk12: 28023a 11258945i bk13: 28093a 11255965i bk14: 28152a 11261111i bk15: 28191a 11241635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077858
Row_Buffer_Locality_read = 0.076286
Row_Buffer_Locality_write = 0.092757
Bank_Level_Parallism = 6.373005
Bank_Level_Parallism_Col = 2.094123
Bank_Level_Parallism_Ready = 1.168004
write_to_read_ratio_blp_rw_average = 0.138307
GrpLevelPara = 1.787845 

BW Util details:
bwutil = 0.143551 
total_CMD = 14383811 
util_bw = 2064816 
Wasted_Col = 4794738 
Wasted_Row = 951295 
Idle = 6572962 

BW Util Bottlenecks: 
RCDc_limit = 7045867 
RCDWRc_limit = 392154 
WTRc_limit = 1662407 
RTWc_limit = 1281504 
CCDLc_limit = 397343 
rwq = 0 
CCDLc_limit_alone = 291598 
WTRc_limit_alone = 1608281 
RTWc_limit_alone = 1229885 

Commands details: 
total_CMD = 14383811 
n_nop = 13088350 
Read = 442139 
Write = 0 
L2_Alloc = 0 
L2_WB = 74065 
n_act = 450733 
n_pre = 450717 
n_ref = 0 
n_req = 488788 
total_req = 516204 

Dual Bus Interface Util: 
issued_total_row = 901450 
issued_total_col = 516204 
Row_Bus_Util =  0.062671 
CoL_Bus_Util = 0.035888 
Either_Row_CoL_Bus_Util = 0.090064 
Issued_on_Two_Bus_Simul_Util = 0.008495 
issued_two_Eff = 0.094324 
queue_avg = 7.589552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.58955
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14383811 n_nop=13094590 n_act=447759 n_pre=447743 n_ref_event=0 n_req=484415 n_rd=438004 n_rd_L2_A=0 n_write=0 n_wr_bk=73535 bw_util=0.1423
n_activity=8454178 dram_eff=0.242
bk0: 27006a 11424486i bk1: 27732a 11363572i bk2: 26820a 11464250i bk3: 26943a 11433382i bk4: 27311a 11397404i bk5: 27119a 11425245i bk6: 26986a 11417382i bk7: 27504a 11383893i bk8: 27668a 11374811i bk9: 27255a 11421372i bk10: 26893a 11472939i bk11: 27305a 11398117i bk12: 27708a 11360558i bk13: 28024a 11324351i bk14: 28036a 11330845i bk15: 27694a 11355947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075671
Row_Buffer_Locality_read = 0.074253
Row_Buffer_Locality_write = 0.089052
Bank_Level_Parallism = 6.224295
Bank_Level_Parallism_Col = 2.085174
Bank_Level_Parallism_Ready = 1.170291
write_to_read_ratio_blp_rw_average = 0.136572
GrpLevelPara = 1.780668 

BW Util details:
bwutil = 0.142254 
total_CMD = 14383811 
util_bw = 2046156 
Wasted_Col = 4784518 
Wasted_Row = 961245 
Idle = 6591892 

BW Util Bottlenecks: 
RCDc_limit = 7017932 
RCDWRc_limit = 392066 
WTRc_limit = 1652383 
RTWc_limit = 1251667 
CCDLc_limit = 388611 
rwq = 0 
CCDLc_limit_alone = 285965 
WTRc_limit_alone = 1599259 
RTWc_limit_alone = 1202145 

Commands details: 
total_CMD = 14383811 
n_nop = 13094590 
Read = 438004 
Write = 0 
L2_Alloc = 0 
L2_WB = 73535 
n_act = 447759 
n_pre = 447743 
n_ref = 0 
n_req = 484415 
total_req = 511539 

Dual Bus Interface Util: 
issued_total_row = 895502 
issued_total_col = 511539 
Row_Bus_Util =  0.062258 
CoL_Bus_Util = 0.035564 
Either_Row_CoL_Bus_Util = 0.089630 
Issued_on_Two_Bus_Simul_Util = 0.008191 
issued_two_Eff = 0.091389 
queue_avg = 6.406254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.40625
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14383811 n_nop=13102534 n_act=443665 n_pre=443649 n_ref_event=0 n_req=478768 n_rd=432186 n_rd_L2_A=0 n_write=0 n_wr_bk=73596 bw_util=0.1407
n_activity=8457453 dram_eff=0.2392
bk0: 27259a 11496860i bk1: 27223a 11522341i bk2: 26554a 11581780i bk3: 26271a 11646448i bk4: 26972a 11546619i bk5: 26321a 11602946i bk6: 28209a 11394877i bk7: 27073a 11508950i bk8: 26663a 11563805i bk9: 26658a 11566674i bk10: 26988a 11522676i bk11: 26633a 11581895i bk12: 27687a 11456060i bk13: 26825a 11532672i bk14: 27743a 11456753i bk15: 27107a 11528520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073322
Row_Buffer_Locality_read = 0.071742
Row_Buffer_Locality_write = 0.087974
Bank_Level_Parallism = 5.947155
Bank_Level_Parallism_Col = 2.064376
Bank_Level_Parallism_Ready = 1.164346
write_to_read_ratio_blp_rw_average = 0.137035
GrpLevelPara = 1.766043 

BW Util details:
bwutil = 0.140653 
total_CMD = 14383811 
util_bw = 2023128 
Wasted_Col = 4789780 
Wasted_Row = 973904 
Idle = 6596999 

BW Util Bottlenecks: 
RCDc_limit = 6979030 
RCDWRc_limit = 396617 
WTRc_limit = 1647401 
RTWc_limit = 1236961 
CCDLc_limit = 382289 
rwq = 0 
CCDLc_limit_alone = 281389 
WTRc_limit_alone = 1594853 
RTWc_limit_alone = 1188609 

Commands details: 
total_CMD = 14383811 
n_nop = 13102534 
Read = 432186 
Write = 0 
L2_Alloc = 0 
L2_WB = 73596 
n_act = 443665 
n_pre = 443649 
n_ref = 0 
n_req = 478768 
total_req = 505782 

Dual Bus Interface Util: 
issued_total_row = 887314 
issued_total_col = 505782 
Row_Bus_Util =  0.061688 
CoL_Bus_Util = 0.035163 
Either_Row_CoL_Bus_Util = 0.089078 
Issued_on_Two_Bus_Simul_Util = 0.007774 
issued_two_Eff = 0.087272 
queue_avg = 5.500889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.50089
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14383811 n_nop=13100092 n_act=446023 n_pre=446007 n_ref_event=0 n_req=483185 n_rd=437202 n_rd_L2_A=0 n_write=0 n_wr_bk=73051 bw_util=0.1419
n_activity=8471744 dram_eff=0.2409
bk0: 27996a 11330527i bk1: 27167a 11449582i bk2: 27102a 11442607i bk3: 26899a 11461771i bk4: 26904a 11473904i bk5: 26188a 11554547i bk6: 27768a 11350467i bk7: 27587a 11377785i bk8: 27150a 11397745i bk9: 26742a 11490711i bk10: 27393a 11385418i bk11: 27537a 11360715i bk12: 27905a 11322573i bk13: 27723a 11362689i bk14: 27849a 11344132i bk15: 27292a 11434301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076911
Row_Buffer_Locality_read = 0.075395
Row_Buffer_Locality_write = 0.091316
Bank_Level_Parallism = 6.198218
Bank_Level_Parallism_Col = 2.075049
Bank_Level_Parallism_Ready = 1.164207
write_to_read_ratio_blp_rw_average = 0.137218
GrpLevelPara = 1.775042 

BW Util details:
bwutil = 0.141896 
total_CMD = 14383811 
util_bw = 2041012 
Wasted_Col = 4782041 
Wasted_Row = 971990 
Idle = 6588768 

BW Util Bottlenecks: 
RCDc_limit = 6999019 
RCDWRc_limit = 389512 
WTRc_limit = 1612163 
RTWc_limit = 1246548 
CCDLc_limit = 390591 
rwq = 0 
CCDLc_limit_alone = 288428 
WTRc_limit_alone = 1560302 
RTWc_limit_alone = 1196246 

Commands details: 
total_CMD = 14383811 
n_nop = 13100092 
Read = 437202 
Write = 0 
L2_Alloc = 0 
L2_WB = 73051 
n_act = 446023 
n_pre = 446007 
n_ref = 0 
n_req = 483185 
total_req = 510253 

Dual Bus Interface Util: 
issued_total_row = 892030 
issued_total_col = 510253 
Row_Bus_Util =  0.062016 
CoL_Bus_Util = 0.035474 
Either_Row_CoL_Bus_Util = 0.089247 
Issued_on_Two_Bus_Simul_Util = 0.008243 
issued_two_Eff = 0.092360 
queue_avg = 7.285370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.28537
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14383811 n_nop=13102375 n_act=444154 n_pre=444138 n_ref_event=0 n_req=480005 n_rd=433782 n_rd_L2_A=0 n_write=0 n_wr_bk=72932 bw_util=0.1409
n_activity=8454051 dram_eff=0.2397
bk0: 27469a 11434856i bk1: 27328a 11464169i bk2: 26333a 11554341i bk3: 26710a 11535861i bk4: 26833a 11502315i bk5: 26326a 11597410i bk6: 27644a 11421001i bk7: 27168a 11471675i bk8: 26563a 11527328i bk9: 26565a 11531975i bk10: 27438a 11437783i bk11: 27126a 11461464i bk12: 27388a 11452914i bk13: 27707a 11410856i bk14: 27576a 11428073i bk15: 27608a 11435940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074689
Row_Buffer_Locality_read = 0.073110
Row_Buffer_Locality_write = 0.089501
Bank_Level_Parallism = 6.068411
Bank_Level_Parallism_Col = 2.066757
Bank_Level_Parallism_Ready = 1.165502
write_to_read_ratio_blp_rw_average = 0.135775
GrpLevelPara = 1.768919 

BW Util details:
bwutil = 0.140912 
total_CMD = 14383811 
util_bw = 2026856 
Wasted_Col = 4775662 
Wasted_Row = 969958 
Idle = 6611335 

BW Util Bottlenecks: 
RCDc_limit = 6980794 
RCDWRc_limit = 391148 
WTRc_limit = 1641147 
RTWc_limit = 1218095 
CCDLc_limit = 382178 
rwq = 0 
CCDLc_limit_alone = 282192 
WTRc_limit_alone = 1588656 
RTWc_limit_alone = 1170600 

Commands details: 
total_CMD = 14383811 
n_nop = 13102375 
Read = 433782 
Write = 0 
L2_Alloc = 0 
L2_WB = 72932 
n_act = 444154 
n_pre = 444138 
n_ref = 0 
n_req = 480005 
total_req = 506714 

Dual Bus Interface Util: 
issued_total_row = 888292 
issued_total_col = 506714 
Row_Bus_Util =  0.061756 
CoL_Bus_Util = 0.035228 
Either_Row_CoL_Bus_Util = 0.089089 
Issued_on_Two_Bus_Simul_Util = 0.007896 
issued_two_Eff = 0.088627 
queue_avg = 6.015343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.01534
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14383811 n_nop=13099995 n_act=444553 n_pre=444537 n_ref_event=0 n_req=480908 n_rd=434378 n_rd_L2_A=0 n_write=0 n_wr_bk=73919 bw_util=0.1414
n_activity=8469800 dram_eff=0.2401
bk0: 27066a 11472858i bk1: 27703a 11418896i bk2: 26711a 11531320i bk3: 26997a 11491095i bk4: 26737a 11552549i bk5: 26853a 11506961i bk6: 27407a 11425998i bk7: 27539a 11434382i bk8: 26692a 11494858i bk9: 27415a 11414784i bk10: 26617a 11529623i bk11: 26960a 11479387i bk12: 27001a 11494977i bk13: 26931a 11522271i bk14: 27789a 11428656i bk15: 27960a 11388955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075599
Row_Buffer_Locality_read = 0.074076
Row_Buffer_Locality_write = 0.089813
Bank_Level_Parallism = 6.071369
Bank_Level_Parallism_Col = 2.075704
Bank_Level_Parallism_Ready = 1.168209
write_to_read_ratio_blp_rw_average = 0.137396
GrpLevelPara = 1.774144 

BW Util details:
bwutil = 0.141353 
total_CMD = 14383811 
util_bw = 2033188 
Wasted_Col = 4778385 
Wasted_Row = 971014 
Idle = 6601224 

BW Util Bottlenecks: 
RCDc_limit = 6976223 
RCDWRc_limit = 393827 
WTRc_limit = 1657385 
RTWc_limit = 1243677 
CCDLc_limit = 385316 
rwq = 0 
CCDLc_limit_alone = 282925 
WTRc_limit_alone = 1604031 
RTWc_limit_alone = 1194640 

Commands details: 
total_CMD = 14383811 
n_nop = 13099995 
Read = 434378 
Write = 0 
L2_Alloc = 0 
L2_WB = 73919 
n_act = 444553 
n_pre = 444537 
n_ref = 0 
n_req = 480908 
total_req = 508297 

Dual Bus Interface Util: 
issued_total_row = 889090 
issued_total_col = 508297 
Row_Bus_Util =  0.061812 
CoL_Bus_Util = 0.035338 
Either_Row_CoL_Bus_Util = 0.089254 
Issued_on_Two_Bus_Simul_Util = 0.007896 
issued_two_Eff = 0.088464 
queue_avg = 5.874666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.87467
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14383811 n_nop=13096405 n_act=446857 n_pre=446841 n_ref_event=0 n_req=483711 n_rd=437003 n_rd_L2_A=0 n_write=0 n_wr_bk=73732 bw_util=0.142
n_activity=8479126 dram_eff=0.2409
bk0: 27510a 11400272i bk1: 27345a 11392488i bk2: 26903a 11474082i bk3: 27219a 11421880i bk4: 26729a 11501091i bk5: 27259a 11419238i bk6: 27073a 11460150i bk7: 27733a 11375167i bk8: 26754a 11464232i bk9: 27255a 11420563i bk10: 26950a 11467442i bk11: 27662a 11376258i bk12: 27087a 11448313i bk13: 27557a 11377146i bk14: 27707a 11391943i bk15: 28260a 11314506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076192
Row_Buffer_Locality_read = 0.074821
Row_Buffer_Locality_write = 0.089021
Bank_Level_Parallism = 6.162653
Bank_Level_Parallism_Col = 2.076344
Bank_Level_Parallism_Ready = 1.167371
write_to_read_ratio_blp_rw_average = 0.138069
GrpLevelPara = 1.775589 

BW Util details:
bwutil = 0.142031 
total_CMD = 14383811 
util_bw = 2042940 
Wasted_Col = 4797457 
Wasted_Row = 971372 
Idle = 6572042 

BW Util Bottlenecks: 
RCDc_limit = 7008897 
RCDWRc_limit = 396333 
WTRc_limit = 1658482 
RTWc_limit = 1258284 
CCDLc_limit = 389703 
rwq = 0 
CCDLc_limit_alone = 286303 
WTRc_limit_alone = 1604815 
RTWc_limit_alone = 1208551 

Commands details: 
total_CMD = 14383811 
n_nop = 13096405 
Read = 437003 
Write = 0 
L2_Alloc = 0 
L2_WB = 73732 
n_act = 446857 
n_pre = 446841 
n_ref = 0 
n_req = 483711 
total_req = 510735 

Dual Bus Interface Util: 
issued_total_row = 893698 
issued_total_col = 510735 
Row_Bus_Util =  0.062132 
CoL_Bus_Util = 0.035508 
Either_Row_CoL_Bus_Util = 0.089504 
Issued_on_Two_Bus_Simul_Util = 0.008136 
issued_two_Eff = 0.090901 
queue_avg = 6.422264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.42226
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14383811 n_nop=13094784 n_act=447208 n_pre=447192 n_ref_event=0 n_req=484223 n_rd=437771 n_rd_L2_A=0 n_write=0 n_wr_bk=73563 bw_util=0.1422
n_activity=8471863 dram_eff=0.2414
bk0: 27604a 11354804i bk1: 27324a 11383343i bk2: 27210a 11382162i bk3: 26860a 11428853i bk4: 27123a 11405276i bk5: 26755a 11451695i bk6: 27734a 11321469i bk7: 27311a 11407694i bk8: 26954a 11411238i bk9: 26972a 11425795i bk10: 27843a 11319812i bk11: 26926a 11429875i bk12: 27431a 11385766i bk13: 27822a 11330812i bk14: 28273a 11284189i bk15: 27629a 11332444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076444
Row_Buffer_Locality_read = 0.074852
Row_Buffer_Locality_write = 0.091449
Bank_Level_Parallism = 6.258055
Bank_Level_Parallism_Col = 2.083852
Bank_Level_Parallism_Ready = 1.169512
write_to_read_ratio_blp_rw_average = 0.137677
GrpLevelPara = 1.781797 

BW Util details:
bwutil = 0.142197 
total_CMD = 14383811 
util_bw = 2045336 
Wasted_Col = 4783890 
Wasted_Row = 968941 
Idle = 6585644 

BW Util Bottlenecks: 
RCDc_limit = 7007397 
RCDWRc_limit = 393162 
WTRc_limit = 1645587 
RTWc_limit = 1257582 
CCDLc_limit = 387741 
rwq = 0 
CCDLc_limit_alone = 285226 
WTRc_limit_alone = 1592167 
RTWc_limit_alone = 1208487 

Commands details: 
total_CMD = 14383811 
n_nop = 13094784 
Read = 437771 
Write = 0 
L2_Alloc = 0 
L2_WB = 73563 
n_act = 447208 
n_pre = 447192 
n_ref = 0 
n_req = 484223 
total_req = 511334 

Dual Bus Interface Util: 
issued_total_row = 894400 
issued_total_col = 511334 
Row_Bus_Util =  0.062181 
CoL_Bus_Util = 0.035549 
Either_Row_CoL_Bus_Util = 0.089617 
Issued_on_Two_Bus_Simul_Util = 0.008114 
issued_two_Eff = 0.090539 
queue_avg = 7.000764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.00076
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14383811 n_nop=13095515 n_act=447723 n_pre=447707 n_ref_event=0 n_req=484688 n_rd=438155 n_rd_L2_A=0 n_write=0 n_wr_bk=73476 bw_util=0.1423
n_activity=8465441 dram_eff=0.2418
bk0: 27806a 11321271i bk1: 27710a 11361872i bk2: 26997a 11406631i bk3: 26791a 11458383i bk4: 27014a 11435573i bk5: 26915a 11436626i bk6: 27683a 11336326i bk7: 27543a 11360793i bk8: 27362a 11375598i bk9: 27343a 11383216i bk10: 27606a 11335136i bk11: 27523a 11354665i bk12: 27525a 11348020i bk13: 27361a 11381638i bk14: 27440a 11368693i bk15: 27536a 11379986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076266
Row_Buffer_Locality_read = 0.074695
Row_Buffer_Locality_write = 0.091054
Bank_Level_Parallism = 6.273057
Bank_Level_Parallism_Col = 2.082677
Bank_Level_Parallism_Ready = 1.165870
write_to_read_ratio_blp_rw_average = 0.137547
GrpLevelPara = 1.781026 

BW Util details:
bwutil = 0.142280 
total_CMD = 14383811 
util_bw = 2046524 
Wasted_Col = 4779436 
Wasted_Row = 956093 
Idle = 6601758 

BW Util Bottlenecks: 
RCDc_limit = 7012883 
RCDWRc_limit = 393221 
WTRc_limit = 1638809 
RTWc_limit = 1257235 
CCDLc_limit = 390261 
rwq = 0 
CCDLc_limit_alone = 287720 
WTRc_limit_alone = 1586112 
RTWc_limit_alone = 1207391 

Commands details: 
total_CMD = 14383811 
n_nop = 13095515 
Read = 438155 
Write = 0 
L2_Alloc = 0 
L2_WB = 73476 
n_act = 447723 
n_pre = 447707 
n_ref = 0 
n_req = 484688 
total_req = 511631 

Dual Bus Interface Util: 
issued_total_row = 895430 
issued_total_col = 511631 
Row_Bus_Util =  0.062253 
CoL_Bus_Util = 0.035570 
Either_Row_CoL_Bus_Util = 0.089566 
Issued_on_Two_Bus_Simul_Util = 0.008257 
issued_two_Eff = 0.092188 
queue_avg = 6.935683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.93568
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14383811 n_nop=13087033 n_act=450083 n_pre=450067 n_ref_event=0 n_req=488009 n_rd=441156 n_rd_L2_A=0 n_write=0 n_wr_bk=73936 bw_util=0.1432
n_activity=8463356 dram_eff=0.2434
bk0: 27775a 11329956i bk1: 27372a 11373317i bk2: 27377a 11378554i bk3: 27206a 11418754i bk4: 27094a 11407095i bk5: 27948a 11293972i bk6: 27624a 11338243i bk7: 28272a 11288677i bk8: 27579a 11350959i bk9: 27465a 11369148i bk10: 27021a 11409522i bk11: 27054a 11429162i bk12: 27481a 11357652i bk13: 27792a 11306378i bk14: 28063a 11286136i bk15: 28033a 11298825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077716
Row_Buffer_Locality_read = 0.075869
Row_Buffer_Locality_write = 0.095106
Bank_Level_Parallism = 6.314599
Bank_Level_Parallism_Col = 2.103051
Bank_Level_Parallism_Ready = 1.170575
write_to_read_ratio_blp_rw_average = 0.140093
GrpLevelPara = 1.791741 

BW Util details:
bwutil = 0.143242 
total_CMD = 14383811 
util_bw = 2060368 
Wasted_Col = 4790686 
Wasted_Row = 943805 
Idle = 6588952 

BW Util Bottlenecks: 
RCDc_limit = 7041359 
RCDWRc_limit = 392808 
WTRc_limit = 1667012 
RTWc_limit = 1308650 
CCDLc_limit = 396176 
rwq = 0 
CCDLc_limit_alone = 289374 
WTRc_limit_alone = 1612570 
RTWc_limit_alone = 1256290 

Commands details: 
total_CMD = 14383811 
n_nop = 13087033 
Read = 441156 
Write = 0 
L2_Alloc = 0 
L2_WB = 73936 
n_act = 450083 
n_pre = 450067 
n_ref = 0 
n_req = 488009 
total_req = 515092 

Dual Bus Interface Util: 
issued_total_row = 900150 
issued_total_col = 515092 
Row_Bus_Util =  0.062581 
CoL_Bus_Util = 0.035811 
Either_Row_CoL_Bus_Util = 0.090155 
Issued_on_Two_Bus_Simul_Util = 0.008236 
issued_two_Eff = 0.091353 
queue_avg = 7.226808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.22681

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1163006, Miss = 226974, Miss_rate = 0.195, Pending_hits = 1305, Reservation_fails = 8280
L2_cache_bank[1]: Access = 1159104, Miss = 224432, Miss_rate = 0.194, Pending_hits = 1281, Reservation_fails = 4339
L2_cache_bank[2]: Access = 1368197, Miss = 227245, Miss_rate = 0.166, Pending_hits = 1522, Reservation_fails = 7825
L2_cache_bank[3]: Access = 1159238, Miss = 236301, Miss_rate = 0.204, Pending_hits = 1697, Reservation_fails = 7332
L2_cache_bank[4]: Access = 1165911, Miss = 227963, Miss_rate = 0.196, Pending_hits = 1427, Reservation_fails = 6864
L2_cache_bank[5]: Access = 1105933, Miss = 226336, Miss_rate = 0.205, Pending_hits = 1318, Reservation_fails = 4383
L2_cache_bank[6]: Access = 1135533, Miss = 224508, Miss_rate = 0.198, Pending_hits = 1283, Reservation_fails = 7124
L2_cache_bank[7]: Access = 1127433, Miss = 225656, Miss_rate = 0.200, Pending_hits = 1282, Reservation_fails = 6373
L2_cache_bank[8]: Access = 1322924, Miss = 224155, Miss_rate = 0.169, Pending_hits = 1286, Reservation_fails = 6440
L2_cache_bank[9]: Access = 1139387, Miss = 220191, Miss_rate = 0.193, Pending_hits = 1254, Reservation_fails = 7291
L2_cache_bank[10]: Access = 1180218, Miss = 226160, Miss_rate = 0.192, Pending_hits = 1400, Reservation_fails = 7090
L2_cache_bank[11]: Access = 1129023, Miss = 223227, Miss_rate = 0.198, Pending_hits = 1254, Reservation_fails = 5965
L2_cache_bank[12]: Access = 1143686, Miss = 223338, Miss_rate = 0.195, Pending_hits = 1247, Reservation_fails = 10119
L2_cache_bank[13]: Access = 1169625, Miss = 222630, Miss_rate = 0.190, Pending_hits = 1307, Reservation_fails = 8461
L2_cache_bank[14]: Access = 1140321, Miss = 222110, Miss_rate = 0.195, Pending_hits = 1277, Reservation_fails = 8080
L2_cache_bank[15]: Access = 1119585, Miss = 224446, Miss_rate = 0.200, Pending_hits = 1179, Reservation_fails = 6363
L2_cache_bank[16]: Access = 1140375, Miss = 222813, Miss_rate = 0.195, Pending_hits = 1302, Reservation_fails = 6691
L2_cache_bank[17]: Access = 1086125, Miss = 226387, Miss_rate = 0.208, Pending_hits = 1239, Reservation_fails = 5471
L2_cache_bank[18]: Access = 1132884, Miss = 226266, Miss_rate = 0.200, Pending_hits = 1296, Reservation_fails = 7422
L2_cache_bank[19]: Access = 1135309, Miss = 223691, Miss_rate = 0.197, Pending_hits = 1288, Reservation_fails = 8970
L2_cache_bank[20]: Access = 1186337, Miss = 225526, Miss_rate = 0.190, Pending_hits = 1414, Reservation_fails = 8726
L2_cache_bank[21]: Access = 1127742, Miss = 224814, Miss_rate = 0.199, Pending_hits = 1389, Reservation_fails = 6979
L2_cache_bank[22]: Access = 1154307, Miss = 226106, Miss_rate = 0.196, Pending_hits = 1293, Reservation_fails = 6263
L2_cache_bank[23]: Access = 1182734, Miss = 227230, Miss_rate = 0.192, Pending_hits = 1337, Reservation_fails = 7162
L2_total_cache_accesses = 27874937
L2_total_cache_misses = 5408505
L2_total_cache_miss_rate = 0.1940
L2_total_cache_pending_hits = 31877
L2_total_cache_reservation_fails = 170013
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22174286
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3256974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170013
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2005422
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 31877
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 260269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 109575
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27468559
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 406378
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8055
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 161906
L2_cache_data_port_util = 0.167
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=27874937
icnt_total_pkts_simt_to_mem=27874937
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27874937
Req_Network_cycles = 5608898
Req_Network_injected_packets_per_cycle =       4.9698 
Req_Network_conflicts_per_cycle =       3.0395
Req_Network_conflicts_per_cycle_util =       4.6577
Req_Bank_Level_Parallism =       7.6157
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.3777
Req_Network_out_buffer_full_per_cycle =       0.0481
Req_Network_out_buffer_avg_util =       5.0486

Reply_Network_injected_packets_num = 27874937
Reply_Network_cycles = 5608898
Reply_Network_injected_packets_per_cycle =        4.9698
Reply_Network_conflicts_per_cycle =        3.6569
Reply_Network_conflicts_per_cycle_util =       5.6048
Reply_Bank_Level_Parallism =       7.6171
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.3114
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1657
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 34 min, 52 sec (23692 sec)
gpgpu_simulation_rate = 7607 (inst/sec)
gpgpu_simulation_rate = 236 (cycle/sec)
gpgpu_silicon_slowdown = 5783898x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c75433c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b90046c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (25,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 28 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 29 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 17: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 17 
gpu_sim_cycle = 6043
gpu_sim_insn = 145760
gpu_ipc =      24.1205
gpu_tot_sim_cycle = 5614941
gpu_tot_sim_insn = 180385990
gpu_tot_ipc =      32.1261
gpu_tot_issued_cta = 4574
gpu_occupancy = 23.6723% 
gpu_tot_occupancy = 68.9664% 
max_total_param_size = 0
gpu_stall_dramfull = 2590045
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2937
partiton_level_parallism_total  =       4.9647
partiton_level_parallism_util =       5.1599
partiton_level_parallism_util_total  =       7.8691
L2_BW  =      12.8301 GB/Sec
L2_BW_total  =     216.8598 GB/Sec
gpu_total_sim_rate=7611

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1617210, Miss = 906922, Miss_rate = 0.561, Pending_hits = 18594, Reservation_fails = 449291
	L1D_cache_core[1]: Access = 1554245, Miss = 885121, Miss_rate = 0.569, Pending_hits = 19197, Reservation_fails = 555976
	L1D_cache_core[2]: Access = 1626841, Miss = 907610, Miss_rate = 0.558, Pending_hits = 18904, Reservation_fails = 476371
	L1D_cache_core[3]: Access = 1511132, Miss = 888756, Miss_rate = 0.588, Pending_hits = 18819, Reservation_fails = 555903
	L1D_cache_core[4]: Access = 1524836, Miss = 870333, Miss_rate = 0.571, Pending_hits = 18160, Reservation_fails = 462195
	L1D_cache_core[5]: Access = 1387847, Miss = 805455, Miss_rate = 0.580, Pending_hits = 16350, Reservation_fails = 470030
	L1D_cache_core[6]: Access = 1429168, Miss = 814187, Miss_rate = 0.570, Pending_hits = 16989, Reservation_fails = 468333
	L1D_cache_core[7]: Access = 1508909, Miss = 863879, Miss_rate = 0.573, Pending_hits = 18286, Reservation_fails = 436849
	L1D_cache_core[8]: Access = 1497451, Miss = 873168, Miss_rate = 0.583, Pending_hits = 18907, Reservation_fails = 499324
	L1D_cache_core[9]: Access = 1458595, Miss = 860921, Miss_rate = 0.590, Pending_hits = 18952, Reservation_fails = 496937
	L1D_cache_core[10]: Access = 1423332, Miss = 831518, Miss_rate = 0.584, Pending_hits = 18591, Reservation_fails = 474758
	L1D_cache_core[11]: Access = 1473309, Miss = 857246, Miss_rate = 0.582, Pending_hits = 17824, Reservation_fails = 509128
	L1D_cache_core[12]: Access = 1462552, Miss = 869118, Miss_rate = 0.594, Pending_hits = 18628, Reservation_fails = 487592
	L1D_cache_core[13]: Access = 1392142, Miss = 813626, Miss_rate = 0.584, Pending_hits = 17055, Reservation_fails = 440768
	L1D_cache_core[14]: Access = 1422480, Miss = 805761, Miss_rate = 0.566, Pending_hits = 16942, Reservation_fails = 445603
	L1D_cache_core[15]: Access = 1566130, Miss = 896253, Miss_rate = 0.572, Pending_hits = 19571, Reservation_fails = 489691
	L1D_cache_core[16]: Access = 1435044, Miss = 831072, Miss_rate = 0.579, Pending_hits = 17310, Reservation_fails = 473048
	L1D_cache_core[17]: Access = 1458045, Miss = 843339, Miss_rate = 0.578, Pending_hits = 18121, Reservation_fails = 511879
	L1D_cache_core[18]: Access = 1487722, Miss = 879320, Miss_rate = 0.591, Pending_hits = 18631, Reservation_fails = 519093
	L1D_cache_core[19]: Access = 1510746, Miss = 861535, Miss_rate = 0.570, Pending_hits = 18446, Reservation_fails = 464529
	L1D_cache_core[20]: Access = 1519495, Miss = 863934, Miss_rate = 0.569, Pending_hits = 17973, Reservation_fails = 473659
	L1D_cache_core[21]: Access = 1519990, Miss = 881402, Miss_rate = 0.580, Pending_hits = 19171, Reservation_fails = 510395
	L1D_cache_core[22]: Access = 1470810, Miss = 865942, Miss_rate = 0.589, Pending_hits = 18995, Reservation_fails = 539285
	L1D_cache_core[23]: Access = 1405746, Miss = 842023, Miss_rate = 0.599, Pending_hits = 18698, Reservation_fails = 532982
	L1D_cache_core[24]: Access = 1443499, Miss = 809399, Miss_rate = 0.561, Pending_hits = 17085, Reservation_fails = 455257
	L1D_cache_core[25]: Access = 1456991, Miss = 841894, Miss_rate = 0.578, Pending_hits = 17272, Reservation_fails = 458067
	L1D_cache_core[26]: Access = 1404566, Miss = 803376, Miss_rate = 0.572, Pending_hits = 17724, Reservation_fails = 474907
	L1D_cache_core[27]: Access = 1540390, Miss = 833201, Miss_rate = 0.541, Pending_hits = 17499, Reservation_fails = 458817
	L1D_cache_core[28]: Access = 1495579, Miss = 822830, Miss_rate = 0.550, Pending_hits = 17231, Reservation_fails = 442182
	L1D_cache_core[29]: Access = 1621684, Miss = 891585, Miss_rate = 0.550, Pending_hits = 18273, Reservation_fails = 480332
	L1D_total_cache_accesses = 44626486
	L1D_total_cache_misses = 25620726
	L1D_total_cache_miss_rate = 0.5741
	L1D_total_cache_pending_hits = 544198
	L1D_total_cache_reservation_fails = 14513181
	L1D_cache_data_port_util = 0.165
	L1D_cache_fill_port_util = 0.225
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18418999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 544198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23043463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14463911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2212476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 544216
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206343
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44219136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 407350

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5010580
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9438088
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49183
ctas_completed 4574, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
31609, 43166, 41016, 41999, 35408, 34717, 35945, 34420, 26771, 24584, 24239, 25969, 25179, 22438, 27088, 25350, 28445, 27723, 29324, 34928, 30398, 32802, 31062, 27030, 32931, 28549, 30030, 31282, 27758, 33649, 32687, 24361, 
gpgpu_n_tot_thrd_icount = 859037664
gpgpu_n_tot_w_icount = 26844927
gpgpu_n_stall_shd_mem = 19408977
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27469362
gpgpu_n_mem_write_global = 407350
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 48374313
gpgpu_n_store_insn = 1175060
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5892102
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17319890
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2089087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5626209	W0_Idle:34037609	W0_Scoreboard:381949983	W1:10057820	W2:3569344	W3:1989121	W4:1365459	W5:999829	W6:804462	W7:662124	W8:561253	W9:483712	W10:416825	W11:381048	W12:337224	W13:319579	W14:304485	W15:276013	W16:262277	W17:240066	W18:226801	W19:214887	W20:198902	W21:195344	W22:192238	W23:191724	W24:194649	W25:195477	W26:185360	W27:180299	W28:178459	W29:174302	W30:174628	W31:169098	W32:1142118
single_issue_nums: WS0:6578250	WS1:6810849	WS2:6766588	WS3:6689240	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202047368 {8:25255921,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16294000 {40:407350,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88537640 {40:2213441,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1010236840 {40:25255921,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3258800 {8:407350,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88537640 {40:2213441,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3358 
max_icnt2sh_latency = 255 
averagemflatency = 381 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 8 
mrq_lat_table:2916993 	53387 	110918 	236334 	418792 	421820 	461314 	546312 	495822 	149865 	9866 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13632222 	10934054 	2161833 	743886 	367089 	37550 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1422266 	279833 	123588 	91351 	18599749 	3307840 	1642393 	1361767 	679838 	314572 	52915 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13518751 	6434257 	4247111 	2320483 	1039229 	294369 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21561 	22286 	4546 	1512 	323 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.082523  1.085381  1.087027  1.080858  1.085588  1.086975  1.086522  1.087062  1.077951  1.079868  1.088086  1.083589  1.089930  1.087153  1.086452  1.089677 
dram[1]:  1.089140  1.098517  1.094701  1.114107  1.085523  1.090755  1.084206  1.088650  1.080138  1.082469  1.084087  1.106347  1.087412  1.098460  1.093904  1.111009 
dram[2]:  1.083483  1.081979  1.084745  1.081240  1.079649  1.081812  1.095330  1.085086  1.080040  1.073656  1.084303  1.079654  1.095702  1.094296  1.085660  1.084821 
dram[3]:  1.079289  1.085222  1.082991  1.080993  1.082393  1.080003  1.080488  1.086486  1.078237  1.072967  1.075026  1.081002  1.087808  1.087489  1.084503  1.086007 
dram[4]:  1.077156  1.080864  1.076289  1.078148  1.075886  1.077416  1.082780  1.082096  1.071767  1.074292  1.077408  1.078794  1.083372  1.082337  1.083566  1.084934 
dram[5]:  1.092553  1.084502  1.084214  1.082776  1.079583  1.077183  1.085493  1.087859  1.078198  1.073667  1.086277  1.079100  1.082150  1.078251  1.095127  1.087248 
dram[6]:  1.082882  1.084830  1.075209  1.079332  1.078601  1.076867  1.084071  1.081185  1.075591  1.073937  1.081191  1.076633  1.085544  1.084633  1.087821  1.084161 
dram[7]:  1.082794  1.083776  1.080210  1.081012  1.079683  1.080001  1.087287  1.082409  1.070608  1.074437  1.079538  1.082211  1.084865  1.084956  1.088751  1.087405 
dram[8]:  1.084191  1.084924  1.081051  1.082572  1.076765  1.079099  1.081836  1.083536  1.075816  1.081846  1.083391  1.082098  1.082468  1.083451  1.087889  1.089875 
dram[9]:  1.086991  1.085053  1.084121  1.083738  1.079607  1.079423  1.084748  1.079896  1.080504  1.073851  1.084033  1.083791  1.085760  1.083409  1.087300  1.083589 
dram[10]:  1.088211  1.083598  1.084129  1.077108  1.079375  1.080187  1.087958  1.087086  1.077677  1.074330  1.082670  1.083505  1.080542  1.083784  1.086048  1.086349 
dram[11]:  1.087600  1.085055  1.082579  1.082971  1.081672  1.083540  1.089668  1.083481  1.075145  1.078529  1.083926  1.079164  1.090773  1.085897  1.091040  1.088503 
average row locality = 5821715/5372610 = 1.083592
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27302     27206     26918     26751     27748     27691     27897     27561     27380     26994     27565     26882     28209     27634     27891     27653 
dram[1]:     27538     28773     27357     28881     27767     27891     27713     28801     27450     28666     27337     28848     27770     28696     28257     29689 
dram[2]:     27708     27755     27261     26725     27055     27558     28591     27603     27307     27081     27810     27270     28023     28093     28152     28191 
dram[3]:     27006     27732     26820     26943     27331     27143     26986     27504     27668     27255     26893     27305     27708     28024     28036     27694 
dram[4]:     27259     27223     26554     26271     26996     26345     28209     27073     26663     26658     26988     26633     27687     26825     27743     27107 
dram[5]:     27996     27167     27102     26899     26928     26212     27768     27587     27150     26742     27393     27537     27905     27723     27849     27292 
dram[6]:     27469     27328     26333     26710     26862     26350     27644     27168     26563     26565     27438     27126     27388     27707     27576     27608 
dram[7]:     27066     27703     26711     26997     26765     26877     27407     27539     26692     27415     26617     26960     27001     26931     27789     27960 
dram[8]:     27510     27345     26903     27219     26753     27283     27073     27733     26754     27255     26950     27662     27087     27557     27707     28260 
dram[9]:     27604     27324     27210     26860     27147     26783     27734     27311     26954     26972     27843     26926     27431     27822     28273     27629 
dram[10]:     27806     27710     26997     26791     27038     26943     27683     27543     27362     27343     27606     27523     27525     27361     27440     27536 
dram[11]:     27775     27372     27377     27206     27114     27972     27624     28272     27579     27465     27021     27054     27481     27792     28063     28033 
total dram reads = 5262977
bank skew: 29689/26212 = 1.13
chip skew: 451434/432234 = 1.04
number of total write accesses:
dram[0]:      4613      4542      4251      4295      4705      4714      4629      4561      4456      4429      4676      4534      4918      5000      4752      4860 
dram[1]:      4692      4441      4363      4602      4790      4552      4353      4677      4498      4451      4538      4697      4877      4989      4840      4955 
dram[2]:      4618      4590      4361      4466      4639      4696      4855      4613      4265      4248      4491      4716      4989      4912      4651      4955 
dram[3]:      4429      4727      4359      4518      4564      4685      4581      4597      4232      4364      4490      4533      4790      4828      4946      4894 
dram[4]:      4660      4565      4395      4506      4677      4571      4604      4493      4266      4457      4502      4457      4997      4972      4738      4737 
dram[5]:      4693      4524      4340      4513      4475      4434      4513      4667      4271      4289      4393      4506      4968      4993      4777      4699 
dram[6]:      4537      4547      4389      4378      4555      4651      4546      4509      4158      4330      4528      4455      4794      4917      4822      4818 
dram[7]:      4519      4622      4334      4417      4656      4627      4582      4777      4426      4319      4627      4653      4904      4851      4793      4822 
dram[8]:      4634      4650      4310      4504      4828      4719      4640      4672      4317      4459      4486      4404      4767      4858      4672      4815 
dram[9]:      4477      4605      4319      4393      4588      4588      4682      4607      4391      4226      4565      4570      4753      5080      4814      4907 
dram[10]:      4587      4674      4234      4406      4441      4702      4692      4433      4420      4426      4619      4612      4729      4929      4806      4768 
dram[11]:      4581      4536      4582      4357      4662      4764      4441      4625      4522      4478      4436      4580      4955      4821      4830      4768 
total dram writes = 884083
bank skew: 5080/4158 = 1.22
chip skew: 74315/72934 = 1.02
average mf latency per bank:
dram[0]:       1349      1306      1365      1208      1680      1596      2640      2330      1879      1763      1628      1754      1555      1537      1552      1407
dram[1]:       1696      1989      1635      1928      2461      2924      3731      4691      2242      2754      2284      2680      1873      2332      2870      2134
dram[2]:       1462      1383      1455      1391      2247      1707      2730      2376      1970      1826      1948      1752      1635      1566      1488      1443
dram[3]:       1288      1224      1224      1228      1672      1592      2584      2569      1541      1692      1582      1520      1446      1413      1276      1347
dram[4]:       1226      1283      1185      1152      3100      1683      2165      2522      1860      1582      1515      1527      1398      1443      1403      1378
dram[5]:       1621      1302      1523      1225      2287      1695      3788      2489      2612      1722      2165      1612      1830      1407      1853      1389
dram[6]:       1192      1217      1207      1166      1546      1851      2590      2370      1652      1667      1630      1749      1404      1359      1420      1296
dram[7]:       1265      1272      1158      1201      1645      1741      2279      2228      1717      1595      1576      1618      1472      1389      1283      1324
dram[8]:       1214      1282      1162      1219      1512      1591      2443      2128      1723      1746      1656      1583      1403      1364      1319      1324
dram[9]:       1359      1274      1299      1288      1786      1712      2335      2255      1929      1913      1708      1784      1474      1411      1362      1406
dram[10]:       1332      1253      1307      1219      1771      1777      2708      2388      1771      1729      1733      1631      1538      1484      1580      1403
dram[11]:       1356      1301      1273      1218      1931      1871      2508      2469      1924      1712      1616      1469      1588      1478      1367      1305
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 5614957 -   mf: uid=81051436, sid4294967295:w4294967295, part=0, addr=0xc4121480, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (5614861), 
Ready @ 5614992 -   mf: uid=81051441, sid4294967295:w4294967295, part=0, addr=0xc4156800, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (5614896), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14399306 n_nop=13109660 n_act=447700 n_pre=447684 n_ref_event=0 n_req=485893 n_rd=439282 n_rd_L2_A=0 n_write=0 n_wr_bk=73934 bw_util=0.1426
n_activity=8437965 dram_eff=0.2433
bk0: 27302a 11414588i bk1: 27206a 11423946i bk2: 26918a 11456947i bk3: 26751a 11480412i bk4: 27748a 11361431i bk5: 27691a 11362944i bk6: 27897a 11333300i bk7: 27561a 11407086i bk8: 27380a 11389711i bk9: 26994a 11467380i bk10: 27565a 11389273i bk11: 26882a 11463129i bk12: 28209a 11308257i bk13: 27634a 11357076i bk14: 27891a 11334199i bk15: 27653a 11364591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078608
Row_Buffer_Locality_read = 0.076946
Row_Buffer_Locality_write = 0.094270
Bank_Level_Parallism = 6.282589
Bank_Level_Parallism_Col = 2.100684
Bank_Level_Parallism_Ready = 1.173734
write_to_read_ratio_blp_rw_average = 0.138054
GrpLevelPara = 1.790635 

BW Util details:
bwutil = 0.142567 
total_CMD = 14399306 
util_bw = 2052864 
Wasted_Col = 4762512 
Wasted_Row = 950515 
Idle = 6633415 

BW Util Bottlenecks: 
RCDc_limit = 6998425 
RCDWRc_limit = 389862 
WTRc_limit = 1667485 
RTWc_limit = 1276652 
CCDLc_limit = 392975 
rwq = 0 
CCDLc_limit_alone = 288477 
WTRc_limit_alone = 1614080 
RTWc_limit_alone = 1225559 

Commands details: 
total_CMD = 14399306 
n_nop = 13109660 
Read = 439282 
Write = 0 
L2_Alloc = 0 
L2_WB = 73934 
n_act = 447700 
n_pre = 447684 
n_ref = 0 
n_req = 485893 
total_req = 513216 

Dual Bus Interface Util: 
issued_total_row = 895384 
issued_total_col = 513216 
Row_Bus_Util =  0.062182 
CoL_Bus_Util = 0.035642 
Either_Row_CoL_Bus_Util = 0.089563 
Issued_on_Two_Bus_Simul_Util = 0.008261 
issued_two_Eff = 0.092238 
queue_avg = 6.737375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.73738
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 5614945 -   mf: uid=81051433, sid4294967295:w4294967295, part=1, addr=0xc4155d00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (5614849), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14399306 n_nop=13087249 n_act=456118 n_pre=456102 n_ref_event=0 n_req=498613 n_rd=451434 n_rd_L2_A=0 n_write=0 n_wr_bk=74315 bw_util=0.146
n_activity=8469496 dram_eff=0.2483
bk0: 27538a 11219299i bk1: 28773a 11101891i bk2: 27357a 11240302i bk3: 28881a 11070758i bk4: 27767a 11188799i bk5: 27891a 11207621i bk6: 27713a 11255412i bk7: 28801a 11070067i bk8: 27450a 11230455i bk9: 28666a 11088612i bk10: 27337a 11226805i bk11: 28848a 11074255i bk12: 27770a 11180397i bk13: 28696a 11076551i bk14: 28257a 11163051i bk15: 29689a 10967769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085226
Row_Buffer_Locality_read = 0.082451
Row_Buffer_Locality_write = 0.111787
Bank_Level_Parallism = 6.760498
Bank_Level_Parallism_Col = 2.145566
Bank_Level_Parallism_Ready = 1.181233
write_to_read_ratio_blp_rw_average = 0.142013
GrpLevelPara = 1.820500 

BW Util details:
bwutil = 0.146048 
total_CMD = 14399306 
util_bw = 2102996 
Wasted_Col = 4777120 
Wasted_Row = 928973 
Idle = 6590217 

BW Util Bottlenecks: 
RCDc_limit = 7083485 
RCDWRc_limit = 384404 
WTRc_limit = 1666957 
RTWc_limit = 1380991 
CCDLc_limit = 408414 
rwq = 0 
CCDLc_limit_alone = 297260 
WTRc_limit_alone = 1612477 
RTWc_limit_alone = 1324317 

Commands details: 
total_CMD = 14399306 
n_nop = 13087249 
Read = 451434 
Write = 0 
L2_Alloc = 0 
L2_WB = 74315 
n_act = 456118 
n_pre = 456102 
n_ref = 0 
n_req = 498613 
total_req = 525749 

Dual Bus Interface Util: 
issued_total_row = 912220 
issued_total_col = 525749 
Row_Bus_Util =  0.063352 
CoL_Bus_Util = 0.036512 
Either_Row_CoL_Bus_Util = 0.091119 
Issued_on_Two_Bus_Simul_Util = 0.008744 
issued_two_Eff = 0.095965 
queue_avg = 9.799322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.79932
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14399306 n_nop=13103797 n_act=450735 n_pre=450719 n_ref_event=0 n_req=488832 n_rd=442183 n_rd_L2_A=0 n_write=0 n_wr_bk=74065 bw_util=0.1434
n_activity=8475375 dram_eff=0.2436
bk0: 27708a 11331662i bk1: 27755a 11344746i bk2: 27261a 11393686i bk3: 26725a 11429450i bk4: 27055a 11375894i bk5: 27558a 11331325i bk6: 28591a 11220146i bk7: 27603a 11345248i bk8: 27307a 11380463i bk9: 27081a 11401030i bk10: 27810a 11339419i bk11: 27270a 11361514i bk12: 28023a 11274440i bk13: 28093a 11271460i bk14: 28152a 11276606i bk15: 28191a 11257130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077937
Row_Buffer_Locality_read = 0.076373
Row_Buffer_Locality_write = 0.092757
Bank_Level_Parallism = 6.372874
Bank_Level_Parallism_Col = 2.094116
Bank_Level_Parallism_Ready = 1.167992
write_to_read_ratio_blp_rw_average = 0.138302
GrpLevelPara = 1.787849 

BW Util details:
bwutil = 0.143409 
total_CMD = 14399306 
util_bw = 2064992 
Wasted_Col = 4794768 
Wasted_Row = 951319 
Idle = 6588227 

BW Util Bottlenecks: 
RCDc_limit = 7045903 
RCDWRc_limit = 392154 
WTRc_limit = 1662407 
RTWc_limit = 1281504 
CCDLc_limit = 397349 
rwq = 0 
CCDLc_limit_alone = 291604 
WTRc_limit_alone = 1608281 
RTWc_limit_alone = 1229885 

Commands details: 
total_CMD = 14399306 
n_nop = 13103797 
Read = 442183 
Write = 0 
L2_Alloc = 0 
L2_WB = 74065 
n_act = 450735 
n_pre = 450719 
n_ref = 0 
n_req = 488832 
total_req = 516248 

Dual Bus Interface Util: 
issued_total_row = 901454 
issued_total_col = 516248 
Row_Bus_Util =  0.062604 
CoL_Bus_Util = 0.035852 
Either_Row_CoL_Bus_Util = 0.089970 
Issued_on_Two_Bus_Simul_Util = 0.008486 
issued_two_Eff = 0.094320 
queue_avg = 7.581618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.58162
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14399306 n_nop=13110031 n_act=447763 n_pre=447747 n_ref_event=0 n_req=484461 n_rd=438048 n_rd_L2_A=0 n_write=0 n_wr_bk=73537 bw_util=0.1421
n_activity=8454457 dram_eff=0.242
bk0: 27006a 11439788i bk1: 27732a 11379066i bk2: 26820a 11479745i bk3: 26943a 11448879i bk4: 27331a 11412695i bk5: 27143a 11440534i bk6: 26986a 11432874i bk7: 27504a 11399386i bk8: 27668a 11390057i bk9: 27255a 11436865i bk10: 26893a 11488433i bk11: 27305a 11413611i bk12: 27708a 11376055i bk13: 28024a 11339848i bk14: 28036a 11346342i bk15: 27694a 11371444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075750
Row_Buffer_Locality_read = 0.074341
Row_Buffer_Locality_write = 0.089048
Bank_Level_Parallism = 6.224204
Bank_Level_Parallism_Col = 2.085216
Bank_Level_Parallism_Ready = 1.170278
write_to_read_ratio_blp_rw_average = 0.136586
GrpLevelPara = 1.780670 

BW Util details:
bwutil = 0.142114 
total_CMD = 14399306 
util_bw = 2046340 
Wasted_Col = 4784571 
Wasted_Row = 961269 
Idle = 6607126 

BW Util Bottlenecks: 
RCDc_limit = 7017964 
RCDWRc_limit = 392080 
WTRc_limit = 1652383 
RTWc_limit = 1251712 
CCDLc_limit = 388621 
rwq = 0 
CCDLc_limit_alone = 285975 
WTRc_limit_alone = 1599259 
RTWc_limit_alone = 1202190 

Commands details: 
total_CMD = 14399306 
n_nop = 13110031 
Read = 438048 
Write = 0 
L2_Alloc = 0 
L2_WB = 73537 
n_act = 447763 
n_pre = 447747 
n_ref = 0 
n_req = 484461 
total_req = 511585 

Dual Bus Interface Util: 
issued_total_row = 895510 
issued_total_col = 511585 
Row_Bus_Util =  0.062191 
CoL_Bus_Util = 0.035528 
Either_Row_CoL_Bus_Util = 0.089537 
Issued_on_Two_Bus_Simul_Util = 0.008182 
issued_two_Eff = 0.091385 
queue_avg = 6.399625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.39963
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 5614970 -   mf: uid=81051437, sid4294967295:w4294967295, part=4, addr=0xc40bf400, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (5614874), 
Ready @ 5614980 -   mf: uid=81051440, sid4294967295:w4294967295, part=4, addr=0xc4157880, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (5614884), 
Ready @ 5615001 -   mf: uid=81051443, sid4294967295:w4294967295, part=4, addr=0xc40bd000, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (5614905), 
Ready @ 5615005 -   mf: uid=81051444, sid4294967295:w4294967295, part=4, addr=0xc4244800, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (5614909), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14399306 n_nop=13117974 n_act=443668 n_pre=443652 n_ref_event=0 n_req=478817 n_rd=432234 n_rd_L2_A=0 n_write=0 n_wr_bk=73597 bw_util=0.1405
n_activity=8457749 dram_eff=0.2392
bk0: 27259a 11512356i bk1: 27223a 11537837i bk2: 26554a 11597278i bk3: 26271a 11661946i bk4: 26996a 11561913i bk5: 26345a 11618224i bk6: 28209a 11410371i bk7: 27073a 11524444i bk8: 26663a 11579028i bk9: 26658a 11582164i bk10: 26988a 11538169i bk11: 26633a 11597388i bk12: 27687a 11471554i bk13: 26825a 11548167i bk14: 27743a 11472248i bk15: 27107a 11544015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073410
Row_Buffer_Locality_read = 0.071841
Row_Buffer_Locality_write = 0.087972
Bank_Level_Parallism = 5.947039
Bank_Level_Parallism_Col = 2.064395
Bank_Level_Parallism_Ready = 1.164331
write_to_read_ratio_blp_rw_average = 0.137045
GrpLevelPara = 1.766045 

BW Util details:
bwutil = 0.140515 
total_CMD = 14399306 
util_bw = 2023324 
Wasted_Col = 4789838 
Wasted_Row = 973928 
Idle = 6612216 

BW Util Bottlenecks: 
RCDc_limit = 6979062 
RCDWRc_limit = 396629 
WTRc_limit = 1647401 
RTWc_limit = 1236995 
CCDLc_limit = 382313 
rwq = 0 
CCDLc_limit_alone = 281405 
WTRc_limit_alone = 1594853 
RTWc_limit_alone = 1188635 

Commands details: 
total_CMD = 14399306 
n_nop = 13117974 
Read = 432234 
Write = 0 
L2_Alloc = 0 
L2_WB = 73597 
n_act = 443668 
n_pre = 443652 
n_ref = 0 
n_req = 478817 
total_req = 505831 

Dual Bus Interface Util: 
issued_total_row = 887320 
issued_total_col = 505831 
Row_Bus_Util =  0.061622 
CoL_Bus_Util = 0.035129 
Either_Row_CoL_Bus_Util = 0.088986 
Issued_on_Two_Bus_Simul_Util = 0.007766 
issued_two_Eff = 0.087268 
queue_avg = 5.495202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.4952
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 5614952 -   mf: uid=81051434, sid4294967295:w4294967295, part=5, addr=0xc40bdd80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (5614856), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14399306 n_nop=13115523 n_act=446029 n_pre=446013 n_ref_event=0 n_req=483237 n_rd=437250 n_rd_L2_A=0 n_write=0 n_wr_bk=73055 bw_util=0.1418
n_activity=8472189 dram_eff=0.2409
bk0: 27996a 11345799i bk1: 27167a 11464887i bk2: 27102a 11458100i bk3: 26899a 11477225i bk4: 26928a 11489188i bk5: 26212a 11569833i bk6: 27768a 11365958i bk7: 27587a 11393278i bk8: 27150a 11413239i bk9: 26742a 11506165i bk10: 27393a 11400910i bk11: 27537a 11376208i bk12: 27905a 11338069i bk13: 27723a 11378186i bk14: 27849a 11359631i bk15: 27292a 11449800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076997
Row_Buffer_Locality_read = 0.075492
Row_Buffer_Locality_write = 0.091308
Bank_Level_Parallism = 6.198063
Bank_Level_Parallism_Col = 2.075086
Bank_Level_Parallism_Ready = 1.164195
write_to_read_ratio_blp_rw_average = 0.137234
GrpLevelPara = 1.775044 

BW Util details:
bwutil = 0.141758 
total_CMD = 14399306 
util_bw = 2041220 
Wasted_Col = 4782119 
Wasted_Row = 972062 
Idle = 6603905 

BW Util Bottlenecks: 
RCDc_limit = 6999059 
RCDWRc_limit = 389542 
WTRc_limit = 1612163 
RTWc_limit = 1246588 
CCDLc_limit = 390601 
rwq = 0 
CCDLc_limit_alone = 288434 
WTRc_limit_alone = 1560302 
RTWc_limit_alone = 1196282 

Commands details: 
total_CMD = 14399306 
n_nop = 13115523 
Read = 437250 
Write = 0 
L2_Alloc = 0 
L2_WB = 73055 
n_act = 446029 
n_pre = 446013 
n_ref = 0 
n_req = 483237 
total_req = 510305 

Dual Bus Interface Util: 
issued_total_row = 892042 
issued_total_col = 510305 
Row_Bus_Util =  0.061950 
CoL_Bus_Util = 0.035440 
Either_Row_CoL_Bus_Util = 0.089156 
Issued_on_Two_Bus_Simul_Util = 0.008234 
issued_two_Eff = 0.092355 
queue_avg = 7.277844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.27784
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14399306 n_nop=13117807 n_act=444158 n_pre=444142 n_ref_event=0 n_req=480060 n_rd=433835 n_rd_L2_A=0 n_write=0 n_wr_bk=72934 bw_util=0.1408
n_activity=8454363 dram_eff=0.2398
bk0: 27469a 11450352i bk1: 27328a 11479665i bk2: 26333a 11569837i bk3: 26710a 11551357i bk4: 26862a 11517574i bk5: 26350a 11612695i bk6: 27644a 11436496i bk7: 27168a 11487173i bk8: 26563a 11542577i bk9: 26565a 11547252i bk10: 27438a 11453274i bk11: 27126a 11476956i bk12: 27388a 11468406i bk13: 27707a 11426350i bk14: 27576a 11443567i bk15: 27608a 11451434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074786
Row_Buffer_Locality_read = 0.073219
Row_Buffer_Locality_write = 0.089497
Bank_Level_Parallism = 6.068306
Bank_Level_Parallism_Col = 2.066804
Bank_Level_Parallism_Ready = 1.165487
write_to_read_ratio_blp_rw_average = 0.135789
GrpLevelPara = 1.768925 

BW Util details:
bwutil = 0.140776 
total_CMD = 14399306 
util_bw = 2027076 
Wasted_Col = 4775712 
Wasted_Row = 969982 
Idle = 6626536 

BW Util Bottlenecks: 
RCDc_limit = 6980830 
RCDWRc_limit = 391148 
WTRc_limit = 1641147 
RTWc_limit = 1218139 
CCDLc_limit = 382192 
rwq = 0 
CCDLc_limit_alone = 282200 
WTRc_limit_alone = 1588656 
RTWc_limit_alone = 1170638 

Commands details: 
total_CMD = 14399306 
n_nop = 13117807 
Read = 433835 
Write = 0 
L2_Alloc = 0 
L2_WB = 72934 
n_act = 444158 
n_pre = 444142 
n_ref = 0 
n_req = 480060 
total_req = 506769 

Dual Bus Interface Util: 
issued_total_row = 888300 
issued_total_col = 506769 
Row_Bus_Util =  0.061690 
CoL_Bus_Util = 0.035194 
Either_Row_CoL_Bus_Util = 0.088997 
Issued_on_Two_Bus_Simul_Util = 0.007887 
issued_two_Eff = 0.088623 
queue_avg = 6.009227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.00923
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14399306 n_nop=13115412 n_act=444561 n_pre=444545 n_ref_event=0 n_req=480968 n_rd=434430 n_rd_L2_A=0 n_write=0 n_wr_bk=73929 bw_util=0.1412
n_activity=8470451 dram_eff=0.2401
bk0: 27066a 11488177i bk1: 27703a 11434274i bk2: 26711a 11546813i bk3: 26997a 11506591i bk4: 26765a 11567820i bk5: 26877a 11522251i bk6: 27407a 11441490i bk7: 27539a 11449878i bk8: 26692a 11510114i bk9: 27415a 11429934i bk10: 26617a 11545112i bk11: 26960a 11494877i bk12: 27001a 11510469i bk13: 26931a 11537765i bk14: 27789a 11444153i bk15: 27960a 11404453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075697
Row_Buffer_Locality_read = 0.074182
Row_Buffer_Locality_write = 0.089841
Bank_Level_Parallism = 6.071147
Bank_Level_Parallism_Col = 2.075765
Bank_Level_Parallism_Ready = 1.168193
write_to_read_ratio_blp_rw_average = 0.137421
GrpLevelPara = 1.774145 

BW Util details:
bwutil = 0.141218 
total_CMD = 14399306 
util_bw = 2033436 
Wasted_Col = 4778488 
Wasted_Row = 971178 
Idle = 6616204 

BW Util Bottlenecks: 
RCDc_limit = 6976259 
RCDWRc_limit = 393872 
WTRc_limit = 1657385 
RTWc_limit = 1243767 
CCDLc_limit = 385360 
rwq = 0 
CCDLc_limit_alone = 282941 
WTRc_limit_alone = 1604031 
RTWc_limit_alone = 1194702 

Commands details: 
total_CMD = 14399306 
n_nop = 13115412 
Read = 434430 
Write = 0 
L2_Alloc = 0 
L2_WB = 73929 
n_act = 444561 
n_pre = 444545 
n_ref = 0 
n_req = 480968 
total_req = 508359 

Dual Bus Interface Util: 
issued_total_row = 889106 
issued_total_col = 508359 
Row_Bus_Util =  0.061746 
CoL_Bus_Util = 0.035304 
Either_Row_CoL_Bus_Util = 0.089164 
Issued_on_Two_Bus_Simul_Util = 0.007887 
issued_two_Eff = 0.088458 
queue_avg = 5.868673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.86867
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 5615007 -   mf: uid=81051445, sid4294967295:w4294967295, part=8, addr=0xc40bc800, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (5614911), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14399306 n_nop=13111842 n_act=446861 n_pre=446845 n_ref_event=0 n_req=483761 n_rd=437051 n_rd_L2_A=0 n_write=0 n_wr_bk=73735 bw_util=0.1419
n_activity=8479427 dram_eff=0.241
bk0: 27510a 11415769i bk1: 27345a 11407816i bk2: 26903a 11489577i bk3: 27219a 11437375i bk4: 26753a 11516380i bk5: 27283a 11434518i bk6: 27073a 11475642i bk7: 27733a 11390660i bk8: 26754a 11479728i bk9: 27255a 11435815i bk10: 26950a 11482935i bk11: 27662a 11391751i bk12: 27087a 11463808i bk13: 27557a 11392642i bk14: 27707a 11407440i bk15: 28260a 11330003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076279
Row_Buffer_Locality_read = 0.074918
Row_Buffer_Locality_write = 0.089017
Bank_Level_Parallism = 6.162545
Bank_Level_Parallism_Col = 2.076380
Bank_Level_Parallism_Ready = 1.167359
write_to_read_ratio_blp_rw_average = 0.138081
GrpLevelPara = 1.775588 

BW Util details:
bwutil = 0.141892 
total_CMD = 14399306 
util_bw = 2043144 
Wasted_Col = 4797512 
Wasted_Row = 971396 
Idle = 6587254 

BW Util Bottlenecks: 
RCDc_limit = 7008936 
RCDWRc_limit = 396333 
WTRc_limit = 1658482 
RTWc_limit = 1258329 
CCDLc_limit = 389731 
rwq = 0 
CCDLc_limit_alone = 286318 
WTRc_limit_alone = 1604815 
RTWc_limit_alone = 1208583 

Commands details: 
total_CMD = 14399306 
n_nop = 13111842 
Read = 437051 
Write = 0 
L2_Alloc = 0 
L2_WB = 73735 
n_act = 446861 
n_pre = 446845 
n_ref = 0 
n_req = 483761 
total_req = 510786 

Dual Bus Interface Util: 
issued_total_row = 893706 
issued_total_col = 510786 
Row_Bus_Util =  0.062066 
CoL_Bus_Util = 0.035473 
Either_Row_CoL_Bus_Util = 0.089412 
Issued_on_Two_Bus_Simul_Util = 0.008127 
issued_two_Eff = 0.090898 
queue_avg = 6.415611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.41561
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 5614955 -   mf: uid=81051435, sid4294967295:w4294967295, part=9, addr=0xc42d1180, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (5614859), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14399306 n_nop=13110219 n_act=447211 n_pre=447195 n_ref_event=0 n_req=484277 n_rd=437823 n_rd_L2_A=0 n_write=0 n_wr_bk=73565 bw_util=0.1421
n_activity=8472177 dram_eff=0.2414
bk0: 27604a 11370013i bk1: 27324a 11398598i bk2: 27210a 11397656i bk3: 26860a 11444348i bk4: 27147a 11420562i bk5: 26783a 11466959i bk6: 27734a 11336961i bk7: 27311a 11423188i bk8: 26954a 11426732i bk9: 26972a 11441289i bk10: 27843a 11335307i bk11: 26926a 11445370i bk12: 27431a 11401263i bk13: 27822a 11346309i bk14: 28273a 11299686i bk15: 27629a 11347941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076541
Row_Buffer_Locality_read = 0.074957
Row_Buffer_Locality_write = 0.091467
Bank_Level_Parallism = 6.257949
Bank_Level_Parallism_Col = 2.083906
Bank_Level_Parallism_Ready = 1.169497
write_to_read_ratio_blp_rw_average = 0.137693
GrpLevelPara = 1.781803 

BW Util details:
bwutil = 0.142059 
total_CMD = 14399306 
util_bw = 2045552 
Wasted_Col = 4783946 
Wasted_Row = 968965 
Idle = 6600843 

BW Util Bottlenecks: 
RCDc_limit = 7007437 
RCDWRc_limit = 393166 
WTRc_limit = 1645587 
RTWc_limit = 1257643 
CCDLc_limit = 387769 
rwq = 0 
CCDLc_limit_alone = 285239 
WTRc_limit_alone = 1592167 
RTWc_limit_alone = 1208533 

Commands details: 
total_CMD = 14399306 
n_nop = 13110219 
Read = 437823 
Write = 0 
L2_Alloc = 0 
L2_WB = 73565 
n_act = 447211 
n_pre = 447195 
n_ref = 0 
n_req = 484277 
total_req = 511388 

Dual Bus Interface Util: 
issued_total_row = 894406 
issued_total_col = 511388 
Row_Bus_Util =  0.062115 
CoL_Bus_Util = 0.035515 
Either_Row_CoL_Bus_Util = 0.089524 
Issued_on_Two_Bus_Simul_Util = 0.008105 
issued_two_Eff = 0.090535 
queue_avg = 6.993574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.99357
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 5614994 -   mf: uid=81051442, sid4294967295:w4294967295, part=10, addr=0xc4277280, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (5614898), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14399306 n_nop=13110948 n_act=447727 n_pre=447711 n_ref_event=0 n_req=484742 n_rd=438207 n_rd_L2_A=0 n_write=0 n_wr_bk=73478 bw_util=0.1421
n_activity=8465750 dram_eff=0.2418
bk0: 27806a 11336768i bk1: 27710a 11377210i bk2: 26997a 11422126i bk3: 26791a 11473880i bk4: 27038a 11450840i bk5: 26943a 11451888i bk6: 27683a 11351817i bk7: 27543a 11376285i bk8: 27362a 11390812i bk9: 27343a 11398708i bk10: 27606a 11350629i bk11: 27523a 11370158i bk12: 27525a 11363517i bk13: 27361a 11397135i bk14: 27440a 11384190i bk15: 27536a 11395483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076360
Row_Buffer_Locality_read = 0.074800
Row_Buffer_Locality_write = 0.091050
Bank_Level_Parallism = 6.272947
Bank_Level_Parallism_Col = 2.082719
Bank_Level_Parallism_Ready = 1.165855
write_to_read_ratio_blp_rw_average = 0.137560
GrpLevelPara = 1.781033 

BW Util details:
bwutil = 0.142142 
total_CMD = 14399306 
util_bw = 2046740 
Wasted_Col = 4779487 
Wasted_Row = 956117 
Idle = 6616962 

BW Util Bottlenecks: 
RCDc_limit = 7012915 
RCDWRc_limit = 393234 
WTRc_limit = 1638809 
RTWc_limit = 1257279 
CCDLc_limit = 390271 
rwq = 0 
CCDLc_limit_alone = 287728 
WTRc_limit_alone = 1586112 
RTWc_limit_alone = 1207433 

Commands details: 
total_CMD = 14399306 
n_nop = 13110948 
Read = 438207 
Write = 0 
L2_Alloc = 0 
L2_WB = 73478 
n_act = 447727 
n_pre = 447711 
n_ref = 0 
n_req = 484742 
total_req = 511685 

Dual Bus Interface Util: 
issued_total_row = 895438 
issued_total_col = 511685 
Row_Bus_Util =  0.062186 
CoL_Bus_Util = 0.035535 
Either_Row_CoL_Bus_Util = 0.089474 
Issued_on_Two_Bus_Simul_Util = 0.008248 
issued_two_Eff = 0.092183 
queue_avg = 6.928565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.92857
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 5614975 -   mf: uid=81051438, sid4294967295:w4294967295, part=11, addr=0xc40be300, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (5614879), 
Ready @ 5614979 -   mf: uid=81051439, sid4294967295:w4294967295, part=11, addr=0xc40bd700, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (5614883), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14399306 n_nop=13102476 n_act=450086 n_pre=450070 n_ref_event=0 n_req=488054 n_rd=441200 n_rd_L2_A=0 n_write=0 n_wr_bk=73938 bw_util=0.1431
n_activity=8463634 dram_eff=0.2435
bk0: 27775a 11345451i bk1: 27372a 11388812i bk2: 27377a 11394050i bk3: 27206a 11434252i bk4: 27114a 11422404i bk5: 27972a 11309262i bk6: 27624a 11353737i bk7: 28272a 11304172i bk8: 27579a 11366454i bk9: 27465a 11384405i bk10: 27021a 11425015i bk11: 27054a 11444655i bk12: 27481a 11373145i bk13: 27792a 11321871i bk14: 28063a 11301631i bk15: 28033a 11314320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077795
Row_Buffer_Locality_read = 0.075956
Row_Buffer_Locality_write = 0.095104
Bank_Level_Parallism = 6.314476
Bank_Level_Parallism_Col = 2.103066
Bank_Level_Parallism_Ready = 1.170562
write_to_read_ratio_blp_rw_average = 0.140101
GrpLevelPara = 1.791740 

BW Util details:
bwutil = 0.143101 
total_CMD = 14399306 
util_bw = 2060552 
Wasted_Col = 4790738 
Wasted_Row = 943829 
Idle = 6604187 

BW Util Bottlenecks: 
RCDc_limit = 7041399 
RCDWRc_limit = 392812 
WTRc_limit = 1667012 
RTWc_limit = 1308676 
CCDLc_limit = 396196 
rwq = 0 
CCDLc_limit_alone = 289384 
WTRc_limit_alone = 1612570 
RTWc_limit_alone = 1256306 

Commands details: 
total_CMD = 14399306 
n_nop = 13102476 
Read = 441200 
Write = 0 
L2_Alloc = 0 
L2_WB = 73938 
n_act = 450086 
n_pre = 450070 
n_ref = 0 
n_req = 488054 
total_req = 515138 

Dual Bus Interface Util: 
issued_total_row = 900156 
issued_total_col = 515138 
Row_Bus_Util =  0.062514 
CoL_Bus_Util = 0.035775 
Either_Row_CoL_Bus_Util = 0.090062 
Issued_on_Two_Bus_Simul_Util = 0.008227 
issued_two_Eff = 0.091349 
queue_avg = 7.219286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.21929

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1163078, Miss = 227030, Miss_rate = 0.195, Pending_hits = 1305, Reservation_fails = 8280
L2_cache_bank[1]: Access = 1159176, Miss = 224488, Miss_rate = 0.194, Pending_hits = 1281, Reservation_fails = 4339
L2_cache_bank[2]: Access = 1368294, Miss = 227301, Miss_rate = 0.166, Pending_hits = 1522, Reservation_fails = 7825
L2_cache_bank[3]: Access = 1159310, Miss = 236357, Miss_rate = 0.204, Pending_hits = 1697, Reservation_fails = 7332
L2_cache_bank[4]: Access = 1165983, Miss = 228019, Miss_rate = 0.196, Pending_hits = 1427, Reservation_fails = 6864
L2_cache_bank[5]: Access = 1106005, Miss = 226388, Miss_rate = 0.205, Pending_hits = 1318, Reservation_fails = 4383
L2_cache_bank[6]: Access = 1135605, Miss = 224560, Miss_rate = 0.198, Pending_hits = 1283, Reservation_fails = 7124
L2_cache_bank[7]: Access = 1127505, Miss = 225712, Miss_rate = 0.200, Pending_hits = 1282, Reservation_fails = 6373
L2_cache_bank[8]: Access = 1322996, Miss = 224211, Miss_rate = 0.169, Pending_hits = 1286, Reservation_fails = 6440
L2_cache_bank[9]: Access = 1139459, Miss = 220247, Miss_rate = 0.193, Pending_hits = 1254, Reservation_fails = 7291
L2_cache_bank[10]: Access = 1180294, Miss = 226216, Miss_rate = 0.192, Pending_hits = 1400, Reservation_fails = 7090
L2_cache_bank[11]: Access = 1129099, Miss = 223283, Miss_rate = 0.198, Pending_hits = 1254, Reservation_fails = 5965
L2_cache_bank[12]: Access = 1143760, Miss = 223399, Miss_rate = 0.195, Pending_hits = 1247, Reservation_fails = 10119
L2_cache_bank[13]: Access = 1169697, Miss = 222686, Miss_rate = 0.190, Pending_hits = 1307, Reservation_fails = 8461
L2_cache_bank[14]: Access = 1140393, Miss = 222170, Miss_rate = 0.195, Pending_hits = 1277, Reservation_fails = 8080
L2_cache_bank[15]: Access = 1119657, Miss = 224502, Miss_rate = 0.201, Pending_hits = 1179, Reservation_fails = 6363
L2_cache_bank[16]: Access = 1140447, Miss = 222869, Miss_rate = 0.195, Pending_hits = 1302, Reservation_fails = 6691
L2_cache_bank[17]: Access = 1086201, Miss = 226447, Miss_rate = 0.208, Pending_hits = 1239, Reservation_fails = 5471
L2_cache_bank[18]: Access = 1132961, Miss = 226326, Miss_rate = 0.200, Pending_hits = 1296, Reservation_fails = 7422
L2_cache_bank[19]: Access = 1135384, Miss = 223753, Miss_rate = 0.197, Pending_hits = 1288, Reservation_fails = 8970
L2_cache_bank[20]: Access = 1186409, Miss = 225582, Miss_rate = 0.190, Pending_hits = 1414, Reservation_fails = 8726
L2_cache_bank[21]: Access = 1127814, Miss = 224874, Miss_rate = 0.199, Pending_hits = 1389, Reservation_fails = 6979
L2_cache_bank[22]: Access = 1154379, Miss = 226158, Miss_rate = 0.196, Pending_hits = 1293, Reservation_fails = 6263
L2_cache_bank[23]: Access = 1182806, Miss = 227286, Miss_rate = 0.192, Pending_hits = 1337, Reservation_fails = 7162
L2_total_cache_accesses = 27876712
L2_total_cache_misses = 5409864
L2_total_cache_miss_rate = 0.1941
L2_total_cache_pending_hits = 31877
L2_total_cache_reservation_fails = 170013
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22174508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3257119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170013
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2005858
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 31877
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 260463
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36729
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110158
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27469362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 407350
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8055
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 161906
L2_cache_data_port_util = 0.167
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=27876712
icnt_total_pkts_simt_to_mem=27876712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27876712
Req_Network_cycles = 5614941
Req_Network_injected_packets_per_cycle =       4.9647 
Req_Network_conflicts_per_cycle =       3.0364
Req_Network_conflicts_per_cycle_util =       4.6575
Req_Bank_Level_Parallism =       7.6154
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.3709
Req_Network_out_buffer_full_per_cycle =       0.0480
Req_Network_out_buffer_avg_util =       5.0431

Reply_Network_injected_packets_num = 27876712
Reply_Network_cycles = 5614941
Reply_Network_injected_packets_per_cycle =        4.9647
Reply_Network_conflicts_per_cycle =        3.6530
Reply_Network_conflicts_per_cycle_util =       5.6043
Reply_Bank_Level_Parallism =       7.6166
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.3100
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1655
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 35 min, 0 sec (23700 sec)
gpgpu_simulation_rate = 7611 (inst/sec)
gpgpu_simulation_rate = 236 (cycle/sec)
gpgpu_silicon_slowdown = 5783898x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542dc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754560..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004a63 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (25,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 18: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 18 
gpu_sim_cycle = 58801
gpu_sim_insn = 882356
gpu_ipc =      15.0058
gpu_tot_sim_cycle = 5673742
gpu_tot_sim_insn = 181268346
gpu_tot_ipc =      31.9486
gpu_tot_issued_cta = 4599
gpu_occupancy = 18.3528% 
gpu_tot_occupancy = 68.5268% 
max_total_param_size = 0
gpu_stall_dramfull = 2591024
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9738
partiton_level_parallism_total  =       4.9234
partiton_level_parallism_util =       2.5175
partiton_level_parallism_util_total  =       7.8349
L2_BW  =      42.5375 GB/Sec
L2_BW_total  =     215.0531 GB/Sec
gpu_total_sim_rate=7601

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1625040, Miss = 909297, Miss_rate = 0.560, Pending_hits = 18829, Reservation_fails = 450240
	L1D_cache_core[1]: Access = 1561966, Miss = 887475, Miss_rate = 0.568, Pending_hits = 19408, Reservation_fails = 556966
	L1D_cache_core[2]: Access = 1634687, Miss = 910057, Miss_rate = 0.557, Pending_hits = 19129, Reservation_fails = 477371
	L1D_cache_core[3]: Access = 1518540, Miss = 891047, Miss_rate = 0.587, Pending_hits = 19030, Reservation_fails = 556798
	L1D_cache_core[4]: Access = 1531293, Miss = 872453, Miss_rate = 0.570, Pending_hits = 18367, Reservation_fails = 463278
	L1D_cache_core[5]: Access = 1395595, Miss = 807781, Miss_rate = 0.579, Pending_hits = 16567, Reservation_fails = 470974
	L1D_cache_core[6]: Access = 1436496, Miss = 816473, Miss_rate = 0.568, Pending_hits = 17236, Reservation_fails = 469318
	L1D_cache_core[7]: Access = 1516161, Miss = 866096, Miss_rate = 0.571, Pending_hits = 18510, Reservation_fails = 437920
	L1D_cache_core[8]: Access = 1505309, Miss = 875462, Miss_rate = 0.582, Pending_hits = 19141, Reservation_fails = 500106
	L1D_cache_core[9]: Access = 1467314, Miss = 863432, Miss_rate = 0.588, Pending_hits = 19184, Reservation_fails = 497816
	L1D_cache_core[10]: Access = 1431734, Miss = 833943, Miss_rate = 0.582, Pending_hits = 18841, Reservation_fails = 475517
	L1D_cache_core[11]: Access = 1482194, Miss = 859694, Miss_rate = 0.580, Pending_hits = 18084, Reservation_fails = 509884
	L1D_cache_core[12]: Access = 1469453, Miss = 871261, Miss_rate = 0.593, Pending_hits = 18859, Reservation_fails = 488300
	L1D_cache_core[13]: Access = 1399630, Miss = 815769, Miss_rate = 0.583, Pending_hits = 17282, Reservation_fails = 441462
	L1D_cache_core[14]: Access = 1425192, Miss = 806606, Miss_rate = 0.566, Pending_hits = 17009, Reservation_fails = 445666
	L1D_cache_core[15]: Access = 1566130, Miss = 896253, Miss_rate = 0.572, Pending_hits = 19571, Reservation_fails = 489691
	L1D_cache_core[16]: Access = 1435044, Miss = 831072, Miss_rate = 0.579, Pending_hits = 17310, Reservation_fails = 473048
	L1D_cache_core[17]: Access = 1458045, Miss = 843339, Miss_rate = 0.578, Pending_hits = 18121, Reservation_fails = 511879
	L1D_cache_core[18]: Access = 1487722, Miss = 879320, Miss_rate = 0.591, Pending_hits = 18631, Reservation_fails = 519093
	L1D_cache_core[19]: Access = 1510746, Miss = 861535, Miss_rate = 0.570, Pending_hits = 18446, Reservation_fails = 464529
	L1D_cache_core[20]: Access = 1524527, Miss = 865810, Miss_rate = 0.568, Pending_hits = 18175, Reservation_fails = 474747
	L1D_cache_core[21]: Access = 1525498, Miss = 883353, Miss_rate = 0.579, Pending_hits = 19382, Reservation_fails = 511455
	L1D_cache_core[22]: Access = 1476691, Miss = 867924, Miss_rate = 0.588, Pending_hits = 19221, Reservation_fails = 540263
	L1D_cache_core[23]: Access = 1412507, Miss = 844296, Miss_rate = 0.598, Pending_hits = 18908, Reservation_fails = 533948
	L1D_cache_core[24]: Access = 1450221, Miss = 811613, Miss_rate = 0.560, Pending_hits = 17302, Reservation_fails = 456138
	L1D_cache_core[25]: Access = 1463545, Miss = 844028, Miss_rate = 0.577, Pending_hits = 17483, Reservation_fails = 459283
	L1D_cache_core[26]: Access = 1410744, Miss = 805421, Miss_rate = 0.571, Pending_hits = 17938, Reservation_fails = 475868
	L1D_cache_core[27]: Access = 1546766, Miss = 835248, Miss_rate = 0.540, Pending_hits = 17710, Reservation_fails = 459769
	L1D_cache_core[28]: Access = 1501776, Miss = 824877, Miss_rate = 0.549, Pending_hits = 17458, Reservation_fails = 442936
	L1D_cache_core[29]: Access = 1628245, Miss = 893666, Miss_rate = 0.549, Pending_hits = 18480, Reservation_fails = 481478
	L1D_total_cache_accesses = 44798811
	L1D_total_cache_misses = 25674601
	L1D_total_cache_miss_rate = 0.5731
	L1D_total_cache_pending_hits = 549612
	L1D_total_cache_reservation_fails = 14535741
	L1D_cache_data_port_util = 0.164
	L1D_cache_fill_port_util = 0.224
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18531936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 549612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23086192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14486471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2222839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 549630
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42662
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44390579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408232

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5018376
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9452852
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49183
ctas_completed 4599, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32104, 43583, 41468, 42870, 36108, 35286, 36346, 35165, 26771, 24584, 24239, 25969, 25179, 22438, 27088, 25350, 28445, 27723, 29324, 34928, 30398, 32802, 31062, 27030, 32931, 28549, 30030, 31282, 27758, 33649, 32687, 24361, 
gpgpu_n_tot_thrd_icount = 862385152
gpgpu_n_tot_w_icount = 26949536
gpgpu_n_stall_shd_mem = 19476926
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27525743
gpgpu_n_mem_write_global = 408232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 48563705
gpgpu_n_store_insn = 1176129
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5956102
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17382329
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2094597
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5631138	W0_Idle:34800807	W0_Scoreboard:385006107	W1:10094677	W2:3581184	W3:1994938	W4:1370060	W5:1003353	W6:806974	W7:664239	W8:563377	W9:485996	W10:418539	W11:382470	W12:338801	W13:320725	W14:305933	W15:277299	W16:263541	W17:241001	W18:227591	W19:216088	W20:199805	W21:196234	W22:193333	W23:193123	W24:196129	W25:197042	W26:186669	W27:181135	W28:178857	W29:174666	W30:174662	W31:169115	W32:1151980
single_issue_nums: WS0:6604659	WS1:6836231	WS2:6793697	WS3:6714949	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202472104 {8:25309013,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16329280 {40:408232,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88669200 {40:2216730,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1012360520 {40:25309013,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3265856 {8:408232,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88669200 {40:2216730,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3358 
max_icnt2sh_latency = 255 
averagemflatency = 381 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 8 
mrq_lat_table:2930130 	53525 	111202 	236981 	419917 	423128 	463471 	549626 	499061 	150341 	9874 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13663892 	10948831 	2167113 	749422 	367089 	37550 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1425509 	279879 	123588 	91351 	18646792 	3310791 	1646019 	1362119 	679840 	314572 	52915 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13573256 	6436887 	4247235 	2320487 	1039229 	294369 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21658 	22644 	4569 	1520 	323 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.082867  1.085868  1.087479  1.081136  1.086903  1.087783  1.086941  1.087540  1.078253  1.080281  1.088347  1.084449  1.090076  1.087721  1.087382  1.090389 
dram[1]:  1.089640  1.098716  1.095266  1.114493  1.085880  1.091291  1.084498  1.088865  1.080661  1.083137  1.084993  1.107186  1.087931  1.098923  1.094368  1.111681 
dram[2]:  1.084202  1.082820  1.085136  1.081962  1.080001  1.082419  1.095604  1.085760  1.080694  1.074330  1.084573  1.080064  1.096332  1.095083  1.085978  1.085823 
dram[3]:  1.079572  1.085510  1.084225  1.082042  1.082891  1.080376  1.081099  1.087330  1.079127  1.073518  1.075562  1.081897  1.087975  1.088048  1.084814  1.086629 
dram[4]:  1.077994  1.081036  1.077291  1.078876  1.076777  1.077719  1.083305  1.082603  1.072696  1.075018  1.078165  1.079309  1.084181  1.082599  1.083975  1.085317 
dram[5]:  1.092788  1.084823  1.084702  1.083738  1.080104  1.077399  1.086431  1.088553  1.078725  1.074275  1.087390  1.079715  1.082843  1.078518  1.095621  1.087920 
dram[6]:  1.083541  1.085310  1.075606  1.079685  1.079161  1.077487  1.084412  1.081665  1.076582  1.074528  1.081859  1.077452  1.085815  1.084929  1.088185  1.084692 
dram[7]:  1.083321  1.084324  1.081007  1.081506  1.080333  1.080389  1.087496  1.083007  1.071620  1.075044  1.080472  1.083099  1.085470  1.085898  1.089157  1.087728 
dram[8]:  1.084967  1.085486  1.081553  1.083707  1.077430  1.079589  1.082354  1.083923  1.076130  1.082746  1.083575  1.082717  1.083265  1.084002  1.088379  1.090296 
dram[9]:  1.087464  1.086011  1.084991  1.084459  1.080365  1.079907  1.085349  1.080636  1.080962  1.074116  1.084332  1.084113  1.086413  1.084149  1.088033  1.084043 
dram[10]:  1.088783  1.084313  1.084571  1.077336  1.080097  1.081225  1.088597  1.087553  1.078068  1.075312  1.083501  1.084040  1.080604  1.084591  1.086574  1.086771 
dram[11]:  1.088116  1.085906  1.083104  1.083631  1.082363  1.084101  1.090378  1.084326  1.075755  1.079025  1.084441  1.079891  1.090816  1.086398  1.091733  1.088513 
average row locality = 5847548/5393589 = 1.084166
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27434     27334     27041     26866     27864     27830     28025     27660     27508     27130     27689     27018     28326     27776     28019     27797 
dram[1]:     27631     28896     27465     28981     27893     28016     27838     28894     27595     28789     27448     28970     27900     28827     28407     29801 
dram[2]:     27828     27873     27348     26845     27159     27693     28695     27739     27419     27207     27919     27399     28139     28227     28251     28320 
dram[3]:     27126     27854     26960     27054     27454     27257     27141     27645     27802     27397     27021     27440     27828     28153     28152     27798 
dram[4]:     27407     27351     26675     26384     27115     26435     28353     27179     26803     26805     27138     26746     27800     26955     27852     27222 
dram[5]:     28093     27256     27204     27014     27039     26314     27895     27719     27267     26836     27524     27635     28060     27823     27958     27417 
dram[6]:     27588     27437     26442     26826     26996     26460     27789     27290     26710     26681     27569     27247     27493     27839     27683     27737 
dram[7]:     27181     27826     26833     27137     26882     26989     27527     27675     26845     27527     26748     27113     27137     27050     27911     28118 
dram[8]:     27651     27457     27015     27349     26864     27413     27220     27852     26870     27395     27079     27797     27218     27689     27824     28382 
dram[9]:     27753     27492     27362     26974     27300     26916     27880     27467     27091     27079     27981     27049     27561     27944     28382     27761 
dram[10]:     27935     27840     27103     26911     27169     27059     27823     27679     27488     27468     27745     27658     27614     27483     27559     27640 
dram[11]:     27893     27484     27490     27315     27240     28111     27755     28400     27713     27571     27135     27190     27611     27920     28193     28153 
total dram reads = 5286786
bank skew: 29801/26314 = 1.13
chip skew: 453351/434220 = 1.04
number of total write accesses:
dram[0]:      4630      4548      4261      4316      4715      4728      4643      4570      4473      4457      4699      4548      4926      5010      4758      4868 
dram[1]:      4699      4451      4383      4610      4806      4564      4363      4688      4507      4460      4559      4714      4892      5001      4851      4965 
dram[2]:      4634      4607      4364      4476      4646      4717      4865      4626      4279      4266      4500      4737      5010      4925      4662      4971 
dram[3]:      4445      4743      4374      4531      4582      4703      4595      4609      4251      4386      4519      4548      4803      4841      4956      4903 
dram[4]:      4668      4581      4411      4514      4683      4588      4620      4508      4279      4478      4513      4467      5014      4978      4749      4755 
dram[5]:      4703      4538      4350      4522      4484      4439      4522      4671      4289      4308      4410      4519      4981      5004      4789      4709 
dram[6]:      4548      4563      4394      4388      4570      4659      4559      4517      4169      4350      4541      4473      4804      4932      4835      4836 
dram[7]:      4530      4640      4347      4433      4667      4641      4597      4791      4443      4348      4639      4664      4919      4860      4799      4833 
dram[8]:      4647      4659      4323      4518      4846      4729      4648      4685      4331      4478      4491      4413      4793      4881      4685      4826 
dram[9]:      4488      4623      4335      4407      4607      4603      4694      4625      4409      4246      4575      4594      4767      5094      4824      4919 
dram[10]:      4597      4677      4243      4414      4458      4711      4710      4449      4436      4440      4627      4622      4739      4937      4820      4779 
dram[11]:      4594      4554      4594      4368      4673      4769      4455      4635      4533      4504      4454      4601      4974      4831      4844      4781 
total dram writes = 886656
bank skew: 5094/4169 = 1.22
chip skew: 74513/73138 = 1.02
average mf latency per bank:
dram[0]:       1346      1304      1363      1206      1678      1592      2633      2325      1874      1758      1624      1750      1553      1534      1549      1405
dram[1]:       1693      1984      1632      1924      2455      2916      3720      4680      2235      2746      2280      2673      1868      2326      2860      2130
dram[2]:       1458      1380      1454      1388      2244      1703      2724      2369      1966      1821      1944      1747      1631      1563      1485      1440
dram[3]:       1286      1222      1222      1226      1668      1590      2576      2562      1537      1687      1578      1517      1443      1411      1274      1345
dram[4]:       1224      1281      1183      1151      3099      1682      2158      2516      1856      1577      1512      1525      1396      1440      1401      1375
dram[5]:       1619      1300      1521      1223      2282      1692      3776      2483      2605      1718      2159      1610      1825      1405      1849      1387
dram[6]:       1190      1214      1205      1164      1543      1849      2583      2365      1648      1663      1627      1746      1402      1356      1418      1294
dram[7]:       1263      1270      1157      1199      1644      1738      2274      2222      1713      1591      1573      1615      1469      1388      1282      1322
dram[8]:       1212      1280      1160      1217      1510      1588      2436      2124      1719      1741      1654      1580      1400      1361      1318      1323
dram[9]:       1357      1271      1296      1287      1782      1709      2329      2248      1925      1909      1704      1780      1472      1409      1360      1403
dram[10]:       1330      1251      1305      1217      1767      1775      2700      2382      1767      1725      1730      1628      1536      1482      1579      1401
dram[11]:       1354      1299      1271      1216      1928      1868      2501      2463      1919      1709      1614      1466      1584      1475      1365      1303
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14550097 n_nop=13254910 n_act=449500 n_pre=449484 n_ref_event=0 n_req=488093 n_rd=441317 n_rd_L2_A=0 n_write=0 n_wr_bk=74150 bw_util=0.1417
n_activity=8494240 dram_eff=0.2427
bk0: 27434a 11552641i bk1: 27334a 11563896i bk2: 27041a 11597740i bk3: 26866a 11619188i bk4: 27864a 11502896i bk5: 27830a 11501439i bk6: 28025a 11472314i bk7: 27660a 11547710i bk8: 27508a 11528020i bk9: 27130a 11605451i bk10: 27689a 11527811i bk11: 27018a 11601744i bk12: 28326a 11447334i bk13: 27776a 11494861i bk14: 28019a 11474212i bk15: 27797a 11503177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079073
Row_Buffer_Locality_read = 0.077470
Row_Buffer_Locality_write = 0.094194
Bank_Level_Parallism = 6.271708
Bank_Level_Parallism_Col = 2.100008
Bank_Level_Parallism_Ready = 1.173706
write_to_read_ratio_blp_rw_average = 0.137992
GrpLevelPara = 1.789862 

BW Util details:
bwutil = 0.141708 
total_CMD = 14550097 
util_bw = 2061868 
Wasted_Col = 4786349 
Wasted_Row = 962041 
Idle = 6739839 

BW Util Bottlenecks: 
RCDc_limit = 7028282 
RCDWRc_limit = 391222 
WTRc_limit = 1671411 
RTWc_limit = 1282657 
CCDLc_limit = 394692 
rwq = 0 
CCDLc_limit_alone = 289707 
WTRc_limit_alone = 1617896 
RTWc_limit_alone = 1231187 

Commands details: 
total_CMD = 14550097 
n_nop = 13254910 
Read = 441317 
Write = 0 
L2_Alloc = 0 
L2_WB = 74150 
n_act = 449500 
n_pre = 449484 
n_ref = 0 
n_req = 488093 
total_req = 515467 

Dual Bus Interface Util: 
issued_total_row = 898984 
issued_total_col = 515467 
Row_Bus_Util =  0.061785 
CoL_Bus_Util = 0.035427 
Either_Row_CoL_Bus_Util = 0.089016 
Issued_on_Two_Bus_Simul_Util = 0.008197 
issued_two_Eff = 0.092082 
queue_avg = 6.703056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.70306
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14550097 n_nop=13232799 n_act=457805 n_pre=457789 n_ref_event=0 n_req=500688 n_rd=453351 n_rd_L2_A=0 n_write=0 n_wr_bk=74513 bw_util=0.1451
n_activity=8524482 dram_eff=0.2477
bk0: 27631a 11362938i bk1: 28896a 11241712i bk2: 27465a 11380539i bk3: 28981a 11212580i bk4: 27893a 11328374i bk5: 28016a 11347953i bk6: 27838a 11395276i bk7: 28894a 11211620i bk8: 27595a 11368968i bk9: 28789a 11228493i bk10: 27448a 11366643i bk11: 28970a 11214163i bk12: 27900a 11319387i bk13: 28827a 11215161i bk14: 28407a 11301132i bk15: 29801a 11108135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085648
Row_Buffer_Locality_read = 0.082923
Row_Buffer_Locality_write = 0.111752
Bank_Level_Parallism = 6.746721
Bank_Level_Parallism_Col = 2.144924
Bank_Level_Parallism_Ready = 1.181263
write_to_read_ratio_blp_rw_average = 0.141972
GrpLevelPara = 1.819657 

BW Util details:
bwutil = 0.145116 
total_CMD = 14550097 
util_bw = 2111456 
Wasted_Col = 4799910 
Wasted_Row = 940208 
Idle = 6698523 

BW Util Bottlenecks: 
RCDc_limit = 7111553 
RCDWRc_limit = 385699 
WTRc_limit = 1670915 
RTWc_limit = 1387817 
CCDLc_limit = 409985 
rwq = 0 
CCDLc_limit_alone = 298313 
WTRc_limit_alone = 1616333 
RTWc_limit_alone = 1330727 

Commands details: 
total_CMD = 14550097 
n_nop = 13232799 
Read = 453351 
Write = 0 
L2_Alloc = 0 
L2_WB = 74513 
n_act = 457805 
n_pre = 457789 
n_ref = 0 
n_req = 500688 
total_req = 527864 

Dual Bus Interface Util: 
issued_total_row = 915594 
issued_total_col = 527864 
Row_Bus_Util =  0.062927 
CoL_Bus_Util = 0.036279 
Either_Row_CoL_Bus_Util = 0.090535 
Issued_on_Two_Bus_Simul_Util = 0.008671 
issued_two_Eff = 0.095772 
queue_avg = 9.731991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.73199
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14550097 n_nop=13249461 n_act=452374 n_pre=452358 n_ref_event=0 n_req=490873 n_rd=444061 n_rd_L2_A=0 n_write=0 n_wr_bk=74285 bw_util=0.1425
n_activity=8529302 dram_eff=0.2431
bk0: 27828a 11471693i bk1: 27873a 11484649i bk2: 27348a 11536250i bk3: 26845a 11569228i bk4: 27159a 11517402i bk5: 27693a 11470153i bk6: 28695a 11361726i bk7: 27739a 11484526i bk8: 27419a 11520428i bk9: 27207a 11541398i bk10: 27919a 11480465i bk11: 27399a 11501232i bk12: 28139a 11413576i bk13: 28227a 11410713i bk14: 28251a 11416877i bk15: 28320a 11396453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078432
Row_Buffer_Locality_read = 0.076924
Row_Buffer_Locality_write = 0.092733
Bank_Level_Parallism = 6.361642
Bank_Level_Parallism_Col = 2.093143
Bank_Level_Parallism_Ready = 1.168125
write_to_read_ratio_blp_rw_average = 0.138220
GrpLevelPara = 1.786948 

BW Util details:
bwutil = 0.142500 
total_CMD = 14550097 
util_bw = 2073384 
Wasted_Col = 4816738 
Wasted_Row = 962643 
Idle = 6697332 

BW Util Bottlenecks: 
RCDc_limit = 7072885 
RCDWRc_limit = 393434 
WTRc_limit = 1666483 
RTWc_limit = 1286050 
CCDLc_limit = 398743 
rwq = 0 
CCDLc_limit_alone = 292658 
WTRc_limit_alone = 1612252 
RTWc_limit_alone = 1234196 

Commands details: 
total_CMD = 14550097 
n_nop = 13249461 
Read = 444061 
Write = 0 
L2_Alloc = 0 
L2_WB = 74285 
n_act = 452374 
n_pre = 452358 
n_ref = 0 
n_req = 490873 
total_req = 518346 

Dual Bus Interface Util: 
issued_total_row = 904732 
issued_total_col = 518346 
Row_Bus_Util =  0.062180 
CoL_Bus_Util = 0.035625 
Either_Row_CoL_Bus_Util = 0.089390 
Issued_on_Two_Bus_Simul_Util = 0.008415 
issued_two_Eff = 0.094140 
queue_avg = 7.535582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.53558
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14550097 n_nop=13255262 n_act=449561 n_pre=449545 n_ref_event=0 n_req=486678 n_rd=440082 n_rd_L2_A=0 n_write=0 n_wr_bk=73789 bw_util=0.1413
n_activity=8512956 dram_eff=0.2415
bk0: 27126a 11579154i bk1: 27854a 11517459i bk2: 26960a 11619017i bk3: 27054a 11590120i bk4: 27454a 11552013i bk5: 27257a 11579988i bk6: 27141a 11570442i bk7: 27645a 11537775i bk8: 27802a 11529424i bk9: 27397a 11574715i bk10: 27021a 11626691i bk11: 27440a 11552696i bk12: 27828a 11514555i bk13: 28153a 11478468i bk14: 28152a 11486213i bk15: 27798a 11513694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076266
Row_Buffer_Locality_read = 0.074918
Row_Buffer_Locality_write = 0.088999
Bank_Level_Parallism = 6.213001
Bank_Level_Parallism_Col = 2.084387
Bank_Level_Parallism_Ready = 1.170262
write_to_read_ratio_blp_rw_average = 0.136547
GrpLevelPara = 1.779870 

BW Util details:
bwutil = 0.141269 
total_CMD = 14550097 
util_bw = 2055484 
Wasted_Col = 4808433 
Wasted_Row = 973458 
Idle = 6712722 

BW Util Bottlenecks: 
RCDc_limit = 7047460 
RCDWRc_limit = 393517 
WTRc_limit = 1656763 
RTWc_limit = 1257479 
CCDLc_limit = 390184 
rwq = 0 
CCDLc_limit_alone = 287118 
WTRc_limit_alone = 1603516 
RTWc_limit_alone = 1207660 

Commands details: 
total_CMD = 14550097 
n_nop = 13255262 
Read = 440082 
Write = 0 
L2_Alloc = 0 
L2_WB = 73789 
n_act = 449561 
n_pre = 449545 
n_ref = 0 
n_req = 486678 
total_req = 513871 

Dual Bus Interface Util: 
issued_total_row = 899106 
issued_total_col = 513871 
Row_Bus_Util =  0.061794 
CoL_Bus_Util = 0.035317 
Either_Row_CoL_Bus_Util = 0.088992 
Issued_on_Two_Bus_Simul_Util = 0.008120 
issued_two_Eff = 0.091241 
queue_avg = 6.369566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.36957
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14550097 n_nop=13263380 n_act=445418 n_pre=445402 n_ref_event=0 n_req=480977 n_rd=434220 n_rd_L2_A=0 n_write=0 n_wr_bk=73806 bw_util=0.1397
n_activity=8512938 dram_eff=0.2387
bk0: 27407a 11650971i bk1: 27351a 11676146i bk2: 26675a 11737540i bk3: 26384a 11802024i bk4: 27115a 11702953i bk5: 26435a 11759649i bk6: 28353a 11548425i bk7: 27179a 11665299i bk8: 26803a 11717519i bk9: 26805a 11719389i bk10: 27138a 11676936i bk11: 26746a 11737205i bk12: 27800a 11611450i bk13: 26955a 11687011i bk14: 27852a 11611662i bk15: 27222a 11683023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073933
Row_Buffer_Locality_read = 0.072415
Row_Buffer_Locality_write = 0.088030
Bank_Level_Parallism = 5.938628
Bank_Level_Parallism_Col = 2.064010
Bank_Level_Parallism_Ready = 1.164438
write_to_read_ratio_blp_rw_average = 0.136989
GrpLevelPara = 1.765380 

BW Util details:
bwutil = 0.139663 
total_CMD = 14550097 
util_bw = 2032104 
Wasted_Col = 4812792 
Wasted_Row = 985176 
Idle = 6720025 

BW Util Bottlenecks: 
RCDc_limit = 7007714 
RCDWRc_limit = 398066 
WTRc_limit = 1651517 
RTWc_limit = 1243568 
CCDLc_limit = 383907 
rwq = 0 
CCDLc_limit_alone = 282485 
WTRc_limit_alone = 1598888 
RTWc_limit_alone = 1194775 

Commands details: 
total_CMD = 14550097 
n_nop = 13263380 
Read = 434220 
Write = 0 
L2_Alloc = 0 
L2_WB = 73806 
n_act = 445418 
n_pre = 445402 
n_ref = 0 
n_req = 480977 
total_req = 508026 

Dual Bus Interface Util: 
issued_total_row = 890820 
issued_total_col = 508026 
Row_Bus_Util =  0.061224 
CoL_Bus_Util = 0.034916 
Either_Row_CoL_Bus_Util = 0.088434 
Issued_on_Two_Bus_Simul_Util = 0.007706 
issued_two_Eff = 0.087143 
queue_avg = 5.473644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.47364
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14550097 n_nop=13261486 n_act=447586 n_pre=447570 n_ref_event=0 n_req=485186 n_rd=439054 n_rd_L2_A=0 n_write=0 n_wr_bk=73238 bw_util=0.1408
n_activity=8524450 dram_eff=0.2404
bk0: 28093a 11486726i bk1: 27256a 11606939i bk2: 27204a 11599248i bk3: 27014a 11619285i bk4: 27039a 11630729i bk5: 26314a 11711675i bk6: 27895a 11506810i bk7: 27719a 11534043i bk8: 27267a 11554121i bk9: 26836a 11648872i bk10: 27524a 11540768i bk11: 27635a 11517294i bk12: 28060a 11476214i bk13: 27823a 11518945i bk14: 27958a 11500966i bk15: 27417a 11589841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077496
Row_Buffer_Locality_read = 0.076054
Row_Buffer_Locality_write = 0.091217
Bank_Level_Parallism = 6.187394
Bank_Level_Parallism_Col = 2.074326
Bank_Level_Parallism_Ready = 1.164357
write_to_read_ratio_blp_rw_average = 0.137153
GrpLevelPara = 1.774309 

BW Util details:
bwutil = 0.140835 
total_CMD = 14550097 
util_bw = 2049168 
Wasted_Col = 4803050 
Wasted_Row = 983083 
Idle = 6714796 

BW Util Bottlenecks: 
RCDc_limit = 7024647 
RCDWRc_limit = 390824 
WTRc_limit = 1615679 
RTWc_limit = 1250992 
CCDLc_limit = 391895 
rwq = 0 
CCDLc_limit_alone = 289361 
WTRc_limit_alone = 1563713 
RTWc_limit_alone = 1200424 

Commands details: 
total_CMD = 14550097 
n_nop = 13261486 
Read = 439054 
Write = 0 
L2_Alloc = 0 
L2_WB = 73238 
n_act = 447586 
n_pre = 447570 
n_ref = 0 
n_req = 485186 
total_req = 512292 

Dual Bus Interface Util: 
issued_total_row = 895156 
issued_total_col = 512292 
Row_Bus_Util =  0.061522 
CoL_Bus_Util = 0.035209 
Either_Row_CoL_Bus_Util = 0.088564 
Issued_on_Two_Bus_Simul_Util = 0.008167 
issued_two_Eff = 0.092221 
queue_avg = 7.232771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.23277
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14550097 n_nop=13263270 n_act=445899 n_pre=445883 n_ref_event=0 n_req=482176 n_rd=435787 n_rd_L2_A=0 n_write=0 n_wr_bk=73138 bw_util=0.1399
n_activity=8512057 dram_eff=0.2392
bk0: 27588a 11590165i bk1: 27437a 11620076i bk2: 26442a 11710733i bk3: 26826a 11691366i bk4: 26996a 11656223i bk5: 26460a 11753449i bk6: 27789a 11574309i bk7: 27290a 11626924i bk8: 26710a 11681359i bk9: 26681a 11686753i bk10: 27569a 11592748i bk11: 27247a 11616262i bk12: 27493a 11609126i bk13: 27839a 11565438i bk14: 27683a 11583685i bk15: 27737a 11590156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075236
Row_Buffer_Locality_read = 0.073731
Row_Buffer_Locality_write = 0.089375
Bank_Level_Parallism = 6.057270
Bank_Level_Parallism_Col = 2.065522
Bank_Level_Parallism_Ready = 1.165552
write_to_read_ratio_blp_rw_average = 0.135659
GrpLevelPara = 1.767874 

BW Util details:
bwutil = 0.139910 
total_CMD = 14550097 
util_bw = 2035700 
Wasted_Col = 4799642 
Wasted_Row = 982312 
Idle = 6732443 

BW Util Bottlenecks: 
RCDc_limit = 7009964 
RCDWRc_limit = 392582 
WTRc_limit = 1645526 
RTWc_limit = 1222566 
CCDLc_limit = 383595 
rwq = 0 
CCDLc_limit_alone = 283275 
WTRc_limit_alone = 1592956 
RTWc_limit_alone = 1174816 

Commands details: 
total_CMD = 14550097 
n_nop = 13263270 
Read = 435787 
Write = 0 
L2_Alloc = 0 
L2_WB = 73138 
n_act = 445899 
n_pre = 445883 
n_ref = 0 
n_req = 482176 
total_req = 508925 

Dual Bus Interface Util: 
issued_total_row = 891782 
issued_total_col = 508925 
Row_Bus_Util =  0.061290 
CoL_Bus_Util = 0.034977 
Either_Row_CoL_Bus_Util = 0.088441 
Issued_on_Two_Bus_Simul_Util = 0.007827 
issued_two_Eff = 0.088497 
queue_avg = 5.980002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.98
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14550097 n_nop=13260581 n_act=446377 n_pre=446361 n_ref_event=0 n_req=483209 n_rd=436499 n_rd_L2_A=0 n_write=0 n_wr_bk=74151 bw_util=0.1404
n_activity=8528437 dram_eff=0.2395
bk0: 27181a 11627981i bk1: 27826a 11572899i bk2: 26833a 11686361i bk3: 27137a 11645254i bk4: 26882a 11707746i bk5: 26989a 11662705i bk6: 27527a 11581576i bk7: 27675a 11587996i bk8: 26845a 11647538i bk9: 27527a 11569050i bk10: 26748a 11684252i bk11: 27113a 11632782i bk12: 27137a 11649012i bk13: 27050a 11677362i bk14: 27911a 11583164i bk15: 28118a 11541545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076226
Row_Buffer_Locality_read = 0.074777
Row_Buffer_Locality_write = 0.089767
Bank_Level_Parallism = 6.061780
Bank_Level_Parallism_Col = 2.074865
Bank_Level_Parallism_Ready = 1.168245
write_to_read_ratio_blp_rw_average = 0.137311
GrpLevelPara = 1.773358 

BW Util details:
bwutil = 0.140384 
total_CMD = 14550097 
util_bw = 2042600 
Wasted_Col = 4802348 
Wasted_Row = 982695 
Idle = 6722454 

BW Util Bottlenecks: 
RCDc_limit = 7006108 
RCDWRc_limit = 395233 
WTRc_limit = 1661832 
RTWc_limit = 1248780 
CCDLc_limit = 386955 
rwq = 0 
CCDLc_limit_alone = 284072 
WTRc_limit_alone = 1608357 
RTWc_limit_alone = 1199372 

Commands details: 
total_CMD = 14550097 
n_nop = 13260581 
Read = 436499 
Write = 0 
L2_Alloc = 0 
L2_WB = 74151 
n_act = 446377 
n_pre = 446361 
n_ref = 0 
n_req = 483209 
total_req = 510650 

Dual Bus Interface Util: 
issued_total_row = 892738 
issued_total_col = 510650 
Row_Bus_Util =  0.061356 
CoL_Bus_Util = 0.035096 
Either_Row_CoL_Bus_Util = 0.088626 
Issued_on_Two_Bus_Simul_Util = 0.007826 
issued_two_Eff = 0.088306 
queue_avg = 5.844518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.84452
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14550097 n_nop=13257080 n_act=448652 n_pre=448636 n_ref_event=0 n_req=485961 n_rd=439075 n_rd_L2_A=0 n_write=0 n_wr_bk=73953 bw_util=0.141
n_activity=8535414 dram_eff=0.2404
bk0: 27651a 11554665i bk1: 27457a 11548113i bk2: 27015a 11629887i bk3: 27349a 11577545i bk4: 26864a 11657544i bk5: 27413a 11572838i bk6: 27220a 11613708i bk7: 27852a 11530888i bk8: 26870a 11619660i bk9: 27395a 11574116i bk10: 27079a 11622596i bk11: 27797a 11530616i bk12: 27218a 11602220i bk13: 27689a 11530675i bk14: 27824a 11547756i bk15: 28382a 11469852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076776
Row_Buffer_Locality_read = 0.075468
Row_Buffer_Locality_write = 0.089024
Bank_Level_Parallism = 6.152243
Bank_Level_Parallism_Col = 2.075688
Bank_Level_Parallism_Ready = 1.167497
write_to_read_ratio_blp_rw_average = 0.137989
GrpLevelPara = 1.774690 

BW Util details:
bwutil = 0.141038 
total_CMD = 14550097 
util_bw = 2052112 
Wasted_Col = 4821181 
Wasted_Row = 982520 
Idle = 6694284 

BW Util Bottlenecks: 
RCDc_limit = 7038524 
RCDWRc_limit = 397684 
WTRc_limit = 1662674 
RTWc_limit = 1263867 
CCDLc_limit = 391442 
rwq = 0 
CCDLc_limit_alone = 287559 
WTRc_limit_alone = 1608877 
RTWc_limit_alone = 1213781 

Commands details: 
total_CMD = 14550097 
n_nop = 13257080 
Read = 439075 
Write = 0 
L2_Alloc = 0 
L2_WB = 73953 
n_act = 448652 
n_pre = 448636 
n_ref = 0 
n_req = 485961 
total_req = 513028 

Dual Bus Interface Util: 
issued_total_row = 897288 
issued_total_col = 513028 
Row_Bus_Util =  0.061669 
CoL_Bus_Util = 0.035259 
Either_Row_CoL_Bus_Util = 0.088867 
Issued_on_Two_Bus_Simul_Util = 0.008062 
issued_two_Eff = 0.090717 
queue_avg = 6.384309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.38431
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14550097 n_nop=13255059 n_act=449146 n_pre=449130 n_ref_event=0 n_req=486640 n_rd=439992 n_rd_L2_A=0 n_write=0 n_wr_bk=73810 bw_util=0.1413
n_activity=8531158 dram_eff=0.2409
bk0: 27753a 11507849i bk1: 27492a 11534560i bk2: 27362a 11535398i bk3: 26974a 11583764i bk4: 27300a 11557411i bk5: 26916a 11605745i bk6: 27880a 11474274i bk7: 27467a 11559898i bk8: 27091a 11564738i bk9: 27079a 11581976i bk10: 27981a 11473368i bk11: 27049a 11582515i bk12: 27561a 11540101i bk13: 27944a 11485430i bk14: 28382a 11439521i bk15: 27761a 11485661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077049
Row_Buffer_Locality_read = 0.075520
Row_Buffer_Locality_write = 0.091472
Bank_Level_Parallism = 6.247644
Bank_Level_Parallism_Col = 2.083027
Bank_Level_Parallism_Ready = 1.169367
write_to_read_ratio_blp_rw_average = 0.137609
GrpLevelPara = 1.780999 

BW Util details:
bwutil = 0.141250 
total_CMD = 14550097 
util_bw = 2055208 
Wasted_Col = 4809072 
Wasted_Row = 980657 
Idle = 6705160 

BW Util Bottlenecks: 
RCDc_limit = 7039122 
RCDWRc_limit = 394791 
WTRc_limit = 1650482 
RTWc_limit = 1263532 
CCDLc_limit = 389500 
rwq = 0 
CCDLc_limit_alone = 286527 
WTRc_limit_alone = 1596973 
RTWc_limit_alone = 1214068 

Commands details: 
total_CMD = 14550097 
n_nop = 13255059 
Read = 439992 
Write = 0 
L2_Alloc = 0 
L2_WB = 73810 
n_act = 449146 
n_pre = 449130 
n_ref = 0 
n_req = 486640 
total_req = 513802 

Dual Bus Interface Util: 
issued_total_row = 898276 
issued_total_col = 513802 
Row_Bus_Util =  0.061737 
CoL_Bus_Util = 0.035313 
Either_Row_CoL_Bus_Util = 0.089005 
Issued_on_Two_Bus_Simul_Util = 0.008044 
issued_two_Eff = 0.090376 
queue_avg = 6.959812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.95981
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14550097 n_nop=13256436 n_act=449436 n_pre=449420 n_ref_event=0 n_req=486856 n_rd=440174 n_rd_L2_A=0 n_write=0 n_wr_bk=73659 bw_util=0.1413
n_activity=8520130 dram_eff=0.2412
bk0: 27935a 11477361i bk1: 27840a 11517492i bk2: 27103a 11562901i bk3: 26911a 11613601i bk4: 27169a 11590244i bk5: 27059a 11593068i bk6: 27823a 11490605i bk7: 27679a 11514200i bk8: 27488a 11530490i bk9: 27468a 11537814i bk10: 27745a 11489259i bk11: 27658a 11509081i bk12: 27614a 11504567i bk13: 27483a 11537247i bk14: 27559a 11524043i bk15: 27640a 11536170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076861
Row_Buffer_Locality_read = 0.075361
Row_Buffer_Locality_write = 0.090999
Bank_Level_Parallism = 6.261760
Bank_Level_Parallism_Col = 2.082204
Bank_Level_Parallism_Ready = 1.165978
write_to_read_ratio_blp_rw_average = 0.137523
GrpLevelPara = 1.780345 

BW Util details:
bwutil = 0.141259 
total_CMD = 14550097 
util_bw = 2055332 
Wasted_Col = 4802373 
Wasted_Row = 967765 
Idle = 6724627 

BW Util Bottlenecks: 
RCDc_limit = 7041398 
RCDWRc_limit = 394493 
WTRc_limit = 1642122 
RTWc_limit = 1263329 
CCDLc_limit = 391813 
rwq = 0 
CCDLc_limit_alone = 288810 
WTRc_limit_alone = 1589360 
RTWc_limit_alone = 1213088 

Commands details: 
total_CMD = 14550097 
n_nop = 13256436 
Read = 440174 
Write = 0 
L2_Alloc = 0 
L2_WB = 73659 
n_act = 449436 
n_pre = 449420 
n_ref = 0 
n_req = 486856 
total_req = 513833 

Dual Bus Interface Util: 
issued_total_row = 898856 
issued_total_col = 513833 
Row_Bus_Util =  0.061777 
CoL_Bus_Util = 0.035315 
Either_Row_CoL_Bus_Util = 0.088911 
Issued_on_Two_Bus_Simul_Util = 0.008181 
issued_two_Eff = 0.092009 
queue_avg = 6.890296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.8903
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14550097 n_nop=13247910 n_act=451842 n_pre=451826 n_ref_event=0 n_req=490211 n_rd=443174 n_rd_L2_A=0 n_write=0 n_wr_bk=74164 bw_util=0.1422
n_activity=8518474 dram_eff=0.2429
bk0: 27893a 11484311i bk1: 27484a 11528669i bk2: 27490a 11533940i bk3: 27315a 11575032i bk4: 27240a 11561196i bk5: 28111a 11447735i bk6: 27755a 11492958i bk7: 28400a 11443508i bk8: 27713a 11505439i bk9: 27571a 11524141i bk10: 27135a 11563962i bk11: 27190a 11582602i bk12: 27611a 11511420i bk13: 27920a 11461134i bk14: 28193a 11440271i bk15: 28153a 11452702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078270
Row_Buffer_Locality_read = 0.076480
Row_Buffer_Locality_write = 0.095138
Bank_Level_Parallism = 6.304668
Bank_Level_Parallism_Col = 2.102153
Bank_Level_Parallism_Ready = 1.170675
write_to_read_ratio_blp_rw_average = 0.140012
GrpLevelPara = 1.790894 

BW Util details:
bwutil = 0.142223 
total_CMD = 14550097 
util_bw = 2069352 
Wasted_Col = 4813640 
Wasted_Row = 955070 
Idle = 6712035 

BW Util Bottlenecks: 
RCDc_limit = 7070054 
RCDWRc_limit = 394280 
WTRc_limit = 1671252 
RTWc_limit = 1313384 
CCDLc_limit = 397663 
rwq = 0 
CCDLc_limit_alone = 290452 
WTRc_limit_alone = 1616696 
RTWc_limit_alone = 1260729 

Commands details: 
total_CMD = 14550097 
n_nop = 13247910 
Read = 443174 
Write = 0 
L2_Alloc = 0 
L2_WB = 74164 
n_act = 451842 
n_pre = 451826 
n_ref = 0 
n_req = 490211 
total_req = 517338 

Dual Bus Interface Util: 
issued_total_row = 903668 
issued_total_col = 517338 
Row_Bus_Util =  0.062107 
CoL_Bus_Util = 0.035556 
Either_Row_CoL_Bus_Util = 0.089497 
Issued_on_Two_Bus_Simul_Util = 0.008166 
issued_two_Eff = 0.091246 
queue_avg = 7.180053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.18005

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1165425, Miss = 228034, Miss_rate = 0.196, Pending_hits = 1331, Reservation_fails = 8280
L2_cache_bank[1]: Access = 1161372, Miss = 225533, Miss_rate = 0.194, Pending_hits = 1308, Reservation_fails = 4339
L2_cache_bank[2]: Access = 1370912, Miss = 228293, Miss_rate = 0.167, Pending_hits = 1552, Reservation_fails = 7825
L2_cache_bank[3]: Access = 1161501, Miss = 237290, Miss_rate = 0.204, Pending_hits = 1717, Reservation_fails = 7332
L2_cache_bank[4]: Access = 1168143, Miss = 228874, Miss_rate = 0.196, Pending_hits = 1450, Reservation_fails = 6864
L2_cache_bank[5]: Access = 1108094, Miss = 227419, Miss_rate = 0.205, Pending_hits = 1345, Reservation_fails = 4383
L2_cache_bank[6]: Access = 1137863, Miss = 225600, Miss_rate = 0.198, Pending_hits = 1308, Reservation_fails = 7124
L2_cache_bank[7]: Access = 1129842, Miss = 226714, Miss_rate = 0.201, Pending_hits = 1308, Reservation_fails = 6373
L2_cache_bank[8]: Access = 1326424, Miss = 225259, Miss_rate = 0.170, Pending_hits = 1322, Reservation_fails = 6440
L2_cache_bank[9]: Access = 1141861, Miss = 221193, Miss_rate = 0.194, Pending_hits = 1283, Reservation_fails = 7291
L2_cache_bank[10]: Access = 1182596, Miss = 227169, Miss_rate = 0.192, Pending_hits = 1426, Reservation_fails = 7090
L2_cache_bank[11]: Access = 1131126, Miss = 224142, Miss_rate = 0.198, Pending_hits = 1269, Reservation_fails = 5965
L2_cache_bank[12]: Access = 1146169, Miss = 224400, Miss_rate = 0.196, Pending_hits = 1270, Reservation_fails = 10119
L2_cache_bank[13]: Access = 1172126, Miss = 223645, Miss_rate = 0.191, Pending_hits = 1327, Reservation_fails = 8461
L2_cache_bank[14]: Access = 1142733, Miss = 223190, Miss_rate = 0.195, Pending_hits = 1300, Reservation_fails = 8080
L2_cache_bank[15]: Access = 1121883, Miss = 225559, Miss_rate = 0.201, Pending_hits = 1213, Reservation_fails = 6363
L2_cache_bank[16]: Access = 1142792, Miss = 223881, Miss_rate = 0.196, Pending_hits = 1335, Reservation_fails = 7176
L2_cache_bank[17]: Access = 1088501, Miss = 227475, Miss_rate = 0.209, Pending_hits = 1270, Reservation_fails = 5471
L2_cache_bank[18]: Access = 1135361, Miss = 227448, Miss_rate = 0.200, Pending_hits = 1323, Reservation_fails = 7422
L2_cache_bank[19]: Access = 1137841, Miss = 224816, Miss_rate = 0.198, Pending_hits = 1323, Reservation_fails = 8970
L2_cache_bank[20]: Access = 1189017, Miss = 226569, Miss_rate = 0.191, Pending_hits = 1444, Reservation_fails = 8726
L2_cache_bank[21]: Access = 1130266, Miss = 225870, Miss_rate = 0.200, Pending_hits = 1414, Reservation_fails = 6979
L2_cache_bank[22]: Access = 1156823, Miss = 227162, Miss_rate = 0.196, Pending_hits = 1322, Reservation_fails = 6263
L2_cache_bank[23]: Access = 1185304, Miss = 228272, Miss_rate = 0.193, Pending_hits = 1366, Reservation_fails = 7162
L2_total_cache_accesses = 27933975
L2_total_cache_misses = 5433807
L2_total_cache_miss_rate = 0.1945
L2_total_cache_pending_hits = 32526
L2_total_cache_reservation_fails = 170498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22206431
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3271559
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2015227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32526
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261211
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36763
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110258
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27525743
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408232
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8055
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162391
L2_cache_data_port_util = 0.165
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=27933975
icnt_total_pkts_simt_to_mem=27933975
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27933975
Req_Network_cycles = 5673742
Req_Network_injected_packets_per_cycle =       4.9234 
Req_Network_conflicts_per_cycle =       3.0063
Req_Network_conflicts_per_cycle_util =       4.6308
Req_Bank_Level_Parallism =       7.5839
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.3074
Req_Network_out_buffer_full_per_cycle =       0.0475
Req_Network_out_buffer_avg_util =       4.9913

Reply_Network_injected_packets_num = 27933975
Reply_Network_cycles = 5673742
Reply_Network_injected_packets_per_cycle =        4.9234
Reply_Network_conflicts_per_cycle =        3.6169
Reply_Network_conflicts_per_cycle_util =       5.5717
Reply_Bank_Level_Parallism =       7.5842
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2965
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1641
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 37 min, 27 sec (23847 sec)
gpgpu_simulation_rate = 7601 (inst/sec)
gpgpu_simulation_rate = 237 (cycle/sec)
gpgpu_silicon_slowdown = 5759493x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c75433c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b90046c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 19: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 19 
gpu_sim_cycle = 5925
gpu_sim_insn = 27752
gpu_ipc =       4.6839
gpu_tot_sim_cycle = 5679667
gpu_tot_sim_insn = 181296098
gpu_tot_ipc =      31.9202
gpu_tot_issued_cta = 4604
gpu_occupancy = 21.7366% 
gpu_tot_occupancy = 68.5251% 
max_total_param_size = 0
gpu_stall_dramfull = 2591024
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0461
partiton_level_parallism_total  =       4.9183
partiton_level_parallism_util =       3.1379
partiton_level_parallism_util_total  =       7.8348
L2_BW  =       2.0126 GB/Sec
L2_BW_total  =     214.8309 GB/Sec
gpu_total_sim_rate=7600

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1625040, Miss = 909297, Miss_rate = 0.560, Pending_hits = 18829, Reservation_fails = 450240
	L1D_cache_core[1]: Access = 1561966, Miss = 887475, Miss_rate = 0.568, Pending_hits = 19408, Reservation_fails = 556966
	L1D_cache_core[2]: Access = 1634687, Miss = 910057, Miss_rate = 0.557, Pending_hits = 19129, Reservation_fails = 477371
	L1D_cache_core[3]: Access = 1518540, Miss = 891047, Miss_rate = 0.587, Pending_hits = 19030, Reservation_fails = 556798
	L1D_cache_core[4]: Access = 1531293, Miss = 872453, Miss_rate = 0.570, Pending_hits = 18367, Reservation_fails = 463278
	L1D_cache_core[5]: Access = 1395595, Miss = 807781, Miss_rate = 0.579, Pending_hits = 16567, Reservation_fails = 470974
	L1D_cache_core[6]: Access = 1436496, Miss = 816473, Miss_rate = 0.568, Pending_hits = 17236, Reservation_fails = 469318
	L1D_cache_core[7]: Access = 1516161, Miss = 866096, Miss_rate = 0.571, Pending_hits = 18510, Reservation_fails = 437920
	L1D_cache_core[8]: Access = 1505309, Miss = 875462, Miss_rate = 0.582, Pending_hits = 19141, Reservation_fails = 500106
	L1D_cache_core[9]: Access = 1467314, Miss = 863432, Miss_rate = 0.588, Pending_hits = 19184, Reservation_fails = 497816
	L1D_cache_core[10]: Access = 1431734, Miss = 833943, Miss_rate = 0.582, Pending_hits = 18841, Reservation_fails = 475517
	L1D_cache_core[11]: Access = 1482194, Miss = 859694, Miss_rate = 0.580, Pending_hits = 18084, Reservation_fails = 509884
	L1D_cache_core[12]: Access = 1469453, Miss = 871261, Miss_rate = 0.593, Pending_hits = 18859, Reservation_fails = 488300
	L1D_cache_core[13]: Access = 1399630, Miss = 815769, Miss_rate = 0.583, Pending_hits = 17282, Reservation_fails = 441462
	L1D_cache_core[14]: Access = 1425192, Miss = 806606, Miss_rate = 0.566, Pending_hits = 17009, Reservation_fails = 445666
	L1D_cache_core[15]: Access = 1566202, Miss = 896318, Miss_rate = 0.572, Pending_hits = 19578, Reservation_fails = 489709
	L1D_cache_core[16]: Access = 1435116, Miss = 831137, Miss_rate = 0.579, Pending_hits = 17317, Reservation_fails = 473066
	L1D_cache_core[17]: Access = 1458117, Miss = 843404, Miss_rate = 0.578, Pending_hits = 18128, Reservation_fails = 511897
	L1D_cache_core[18]: Access = 1487794, Miss = 879385, Miss_rate = 0.591, Pending_hits = 18638, Reservation_fails = 519108
	L1D_cache_core[19]: Access = 1510766, Miss = 861548, Miss_rate = 0.570, Pending_hits = 18453, Reservation_fails = 464529
	L1D_cache_core[20]: Access = 1524527, Miss = 865810, Miss_rate = 0.568, Pending_hits = 18175, Reservation_fails = 474747
	L1D_cache_core[21]: Access = 1525498, Miss = 883353, Miss_rate = 0.579, Pending_hits = 19382, Reservation_fails = 511455
	L1D_cache_core[22]: Access = 1476691, Miss = 867924, Miss_rate = 0.588, Pending_hits = 19221, Reservation_fails = 540263
	L1D_cache_core[23]: Access = 1412507, Miss = 844296, Miss_rate = 0.598, Pending_hits = 18908, Reservation_fails = 533948
	L1D_cache_core[24]: Access = 1450221, Miss = 811613, Miss_rate = 0.560, Pending_hits = 17302, Reservation_fails = 456138
	L1D_cache_core[25]: Access = 1463545, Miss = 844028, Miss_rate = 0.577, Pending_hits = 17483, Reservation_fails = 459283
	L1D_cache_core[26]: Access = 1410744, Miss = 805421, Miss_rate = 0.571, Pending_hits = 17938, Reservation_fails = 475868
	L1D_cache_core[27]: Access = 1546766, Miss = 835248, Miss_rate = 0.540, Pending_hits = 17710, Reservation_fails = 459769
	L1D_cache_core[28]: Access = 1501776, Miss = 824877, Miss_rate = 0.549, Pending_hits = 17458, Reservation_fails = 442936
	L1D_cache_core[29]: Access = 1628245, Miss = 893666, Miss_rate = 0.549, Pending_hits = 18480, Reservation_fails = 481478
	L1D_total_cache_accesses = 44799119
	L1D_total_cache_misses = 25674874
	L1D_total_cache_miss_rate = 0.5731
	L1D_total_cache_pending_hits = 549647
	L1D_total_cache_reservation_fails = 14535810
	L1D_cache_data_port_util = 0.164
	L1D_cache_fill_port_util = 0.224
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18531936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 549647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23086231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14486540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2222939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 549665
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42662
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206919
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44390753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408366

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5018445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9452852
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49183
ctas_completed 4604, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32104, 43583, 41468, 42870, 36108, 35286, 36346, 35165, 26771, 24584, 24239, 25969, 25179, 22438, 27088, 25350, 28445, 27723, 29324, 34928, 30398, 32802, 31062, 27030, 32931, 28549, 30030, 31282, 27758, 33649, 32687, 24361, 
gpgpu_n_tot_thrd_icount = 862415232
gpgpu_n_tot_w_icount = 26950476
gpgpu_n_stall_shd_mem = 19476926
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27525882
gpgpu_n_mem_write_global = 408366
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 48566054
gpgpu_n_store_insn = 1177198
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5961222
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17382329
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2094597
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5631486	W0_Idle:34806659	W0_Scoreboard:385015871	W1:10094677	W2:3581184	W3:1994938	W4:1370060	W5:1003353	W6:806974	W7:664239	W8:563377	W9:485996	W10:418539	W11:382470	W12:338801	W13:320735	W14:305933	W15:277299	W16:263541	W17:241001	W18:227591	W19:216088	W20:199805	W21:196234	W22:193333	W23:193123	W24:196129	W25:197042	W26:186669	W27:181135	W28:178857	W29:174666	W30:174662	W31:169115	W32:1152910
single_issue_nums: WS0:6604899	WS1:6836471	WS2:6793927	WS3:6715179	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202473216 {8:25309152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16334640 {40:408366,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88669200 {40:2216730,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1012366080 {40:25309152,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3266928 {8:408366,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88669200 {40:2216730,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3358 
max_icnt2sh_latency = 255 
averagemflatency = 381 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 8 
mrq_lat_table:2930137 	53525 	111202 	236981 	419917 	423128 	463471 	549626 	499061 	150341 	9874 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13664146 	10948850 	2167113 	749422 	367089 	37550 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1425509 	279879 	123588 	91351 	18647065 	3310791 	1646019 	1362119 	679840 	314572 	52915 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13573494 	6436917 	4247240 	2320487 	1039229 	294369 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21662 	22645 	4569 	1520 	323 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.082867  1.085868  1.087479  1.081136  1.086903  1.087780  1.086941  1.087540  1.078253  1.080281  1.088347  1.084446  1.090076  1.087721  1.087382  1.090389 
dram[1]:  1.089640  1.098716  1.095266  1.114493  1.085880  1.091291  1.084498  1.088865  1.080661  1.083137  1.084993  1.107186  1.087931  1.098923  1.094368  1.111681 
dram[2]:  1.084202  1.082820  1.085136  1.081962  1.080001  1.082419  1.095604  1.085760  1.080694  1.074330  1.084573  1.080064  1.096332  1.095083  1.085978  1.085823 
dram[3]:  1.079572  1.085510  1.084225  1.082042  1.082891  1.080376  1.081099  1.087330  1.079127  1.073518  1.075562  1.081897  1.087975  1.088048  1.084814  1.086629 
dram[4]:  1.077994  1.081033  1.077291  1.078876  1.076775  1.077719  1.083305  1.082603  1.072696  1.075018  1.078165  1.079309  1.084181  1.082599  1.083975  1.085317 
dram[5]:  1.092788  1.084823  1.084702  1.083738  1.080104  1.077399  1.086431  1.088553  1.078725  1.074275  1.087390  1.079715  1.082843  1.078518  1.095621  1.087920 
dram[6]:  1.083541  1.085310  1.075606  1.079685  1.079161  1.077487  1.084412  1.081665  1.076580  1.074528  1.081859  1.077452  1.085815  1.084929  1.088185  1.084692 
dram[7]:  1.083321  1.084324  1.081007  1.081506  1.080333  1.080389  1.087496  1.083007  1.071620  1.075044  1.080472  1.083099  1.085470  1.085898  1.089157  1.087728 
dram[8]:  1.084967  1.085486  1.081553  1.083707  1.077430  1.079589  1.082354  1.083923  1.076130  1.082746  1.083575  1.082717  1.083265  1.084002  1.088379  1.090296 
dram[9]:  1.087464  1.086011  1.084991  1.084459  1.080365  1.079907  1.085349  1.080636  1.080962  1.074113  1.084332  1.084113  1.086413  1.084149  1.088033  1.084043 
dram[10]:  1.088783  1.084313  1.084571  1.077336  1.080097  1.081225  1.088597  1.087553  1.078068  1.075309  1.083501  1.084040  1.080604  1.084591  1.086574  1.086771 
dram[11]:  1.088116  1.085906  1.083104  1.083631  1.082363  1.084101  1.090378  1.084326  1.075755  1.079025  1.084441  1.079891  1.090816  1.086398  1.091733  1.088513 
average row locality = 5847555/5393596 = 1.084166
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27434     27334     27041     26866     27864     27830     28025     27660     27508     27130     27689     27019     28326     27776     28019     27797 
dram[1]:     27631     28896     27465     28981     27893     28016     27838     28894     27595     28789     27448     28970     27900     28827     28407     29801 
dram[2]:     27828     27873     27348     26845     27159     27693     28695     27739     27419     27207     27919     27399     28139     28227     28251     28320 
dram[3]:     27126     27854     26960     27054     27454     27257     27141     27645     27802     27397     27021     27440     27828     28153     28152     27798 
dram[4]:     27407     27351     26675     26384     27115     26435     28353     27179     26803     26805     27138     26746     27800     26955     27852     27222 
dram[5]:     28093     27256     27204     27014     27039     26314     27895     27719     27267     26836     27524     27635     28060     27823     27958     27417 
dram[6]:     27588     27437     26442     26826     26996     26460     27789     27290     26710     26681     27569     27247     27493     27839     27683     27737 
dram[7]:     27181     27826     26833     27137     26882     26989     27527     27675     26845     27527     26748     27113     27137     27050     27911     28118 
dram[8]:     27651     27457     27015     27349     26864     27413     27220     27852     26870     27395     27079     27797     27218     27689     27824     28382 
dram[9]:     27753     27492     27362     26974     27300     26916     27880     27467     27091     27079     27981     27049     27561     27944     28382     27761 
dram[10]:     27935     27840     27103     26911     27169     27059     27823     27679     27488     27468     27745     27658     27614     27483     27559     27640 
dram[11]:     27893     27484     27490     27315     27240     28111     27755     28400     27713     27571     27135     27190     27611     27920     28193     28153 
total dram reads = 5286787
bank skew: 29801/26314 = 1.13
chip skew: 453351/434220 = 1.04
number of total write accesses:
dram[0]:      4630      4548      4261      4316      4715      4732      4643      4570      4473      4457      4699      4548      4926      5010      4758      4868 
dram[1]:      4699      4451      4383      4610      4806      4564      4363      4688      4507      4460      4559      4714      4892      5001      4851      4965 
dram[2]:      4634      4607      4364      4476      4646      4717      4865      4626      4279      4266      4500      4737      5010      4925      4662      4971 
dram[3]:      4445      4743      4374      4531      4582      4703      4595      4609      4251      4386      4519      4548      4803      4841      4956      4903 
dram[4]:      4668      4582      4411      4514      4687      4588      4620      4508      4279      4478      4513      4467      5014      4978      4749      4755 
dram[5]:      4703      4538      4350      4522      4484      4439      4522      4671      4289      4308      4410      4519      4981      5004      4789      4709 
dram[6]:      4548      4563      4394      4388      4570      4659      4559      4517      4170      4350      4541      4473      4804      4932      4835      4836 
dram[7]:      4530      4640      4347      4433      4667      4641      4597      4791      4443      4348      4639      4664      4919      4860      4799      4833 
dram[8]:      4647      4659      4323      4518      4846      4729      4648      4685      4331      4478      4491      4413      4793      4881      4685      4826 
dram[9]:      4488      4623      4335      4407      4607      4603      4694      4625      4409      4247      4575      4594      4767      5094      4824      4919 
dram[10]:      4597      4677      4243      4414      4458      4711      4710      4449      4436      4441      4627      4622      4739      4937      4820      4779 
dram[11]:      4594      4554      4594      4368      4673      4769      4455      4635      4533      4504      4454      4601      4974      4831      4844      4781 
total dram writes = 886668
bank skew: 5094/4170 = 1.22
chip skew: 74513/73139 = 1.02
average mf latency per bank:
dram[0]:       1346      1304      1363      1206      1678      1592      2633      2325      1874      1758      1624      1750      1553      1534      1549      1405
dram[1]:       1693      1984      1632      1924      2455      2916      3720      4680      2235      2746      2280      2673      1868      2326      2860      2130
dram[2]:       1458      1380      1454      1388      2244      1703      2724      2369      1966      1821      1944      1747      1631      1563      1485      1440
dram[3]:       1286      1222      1222      1226      1668      1590      2576      2562      1537      1687      1578      1518      1443      1411      1274      1345
dram[4]:       1224      1281      1183      1151      3098      1682      2158      2516      1856      1577      1512      1525      1396      1440      1401      1375
dram[5]:       1619      1300      1521      1223      2282      1692      3776      2483      2605      1718      2159      1610      1825      1405      1849      1387
dram[6]:       1190      1214      1205      1164      1543      1849      2583      2365      1648      1663      1627      1746      1402      1356      1418      1294
dram[7]:       1263      1270      1157      1199      1644      1738      2274      2222      1713      1591      1573      1615      1469      1388      1282      1322
dram[8]:       1212      1280      1160      1217      1510      1588      2436      2124      1719      1741      1654      1580      1400      1361      1318      1323
dram[9]:       1357      1271      1296      1287      1782      1709      2329      2248      1925      1909      1704      1780      1472      1409      1360      1403
dram[10]:       1330      1251      1305      1217      1767      1775      2700      2382      1767      1725      1730      1628      1536      1482      1579      1401
dram[11]:       1354      1299      1271      1216      1928      1868      2501      2463      1919      1709      1614      1466      1584      1475      1365      1303
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14565289 n_nop=13270094 n_act=449502 n_pre=449486 n_ref_event=0 n_req=488095 n_rd=441318 n_rd_L2_A=0 n_write=0 n_wr_bk=74153 bw_util=0.1416
n_activity=8494397 dram_eff=0.2427
bk0: 27434a 11567833i bk1: 27334a 11579089i bk2: 27041a 11612933i bk3: 26866a 11634381i bk4: 27864a 11518089i bk5: 27830a 11516576i bk6: 28025a 11487505i bk7: 27660a 11562902i bk8: 27508a 11543212i bk9: 27130a 11620643i bk10: 27689a 11543003i bk11: 27019a 11616887i bk12: 28326a 11462524i bk13: 27776a 11510052i bk14: 28019a 11489403i bk15: 27797a 11518369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079073
Row_Buffer_Locality_read = 0.077470
Row_Buffer_Locality_write = 0.094192
Bank_Level_Parallism = 6.271637
Bank_Level_Parallism_Col = 2.099998
Bank_Level_Parallism_Ready = 1.173705
write_to_read_ratio_blp_rw_average = 0.137996
GrpLevelPara = 1.789856 

BW Util details:
bwutil = 0.141561 
total_CMD = 14565289 
util_bw = 2061884 
Wasted_Col = 4786392 
Wasted_Row = 962089 
Idle = 6754924 

BW Util Bottlenecks: 
RCDc_limit = 7028306 
RCDWRc_limit = 391237 
WTRc_limit = 1671411 
RTWc_limit = 1282657 
CCDLc_limit = 394696 
rwq = 0 
CCDLc_limit_alone = 289711 
WTRc_limit_alone = 1617896 
RTWc_limit_alone = 1231187 

Commands details: 
total_CMD = 14565289 
n_nop = 13270094 
Read = 441318 
Write = 0 
L2_Alloc = 0 
L2_WB = 74153 
n_act = 449502 
n_pre = 449486 
n_ref = 0 
n_req = 488095 
total_req = 515471 

Dual Bus Interface Util: 
issued_total_row = 898988 
issued_total_col = 515471 
Row_Bus_Util =  0.061721 
CoL_Bus_Util = 0.035390 
Either_Row_CoL_Bus_Util = 0.088923 
Issued_on_Two_Bus_Simul_Util = 0.008188 
issued_two_Eff = 0.092082 
queue_avg = 6.696064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.69606
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14565289 n_nop=13247991 n_act=457805 n_pre=457789 n_ref_event=0 n_req=500688 n_rd=453351 n_rd_L2_A=0 n_write=0 n_wr_bk=74513 bw_util=0.145
n_activity=8524482 dram_eff=0.2477
bk0: 27631a 11378130i GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f8..
bk1: 28896a 11256904i bk2: 27465a 11395731i GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f0..
bk3: 28981a 11227772i GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e8..
bk4: 27893a 11343566i GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e0..
bk5: 28016a 11363145i GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542dc..
bk6: 27838a 11410468i bk7: 28894a 11226812i GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754560..
bk8: 27595a 11384160i GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..
bk9: 28789a 11243685i bk10: 27448a 11381835i bk11: 28970a 11229355i bk12: 27900a 11334579i bk13: 28827a 11230353i bk14: 28407a 11316324i bk15: 29801a 11123327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085648
Row_Buffer_Locality_read = 0.082923
Row_Buffer_Locality_write = 0.111752
Bank_Level_Parallism = 6.746721
Bank_Level_Parallism_Col = 2.144924
Bank_Level_Parallism_Ready = 1.181263
write_to_read_ratio_blp_rw_average = 0.141972
GrpLevelPara = 1.819657 

BW Util details:
bwutil = 0.144965 
total_CMD = 14565289 
util_bw = 2111456 
Wasted_Col = 4799910 
Wasted_Row = 940208 
Idle = 6713715 

BW Util Bottlenecks: 
RCDc_limit = 7111553 
RCDWRc_limit = 385699 

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004a63 (mode=performance simulation) on stream 0
WTRc_limit = 1670915 
RTWc_limit = 1387817 
CCDLc_limit = 409985 
rwq = 0 
CCDLc_limit_alone = 298313 
WTRc_limit_alone = 1616333 
RTWc_limit_alone = 1330727 

Commands details: 
total_CMD = 14565289 
n_nop = 13247991 
Read = 453351 
Write = 0 
L2_Alloc = 0 
L2_WB = 74513 
n_act = 457805 
n_pre = 457789 
n_ref = 0 
n_req = 500688 
total_req = 527864 

Dual Bus Interface Util: 
issued_total_row = 915594 
issued_total_col = 527864 
Row_Bus_Util =  0.062861 
CoL_Bus_Util = 0.036241 
Either_Row_CoL_Bus_Util = 0.090441 
Issued_on_Two_Bus_Simul_Util = 0.008662 
issued_two_Eff = 0.095772 
queue_avg = 9.721840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.72184
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14565289 n_nop=13264653 n_act=452374 n_pre=452358 n_ref_event=0 n_req=490873 n_rd=444061 n_rd_L2_A=0 n_write=0 n_wr_bk=74285 bw_util=0.1424
n_activity=8529302 dram_eff=0.2431
bk0: 27828a 11486885i bk1: 27873a 11499841i bk2: 27348a 11551442i bk3: 26845a 11584420i bk4: 27159a 11532594i bk5: 27693a 11485345i bk6: 28695a 11376918i bk7: 27739a 11499718i bk8: 27419a 11535620i bk9: 27207a 11556590i bk10: 27919a 11495657i bk11: 27399a 11516424i bk12: 28139a 11428768i bk13: 28227a 11425905i bk14: 28251a 11432069i bk15: 28320a 11411645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078432
Row_Buffer_Locality_read = 0.076924
Row_Buffer_Locality_write = 0.092733
Bank_Level_Parallism = 6.361642
Bank_Level_Parallism_Col = 2.093143
Bank_Level_Parallism_Ready = 1.168125
write_to_read_ratio_blp_rw_average = 0.138220
GrpLevelPara = 1.786948 

BW Util details:
bwutil = 0.142351 
total_CMD = 14565289 
util_bw = 2073384 
Wasted_Col = 4816738 
Wasted_Row = 962643 
Idle = 6712524 

BW Util Bottlenecks: 
RCDc_limit = 7072885 
RCDWRc_limit = 393434 
WTRc_limit = 1666483 
RTWc_limit = 1286050 
CCDLc_limit = 398743 
rwq = 0 
CCDLc_limit_alone = 292658 
WTRc_limit_alone = 1612252 
RTWc_limit_alone = 1234196 

Commands details: 
total_CMD = 14565289 
n_nop = 13264653 
Read = 444061 
Write = 0 
L2_Alloc = 0 
L2_WB = 74285 
n_act = 452374 
n_pre = 452358 
n_ref = 0 
n_req = 490873 
total_req = 518346 

Dual Bus Interface Util: 
issued_total_row = 904732 
issued_total_col = 518346 
Row_Bus_Util =  0.062116 
CoL_Bus_Util = 0.035588 
Either_Row_CoL_Bus_Util = 0.089297 
Issued_on_Two_Bus_Simul_Util = 0.008406 
issued_two_Eff = 0.094140 
queue_avg = 7.527722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.52772
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14565289 n_nop=13270454 n_act=449561 n_pre=449545 n_ref_event=0 n_req=486678 n_rd=440082 n_rd_L2_A=0 n_write=0 n_wr_bk=73789 bw_util=0.1411
n_activity=8512956 dram_eff=0.2415
bk0: 27126a 11594346i bk1: 27854a 11532651i bk2: 26960a 11634209i bk3: 27054a 11605312i bk4: 27454a 11567205i bk5: 27257a 11595180i bk6: 27141a 11585634i bk7: 27645a 11552967i bk8: 27802a 11544616i bk9: 27397a 11589907i bk10: 27021a 11641883i bk11: 27440a 11567888i bk12: 27828a 11529747i bk13: 28153a 11493660i bk14: 28152a 11501405i bk15: 27798a 11528886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076266
Row_Buffer_Locality_read = 0.074918
Row_Buffer_Locality_write = 0.088999
Bank_Level_Parallism = 6.213001
Bank_Level_Parallism_Col = 2.084387
Bank_Level_Parallism_Ready = 1.170262
write_to_read_ratio_blp_rw_average = 0.136547
GrpLevelPara = 1.779870 

BW Util details:
bwutil = 0.141122 
total_CMD = 14565289 
util_bw = 2055484 
Wasted_Col = 4808433 
Wasted_Row = 973458 
Idle = 6727914 

BW Util Bottlenecks: 
RCDc_limit = 7047460 
RCDWRc_limit = 393517 
WTRc_limit = 1656763 
RTWc_limit = 1257479 
CCDLc_limit = 390184 
rwq = 0 
CCDLc_limit_alone = 287118 
WTRc_limit_alone = 1603516 
RTWc_limit_alone = 1207660 

Commands details: 
total_CMD = 14565289 
n_nop = 13270454 
Read = 440082 
Write = 0 
L2_Alloc = 0 
L2_WB = 73789 
n_act = 449561 
n_pre = 449545 
n_ref = 0 
n_req = 486678 
total_req = 513871 

Dual Bus Interface Util: 
issued_total_row = 899106 
issued_total_col = 513871 
Row_Bus_Util =  0.061729 
CoL_Bus_Util = 0.035281 
Either_Row_CoL_Bus_Util = 0.088899 
Issued_on_Two_Bus_Simul_Util = 0.008111 
issued_two_Eff = 0.091241 
queue_avg = 6.362923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.36292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14565289 n_nop=13278563 n_act=445420 n_pre=445404 n_ref_event=0 n_req=480979 n_rd=434220 n_rd_L2_A=0 n_write=0 n_wr_bk=73811 bw_util=0.1395
n_activity=8513042 dram_eff=0.2387
bk0: 27407a 11666165i bk1: 27351a 11691299i bk2: 26675a 11752731i bk3: 26384a 11817216i bk4: 27115a 11718086i bk5: 26435a 11774838i bk6: 28353a 11563614i bk7: 27179a 11680489i bk8: 26803a 11732710i bk9: 26805a 11734580i bk10: 27138a 11692129i bk11: 26746a 11752398i bk12: 27800a 11626643i bk13: 26955a 11702204i bk14: 27852a 11626855i bk15: 27222a 11698217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073933
Row_Buffer_Locality_read = 0.072415
Row_Buffer_Locality_write = 0.088026
Bank_Level_Parallism = 5.938588
Bank_Level_Parallism_Col = 2.064003
Bank_Level_Parallism_Ready = 1.164437
write_to_read_ratio_blp_rw_average = 0.136995
GrpLevelPara = 1.765376 

BW Util details:
bwutil = 0.139518 
total_CMD = 14565289 
util_bw = 2032124 
Wasted_Col = 4812821 
Wasted_Row = 985200 
Idle = 6735144 

BW Util Bottlenecks: 
RCDc_limit = 7007714 
RCDWRc_limit = 398092 
WTRc_limit = 1651517 
RTWc_limit = 1243568 
CCDLc_limit = 383913 
rwq = 0 
CCDLc_limit_alone = 282491 
WTRc_limit_alone = 1598888 
RTWc_limit_alone = 1194775 

Commands details: 
total_CMD = 14565289 
n_nop = 13278563 
Read = 434220 
Write = 0 
L2_Alloc = 0 
L2_WB = 73811 
n_act = 445420 
n_pre = 445404 
n_ref = 0 
n_req = 480979 
total_req = 508031 

Dual Bus Interface Util: 
issued_total_row = 890824 
issued_total_col = 508031 
Row_Bus_Util =  0.061161 
CoL_Bus_Util = 0.034880 
Either_Row_CoL_Bus_Util = 0.088342 
Issued_on_Two_Bus_Simul_Util = 0.007698 
issued_two_Eff = 0.087143 
queue_avg = 5.467935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
 0 0 0 0 0
mrqq: max=64 avg=5.46794
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14565289 n_nop=13276678 n_act=447586 n_pre=447570 n_ref_event=0 n_req=485186 n_rd=439054 n_rd_L2_A=0 n_write=0 n_wr_bk=73238 bw_util=0.1407
n_activity=8524450 dram_eff=0.2404
bk0: 28093a 11501918i bk1: 27256a 11622131i bk2: 27204a 11614440i bk3: 27014a 11634477i bk4: 27039a 11645921i bk5: 26314a 11726867i bk6: 27895a 11522002i bk7: 27719a 11549235i bk8: 27267a 11569313i bk9: 26836a 11664064i bk10: 27524a 11555960i bk11: 27635a 11532486i bk12: 28060a 11491406i bk13: 27823a 11534137i bk14: 27958a 11516158i bk15: 27417a 11605033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077496
Row_Buffer_Locality_read = 0.076054
Row_Buffer_Locality_write = 0.091217
Bank_Level_Parallism = 6.187394
Bank_Level_Parallism_Col = 2.074326
Bank_Level_Parallism_Ready = 1.164357
write_to_read_ratio_blp_rw_average = 0.137153
GrpLevelPara = 1.774309 

BW Util details:
bwutil = 0.140688 
total_CMD = 14565289 
util_bw = 2049168 
Wasted_Col = 4803050 
Wasted_Row = 983083 
Idle = 6729988 

BW Util Bottlenecks: 
RCDc_limit = 7024647 
RCDWRc_limit = 390824 
WTRc_limit = 1615679 
RTWc_limit = 1250992 
CCDLc_limit = 391895 
rwq = 0 
CCDLc_limit_alone = 289361 
WTRc_limit_alone = 1563713 
RTWc_limit_alone = 1200424 

Commands details: 
total_CMD = 14565289 
n_nop = 13276678 
Read = 439054 
Write = 0 
L2_Alloc = 0 
L2_WB = 73238 
n_act = 447586 
n_pre = 447570 
n_ref = 0 
n_req = 485186 
total_req = 512292 

Dual Bus Interface Util: 
issued_total_row = 895156 
issued_total_col = 512292 
Row_Bus_Util =  0.061458 
CoL_Bus_Util = 0.035172 
Either_Row_CoL_Bus_Util = 0.088471 
Issued_on_Two_Bus_Simul_Util = 0.008159 
issued_two_Eff = 0.092221 
queue_avg = 7.225227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.22523
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14565289 n_nop=13278459 n_act=445900 n_pre=445884 n_ref_event=0 n_req=482177 n_rd=435787 n_rd_L2_A=0 n_write=0 n_wr_bk=73139 bw_util=0.1398
n_activity=8512159 dram_eff=0.2392
bk0: 27588a 11605357i bk1: 27437a 11635268i bk2: 26442a 11725925i bk3: 26826a 11706558i bk4: 26996a 11671416i bk5: 26460a 11768642i bk6: 27789a 11589502i bk7: 27290a 11642117i bk8: 26710a 11696512i bk9: 26681a 11701944i bk10: 27569a 11607939i bk11: 27247a 11631453i bk12: 27493a 11624317i bk13: 27839a 11580629i bk14: 27683a 11598877i bk15: 27737a 11605348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075236
Row_Buffer_Locality_read = 0.073731
Row_Buffer_Locality_write = 0.089373
Bank_Level_Parallism = 6.057244
Bank_Level_Parallism_Col = 2.065520
Bank_Level_Parallism_Ready = 1.165552
write_to_read_ratio_blp_rw_average = 0.135661
GrpLevelPara = 1.767872 

BW Util details:
bwutil = 0.139764 
total_CMD = 14565289 
util_bw = 2035704 
Wasted_Col = 4799657 
Wasted_Row = 982336 
Idle = 6747592 

BW Util Bottlenecks: 
RCDc_limit = 7009964 
RCDWRc_limit = 392597 
WTRc_limit = 1645526 
RTWc_limit = 1222566 
CCDLc_limit = 383595 
rwq = 0 
CCDLc_limit_alone = 283275 
WTRc_limit_alone = 1592956 
RTWc_limit_alone = 1174816 

Commands details: 
total_CMD = 14565289 
n_nop = 13278459 
Read = 435787 
Write = 0 
L2_Alloc = 0 
L2_WB = 73139 
n_act = 445900 
n_pre = 445884 
n_ref = 0 
n_req = 482177 
total_req = 508926 

Dual Bus Interface Util: 
issued_total_row = 891784 
issued_total_col = 508926 
Row_Bus_Util =  0.061227 
CoL_Bus_Util = 0.034941 
Either_Row_CoL_Bus_Util = 0.088349 
Issued_on_Two_Bus_Simul_Util = 0.007819 
issued_two_Eff = 0.088497 
queue_avg = 5.973764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.97376
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14565289 n_nop=13275773 n_act=446377 n_pre=446361 n_ref_event=0 n_req=483209 n_rd=436499 n_rd_L2_A=0 n_write=0 n_wr_bk=74151 bw_util=0.1402
n_activity=8528437 dram_eff=0.2395
bk0: 27181a 11643173i bk1: 27826a 11588091i bk2: 26833a 11701553i bk3: 27137a 11660446i bk4: 26882a 11722938i bk5: 26989a 11677897i bk6: 27527a 11596768i bk7: 27675a 11603188i bk8: 26845a 11662730i bk9: 27527a 11584242i bk10: 26748a 11699444i bk11: 27113a 11647974i bk12: 27137a 11664204i bk13: 27050a 11692554i bk14: 27911a 11598356i bk15: 28118a 11556737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076226
Row_Buffer_Locality_read = 0.074777
Row_Buffer_Locality_write = 0.089767
Bank_Level_Parallism = 6.061780
Bank_Level_Parallism_Col = 2.074865
Bank_Level_Parallism_Ready = 1.168245
write_to_read_ratio_blp_rw_average = 0.137311
GrpLevelPara = 1.773358 

BW Util details:
bwutil = 0.140238 
total_CMD = 14565289 
util_bw = 2042600 
Wasted_Col = 4802348 
Wasted_Row = 982695 
Idle = 6737646 

BW Util Bottlenecks: 
RCDc_limit = 7006108 
RCDWRc_limit = 395233 
WTRc_limit = 1661832 
RTWc_limit = 1248780 
CCDLc_limit = 386955 
rwq = 0 
CCDLc_limit_alone = 284072 
WTRc_limit_alone = 1608357 
RTWc_limit_alone = 1199372 

Commands details: 
total_CMD = 14565289 
n_nop = 13275773 
Read = 436499 
Write = 0 
L2_Alloc = 0 
L2_WB = 74151 
n_act = 446377 
n_pre = 446361 
n_ref = 0 
n_req = 483209 
total_req = 510650 

Dual Bus Interface Util: 
issued_total_row = 892738 
issued_total_col = 510650 
Row_Bus_Util =  0.061292 
CoL_Bus_Util = 0.035059 
Either_Row_CoL_Bus_Util = 0.088533 
Issued_on_Two_Bus_Simul_Util = 0.007818 
issued_two_Eff = 0.088306 
queue_avg = 5.838422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.83842
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14565289 n_nop=13272272 n_act=448652 n_pre=448636 n_ref_event=0 n_req=485961 n_rd=439075 n_rd_L2_A=0 n_write=0 n_wr_bk=73953 bw_util=0.1409
n_activity=8535414 dram_eff=0.2404
bk0: 27651a 11569857i bk1: 27457a 11563305i bk2: 27015a 11645079i bk3: 27349a 11592737i bk4: 26864a 11672736i bk5: 27413a 11588030i bk6: 27220a 11628900i bk7: 27852a 11546080i bk8: 26870a 11634852i bk9: 27395a 11589308i bk10: 27079a 11637788i bk11: 27797a 11545808i bk12: 27218a 11617412i bk13: 27689a 11545867i bk14: 27824a 11562948i bk15: 28382a 11485044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076776
Row_Buffer_Locality_read = 0.075468
Row_Buffer_Locality_write = 0.089024
Bank_Level_Parallism = 6.152243
Bank_Level_Parallism_Col = 2.075688
Bank_Level_Parallism_Ready = 1.167497
write_to_read_ratio_blp_rw_average = 0.137989
GrpLevelPara = 1.774690 

BW Util details:
bwutil = 0.140891 
total_CMD = 14565289 
util_bw = 2052112 
Wasted_Col = 4821181 
Wasted_Row = 982520 
Idle = 6709476 

BW Util Bottlenecks: 
RCDc_limit = 7038524 
RCDWRc_limit = 397684 
WTRc_limit = 1662674 
RTWc_limit = 1263867 
CCDLc_limit = 391442 
rwq = 0 
CCDLc_limit_alone = 287559 
WTRc_limit_alone = 1608877 
RTWc_limit_alone = 1213781 

Commands details: 
total_CMD = 14565289 
n_nop = 13272272 
Read = 439075 
Write = 0 
L2_Alloc = 0 
L2_WB = 73953 
n_act = 448652 
n_pre = 448636 
n_ref = 0 
n_req = 485961 
total_req = 513028 

Dual Bus Interface Util: 
issued_total_row = 897288 
issued_total_col = 513028 
Row_Bus_Util =  0.061605 
CoL_Bus_Util = 0.035223 
Either_Row_CoL_Bus_Util = 0.088774 
Issued_on_Two_Bus_Simul_Util = 0.008053 
issued_two_Eff = 0.090717 
queue_avg = 6.377650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.37765
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14565289 n_nop=13270248 n_act=449147 n_pre=449131 n_ref_event=0 n_req=486641 n_rd=439992 n_rd_L2_A=0 n_write=0 n_wr_bk=73811 bw_util=0.1411
n_activity=8531260 dram_eff=0.2409
bk0: 27753a 11523041i bk1: 27492a 11549752i bk2: 27362a 11550590i bk3: 26974a 11598956i bk4: 27300a 11572603i bk5: 26916a 11620937i bk6: 27880a 11489466i bk7: 27467a 11575090i bk8: 27091a 11579930i bk9: 27079a 11597129i bk10: 27981a 11488559i bk11: 27049a 11597707i bk12: 27561a 11555293i bk13: 27944a 11500622i bk14: 28382a 11454713i bk15: 27761a 11500853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077049
Row_Buffer_Locality_read = 0.075520
Row_Buffer_Locality_write = 0.091470
Bank_Level_Parallism = 6.247617
Bank_Level_Parallism_Col = 2.083024
Bank_Level_Parallism_Ready = 1.169366
write_to_read_ratio_blp_rw_average = 0.137611
GrpLevelPara = 1.780997 

BW Util details:
bwutil = 0.141103 
total_CMD = 14565289 
util_bw = 2055212 
Wasted_Col = 4809087 
Wasted_Row = 980681 
Idle = 6720309 

BW Util Bottlenecks: 
RCDc_limit = 7039122 
RCDWRc_limit = 394806 
WTRc_limit = 1650482 
RTWc_limit = 1263532 
CCDLc_limit = 389500 
rwq = 0 
CCDLc_limit_alone = 286527 
WTRc_limit_alone = 1596973 
RTWc_limit_alone = 1214068 

Commands details: 
total_CMD = 14565289 
n_nop = 13270248 
Read = 439992 
Write = 0 
L2_Alloc = 0 
L2_WB = 73811 
n_act = 449147 
n_pre = 449131 
n_ref = 0 
n_req = 486641 
total_req = 513803 

Dual Bus Interface Util: 
issued_total_row = 898278 
issued_total_col = 513803 
Row_Bus_Util =  0.061673 
CoL_Bus_Util = 0.035276 
Either_Row_CoL_Bus_Util = 0.088913 
Issued_on_Two_Bus_Simul_Util = 0.008036 
issued_two_Eff = 0.090376 
queue_avg = 6.952553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.95255
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14565289 n_nop=13271625 n_act=449437 n_pre=449421 n_ref_event=0 n_req=486857 n_rd=440174 n_rd_L2_A=0 n_write=0 n_wr_bk=73660 bw_util=0.1411
n_activity=8520232 dram_eff=0.2412
bk0: 27935a 11492553i bk1: 27840a 11532684i bk2: 27103a 11578093i bk3: 26911a 11628793i bk4: 27169a 11605436i bk5: 27059a 11608260i bk6: 27823a 11505797i bk7: 27679a 11529392i bk8: 27488a 11545683i bk9: 27468a 11552967i bk10: 27745a 11504450i bk11: 27658a 11524272i bk12: 27614a 11519759i bk13: 27483a 11552439i bk14: 27559a 11539235i bk15: 27640a 11551362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076860
Row_Buffer_Locality_read = 0.075361
Row_Buffer_Locality_write = 0.090997
Bank_Level_Parallism = 6.261733
Bank_Level_Parallism_Col = 2.082202
Bank_Level_Parallism_Ready = 1.165978
write_to_read_ratio_blp_rw_average = 0.137525
GrpLevelPara = 1.780343 

BW Util details:
bwutil = 0.141112 
total_CMD = 14565289 
util_bw = 2055336 
Wasted_Col = 4802388 
Wasted_Row = 967789 
Idle = 6739776 

BW Util Bottlenecks: 
RCDc_limit = 7041398 
RCDWRc_limit = 394508 
WTRc_limit = 1642122 
RTWc_limit = 1263329 
CCDLc_limit = 391813 
rwq = 0 
CCDLc_limit_alone = 288810 
WTRc_limit_alone = 1589360 
RTWc_limit_alone = 1213088 

Commands details: 
total_CMD = 14565289 
n_nop = 13271625 
Read = 440174 
Write = 0 
L2_Alloc = 0 
L2_WB = 73660 
n_act = 449437 
n_pre = 449421 
n_ref = 0 
n_req = 486857 
total_req = 513834 

Dual Bus Interface Util: 
issued_total_row = 898858 
issued_total_col = 513834 
Row_Bus_Util =  0.061712 
CoL_Bus_Util = 0.035278 
Either_Row_CoL_Bus_Util = 0.088818 
Issued_on_Two_Bus_Simul_Util = 0.008172 
issued_two_Eff = 0.092008 
queue_avg = 6.883110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.88311
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14565289 n_nop=13263102 n_act=451842 n_pre=451826 n_ref_event=0 n_req=490211 n_rd=443174 n_rd_L2_A=0 n_write=0 n_wr_bk=74164 bw_util=0.1421
n_activity=8518474 dram_eff=0.2429
bk0: 27893a 11499503i bk1: 27484a 11543861i bk2: 27490a 11549132i bk3: 27315a 11590224i bk4: 27240a 11576388i bk5: 28111a 11462927i bk6: 27755a 11508150i bk7: 28400a 11458700i bk8: 27713a 11520631i bk9: 27571a 11539333i bk10: 27135a 11579154i bk11: 27190a 11597794i bk12: 27611a 11526612i bk13: 27920a 11476326i bk14: 28193a 11455463i bk15: 28153a 11467894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078270
Row_Buffer_Locality_read = 0.076480
Row_Buffer_Locality_write = 0.095138
Bank_Level_Parallism = 6.304668
Bank_Level_Parallism_Col = 2.102153
Bank_Level_Parallism_Ready = 1.170675
write_to_read_ratio_blp_rw_average = 0.140012
GrpLevelPara = 1.790894 

BW Util details:
bwutil = 0.142074 
total_CMD = 14565289 
util_bw = 2069352 
Wasted_Col = 4813640 
Wasted_Row = 955070 
Idle = 6727227 

BW Util Bottlenecks: 
RCDc_limit = 7070054 
RCDWRc_limit = 394280 
WTRc_limit = 1671252 
RTWc_limit = 1313384 
CCDLc_limit = 397663 
rwq = 0 
CCDLc_limit_alone = 290452 
WTRc_limit_alone = 1616696 
RTWc_limit_alone = 1260729 

Commands details: 
total_CMD = 14565289 
n_nop = 13263102 
Read = 443174 
Write = 0 
L2_Alloc = 0 
L2_WB = 74164 
n_act = 451842 
n_pre = 451826 
n_ref = 0 
n_req = 490211 
total_req = 517338 

Dual Bus Interface Util: 
issued_total_row = 903668 
issued_total_col = 517338 
Row_Bus_Util =  0.062043 
CoL_Bus_Util = 0.035519 
Either_Row_CoL_Bus_Util = 0.089403 
Issued_on_Two_Bus_Simul_Util = 0.008158 
issued_two_Eff = 0.091246 
queue_avg = 7.172564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.17256

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1165441, Miss = 228042, Miss_rate = 0.196, Pending_hits = 1331, Reservation_fails = 8280
L2_cache_bank[1]: Access = 1161386, Miss = 225542, Miss_rate = 0.194, Pending_hits = 1308, Reservation_fails = 4339
L2_cache_bank[2]: Access = 1370924, Miss = 228301, Miss_rate = 0.167, Pending_hits = 1552, Reservation_fails = 7825
L2_cache_bank[3]: Access = 1161513, Miss = 237298, Miss_rate = 0.204, Pending_hits = 1717, Reservation_fails = 7332
L2_cache_bank[4]: Access = 1168155, Miss = 228882, Miss_rate = 0.196, Pending_hits = 1450, Reservation_fails = 6864
L2_cache_bank[5]: Access = 1108102, Miss = 227423, Miss_rate = 0.205, Pending_hits = 1345, Reservation_fails = 4383
L2_cache_bank[6]: Access = 1137871, Miss = 225604, Miss_rate = 0.198, Pending_hits = 1308, Reservation_fails = 7124
L2_cache_bank[7]: Access = 1129850, Miss = 226718, Miss_rate = 0.201, Pending_hits = 1308, Reservation_fails = 6373
L2_cache_bank[8]: Access = 1326437, Miss = 225263, Miss_rate = 0.170, Pending_hits = 1322, Reservation_fails = 6440
L2_cache_bank[9]: Access = 1141869, Miss = 221197, Miss_rate = 0.194, Pending_hits = 1283, Reservation_fails = 7291
L2_cache_bank[10]: Access = 1182604, Miss = 227173, Miss_rate = 0.192, Pending_hits = 1426, Reservation_fails = 7090
L2_cache_bank[11]: Access = 1131134, Miss = 224146, Miss_rate = 0.198, Pending_hits = 1269, Reservation_fails = 5965
L2_cache_bank[12]: Access = 1146177, Miss = 224404, Miss_rate = 0.196, Pending_hits = 1270, Reservation_fails = 10119
L2_cache_bank[13]: Access = 1172134, Miss = 223649, Miss_rate = 0.191, Pending_hits = 1327, Reservation_fails = 8461
L2_cache_bank[14]: Access = 1142741, Miss = 223194, Miss_rate = 0.195, Pending_hits = 1300, Reservation_fails = 8080
L2_cache_bank[15]: Access = 1121891, Miss = 225563, Miss_rate = 0.201, Pending_hits = 1213, Reservation_fails = 6363
L2_cache_bank[16]: Access = 1142804, Miss = 223885, Miss_rate = 0.196, Pending_hits = 1335, Reservation_fails = 7176
L2_cache_bank[17]: Access = 1088513, Miss = 227479, Miss_rate = 0.209, Pending_hits = 1270, Reservation_fails = 5471
L2_cache_bank[18]: Access = 1135373, Miss = 227452, Miss_rate = 0.200, Pending_hits = 1323, Reservation_fails = 7422
L2_cache_bank[19]: Access = 1137855, Miss = 224822, Miss_rate = 0.198, Pending_hits = 1323, Reservation_fails = 8970
L2_cache_bank[20]: Access = 1189033, Miss = 226577, Miss_rate = 0.191, Pending_hits = 1444, Reservation_fails = 8726
L2_cache_bank[21]: Access = 1130282, Miss = 225878, Miss_rate = 0.200, Pending_hits = 1414, Reservation_fails = 6979
L2_cache_bank[22]: Access = 1156839, Miss = 227170, Miss_rate = 0.196, Pending_hits = 1322, Reservation_fails = 6263
L2_cache_bank[23]: Access = 1185320, Miss = 228280, Miss_rate = 0.193, Pending_hits = 1366, Reservation_fails = 7162
L2_total_cache_accesses = 27934248
L2_total_cache_misses = 5433942
L2_total_cache_miss_rate = 0.1945
L2_total_cache_pending_hits = 32526
L2_total_cache_reservation_fails = 170498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22206569
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3271559
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2015228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32526
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261211
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36796
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110359
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27525882
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408366
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8055
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162391
L2_cache_data_port_util = 0.165
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=27934248
icnt_total_pkts_simt_to_mem=27934248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27934248
Req_Network_cycles = 5679667
Req_Network_injected_packets_per_cycle =       4.9183 
Req_Network_conflicts_per_cycle =       3.0031
Req_Network_conflicts_per_cycle_util =       4.6307
Req_Bank_Level_Parallism =       7.5838
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.3008
Req_Network_out_buffer_full_per_cycle =       0.0475
Req_Network_out_buffer_avg_util =       4.9861

Reply_Network_injected_packets_num = 27934248
Reply_Network_cycles = 5679667
Reply_Network_injected_packets_per_cycle =        4.9183
Reply_Network_conflicts_per_cycle =        3.6132
Reply_Network_conflicts_per_cycle_util =       5.5716
Reply_Bank_Level_Parallism =       7.5841
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2951
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1639
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 37 min, 32 sec (23852 sec)
gpgpu_simulation_rate = 7600 (inst/sec)
gpgpu_simulation_rate = 238 (cycle/sec)
gpgpu_silicon_slowdown = 5735294x
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 20: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 20 
gpu_sim_cycle = 46091
gpu_sim_insn = 146360
gpu_ipc =       3.1755
gpu_tot_sim_cycle = 5725758
gpu_tot_sim_insn = 181442458
gpu_tot_ipc =      31.6888
gpu_tot_issued_cta = 4609
gpu_occupancy = 14.7446% 
gpu_tot_occupancy = 68.4448% 
max_total_param_size = 0
gpu_stall_dramfull = 2591024
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1932
partiton_level_parallism_total  =       4.8803
partiton_level_parallism_util =       1.3861
partiton_level_parallism_util_total  =       7.8232
L2_BW  =       8.4401 GB/Sec
L2_BW_total  =     213.1695 GB/Sec
gpu_total_sim_rate=7591

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1625040, Miss = 909297, Miss_rate = 0.560, Pending_hits = 18829, Reservation_fails = 450240
	L1D_cache_core[1]: Access = 1561966, Miss = 887475, Miss_rate = 0.568, Pending_hits = 19408, Reservation_fails = 556966
	L1D_cache_core[2]: Access = 1634687, Miss = 910057, Miss_rate = 0.557, Pending_hits = 19129, Reservation_fails = 477371
	L1D_cache_core[3]: Access = 1518540, Miss = 891047, Miss_rate = 0.587, Pending_hits = 19030, Reservation_fails = 556798
	L1D_cache_core[4]: Access = 1531293, Miss = 872453, Miss_rate = 0.570, Pending_hits = 18367, Reservation_fails = 463278
	L1D_cache_core[5]: Access = 1395595, Miss = 807781, Miss_rate = 0.579, Pending_hits = 16567, Reservation_fails = 470974
	L1D_cache_core[6]: Access = 1436496, Miss = 816473, Miss_rate = 0.568, Pending_hits = 17236, Reservation_fails = 469318
	L1D_cache_core[7]: Access = 1516161, Miss = 866096, Miss_rate = 0.571, Pending_hits = 18510, Reservation_fails = 437920
	L1D_cache_core[8]: Access = 1505309, Miss = 875462, Miss_rate = 0.582, Pending_hits = 19141, Reservation_fails = 500106
	L1D_cache_core[9]: Access = 1467314, Miss = 863432, Miss_rate = 0.588, Pending_hits = 19184, Reservation_fails = 497816
	L1D_cache_core[10]: Access = 1431734, Miss = 833943, Miss_rate = 0.582, Pending_hits = 18841, Reservation_fails = 475517
	L1D_cache_core[11]: Access = 1482194, Miss = 859694, Miss_rate = 0.580, Pending_hits = 18084, Reservation_fails = 509884
	L1D_cache_core[12]: Access = 1469453, Miss = 871261, Miss_rate = 0.593, Pending_hits = 18859, Reservation_fails = 488300
	L1D_cache_core[13]: Access = 1399630, Miss = 815769, Miss_rate = 0.583, Pending_hits = 17282, Reservation_fails = 441462
	L1D_cache_core[14]: Access = 1425192, Miss = 806606, Miss_rate = 0.566, Pending_hits = 17009, Reservation_fails = 445666
	L1D_cache_core[15]: Access = 1566202, Miss = 896318, Miss_rate = 0.572, Pending_hits = 19578, Reservation_fails = 489709
	L1D_cache_core[16]: Access = 1435116, Miss = 831137, Miss_rate = 0.579, Pending_hits = 17317, Reservation_fails = 473066
	L1D_cache_core[17]: Access = 1458117, Miss = 843404, Miss_rate = 0.578, Pending_hits = 18128, Reservation_fails = 511897
	L1D_cache_core[18]: Access = 1487794, Miss = 879385, Miss_rate = 0.591, Pending_hits = 18638, Reservation_fails = 519108
	L1D_cache_core[19]: Access = 1510766, Miss = 861548, Miss_rate = 0.570, Pending_hits = 18453, Reservation_fails = 464529
	L1D_cache_core[20]: Access = 1529731, Miss = 867630, Miss_rate = 0.567, Pending_hits = 18406, Reservation_fails = 475349
	L1D_cache_core[21]: Access = 1531456, Miss = 885216, Miss_rate = 0.578, Pending_hits = 19641, Reservation_fails = 512123
	L1D_cache_core[22]: Access = 1483194, Miss = 869861, Miss_rate = 0.586, Pending_hits = 19461, Reservation_fails = 540757
	L1D_cache_core[23]: Access = 1419914, Miss = 846493, Miss_rate = 0.596, Pending_hits = 19161, Reservation_fails = 534387
	L1D_cache_core[24]: Access = 1451704, Miss = 812129, Miss_rate = 0.559, Pending_hits = 17344, Reservation_fails = 456174
	L1D_cache_core[25]: Access = 1463545, Miss = 844028, Miss_rate = 0.577, Pending_hits = 17483, Reservation_fails = 459283
	L1D_cache_core[26]: Access = 1410744, Miss = 805421, Miss_rate = 0.571, Pending_hits = 17938, Reservation_fails = 475868
	L1D_cache_core[27]: Access = 1546766, Miss = 835248, Miss_rate = 0.540, Pending_hits = 17710, Reservation_fails = 459769
	L1D_cache_core[28]: Access = 1501776, Miss = 824877, Miss_rate = 0.549, Pending_hits = 17458, Reservation_fails = 442936
	L1D_cache_core[29]: Access = 1628245, Miss = 893666, Miss_rate = 0.549, Pending_hits = 18480, Reservation_fails = 481478
	L1D_total_cache_accesses = 44825674
	L1D_total_cache_misses = 25683207
	L1D_total_cache_miss_rate = 0.5730
	L1D_total_cache_pending_hits = 550672
	L1D_total_cache_reservation_fails = 14538049
	L1D_cache_data_port_util = 0.164
	L1D_cache_fill_port_util = 0.224
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18549072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 550672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23092833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14488779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2224595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 550690
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42723
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44417172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408502

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5020197
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9453339
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49183
ctas_completed 4609, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32104, 43583, 41468, 42870, 36108, 35286, 36346, 35165, 26771, 24584, 24239, 25969, 25179, 22438, 27088, 25350, 28445, 27723, 29324, 34928, 30398, 32802, 31062, 27030, 32931, 28549, 30030, 31282, 27758, 33649, 32687, 24361, 
gpgpu_n_tot_thrd_icount = 862944608
gpgpu_n_tot_w_icount = 26967019
gpgpu_n_stall_shd_mem = 19486885
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27534652
gpgpu_n_mem_write_global = 408502
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 48595671
gpgpu_n_store_insn = 1177368
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5974022
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17391496
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2095389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5632434	W0_Idle:35030418	W0_Scoreboard:385451241	W1:10100083	W2:3582931	W3:1995904	W4:1371104	W5:1003771	W6:807460	W7:664737	W8:563821	W9:486268	W10:418847	W11:382595	W12:339005	W13:320880	W14:306243	W15:277355	W16:263637	W17:241275	W18:227661	W19:216287	W20:199987	W21:196531	W22:193535	W23:193283	W24:196306	W25:197152	W26:186779	W27:181380	W28:178942	W29:174700	W30:174696	W31:169115	W32:1154749
single_issue_nums: WS0:6608922	WS1:6840155	WS2:6798149	WS3:6719793	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202539280 {8:25317410,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16340080 {40:408502,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88689680 {40:2217242,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1012696400 {40:25317410,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3268016 {8:408502,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88689680 {40:2217242,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3358 
max_icnt2sh_latency = 255 
averagemflatency = 381 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 8 
mrq_lat_table:2932539 	53549 	111247 	237084 	420051 	423215 	463493 	549627 	499061 	150341 	9874 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13669985 	10951915 	2167115 	749422 	367089 	37550 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426021 	279879 	123588 	91351 	18654988 	3311258 	1646023 	1362119 	679840 	314572 	52915 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13581147 	6437505 	4247575 	2320736 	1039301 	294378 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21835 	22819 	4569 	1520 	323 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.082832  1.085962  1.087427  1.081216  1.086947  1.087766  1.087019  1.087609  1.078309  1.080246  1.088470  1.084463  1.090064  1.087729  1.087386  1.090569 
dram[1]:  1.089624  1.098720  1.095224  1.114508  1.085999  1.091329  1.084491  1.088899  1.080653  1.083097  1.084969  1.107184  1.087897  1.098920  1.094347  1.111797 
dram[2]:  1.084201  1.082861  1.085120  1.081969  1.079981  1.082633  1.095662  1.085729  1.080720  1.074286  1.084635  1.080192  1.096351  1.095037  1.086018  1.085778 
dram[3]:  1.079623  1.085583  1.084270  1.082009  1.082894  1.080464  1.081091  1.087322  1.079200  1.073604  1.075549  1.081906  1.087951  1.088068  1.084981  1.086629 
dram[4]:  1.078045  1.081016  1.077297  1.078901  1.076821  1.077694  1.083385  1.082582  1.072724  1.075091  1.078237  1.079348  1.084152  1.082677  1.083989  1.085277 
dram[5]:  1.092906  1.084889  1.084792  1.083813  1.080108  1.077475  1.086435  1.088616  1.078671  1.074245  1.087463  1.079728  1.082817  1.078528  1.095644  1.088026 
dram[6]:  1.083511  1.085390  1.075603  1.079686  1.079191  1.077563  1.084450  1.081663  1.076602  1.074530  1.081838  1.077449  1.085781  1.084893  1.088231  1.084677 
dram[7]:  1.083348  1.084368  1.080980  1.081453  1.080310  1.080538  1.087485  1.083048  1.071617  1.075143  1.080416  1.083159  1.085445  1.085848  1.089097  1.087863 
dram[8]:  1.084960  1.085512  1.081560  1.083779  1.077499  1.079579  1.082453  1.083934  1.076144  1.082765  1.083683  1.082767  1.083271  1.083970  1.088415  1.090376 
dram[9]:  1.087611  1.085959  1.084966  1.084443  1.080405  1.079895  1.085322  1.080664  1.081057  1.074158  1.084320  1.084148  1.086473  1.084213  1.088022  1.084037 
dram[10]:  1.088839  1.084303  1.084588  1.077419  1.080314  1.081229  1.088653  1.087496  1.078142  1.075299  1.083489  1.084281  1.080640  1.084602  1.086550  1.086844 
dram[11]:  1.088149  1.085927  1.083247  1.083595  1.082432  1.084081  1.090379  1.084377  1.075863  1.079024  1.084440  1.079931  1.090793  1.086335  1.091704  1.088505 
average row locality = 5850373/5396066 = 1.084192
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27444     27352     27056     26879     27886     27845     28037     27675     27529     27142     27699     27037     28341     27797     28030     27812 
dram[1]:     27636     28905     27476     28985     27904     28028     27853     28907     27610     28802     27456     28980     27911     28839     28425     29819 
dram[2]:     27841     27885     27353     26856     27166     27711     28711     27749     27437     27238     27924     27408     28155     28240     28261     28335 
dram[3]:     27149     27867     26971     27064     27466     27266     27156     27660     27816     27407     27040     27449     27848     28171     28171     27822 
dram[4]:     27429     27367     26687     26401     27126     26443     28375     27199     26820     26820     27152     26759     27810     26980     27873     27235 
dram[5]:     28104     27272     27224     27027     27051     26328     27918     27736     27283     26846     27538     27644     28081     27833     27973     27431 
dram[6]:     27598     27449     26456     26839     27012     26473     27802     27302     26715     26695     27575     27259     27504     27851     27693     27754 
dram[7]:     27185     27837     26842     27155     26890     27005     27542     27687     26861     27533     26766     27130     27145     27065     27930     28134 
dram[8]:     27666     27474     27026     27364     26881     27429     27239     27861     26878     27413     27094     27805     27229     27700     27837     28405 
dram[9]:     27768     27509     27370     26979     27312     26932     27889     27484     27112     27090     27997     27063     27578     27960     28397     27776 
dram[10]:     27953     27855     27123     26922     27188     27071     27842     27695     27502     27483     27759     27680     27627     27504     27567     27654 
dram[11]:     27907     27490     27507     27327     27255     28117     27767     28421     27729     27584     27160     27201     27630     27940     28201     28167 
total dram reads = 5289484
bank skew: 29819/26328 = 1.13
chip skew: 453536/434476 = 1.04
number of total write accesses:
dram[0]:      4632      4550      4262      4316      4719      4735      4643      4570      4473      4457      4699      4550      4928      5011      4758      4869 
dram[1]:      4699      4452      4384      4613      4806      4564      4363      4688      4508      4464      4559      4718      4892      5001      4851      4966 
dram[2]:      4634      4607      4364      4476      4646      4717      4866      4626      4279      4266      4500      4737      5011      4926      4664      4971 
dram[3]:      4445      4744      4374      4532      4582      4704      4597      4609      4255      4388      4519      4552      4803      4841      4957      4904 
dram[4]:      4669      4585      4411      4516      4687      4592      4622      4508      4285      4482      4521      4471      5014      4979      4749      4755 
dram[5]:      4703      4539      4353      4523      4484      4443      4523      4671      4298      4309      4410      4519      4982      5004      4790      4711 
dram[6]:      4548      4563      4395      4388      4571      4665      4559      4519      4171      4350      4545      4482      4804      4932      4835      4837 
dram[7]:      4530      4640      4347      4433      4667      4641      4598      4791      4443      4348      4643      4666      4919      4861      4799      4835 
dram[8]:      4647      4659      4323      4518      4846      4733      4648      4685      4332      4483      4495      4414      4793      4881      4685      4826 
dram[9]:      4488      4623      4335      4407      4609      4605      4694      4625      4409      4251      4579      4594      4768      5095      4825      4919 
dram[10]:      4598      4678      4243      4415      4458      4711      4710      4452      4437      4453      4630      4622      4740      4938      4820      4779 
dram[11]:      4594      4554      4594      4368      4674      4770      4455      4635      4533      4507      4455      4606      4974      4832      4845      4782 
total dram writes = 886885
bank skew: 5095/4171 = 1.22
chip skew: 74528/73164 = 1.02
average mf latency per bank:
dram[0]:       1345      1303      1362      1206      1677      1592      2633      2325      1874      1758      1624      1749      1552      1533      1548      1404
dram[1]:       1693      1984      1631      1924      2454      2915      3719      4679      2234      2745      2280      2672      1868      2326      2860      2129
dram[2]:       1458      1380      1454      1388      2243      1702      2724      2369      1965      1819      1944      1747      1631      1563      1485      1440
dram[3]:       1285      1222      1222      1226      1668      1590      2576      2562      1537      1687      1578      1517      1442      1411      1274      1345
dram[4]:       1224      1281      1183      1150      3098      1682      2157      2515      1855      1577      1511      1525      1396      1439      1401      1375
dram[5]:       1618      1300      1520      1223      2282      1692      3774      2482      2603      1718      2158      1610      1824      1405      1849      1386
dram[6]:       1190      1214      1205      1164      1543      1849      2583      2364      1648      1662      1626      1745      1402      1356      1418      1294
dram[7]:       1263      1270      1157      1198      1644      1738      2274      2222      1713      1591      1572      1614      1469      1387      1282      1322
dram[8]:       1212      1280      1160      1217      1509      1588      2435      2123      1719      1741      1653      1580      1400      1360      1317      1322
dram[9]:       1357      1271      1296      1287      1782      1708      2328      2247      1924      1908      1704      1780      1471      1408      1360      1403
dram[10]:       1329      1250      1305      1217      1767      1775      2699      2381      1766      1724      1730      1628      1536      1481      1579      1401
dram[11]:       1354      1299      1271      1216      1928      1868      2500      2462      1919      1709      1613      1466      1584      1475      1365      1302
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14683486 n_nop=13387598 n_act=449722 n_pre=449706 n_ref_event=0 n_req=488351 n_rd=441561 n_rd_L2_A=0 n_write=0 n_wr_bk=74172 bw_util=0.1405
n_activity=8506248 dram_eff=0.2425
bk0: 27444a 11685355i bk1: 27352a 11696366i bk2: 27056a 11730276i bk3: 26879a 11751859i bk4: 27886a 11635035i bk5: 27845a 11633779i bk6: 28037a 11605164i bk7: 27675a 11680364i bk8: 27529a 11660376i bk9: 27142a 11737964i bk10: 27699a 11660849i bk11: 27037a 11733943i bk12: 28341a 11579888i bk13: 27797a 11626943i bk14: 28030a 11607041i bk15: 27812a 11635880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079105
Row_Buffer_Locality_read = 0.077509
Row_Buffer_Locality_write = 0.094165
Bank_Level_Parallism = 6.267671
Bank_Level_Parallism_Col = 2.099504
Bank_Level_Parallism_Ready = 1.173639
write_to_read_ratio_blp_rw_average = 0.137942
GrpLevelPara = 1.789497 

BW Util details:
bwutil = 0.140493 
total_CMD = 14683486 
util_bw = 2062932 
Wasted_Col = 4790142 
Wasted_Row = 964665 
Idle = 6865747 

BW Util Bottlenecks: 
RCDc_limit = 7032618 
RCDWRc_limit = 391379 
WTRc_limit = 1671785 
RTWc_limit = 1282894 
CCDLc_limit = 394814 
rwq = 0 
CCDLc_limit_alone = 289803 
WTRc_limit_alone = 1618260 
RTWc_limit_alone = 1231408 

Commands details: 
total_CMD = 14683486 
n_nop = 13387598 
Read = 441561 
Write = 0 
L2_Alloc = 0 
L2_WB = 74172 
n_act = 449722 
n_pre = 449706 
n_ref = 0 
n_req = 488351 
total_req = 515733 

Dual Bus Interface Util: 
issued_total_row = 899428 
issued_total_col = 515733 
Row_Bus_Util =  0.061254 
CoL_Bus_Util = 0.035123 
Either_Row_CoL_Bus_Util = 0.088255 
Issued_on_Two_Bus_Simul_Util = 0.008123 
issued_two_Eff = 0.092040 
queue_avg = 6.642357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.64236
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14683486 n_nop=13365652 n_act=457978 n_pre=457962 n_ref_event=0 n_req=500881 n_rd=453536 n_rd_L2_A=0 n_write=0 n_wr_bk=74528 bw_util=0.1439
n_activity=8534136 dram_eff=0.2475
bk0: 27636a 11496063i bk1: 28905a 11374592i bk2: 27476a 11513238i bk3: 28985a 11345564i bk4: 27904a 11461303i bk5: 28028a 11480804i bk6: 27853a 11527874i bk7: 28907a 11344377i bk8: 27610a 11501436i bk9: 28802a 11361110i bk10: 27456a 11499626i bk11: 28980a 11346909i bk12: 27911a 11452040i bk13: 28839a 11347821i bk14: 28425a 11433612i bk15: 29819a 11240786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085655
Row_Buffer_Locality_read = 0.082933
Row_Buffer_Locality_write = 0.111733
Bank_Level_Parallism = 6.743135
Bank_Level_Parallism_Col = 2.144474
Bank_Level_Parallism_Ready = 1.181213
write_to_read_ratio_blp_rw_average = 0.141922
GrpLevelPara = 1.819338 

BW Util details:
bwutil = 0.143852 
total_CMD = 14683486 
util_bw = 2112256 
Wasted_Col = 4802998 
Wasted_Row = 942227 
Idle = 6826005 

BW Util Bottlenecks: 
RCDc_limit = 7115049 
RCDWRc_limit = 385780 
WTRc_limit = 1671179 
RTWc_limit = 1387953 
CCDLc_limit = 410070 
rwq = 0 
CCDLc_limit_alone = 298377 
WTRc_limit_alone = 1616582 
RTWc_limit_alone = 1330857 

Commands details: 
total_CMD = 14683486 
n_nop = 13365652 
Read = 453536 
Write = 0 
L2_Alloc = 0 
L2_WB = 74528 
n_act = 457978 
n_pre = 457962 
n_ref = 0 
n_req = 500881 
total_req = 528064 

Dual Bus Interface Util: 
issued_total_row = 915940 
issued_total_col = 528064 
Row_Bus_Util =  0.062379 
CoL_Bus_Util = 0.035963 
Either_Row_CoL_Bus_Util = 0.089749 
Issued_on_Two_Bus_Simul_Util = 0.008593 
issued_two_Eff = 0.095740 
queue_avg = 9.643670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.64367
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14683486 n_nop=13382275 n_act=452561 n_pre=452545 n_ref_event=0 n_req=491087 n_rd=444270 n_rd_L2_A=0 n_write=0 n_wr_bk=74290 bw_util=0.1413
n_activity=8539748 dram_eff=0.2429
bk0: 27841a 11604452i bk1: 27885a 11617393i bk2: 27353a 11669345i bk3: 26856a 11702119i bk4: 27166a 11650363i bk5: 27711a 11602852i bk6: 28711a 11494158i bk7: 27749a 11617362i bk8: 27437a 11652990i bk9: 27238a 11673091i bk10: 27924a 11613650i bk11: 27408a 11634355i bk12: 28155a 11546174i bk13: 28240a 11543302i bk14: 28261a 11549695i bk15: 28335a 11528885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078452
Row_Buffer_Locality_read = 0.076949
Row_Buffer_Locality_write = 0.092723
Bank_Level_Parallism = 6.358116
Bank_Level_Parallism_Col = 2.092693
Bank_Level_Parallism_Ready = 1.168058
write_to_read_ratio_blp_rw_average = 0.138159
GrpLevelPara = 1.786629 

BW Util details:
bwutil = 0.141263 
total_CMD = 14683486 
util_bw = 2074240 
Wasted_Col = 4819980 
Wasted_Row = 964854 
Idle = 6824412 

BW Util Bottlenecks: 
RCDc_limit = 7076674 
RCDWRc_limit = 393482 
WTRc_limit = 1666574 
RTWc_limit = 1286153 
CCDLc_limit = 398841 
rwq = 0 
CCDLc_limit_alone = 292750 
WTRc_limit_alone = 1612341 
RTWc_limit_alone = 1234295 

Commands details: 
total_CMD = 14683486 
n_nop = 13382275 
Read = 444270 
Write = 0 
L2_Alloc = 0 
L2_WB = 74290 
n_act = 452561 
n_pre = 452545 
n_ref = 0 
n_req = 491087 
total_req = 518560 

Dual Bus Interface Util: 
issued_total_row = 905106 
issued_total_col = 518560 
Row_Bus_Util =  0.061641 
CoL_Bus_Util = 0.035316 
Either_Row_CoL_Bus_Util = 0.088617 
Issued_on_Two_Bus_Simul_Util = 0.008340 
issued_two_Eff = 0.094108 
queue_avg = 7.467244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.46724
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14683486 n_nop=13387986 n_act=449778 n_pre=449762 n_ref_event=0 n_req=486928 n_rd=440323 n_rd_L2_A=0 n_write=0 n_wr_bk=73806 bw_util=0.1401
n_activity=8524606 dram_eff=0.2412
bk0: 27149a 11711251i bk1: 27867a 11650034i bk2: 26971a 11751810i bk3: 27064a 11722711i bk4: 27466a 11684713i bk5: 27266a 11712973i bk6: 27156a 11702838i bk7: 27660a 11670269i bk8: 27816a 11662002i bk9: 27407a 11707591i bk10: 27040a 11758946i bk11: 27449a 11685434i bk12: 27848a 11646753i bk13: 28171a 11610857i bk14: 28171a 11618715i bk15: 27822a 11645880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076295
Row_Buffer_Locality_read = 0.074952
Row_Buffer_Locality_write = 0.088982
Bank_Level_Parallism = 6.209478
Bank_Level_Parallism_Col = 2.083947
Bank_Level_Parallism_Ready = 1.170198
write_to_read_ratio_blp_rw_average = 0.136494
GrpLevelPara = 1.779556 

BW Util details:
bwutil = 0.140056 
total_CMD = 14683486 
util_bw = 2056516 
Wasted_Col = 4812018 
Wasted_Row = 975853 
Idle = 6839099 

BW Util Bottlenecks: 
RCDc_limit = 7051698 
RCDWRc_limit = 393610 
WTRc_limit = 1657127 
RTWc_limit = 1257676 
CCDLc_limit = 390300 
rwq = 0 
CCDLc_limit_alone = 287196 
WTRc_limit_alone = 1603850 
RTWc_limit_alone = 1207849 

Commands details: 
total_CMD = 14683486 
n_nop = 13387986 
Read = 440323 
Write = 0 
L2_Alloc = 0 
L2_WB = 73806 
n_act = 449778 
n_pre = 449762 
n_ref = 0 
n_req = 486928 
total_req = 514129 

Dual Bus Interface Util: 
issued_total_row = 899540 
issued_total_col = 514129 
Row_Bus_Util =  0.061262 
CoL_Bus_Util = 0.035014 
Either_Row_CoL_Bus_Util = 0.088228 
Issued_on_Two_Bus_Simul_Util = 0.008048 
issued_two_Eff = 0.091215 
queue_avg = 6.311797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.3118
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14683486 n_nop=13396010 n_act=445662 n_pre=445646 n_ref_event=0 n_req=481251 n_rd=434476 n_rd_L2_A=0 n_write=0 n_wr_bk=73846 bw_util=0.1385
n_activity=8526406 dram_eff=0.2385
bk0: 27429a 11783086i bk1: 27367a 11808367i bk2: 26687a 11870127i bk3: 26401a 11934359i bk4: 27126a 11835822i bk5: 26443a 11892389i bk6: 28375a 11680608i bk7: 27199a 11797580i bk8: 26820a 11849839i bk9: 26820a 11851795i bk10: 27152a 11809434i bk11: 26759a 11869758i bk12: 27810a 11744295i bk13: 26980a 11818797i bk14: 27873a 11743832i bk15: 27235a 11815735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073953
Row_Buffer_Locality_read = 0.072441
Row_Buffer_Locality_write = 0.087996
Bank_Level_Parallism = 5.934533
Bank_Level_Parallism_Col = 2.063503
Bank_Level_Parallism_Ready = 1.164380
write_to_read_ratio_blp_rw_average = 0.136965
GrpLevelPara = 1.765034 

BW Util details:
bwutil = 0.138474 
total_CMD = 14683486 
util_bw = 2033288 
Wasted_Col = 4817089 
Wasted_Row = 988053 
Idle = 6845056 

BW Util Bottlenecks: 
RCDc_limit = 7012400 
RCDWRc_limit = 398256 
WTRc_limit = 1652134 
RTWc_limit = 1244034 
CCDLc_limit = 384032 
rwq = 0 
CCDLc_limit_alone = 282584 
WTRc_limit_alone = 1599503 
RTWc_limit_alone = 1195217 

Commands details: 
total_CMD = 14683486 
n_nop = 13396010 
Read = 434476 
Write = 0 
L2_Alloc = 0 
L2_WB = 73846 
n_act = 445662 
n_pre = 445646 
n_ref = 0 
n_req = 481251 
total_req = 508322 

Dual Bus Interface Util: 
issued_total_row = 891308 
issued_total_col = 508322 
Row_Bus_Util =  0.060701 
CoL_Bus_Util = 0.034619 
Either_Row_CoL_Bus_Util = 0.087682 
Issued_on_Two_Bus_Simul_Util = 0.007638 
issued_two_Eff = 0.087112 
queue_avg = 5.424185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.42419
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14683486 n_nop=13394210 n_act=447800 n_pre=447784 n_ref_event=0 n_req=485435 n_rd=439289 n_rd_L2_A=0 n_write=0 n_wr_bk=73262 bw_util=0.1396
n_activity=8535566 dram_eff=0.2402
bk0: 28104a 11619668i bk1: 27272a 11739406i bk2: 27224a 11731452i bk3: 27027a 11752056i bk4: 27051a 11763395i bk5: 26328a 11844343i bk6: 27918a 11638917i bk7: 27736a 11666637i bk8: 27283a 11686411i bk9: 26846a 11781624i bk10: 27538a 11673443i bk11: 27644a 11650247i bk12: 28081a 11608482i bk13: 27833a 11651780i bk14: 27973a 11633378i bk15: 27431a 11722463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077528
Row_Buffer_Locality_read = 0.076093
Row_Buffer_Locality_write = 0.091189
Bank_Level_Parallism = 6.183753
Bank_Level_Parallism_Col = 2.073858
Bank_Level_Parallism_Ready = 1.164285
write_to_read_ratio_blp_rw_average = 0.137116
GrpLevelPara = 1.773975 

BW Util details:
bwutil = 0.139627 
total_CMD = 14683486 
util_bw = 2050204 
Wasted_Col = 4806666 
Wasted_Row = 985428 
Idle = 6841188 

BW Util Bottlenecks: 
RCDc_limit = 7028748 
RCDWRc_limit = 390986 
WTRc_limit = 1615949 
RTWc_limit = 1251215 
CCDLc_limit = 392020 
rwq = 0 
CCDLc_limit_alone = 289470 
WTRc_limit_alone = 1563977 
RTWc_limit_alone = 1200637 

Commands details: 
total_CMD = 14683486 
n_nop = 13394210 
Read = 439289 
Write = 0 
L2_Alloc = 0 
L2_WB = 73262 
n_act = 447800 
n_pre = 447784 
n_ref = 0 
n_req = 485435 
total_req = 512551 

Dual Bus Interface Util: 
issued_total_row = 895584 
issued_total_col = 512551 
Row_Bus_Util =  0.060993 
CoL_Bus_Util = 0.034907 
Either_Row_CoL_Bus_Util = 0.087804 
Issued_on_Two_Bus_Simul_Util = 0.008095 
issued_two_Eff = 0.092191 
queue_avg = 7.167234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.16723
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14683486 n_nop=13396084 n_act=446083 n_pre=446067 n_ref_event=0 n_req=482379 n_rd=435977 n_rd_L2_A=0 n_write=0 n_wr_bk=73164 bw_util=0.1387
n_activity=8522749 dram_eff=0.239
bk0: 27598a 11723041i bk1: 27449a 11752892i bk2: 26456a 11843192i bk3: 26839a 11823996i bk4: 27012a 11788579i bk5: 26473a 11885935i bk6: 27802a 11707049i bk7: 27302a 11759459i bk8: 26715a 11814437i bk9: 26695a 11819461i bk10: 27575a 11725695i bk11: 27259a 11748693i bk12: 27504a 11741939i bk13: 27851a 11698189i bk14: 27693a 11716630i bk15: 27754a 11722672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075244
Row_Buffer_Locality_read = 0.073742
Row_Buffer_Locality_write = 0.089350
Bank_Level_Parallism = 6.053770
Bank_Level_Parallism_Col = 2.065082
Bank_Level_Parallism_Ready = 1.165499
write_to_read_ratio_blp_rw_average = 0.135637
GrpLevelPara = 1.767567 

BW Util details:
bwutil = 0.138698 
total_CMD = 14683486 
util_bw = 2036564 
Wasted_Col = 4802958 
Wasted_Row = 984734 
Idle = 6859230 

BW Util Bottlenecks: 
RCDc_limit = 7013591 
RCDWRc_limit = 392724 
WTRc_limit = 1645825 
RTWc_limit = 1222791 
CCDLc_limit = 383687 
rwq = 0 
CCDLc_limit_alone = 283343 
WTRc_limit_alone = 1593243 
RTWc_limit_alone = 1175029 

Commands details: 
total_CMD = 14683486 
n_nop = 13396084 
Read = 435977 
Write = 0 
L2_Alloc = 0 
L2_WB = 73164 
n_act = 446083 
n_pre = 446067 
n_ref = 0 
n_req = 482379 
total_req = 509141 

Dual Bus Interface Util: 
issued_total_row = 892150 
issued_total_col = 509141 
Row_Bus_Util =  0.060759 
CoL_Bus_Util = 0.034674 
Either_Row_CoL_Bus_Util = 0.087677 
Issued_on_Two_Bus_Simul_Util = 0.007756 
issued_two_Eff = 0.088464 
queue_avg = 5.925750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.92575
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14683486 n_nop=13393380 n_act=446569 n_pre=446553 n_ref_event=0 n_req=483424 n_rd=436707 n_rd_L2_A=0 n_write=0 n_wr_bk=74161 bw_util=0.1392
n_activity=8539811 dram_eff=0.2393
bk0: 27185a 11761201i bk1: 27837a 11705791i bk2: 26842a 11819308i bk3: 27155a 11777713i bk4: 26890a 11840698i bk5: 27005a 11795478i bk6: 27542a 11714195i bk7: 27687a 11720857i bk8: 26861a 11780166i bk9: 27533a 11702248i bk10: 26766a 11816533i bk11: 27130a 11765168i bk12: 27145a 11781987i bk13: 27065a 11809878i bk14: 27930a 11715444i bk15: 28134a 11674073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076239
Row_Buffer_Locality_read = 0.074794
Row_Buffer_Locality_write = 0.089753
Bank_Level_Parallism = 6.057931
Bank_Level_Parallism_Col = 2.074343
Bank_Level_Parallism_Ready = 1.168179
write_to_read_ratio_blp_rw_average = 0.137254
GrpLevelPara = 1.772999 

BW Util details:
bwutil = 0.139168 
total_CMD = 14683486 
util_bw = 2043472 
Wasted_Col = 4805905 
Wasted_Row = 985273 
Idle = 6848836 

BW Util Bottlenecks: 
RCDc_limit = 7010100 
RCDWRc_limit = 395318 
WTRc_limit = 1661908 
RTWc_limit = 1248868 
CCDLc_limit = 387010 
rwq = 0 
CCDLc_limit_alone = 284121 
WTRc_limit_alone = 1608429 
RTWc_limit_alone = 1199458 

Commands details: 
total_CMD = 14683486 
n_nop = 13393380 
Read = 436707 
Write = 0 
L2_Alloc = 0 
L2_WB = 74161 
n_act = 446569 
n_pre = 446553 
n_ref = 0 
n_req = 483424 
total_req = 510868 

Dual Bus Interface Util: 
issued_total_row = 893122 
issued_total_col = 510868 
Row_Bus_Util =  0.060825 
CoL_Bus_Util = 0.034792 
Either_Row_CoL_Bus_Util = 0.087861 
Issued_on_Two_Bus_Simul_Util = 0.007756 
issued_two_Eff = 0.088275 
queue_avg = 5.791516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.79152
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14683486 n_nop=13389852 n_act=448852 n_pre=448836 n_ref_event=0 n_req=486193 n_rd=439301 n_rd_L2_A=0 n_write=0 n_wr_bk=73968 bw_util=0.1398
n_activity=8545952 dram_eff=0.2402
bk0: 27666a 11687102i bk1: 27474a 11680626i bk2: 27026a 11762699i bk3: 27364a 11710145i bk4: 26881a 11790142i bk5: 27429a 11705403i bk6: 27239a 11746233i bk7: 27861a 11663846i bk8: 26878a 11752573i bk9: 27413a 11706187i bk10: 27094a 11755032i bk11: 27805a 11663531i bk12: 27229a 11734824i bk13: 27700a 11663413i bk14: 27837a 11680508i bk15: 28405a 11602062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076805
Row_Buffer_Locality_read = 0.075502
Row_Buffer_Locality_write = 0.089013
Bank_Level_Parallism = 6.148821
Bank_Level_Parallism_Col = 2.075295
Bank_Level_Parallism_Ready = 1.167450
write_to_read_ratio_blp_rw_average = 0.137939
GrpLevelPara = 1.774440 

BW Util details:
bwutil = 0.139822 
total_CMD = 14683486 
util_bw = 2053076 
Wasted_Col = 4824506 
Wasted_Row = 984903 
Idle = 6821001 

BW Util Bottlenecks: 
RCDc_limit = 7042417 
RCDWRc_limit = 397746 
WTRc_limit = 1662887 
RTWc_limit = 1264087 
CCDLc_limit = 391532 
rwq = 0 
CCDLc_limit_alone = 287637 
WTRc_limit_alone = 1609090 
RTWc_limit_alone = 1213989 

Commands details: 
total_CMD = 14683486 
n_nop = 13389852 
Read = 439301 
Write = 0 
L2_Alloc = 0 
L2_WB = 73968 
n_act = 448852 
n_pre = 448836 
n_ref = 0 
n_req = 486193 
total_req = 513269 

Dual Bus Interface Util: 
issued_total_row = 897688 
issued_total_col = 513269 
Row_Bus_Util =  0.061136 
CoL_Bus_Util = 0.034956 
Either_Row_CoL_Bus_Util = 0.088101 
Issued_on_Two_Bus_Simul_Util = 0.007990 
issued_two_Eff = 0.090693 
queue_avg = 6.326474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.32647
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14683486 n_nop=13387814 n_act=449352 n_pre=449336 n_ref_event=0 n_req=486873 n_rd=440216 n_rd_L2_A=0 n_write=0 n_wr_bk=73826 bw_util=0.14
n_activity=8542988 dram_eff=0.2407
bk0: 27768a 11640688i bk1: 27509a 11666986i bk2: 27370a 11668317i bk3: 26979a 11716818i bk4: 27312a 11690195i bk5: 26932a 11738116i bk6: 27889a 11607166i bk7: 27484a 11692496i bk8: 27112a 11697127i bk9: 27090a 11714743i bk10: 27997a 11605631i bk11: 27063a 11715163i bk12: 27578a 11672608i bk13: 27960a 11618054i bk14: 28397a 11572034i bk15: 27776a 11618252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077067
Row_Buffer_Locality_read = 0.075542
Row_Buffer_Locality_write = 0.091455
Bank_Level_Parallism = 6.243676
Bank_Level_Parallism_Col = 2.082543
Bank_Level_Parallism_Ready = 1.169310
write_to_read_ratio_blp_rw_average = 0.137554
GrpLevelPara = 1.780651 

BW Util details:
bwutil = 0.140033 
total_CMD = 14683486 
util_bw = 2056168 
Wasted_Col = 4812730 
Wasted_Row = 983241 
Idle = 6831347 

BW Util Bottlenecks: 
RCDc_limit = 7043268 
RCDWRc_limit = 394891 
WTRc_limit = 1650698 
RTWc_limit = 1263717 
CCDLc_limit = 389598 
rwq = 0 
CCDLc_limit_alone = 286609 
WTRc_limit_alone = 1597181 
RTWc_limit_alone = 1214245 

Commands details: 
total_CMD = 14683486 
n_nop = 13387814 
Read = 440216 
Write = 0 
L2_Alloc = 0 
L2_WB = 73826 
n_act = 449352 
n_pre = 449336 
n_ref = 0 
n_req = 486873 
total_req = 514042 

Dual Bus Interface Util: 
issued_total_row = 898688 
issued_total_col = 514042 
Row_Bus_Util =  0.061204 
CoL_Bus_Util = 0.035008 
Either_Row_CoL_Bus_Util = 0.088240 
Issued_on_Two_Bus_Simul_Util = 0.007972 
issued_two_Eff = 0.090345 
queue_avg = 6.896657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.89666
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14683486 n_nop=13389125 n_act=449662 n_pre=449646 n_ref_event=0 n_req=487122 n_rd=440425 n_rd_L2_A=0 n_write=0 n_wr_bk=73684 bw_util=0.1401
n_activity=8531311 dram_eff=0.241
bk0: 27953a 11609716i bk1: 27855a 11649924i bk2: 27123a 11694901i bk3: 26922a 11746489i bk4: 27188a 11722881i bk5: 27071a 11725680i bk6: 27842a 11622857i bk7: 27695a 11646140i bk8: 27502a 11663106i bk9: 27483a 11669735i bk10: 27759a 11621357i bk11: 27680a 11641504i bk12: 27627a 11637221i bk13: 27504a 11669454i bk14: 27567a 11656846i bk15: 27654a 11668955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076901
Row_Buffer_Locality_read = 0.075407
Row_Buffer_Locality_write = 0.090991
Bank_Level_Parallism = 6.258448
Bank_Level_Parallism_Col = 2.081873
Bank_Level_Parallism_Ready = 1.165953
write_to_read_ratio_blp_rw_average = 0.137493
GrpLevelPara = 1.780116 

BW Util details:
bwutil = 0.140051 
total_CMD = 14683486 
util_bw = 2056436 
Wasted_Col = 4805860 
Wasted_Row = 970077 
Idle = 6851113 

BW Util Bottlenecks: 
RCDc_limit = 7045476 
RCDWRc_limit = 394638 
WTRc_limit = 1642668 
RTWc_limit = 1263683 
CCDLc_limit = 391959 
rwq = 0 
CCDLc_limit_alone = 288924 
WTRc_limit_alone = 1589888 
RTWc_limit_alone = 1213428 

Commands details: 
total_CMD = 14683486 
n_nop = 13389125 
Read = 440425 
Write = 0 
L2_Alloc = 0 
L2_WB = 73684 
n_act = 449662 
n_pre = 449646 
n_ref = 0 
n_req = 487122 
total_req = 514109 

Dual Bus Interface Util: 
issued_total_row = 899308 
issued_total_col = 514109 
Row_Bus_Util =  0.061246 
CoL_Bus_Util = 0.035013 
Either_Row_CoL_Bus_Util = 0.088151 
Issued_on_Two_Bus_Simul_Util = 0.008108 
issued_two_Eff = 0.091981 
queue_avg = 6.828103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.8281
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14683486 n_nop=13380640 n_act=452054 n_pre=452038 n_ref_event=0 n_req=490449 n_rd=443403 n_rd_L2_A=0 n_write=0 n_wr_bk=74178 bw_util=0.141
n_activity=8530328 dram_eff=0.2427
bk0: 27907a 11616960i bk1: 27490a 11661798i bk2: 27507a 11666531i bk3: 27327a 11707795i bk4: 27255a 11693859i bk5: 28117a 11580703i bk6: 27767a 11625751i bk7: 28421a 11575815i bk8: 27729a 11638005i bk9: 27584a 11656779i bk10: 27160a 11695953i bk11: 27201a 11715320i bk12: 27630a 11643805i bk13: 27940a 11593315i bk14: 28201a 11573076i bk15: 28167a 11585320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078285
Row_Buffer_Locality_read = 0.076499
Row_Buffer_Locality_write = 0.095120
Bank_Level_Parallism = 6.300655
Bank_Level_Parallism_Col = 2.101667
Bank_Level_Parallism_Ready = 1.170621
write_to_read_ratio_blp_rw_average = 0.139952
GrpLevelPara = 1.790558 

BW Util details:
bwutil = 0.140997 
total_CMD = 14683486 
util_bw = 2070324 
Wasted_Col = 4817338 
Wasted_Row = 957651 
Idle = 6838173 

BW Util Bottlenecks: 
RCDc_limit = 7074321 
RCDWRc_limit = 394376 
WTRc_limit = 1671607 
RTWc_limit = 1313556 
CCDLc_limit = 397750 
rwq = 0 
CCDLc_limit_alone = 290520 
WTRc_limit_alone = 1617038 
RTWc_limit_alone = 1260895 

Commands details: 
total_CMD = 14683486 
n_nop = 13380640 
Read = 443403 
Write = 0 
L2_Alloc = 0 
L2_WB = 74178 
n_act = 452054 
n_pre = 452038 
n_ref = 0 
n_req = 490449 
total_req = 517581 

Dual Bus Interface Util: 
issued_total_row = 904092 
issued_total_col = 517581 
Row_Bus_Util =  0.061572 
CoL_Bus_Util = 0.035249 
Either_Row_CoL_Bus_Util = 0.088729 
Issued_on_Two_Bus_Simul_Util = 0.008093 
issued_two_Eff = 0.091206 
queue_avg = 7.114913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.11491

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1165802, Miss = 228158, Miss_rate = 0.196, Pending_hits = 1333, Reservation_fails = 8280
L2_cache_bank[1]: Access = 1161731, Miss = 225669, Miss_rate = 0.194, Pending_hits = 1308, Reservation_fails = 4339
L2_cache_bank[2]: Access = 1371489, Miss = 228395, Miss_rate = 0.167, Pending_hits = 1554, Reservation_fails = 7825
L2_cache_bank[3]: Access = 1161816, Miss = 237389, Miss_rate = 0.204, Pending_hits = 1717, Reservation_fails = 7332
L2_cache_bank[4]: Access = 1168487, Miss = 228972, Miss_rate = 0.196, Pending_hits = 1450, Reservation_fails = 6864
L2_cache_bank[5]: Access = 1108415, Miss = 227542, Miss_rate = 0.205, Pending_hits = 1346, Reservation_fails = 4383
L2_cache_bank[6]: Access = 1138241, Miss = 225737, Miss_rate = 0.198, Pending_hits = 1308, Reservation_fails = 7124
L2_cache_bank[7]: Access = 1130243, Miss = 226826, Miss_rate = 0.201, Pending_hits = 1309, Reservation_fails = 6373
L2_cache_bank[8]: Access = 1326833, Miss = 225392, Miss_rate = 0.170, Pending_hits = 1322, Reservation_fails = 6440
L2_cache_bank[9]: Access = 1142253, Miss = 221324, Miss_rate = 0.194, Pending_hits = 1283, Reservation_fails = 7291
L2_cache_bank[10]: Access = 1183011, Miss = 227305, Miss_rate = 0.192, Pending_hits = 1428, Reservation_fails = 7090
L2_cache_bank[11]: Access = 1131480, Miss = 224249, Miss_rate = 0.198, Pending_hits = 1269, Reservation_fails = 5965
L2_cache_bank[12]: Access = 1146551, Miss = 224489, Miss_rate = 0.196, Pending_hits = 1270, Reservation_fails = 10119
L2_cache_bank[13]: Access = 1172518, Miss = 223758, Miss_rate = 0.191, Pending_hits = 1327, Reservation_fails = 8461
L2_cache_bank[14]: Access = 1143114, Miss = 223291, Miss_rate = 0.195, Pending_hits = 1301, Reservation_fails = 8080
L2_cache_bank[15]: Access = 1122218, Miss = 225676, Miss_rate = 0.201, Pending_hits = 1213, Reservation_fails = 6363
L2_cache_bank[16]: Access = 1143163, Miss = 223994, Miss_rate = 0.196, Pending_hits = 1336, Reservation_fails = 7176
L2_cache_bank[17]: Access = 1088828, Miss = 227596, Miss_rate = 0.209, Pending_hits = 1270, Reservation_fails = 5471
L2_cache_bank[18]: Access = 1135712, Miss = 227565, Miss_rate = 0.200, Pending_hits = 1324, Reservation_fails = 7422
L2_cache_bank[19]: Access = 1138238, Miss = 224933, Miss_rate = 0.198, Pending_hits = 1325, Reservation_fails = 8970
L2_cache_bank[20]: Access = 1189457, Miss = 226702, Miss_rate = 0.191, Pending_hits = 1446, Reservation_fails = 8726
L2_cache_bank[21]: Access = 1130644, Miss = 226004, Miss_rate = 0.200, Pending_hits = 1416, Reservation_fails = 6979
L2_cache_bank[22]: Access = 1157235, Miss = 227296, Miss_rate = 0.196, Pending_hits = 1324, Reservation_fails = 6263
L2_cache_bank[23]: Access = 1185675, Miss = 228383, Miss_rate = 0.193, Pending_hits = 1366, Reservation_fails = 7162
L2_total_cache_accesses = 27943154
L2_total_cache_misses = 5436645
L2_total_cache_miss_rate = 0.1946
L2_total_cache_pending_hits = 32545
L2_total_cache_reservation_fails = 170498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22212623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3272887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2016597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32545
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110363
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27534652
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408502
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8055
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162391
L2_cache_data_port_util = 0.164
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=27943154
icnt_total_pkts_simt_to_mem=27943154
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27943154
Req_Network_cycles = 5725758
Req_Network_injected_packets_per_cycle =       4.8803 
Req_Network_conflicts_per_cycle =       2.9790
Req_Network_conflicts_per_cycle_util =       4.6227
Req_Bank_Level_Parallism =       7.5730
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.2501
Req_Network_out_buffer_full_per_cycle =       0.0471
Req_Network_out_buffer_avg_util =       4.9460

Reply_Network_injected_packets_num = 27943154
Reply_Network_cycles = 5725758
Reply_Network_injected_packets_per_cycle =        4.8803
Reply_Network_conflicts_per_cycle =        3.5850
Reply_Network_conflicts_per_cycle_util =       5.5631
Reply_Bank_Level_Parallism =       7.5731
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2848
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1627
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 38 min, 20 sec (23900 sec)
gpgpu_simulation_rate = 7591 (inst/sec)
gpgpu_simulation_rate = 239 (cycle/sec)
gpgpu_silicon_slowdown = 5711297x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c75433c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b90046c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 21: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 21 
gpu_sim_cycle = 5936
gpu_sim_insn = 5200
gpu_ipc =       0.8760
gpu_tot_sim_cycle = 5731694
gpu_tot_sim_insn = 181447658
gpu_tot_ipc =      31.6569
gpu_tot_issued_cta = 4610
gpu_occupancy = 18.5292% 
gpu_tot_occupancy = 68.4444% 
max_total_param_size = 0
gpu_stall_dramfull = 2591024
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0084
partiton_level_parallism_total  =       4.8752
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.8231
L2_BW  =       0.3679 GB/Sec
L2_BW_total  =     212.9491 GB/Sec
gpu_total_sim_rate=7590

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1625040, Miss = 909297, Miss_rate = 0.560, Pending_hits = 18829, Reservation_fails = 450240
	L1D_cache_core[1]: Access = 1561966, Miss = 887475, Miss_rate = 0.568, Pending_hits = 19408, Reservation_fails = 556966
	L1D_cache_core[2]: Access = 1634687, Miss = 910057, Miss_rate = 0.557, Pending_hits = 19129, Reservation_fails = 477371
	L1D_cache_core[3]: Access = 1518540, Miss = 891047, Miss_rate = 0.587, Pending_hits = 19030, Reservation_fails = 556798
	L1D_cache_core[4]: Access = 1531293, Miss = 872453, Miss_rate = 0.570, Pending_hits = 18367, Reservation_fails = 463278
	L1D_cache_core[5]: Access = 1395595, Miss = 807781, Miss_rate = 0.579, Pending_hits = 16567, Reservation_fails = 470974
	L1D_cache_core[6]: Access = 1436496, Miss = 816473, Miss_rate = 0.568, Pending_hits = 17236, Reservation_fails = 469318
	L1D_cache_core[7]: Access = 1516161, Miss = 866096, Miss_rate = 0.571, Pending_hits = 18510, Reservation_fails = 437920
	L1D_cache_core[8]: Access = 1505309, Miss = 875462, Miss_rate = 0.582, Pending_hits = 19141, Reservation_fails = 500106
	L1D_cache_core[9]: Access = 1467314, Miss = 863432, Miss_rate = 0.588, Pending_hits = 19184, Reservation_fails = 497816
	L1D_cache_core[10]: Access = 1431734, Miss = 833943, Miss_rate = 0.582, Pending_hits = 18841, Reservation_fails = 475517
	L1D_cache_core[11]: Access = 1482194, Miss = 859694, Miss_rate = 0.580, Pending_hits = 18084, Reservation_fails = 509884
	L1D_cache_core[12]: Access = 1469453, Miss = 871261, Miss_rate = 0.593, Pending_hits = 18859, Reservation_fails = 488300
	L1D_cache_core[13]: Access = 1399630, Miss = 815769, Miss_rate = 0.583, Pending_hits = 17282, Reservation_fails = 441462
	L1D_cache_core[14]: Access = 1425192, Miss = 806606, Miss_rate = 0.566, Pending_hits = 17009, Reservation_fails = 445666
	L1D_cache_core[15]: Access = 1566202, Miss = 896318, Miss_rate = 0.572, Pending_hits = 19578, Reservation_fails = 489709
	L1D_cache_core[16]: Access = 1435116, Miss = 831137, Miss_rate = 0.579, Pending_hits = 17317, Reservation_fails = 473066
	L1D_cache_core[17]: Access = 1458117, Miss = 843404, Miss_rate = 0.578, Pending_hits = 18128, Reservation_fails = 511897
	L1D_cache_core[18]: Access = 1487794, Miss = 879385, Miss_rate = 0.591, Pending_hits = 18638, Reservation_fails = 519108
	L1D_cache_core[19]: Access = 1510766, Miss = 861548, Miss_rate = 0.570, Pending_hits = 18453, Reservation_fails = 464529
	L1D_cache_core[20]: Access = 1529731, Miss = 867630, Miss_rate = 0.567, Pending_hits = 18406, Reservation_fails = 475349
	L1D_cache_core[21]: Access = 1531456, Miss = 885216, Miss_rate = 0.578, Pending_hits = 19641, Reservation_fails = 512123
	L1D_cache_core[22]: Access = 1483194, Miss = 869861, Miss_rate = 0.586, Pending_hits = 19461, Reservation_fails = 540757
	L1D_cache_core[23]: Access = 1419914, Miss = 846493, Miss_rate = 0.596, Pending_hits = 19161, Reservation_fails = 534387
	L1D_cache_core[24]: Access = 1451704, Miss = 812129, Miss_rate = 0.559, Pending_hits = 17344, Reservation_fails = 456174
	L1D_cache_core[25]: Access = 1463602, Miss = 844073, Miss_rate = 0.577, Pending_hits = 17490, Reservation_fails = 459283
	L1D_cache_core[26]: Access = 1410744, Miss = 805421, Miss_rate = 0.571, Pending_hits = 17938, Reservation_fails = 475868
	L1D_cache_core[27]: Access = 1546766, Miss = 835248, Miss_rate = 0.540, Pending_hits = 17710, Reservation_fails = 459769
	L1D_cache_core[28]: Access = 1501776, Miss = 824877, Miss_rate = 0.549, Pending_hits = 17458, Reservation_fails = 442936
	L1D_cache_core[29]: Access = 1628245, Miss = 893666, Miss_rate = 0.549, Pending_hits = 18480, Reservation_fails = 481478
	L1D_total_cache_accesses = 44825731
	L1D_total_cache_misses = 25683252
	L1D_total_cache_miss_rate = 0.5730
	L1D_total_cache_pending_hits = 550679
	L1D_total_cache_reservation_fails = 14538049
	L1D_cache_data_port_util = 0.164
	L1D_cache_fill_port_util = 0.224
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18549072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 550679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23092840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14488779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2224611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 550697
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44417202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408529

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5020197
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9453339
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49183
ctas_completed 4610, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32104, 43583, 41468, 42870, 36108, 35286, 36346, 35165, 26771, 24584, 24239, 25969, 25179, 22438, 27088, 25350, 28445, 27723, 29324, 34928, 30398, 32802, 31062, 27030, 32931, 28549, 30030, 31282, 27758, 33649, 32687, 24361, 
gpgpu_n_tot_thrd_icount = 862950368
gpgpu_n_tot_w_icount = 26967199
gpgpu_n_stall_shd_mem = 19486890
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27534675
gpgpu_n_mem_write_global = 408529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 48596097
gpgpu_n_store_insn = 1177538
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5975046
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17391496
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2095394
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5632510	W0_Idle:35031773	W0_Scoreboard:385453370	W1:10100083	W2:3582931	W3:1995904	W4:1371104	W5:1003771	W6:807460	W7:664737	W8:563821	W9:486268	W10:418857	W11:382595	W12:339005	W13:320880	W14:306243	W15:277355	W16:263637	W17:241275	W18:227661	W19:216287	W20:199987	W21:196531	W22:193535	W23:193283	W24:196306	W25:197152	W26:186779	W27:181380	W28:178942	W29:174700	W30:174696	W31:169115	W32:1154919
single_issue_nums: WS0:6608972	WS1:6840205	WS2:6798189	WS3:6719833	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202539464 {8:25317433,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16341160 {40:408529,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88689680 {40:2217242,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1012697320 {40:25317433,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3268232 {8:408529,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88689680 {40:2217242,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3358 
max_icnt2sh_latency = 255 
averagemflatency = 381 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 8 
mrq_lat_table:2932540 	53549 	111247 	237084 	420051 	423215 	463493 	549627 	499061 	150341 	9874 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13670034 	10951916 	2167115 	749422 	367089 	37550 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426021 	279879 	123588 	91351 	18655038 	3311258 	1646023 	1362119 	679840 	314572 	52915 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13581197 	6437505 	4247575 	2320736 	1039301 	294378 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21840 	22820 	4569 	1520 	323 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.082832  1.085962  1.087427  1.081216  1.086947  1.087766  1.087019  1.087609  1.078309  1.080246  1.088470  1.084463  1.090064  1.087729  1.087386  1.090569 
dram[1]:  1.089624  1.098720  1.095224  1.114508  1.085999  1.091329  1.084491  1.088899  1.080653  1.083097  1.084969  1.107184  1.087897  1.098920  1.094347  1.111797 
dram[2]:  1.084201  1.082861  1.085120  1.081969  1.079981  1.082633  1.095662  1.085729  1.080720  1.074286  1.084635  1.080192  1.096351  1.095037  1.086018  1.085778 
dram[3]:  1.079623  1.085583  1.084270  1.082009  1.082894  1.080464  1.081091  1.087322  1.079200  1.073604  1.075549  1.081906  1.087951  1.088068  1.084981  1.086629 
dram[4]:  1.078045  1.081016  1.077297  1.078901  1.076821  1.077694  1.083385  1.082582  1.072724  1.075091  1.078237  1.079348  1.084152  1.082677  1.083989  1.085277 
dram[5]:  1.092906  1.084889  1.084792  1.083813  1.080108  1.077475  1.086435  1.088616  1.078671  1.074245  1.087463  1.079728  1.082817  1.078528  1.095644  1.088026 
dram[6]:  1.083511  1.085390  1.075603  1.079686  1.079191  1.077563  1.084450  1.081663  1.076602  1.074530  1.081838  1.077449  1.085781  1.084893  1.088231  1.084677 
dram[7]:  1.083348  1.084368  1.080980  1.081453  1.080310  1.080535  1.087485  1.083048  1.071617  1.075143  1.080416  1.083159  1.085445  1.085848  1.089097  1.087863 
dram[8]:  1.084960  1.085512  1.081560  1.083779  1.077499  1.079579  1.082453  1.083934  1.076144  1.082765  1.083683  1.082767  1.083271  1.083970  1.088415  1.090376 
dram[9]:  1.087611  1.085959  1.084966  1.084443  1.080405  1.079895  1.085322  1.080664  1.081057  1.074158  1.084320  1.084148  1.086473  1.084213  1.088022  1.084037 
dram[10]:  1.088839  1.084303  1.084588  1.077419  1.080314  1.081229  1.088653  1.087496  1.078142  1.075299  1.083489  1.084281  1.080640  1.084602  1.086550  1.086844 
dram[11]:  1.088149  1.085927  1.083247  1.083595  1.082432  1.084081  1.090379  1.084377  1.075863  1.079024  1.084440  1.079931  1.090793  1.086335  1.091704  1.088505 
average row locality = 5850374/5396067 = 1.084192
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27444     27352     27056     26879     27886     27845     28037     27675     27529     27142     27699     27037     28341     27797     28030     27812 
dram[1]:     27636     28905     27476     28985     27904     28028     27853     28907     27610     28802     27456     28980     27911     28839     28425     29819 
dram[2]:     27841     27885     27353     26856     27166     27711     28711     27749     27437     27238     27924     27408     28155     28240     28261     28335 
dram[3]:     27149     27867     26971     27064     27466     27266     27156     27660     27816     27407     27040     27449     27848     28171     28171     27822 
dram[4]:     27429     27367     26687     26401     27126     26443     28375     27199     26820     26820     27152     26759     27810     26980     27873     27235 
dram[5]:     28104     27272     27224     27027     27051     26328     27918     27736     27283     26846     27538     27644     28081     27833     27973     27431 
dram[6]:     27598     27449     26456     26839     27012     26473     27802     27302     26715     26695     27575     27259     27504     27851     27693     27754 
dram[7]:     27185     27837     26842     27155     26890     27006     27542     27687     26861     27533     26766     27130     27145     27065     27930     28134 
dram[8]:     27666     27474     27026     27364     26881     27429     27239     27861     26878     27413     27094     27805     27229     27700     27837     28405 
dram[9]:     27768     27509     27370     26979     27312     26932     27889     27484     27112     27090     27997     27063     27578     27960     28397     27776 
dram[10]:     27953     27855     27123     26922     27188     27071     27842     27695     27502     27483     27759     27680     27627     27504     27567     27654 
dram[11]:     27907     27490     27507     27327     27255     28117     27767     28421     27729     27584     27160     27201     27630     27940     28201     28167 
total dram reads = 5289485
bank skew: 29819/26328 = 1.13
chip skew: 453536/434476 = 1.04
number of total write accesses:
dram[0]:      4632      4550      4262      4316      4719      4735      4643      4570      4473      4457      4699      4550      4928      5011      4758      4869 
dram[1]:      4699      4452      4384      4613      4806      4564      4363      4688      4508      4464      4559      4718      4892      5001      4851      4966 
dram[2]:      4634      4607      4364      4476      4646      4717      4866      4626      4279      4266      4500      4737      5011      4926      4664      4971 
dram[3]:      4445      4744      4374      4532      4582      4704      4597      4609      4255      4388      4519      4552      4803      4841      4957      4904 
dram[4]:      4669      4585      4411      4516      4687      4592      4622      4508      4285      4482      4521      4471      5014      4979      4749      4755 
dram[5]:      4703      4539      4353      4523      4484      4443      4523      4671      4298      4309      4410      4519      4982      5004      4790      4711 
dram[6]:      4548      4563      4395      4388      4571      4665      4559      4519      4171      4350      4545      4482      4804      4932      4835      4837 
dram[7]:      4530      4640      4347      4433      4667      4641      4598      4791      4443      4348      4643      4666      4919      4861      4799      4835 
dram[8]:      4647      4659      4323      4518      4846      4733      4648      4685      4332      4483      4495      4414      4793      4881      4685      4826 
dram[9]:      4488      4623      4335      4407      4609      4605      4694      4625      4409      4251      4579      4594      4768      5095      4825      4919 
dram[10]:      4598      4678      4243      4415      4458      4711      4710      4452      4437      4453      4630      4622      4740      4938      4820      4779 
dram[11]:      4594      4554      4594      4368      4674      4770      4455      4635      4533      4507      4455      4606      4974      4832      4845      4782 
total dram writes = 886885
bank skew: 5095/4171 = 1.22
chip skew: 74528/73164 = 1.02
average mf latency per bank:
dram[0]:       1345      1303      1362      1206      1677      1592      2633      2325      1874      1758      1624      1749      1552      1533      1548      1404
dram[1]:       1693      1984      1631      1924      2454      2915      3719      4679      2234      2745      2280      2672      1868      2326      2860      2129
dram[2]:       1458      1380      1454      1388      2243      1702      2724      2369      1965      1819      1944      1747      1631      1563      1485      1440
dram[3]:       1285      1222      1222      1226      1668      1590      2576      2562      1537      1687      1578      1517      1442      1411      1274      1345
dram[4]:       1224      1281      1183      1150      3098      1682      2157      2515      1855      1577      1511      1525      1396      1439      1401      1375
dram[5]:       1618      1300      1520      1223      2282      1692      3774      2482      2603      1718      2158      1610      1824      1405      1849      1386
dram[6]:       1190      1214      1205      1164      1543      1849      2583      2364      1648      1662      1626      1745      1402      1356      1418      1294
dram[7]:       1263      1270      1157      1198      1644      1738      2274      2222      1713      1591      1572      1614      1469      1387      1282      1322
dram[8]:       1212      1280      1160      1217      1509      1588      2435      2123      1719      1741      1653      1580      1400      1360      1317      1322
dram[9]:       1357      1271      1296      1287      1782      1708      2328      2247      1924      1908      1704      1780      1471      1408      1360      1403
dram[10]:       1329      1250      1305      1217      1767      1775      2699      2381      1766      1724      1730      1628      1536      1481      1579      1401
dram[11]:       1354      1299      1271      1216      1928      1868      2500      2462      1919      1709      1613      1466      1584      1475      1365      1302
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14698707 n_nop=13402819 n_act=449722 n_pre=449706 n_ref_event=0 n_req=488351 n_rd=441561 n_rd_L2_A=0 n_write=0 n_wr_bk=74172 bw_util=0.1403
n_activity=8506248 dram_eff=0.2425
bk0: 27444a 11700576i bk1: 27352a 11711587i bk2: 27056a 11745497i bk3: 26879a 11767080i bk4: 27886a 11650256i bk5: 27845a 11649000i bk6: 28037a 11620385i bk7: 27675a 11695585i bk8: 27529a 11675597i bk9: 27142a 11753185i bk10: 27699a 11676070i bk11: 27037a 11749164i bk12: 28341a 11595109i bk13: 27797a 11642164i bk14: 28030a 11622262i bk15: 27812a 11651101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079105
Row_Buffer_Locality_read = 0.077509
Row_Buffer_Locality_write = 0.094165
Bank_Level_Parallism = 6.267671
Bank_Level_Parallism_Col = 2.099504
Bank_Level_Parallism_Ready = 1.173639
write_to_read_ratio_blp_rw_average = 0.137942
GrpLevelPara = 1.789497 

BW Util details:
bwutil = 0.140348 
total_CMD = 14698707 
util_bw = 2062932 
Wasted_Col = 4790142 
Wasted_Row = 964665 
Idle = 6880968 

BW Util Bottlenecks: 
RCDc_limit = 7032618 
RCDWRc_limit = 391379 
WTRc_limit = 1671785 
RTWc_limit = 1282894 
CCDLc_limit = 394814 
rwq = 0 
CCDLc_limit_alone = 289803 
WTRc_limit_alone = 1618260 
RTWc_limit_alone = 1231408 

Commands details: 
total_CMD = 14698707 
n_nop = 13402819 
Read = 441561 
Write = 0 
L2_Alloc = 0 
L2_WB = 74172 
n_act = 449722 
n_pre = 449706 
n_ref = 0 
n_req = 488351 
total_req = 515733 

Dual Bus Interface Util: 
issued_total_row = 899428 
issued_total_col = 515733 
Row_Bus_Util =  0.061191 
CoL_Bus_Util = 0.035087 
Either_Row_CoL_Bus_Util = 0.088163 
Issued_on_Two_Bus_Simul_Util = 0.008115 
issued_two_Eff = 0.092040 
queue_avg = 6.635479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.63548
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14698707 n_nop=13380873 n_act=457978 n_pre=457962 n_ref_event=0 n_req=500881 n_rd=453536 n_rd_L2_A=0 n_write=0 n_wr_bk=74528 bw_util=0.1437
n_activity=8534136 dram_eff=0.2475
bk0: 27636a 11511284i bk1: 28905a 11389813i bk2: 27476a 11528459i bk3: 28985a 11360785i bk4: 27904a 11476524i bk5: 28028a 11496025i bk6: 27853a 11543095i bk7: 28907a 11359598i bk8: 27610a 11516657i bk9: 28802a 11376331i bk10: 27456a 11514847i bk11: 28980a 11362130i bk12: 27911a 11467261i bk13: 28839a 11363042i bk14: 28425a 11448833i bk15: 29819a 11256007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085655
Row_Buffer_Locality_read = 0.082933
Row_Buffer_Locality_write = 0.111733
Bank_Level_Parallism = 6.743135
Bank_Level_Parallism_Col = 2.144474
Bank_Level_Parallism_Ready = 1.181213
write_to_read_ratio_blp_rw_average = 0.141922
GrpLevelPara = 1.819338 

BW Util details:
bwutil = 0.143704 
total_CMD = 14698707 
util_bw = 2112256 
Wasted_Col = 4802998 
Wasted_Row = 942227 
Idle = 6841226 

BW Util Bottlenecks: 
RCDc_limit = 7115049 
RCDWRc_limit = 385780 
WTRc_limit = 1671179 
RTWc_limit = 1387953 
CCDLc_limit = 410070 
rwq = 0 
CCDLc_limit_alone = 298377 
WTRc_limit_alone = 1616582 
RTWc_limit_alone = 1330857 

Commands details: 
total_CMD = 14698707 
n_nop = 13380873 
Read = 453536 
Write = 0 
L2_Alloc = 0 
L2_WB = 74528 
n_act = 457978 
n_pre = 457962 
n_ref = 0 
n_req = 500881 
total_req = 528064 

Dual Bus Interface Util: 
issued_total_row = 915940 
issued_total_col = 528064 
Row_Bus_Util =  0.062314 
CoL_Bus_Util = 0.035926 
Either_Row_CoL_Bus_Util = 0.089656 
Issued_on_Two_Bus_Simul_Util = 0.008584 
issued_two_Eff = 0.095740 
queue_avg = 9.633683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.63368
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14698707 n_nop=13397496 n_act=452561 n_pre=452545 n_ref_event=0 n_req=491087 n_rd=444270 n_rd_L2_A=0 n_write=0 n_wr_bk=74290 bw_util=0.1411
n_activity=8539748 dram_eff=0.2429
bk0: 27841a 11619673i bk1: 27885a 11632614i bk2: 27353a 11684566i bk3: 26856a 11717340i bk4: 27166a 11665584i bk5: 27711a 11618073i bk6: 28711a 11509379i bk7: 27749a 11632583i bk8: 27437a 11668211i bk9: 27238a 11688312i bk10: 27924a 11628871i bk11: 27408a 11649576i bk12: 28155a 11561395i bk13: 28240a 11558523i bk14: 28261a 11564916i bk15: 28335a 11544106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078452
Row_Buffer_Locality_read = 0.076949
Row_Buffer_Locality_write = 0.092723
Bank_Level_Parallism = 6.358116
Bank_Level_Parallism_Col = 2.092693
Bank_Level_Parallism_Ready = 1.168058
write_to_read_ratio_blp_rw_average = 0.138159
GrpLevelPara = 1.786629 

BW Util details:
bwutil = 0.141117 
total_CMD = 14698707 
util_bw = 2074240 
Wasted_Col = 4819980 
Wasted_Row = 964854 
Idle = 6839633 

BW Util Bottlenecks: 
RCDc_limit = 7076674 
RCDWRc_limit = 393482 
WTRc_limit = 1666574 
RTWc_limit = 1286153 
CCDLc_limit = 398841 
rwq = 0 
CCDLc_limit_alone = 292750 
WTRc_limit_alone = 1612341 
RTWc_limit_alone = 1234295 

Commands details: 
total_CMD = 14698707 
n_nop = 13397496 
Read = 444270 
Write = 0 
L2_Alloc = 0 
L2_WB = 74290 
n_act = 452561 
n_pre = 452545 
n_ref = 0 
n_req = 491087 
total_req = 518560 

Dual Bus Interface Util: 
issued_total_row = 905106 
issued_total_col = 518560 
Row_Bus_Util =  0.061577 
CoL_Bus_Util = 0.035279 
Either_Row_CoL_Bus_Util = 0.088526 
Issued_on_Two_Bus_Simul_Util = 0.008331 
issued_two_Eff = 0.094108 
queue_avg = 7.459512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.45951
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14698707 n_nop=13403207 n_act=449778 n_pre=449762 n_ref_event=0 n_req=486928 n_rd=440323 n_rd_L2_A=0 n_write=0 n_wr_bk=73806 bw_util=0.1399
n_activity=8524606 dram_eff=0.2412
bk0: 27149a 11726472i bk1: 27867a 11665255i bk2: 26971a 11767031i bk3: 27064a 11737932i bk4: 27466a 11699934i bk5: 27266a 11728194i bk6: 27156a 11718059i bk7: 27660a 11685490i bk8: 27816a 11677223i bk9: 27407a 11722812i bk10: 27040a 11774167i bk11: 27449a 11700655i bk12: 27848a 11661974i bk13: 28171a 11626078i bk14: 28171a 11633936i bk15: 27822a 11661101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076295
Row_Buffer_Locality_read = 0.074952
Row_Buffer_Locality_write = 0.088982
Bank_Level_Parallism = 6.209478
Bank_Level_Parallism_Col = 2.083947
Bank_Level_Parallism_Ready = 1.170198
write_to_read_ratio_blp_rw_average = 0.136494
GrpLevelPara = 1.779556 

BW Util details:
bwutil = 0.139911 
total_CMD = 14698707 
util_bw = 2056516 
Wasted_Col = 4812018 
Wasted_Row = 975853 
Idle = 6854320 

BW Util Bottlenecks: 
RCDc_limit = 7051698 
RCDWRc_limit = 393610 
WTRc_limit = 1657127 
RTWc_limit = 1257676 
CCDLc_limit = 390300 
rwq = 0 
CCDLc_limit_alone = 287196 
WTRc_limit_alone = 1603850 
RTWc_limit_alone = 1207849 

Commands details: 
total_CMD = 14698707 
n_nop = 13403207 
Read = 440323 
Write = 0 
L2_Alloc = 0 
L2_WB = 73806 
n_act = 449778 
n_pre = 449762 
n_ref = 0 
n_req = 486928 
total_req = 514129 

Dual Bus Interface Util: 
issued_total_row = 899540 
issued_total_col = 514129 
Row_Bus_Util =  0.061199 
CoL_Bus_Util = 0.034978 
Either_Row_CoL_Bus_Util = 0.088137 
Issued_on_Two_Bus_Simul_Util = 0.008039 
issued_two_Eff = 0.091215 
queue_avg = 6.305261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.30526
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14698707 n_nop=13411231 n_act=445662 n_pre=445646 n_ref_event=0 n_req=481251 n_rd=434476 n_rd_L2_A=0 n_write=0 n_wr_bk=73846 bw_util=0.1383
n_activity=8526406 dram_eff=0.2385
bk0: 27429a 11798307i bk1: 27367a 11823588i bk2: 26687a 11885348i bk3: 26401a 11949580i bk4: 27126a 11851043i bk5: 26443a 11907610i bk6: 28375a 11695829i bk7: 27199a 11812801i bk8: 26820a 11865060i bk9: 26820a 11867016i bk10: 27152a 11824655i bk11: 26759a 11884979i bk12: 27810a 11759516i bk13: 26980a 11834018i bk14: 27873a 11759053i bk15: 27235a 11830956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073953
Row_Buffer_Locality_read = 0.072441
Row_Buffer_Locality_write = 0.087996
Bank_Level_Parallism = 5.934533
Bank_Level_Parallism_Col = 2.063503
Bank_Level_Parallism_Ready = 1.164380
write_to_read_ratio_blp_rw_average = 0.136965
GrpLevelPara = 1.765034 

BW Util details:
bwutil = 0.138331 
total_CMD = 14698707 
util_bw = 2033288 
Wasted_Col = 4817089 
Wasted_Row = 988053 
Idle = 6860277 

BW Util Bottlenecks: 
RCDc_limit = 7012400 
RCDWRc_limit = 398256 
WTRc_limit = 1652134 
RTWc_limit = 1244034 
CCDLc_limit = 384032 
rwq = 0 
CCDLc_limit_alone = 282584 
WTRc_limit_alone = 1599503 
RTWc_limit_alone = 1195217 

Commands details: 
total_CMD = 14698707 
n_nop = 13411231 
Read = 434476 
Write = 0 
L2_Alloc = 0 
L2_WB = 73846 
n_act = 445662 
n_pre = 445646 
n_ref = 0 
n_req = 481251 
total_req = 508322 

Dual Bus Interface Util: 
issued_total_row = 891308 
issued_total_col = 508322 
Row_Bus_Util =  0.060639 
CoL_Bus_Util = 0.034583 
Either_Row_CoL_Bus_Util = 0.087591 
Issued_on_Two_Bus_Simul_Util = 0.007630 
issued_two_Eff = 0.087112 
queue_avg = 5.418569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.41857
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 5731787 -   mf: uid=81403945, sid4294967295:w4294967295, part=5, addr=0xc46a0900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (5731691), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14698707 n_nop=13409431 n_act=447800 n_pre=447784 n_ref_event=0 n_req=485435 n_rd=439289 n_rd_L2_A=0 n_write=0 n_wr_bk=73262 bw_util=0.1395
n_activity=8535566 dram_eff=0.2402
bk0: 28104a 11634889i bk1: 27272a 11754627i bk2: 27224a 11746673i bk3: 27027a 11767277i bk4: 27051a 11778616i bk5: 26328a 11859564i bk6: 27918a 11654138i bk7: 27736a 11681858i bk8: 27283a 11701632i bk9: 26846a 11796845i bk10: 27538a 11688664i bk11: 27644a 11665468i bk12: 28081a 11623703i bk13: 27833a 11667001i bk14: 27973a 11648599i bk15: 27431a 11737684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077528
Row_Buffer_Locality_read = 0.076093
Row_Buffer_Locality_write = 0.091189
Bank_Level_Parallism = 6.183753
Bank_Level_Parallism_Col = 2.073858
Bank_Level_Parallism_Ready = 1.164285
write_to_read_ratio_blp_rw_average = 0.137116
GrpLevelPara = 1.773975 

BW Util details:
bwutil = 0.139482 
total_CMD = 14698707 
util_bw = 2050204 
Wasted_Col = 4806666 
Wasted_Row = 985428 
Idle = 6856409 

BW Util Bottlenecks: 
RCDc_limit = 7028748 
RCDWRc_limit = 390986 
WTRc_limit = 1615949 
RTWc_limit = 1251215 
CCDLc_limit = 392020 
rwq = 0 
CCDLc_limit_alone = 289470 
WTRc_limit_alone = 1563977 
RTWc_limit_alone = 1200637 

Commands details: 
total_CMD = 14698707 
n_nop = 13409431 
Read = 439289 
Write = 0 
L2_Alloc = 0 
L2_WB = 73262 
n_act = 447800 
n_pre = 447784 
n_ref = 0 
n_req = 485435 
total_req = 512551 

Dual Bus Interface Util: 
issued_total_row = 895584 
issued_total_col = 512551 
Row_Bus_Util =  0.060929 
CoL_Bus_Util = 0.034870 
Either_Row_CoL_Bus_Util = 0.087714 
Issued_on_Two_Bus_Simul_Util = 0.008086 
issued_two_Eff = 0.092191 
queue_avg = 7.159812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.15981
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14698707 n_nop=13411305 n_act=446083 n_pre=446067 n_ref_event=0 n_req=482379 n_rd=435977 n_rd_L2_A=0 n_write=0 n_wr_bk=73164 bw_util=0.1386
n_activity=8522749 dram_eff=0.239
bk0: 27598a 11738262i bk1: 27449a 11768113i bk2: 26456a 11858413i bk3: 26839a 11839217i bk4: 27012a 11803800i bk5: 26473a 11901156i bk6: 27802a 11722270i bk7: 27302a 11774680i bk8: 26715a 11829658i bk9: 26695a 11834682i bk10: 27575a 11740916i bk11: 27259a 11763914i bk12: 27504a 11757160i bk13: 27851a 11713410i bk14: 27693a 11731851i bk15: 27754a 11737893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075244
Row_Buffer_Locality_read = 0.073742
Row_Buffer_Locality_write = 0.089350
Bank_Level_Parallism = 6.053770
Bank_Level_Parallism_Col = 2.065082
Bank_Level_Parallism_Ready = 1.165499
write_to_read_ratio_blp_rw_average = 0.135637
GrpLevelPara = 1.767567 

BW Util details:
bwutil = 0.138554 
total_CMD = 14698707 
util_bw = 2036564 
Wasted_Col = 4802958 
Wasted_Row = 984734 
Idle = 6874451 

BW Util Bottlenecks: 
RCDc_limit = 7013591 
RCDWRc_limit = 392724 
WTRc_limit = 1645825 
RTWc_limit = 1222791 
CCDLc_limit = 383687 
rwq = 0 
CCDLc_limit_alone = 283343 
WTRc_limit_alone = 1593243 
RTWc_limit_alone = 1175029 

Commands details: 
total_CMD = 14698707 
n_nop = 13411305 
Read = 435977 
Write = 0 
L2_Alloc = 0 
L2_WB = 73164 
n_act = 446083 
n_pre = 446067 
n_ref = 0 
n_req = 482379 
total_req = 509141 

Dual Bus Interface Util: 
issued_total_row = 892150 
issued_total_col = 509141 
Row_Bus_Util =  0.060696 
CoL_Bus_Util = 0.034638 
Either_Row_CoL_Bus_Util = 0.087586 
Issued_on_Two_Bus_Simul_Util = 0.007748 
issued_two_Eff = 0.088464 
queue_avg = 5.919613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.91961
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14698707 n_nop=13408598 n_act=446570 n_pre=446554 n_ref_event=0 n_req=483425 n_rd=436708 n_rd_L2_A=0 n_write=0 n_wr_bk=74161 bw_util=0.139
n_activity=8539913 dram_eff=0.2393
bk0: 27185a 11776422i bk1: 27837a 11721012i bk2: 26842a 11834529i bk3: 27155a 11792934i bk4: 26890a 11855919i bk5: 27006a 11810651i bk6: 27542a 11729415i bk7: 27687a 11736078i bk8: 26861a 11795387i bk9: 27533a 11717469i bk10: 26766a 11831754i bk11: 27130a 11780389i bk12: 27145a 11797208i bk13: 27065a 11825099i bk14: 27930a 11730665i bk15: 28134a 11689294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076239
Row_Buffer_Locality_read = 0.074794
Row_Buffer_Locality_write = 0.089753
Bank_Level_Parallism = 6.057899
Bank_Level_Parallism_Col = 2.074339
Bank_Level_Parallism_Ready = 1.168179
write_to_read_ratio_blp_rw_average = 0.137253
GrpLevelPara = 1.772996 

BW Util details:
bwutil = 0.139024 
total_CMD = 14698707 
util_bw = 2043476 
Wasted_Col = 4805929 
Wasted_Row = 985297 
Idle = 6864005 

BW Util Bottlenecks: 
RCDc_limit = 7010124 
RCDWRc_limit = 395318 
WTRc_limit = 1661908 
RTWc_limit = 1248868 
CCDLc_limit = 387010 
rwq = 0 
CCDLc_limit_alone = 284121 
WTRc_limit_alone = 1608429 
RTWc_limit_alone = 1199458 

Commands details: 
total_CMD = 14698707 
n_nop = 13408598 
Read = 436708 
Write = 0 
L2_Alloc = 0 
L2_WB = 74161 
n_act = 446570 
n_pre = 446554 
n_ref = 0 
n_req = 483425 
total_req = 510869 

Dual Bus Interface Util: 
issued_total_row = 893124 
issued_total_col = 510869 
Row_Bus_Util =  0.060762 
CoL_Bus_Util = 0.034756 
Either_Row_CoL_Bus_Util = 0.087770 
Issued_on_Two_Bus_Simul_Util = 0.007748 
issued_two_Eff = 0.088275 
queue_avg = 5.785519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.78552
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14698707 n_nop=13405073 n_act=448852 n_pre=448836 n_ref_event=0 n_req=486193 n_rd=439301 n_rd_L2_A=0 n_write=0 n_wr_bk=73968 bw_util=0.1397
n_activity=8545952 dram_eff=0.2402
bk0: 27666a 11702323i bk1: 27474a 11695847i bk2: 27026a 11777920i bk3: 27364a 11725366i bk4: 26881a 11805363i bk5: 27429a 11720624i bk6: 27239a 11761454i bk7: 27861a 11679067i bk8: 26878a 11767794i bk9: 27413a 11721408i bk10: 27094a 11770253i bk11: 27805a 11678752i bk12: 27229a 11750045i bk13: 27700a 11678634i bk14: 27837a 11695729i bk15: 28405a 11617283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076805
Row_Buffer_Locality_read = 0.075502
Row_Buffer_Locality_write = 0.089013
Bank_Level_Parallism = 6.148821
Bank_Level_Parallism_Col = 2.075295
Bank_Level_Parallism_Ready = 1.167450
write_to_read_ratio_blp_rw_average = 0.137939
GrpLevelPara = 1.774440 

BW Util details:
bwutil = 0.139677 
total_CMD = 14698707 
util_bw = 2053076 
Wasted_Col = 4824506 
Wasted_Row = 984903 
Idle = 6836222 

BW Util Bottlenecks: 
RCDc_limit = 7042417 
RCDWRc_limit = 397746 
WTRc_limit = 1662887 
RTWc_limit = 1264087 
CCDLc_limit = 391532 
rwq = 0 
CCDLc_limit_alone = 287637 
WTRc_limit_alone = 1609090 
RTWc_limit_alone = 1213989 

Commands details: 
total_CMD = 14698707 
n_nop = 13405073 
Read = 439301 
Write = 0 
L2_Alloc = 0 
L2_WB = 73968 
n_act = 448852 
n_pre = 448836 
n_ref = 0 
n_req = 486193 
total_req = 513269 

Dual Bus Interface Util: 
issued_total_row = 897688 
issued_total_col = 513269 
Row_Bus_Util =  0.061073 
CoL_Bus_Util = 0.034919 
Either_Row_CoL_Bus_Util = 0.088010 
Issued_on_Two_Bus_Simul_Util = 0.007982 
issued_two_Eff = 0.090693 
queue_avg = 6.319922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.31992
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14698707 n_nop=13403035 n_act=449352 n_pre=449336 n_ref_event=0 n_req=486873 n_rd=440216 n_rd_L2_A=0 n_write=0 n_wr_bk=73826 bw_util=0.1399
n_activity=8542988 dram_eff=0.2407
bk0: 27768a 11655909i bk1: 27509a 11682207i bk2: 27370a 11683538i bk3: 26979a 11732039i bk4: 27312a 11705416i bk5: 26932a 11753337i bk6: 27889a 11622387i bk7: 27484a 11707717i bk8: 27112a 11712348i bk9: 27090a 11729964i bk10: 27997a 11620852i bk11: 27063a 11730384i bk12: 27578a 11687829i bk13: 27960a 11633275i bk14: 28397a 11587255i bk15: 27776a 11633473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077067
Row_Buffer_Locality_read = 0.075542
Row_Buffer_Locality_write = 0.091455
Bank_Level_Parallism = 6.243676
Bank_Level_Parallism_Col = 2.082543
Bank_Level_Parallism_Ready = 1.169310
write_to_read_ratio_blp_rw_average = 0.137554
GrpLevelPara = 1.780651 

BW Util details:
bwutil = 0.139888 
total_CMD = 14698707 
util_bw = 2056168 
Wasted_Col = 4812730 
Wasted_Row = 983241 
Idle = 6846568 

BW Util Bottlenecks: 
RCDc_limit = 7043268 
RCDWRc_limit = 394891 
WTRc_limit = 1650698 
RTWc_limit = 1263717 
CCDLc_limit = 389598 
rwq = 0 
CCDLc_limit_alone = 286609 
WTRc_limit_alone = 1597181 
RTWc_limit_alone = 1214245 

Commands details: 
total_CMD = 14698707 
n_nop = 13403035 
Read = 440216 
Write = 0 
L2_Alloc = 0 
L2_WB = 73826 
n_act = 449352 
n_pre = 449336 
n_ref = 0 
n_req = 486873 
total_req = 514042 

Dual Bus Interface Util: 
issued_total_row = 898688 
issued_total_col = 514042 
Row_Bus_Util =  0.061141 
CoL_Bus_Util = 0.034972 
Either_Row_CoL_Bus_Util = 0.088149 
Issued_on_Two_Bus_Simul_Util = 0.007964 
issued_two_Eff = 0.090345 
queue_avg = 6.889515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.88952
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14698707 n_nop=13404346 n_act=449662 n_pre=449646 n_ref_event=0 n_req=487122 n_rd=440425 n_rd_L2_A=0 n_write=0 n_wr_bk=73684 bw_util=0.1399
n_activity=8531311 dram_eff=0.241
bk0: 27953a 11624937i bk1: 27855a 11665145i bk2: 27123a 11710122i bk3: 26922a 11761710i bk4: 27188a 11738102i bk5: 27071a 11740901i bk6: 27842a 11638078i bk7: 27695a 11661361i bk8: 27502a 11678327i bk9: 27483a 11684956i bk10: 27759a 11636578i bk11: 27680a 11656725i bk12: 27627a 11652442i bk13: 27504a 11684675i bk14: 27567a 11672067i bk15: 27654a 11684176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076901
Row_Buffer_Locality_read = 0.075407
Row_Buffer_Locality_write = 0.090991
Bank_Level_Parallism = 6.258448
Bank_Level_Parallism_Col = 2.081873
Bank_Level_Parallism_Ready = 1.165953
write_to_read_ratio_blp_rw_average = 0.137493
GrpLevelPara = 1.780116 

BW Util details:
bwutil = 0.139906 
total_CMD = 14698707 
util_bw = 2056436 
Wasted_Col = 4805860 
Wasted_Row = 970077 
Idle = 6866334 

BW Util Bottlenecks: 
RCDc_limit = 7045476 
RCDWRc_limit = 394638 
WTRc_limit = 1642668 
RTWc_limit = 1263683 
CCDLc_limit = 391959 
rwq = 0 
CCDLc_limit_alone = 288924 
WTRc_limit_alone = 1589888 
RTWc_limit_alone = 1213428 

Commands details: 
total_CMD = 14698707 
n_nop = 13404346 
Read = 440425 
Write = 0 
L2_Alloc = 0 
L2_WB = 73684 
n_act = 449662 
n_pre = 449646 
n_ref = 0 
n_req = 487122 
total_req = 514109 

Dual Bus Interface Util: 
issued_total_row = 899308 
issued_total_col = 514109 
Row_Bus_Util =  0.061183 
CoL_Bus_Util = 0.034976 
Either_Row_CoL_Bus_Util = 0.088060 
Issued_on_Two_Bus_Simul_Util = 0.008100 
issued_two_Eff = 0.091981 
queue_avg = 6.821032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.82103
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14698707 n_nop=13395861 n_act=452054 n_pre=452038 n_ref_event=0 n_req=490449 n_rd=443403 n_rd_L2_A=0 n_write=0 n_wr_bk=74178 bw_util=0.1409
n_activity=8530328 dram_eff=0.2427
bk0: 27907a 11632181i bk1: 27490a 11677019i bk2: 27507a 11681752i bk3: 27327a 11723016i bk4: 27255a 11709080i bk5: 28117a 11595924i bk6: 27767a 11640972i bk7: 28421a 11591036i bk8: 27729a 11653226i bk9: 27584a 11672000i bk10: 27160a 11711174i bk11: 27201a 11730541i bk12: 27630a 11659026i bk13: 27940a 11608536i bk14: 28201a 11588297i bk15: 28167a 11600541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078285
Row_Buffer_Locality_read = 0.076499
Row_Buffer_Locality_write = 0.095120
Bank_Level_Parallism = 6.300655
Bank_Level_Parallism_Col = 2.101667
Bank_Level_Parallism_Ready = 1.170621
write_to_read_ratio_blp_rw_average = 0.139952
GrpLevelPara = 1.790558 

BW Util details:
bwutil = 0.140851 
total_CMD = 14698707 
util_bw = 2070324 
Wasted_Col = 4817338 
Wasted_Row = 957651 
Idle = 6853394 

BW Util Bottlenecks: 
RCDc_limit = 7074321 
RCDWRc_limit = 394376 
WTRc_limit = 1671607 
RTWc_limit = 1313556 
CCDLc_limit = 397750 
rwq = 0 
CCDLc_limit_alone = 290520 
WTRc_limit_alone = 1617038 
RTWc_limit_alone = 1260895 

Commands details: 
total_CMD = 14698707 
n_nop = 13395861 
Read = 443403 
Write = 0 
L2_Alloc = 0 
L2_WB = 74178 
n_act = 452054 
n_pre = 452038 
n_ref = 0 
n_req = 490449 
total_req = 517581 

Dual Bus Interface Util: 
issued_total_row = 904092 
issued_total_col = 517581 
Row_Bus_Util =  0.061508 
CoL_Bus_Util = 0.035213 
Either_Row_CoL_Bus_Util = 0.088637 
Issued_on_Two_Bus_Simul_Util = 0.008084 
issued_two_Eff = 0.091206 
queue_avg = 7.107545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.10754

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1165802, Miss = 228158, Miss_rate = 0.196, Pending_hits = 1333, Reservation_fails = 8280
L2_cache_bank[1]: Access = 1161731, Miss = 225669, Miss_rate = 0.194, Pending_hits = 1308, Reservation_fails = 4339
L2_cache_bank[2]: Access = 1371490, Miss = 228395, Miss_rate = 0.167, Pending_hits = 1554, Reservation_fails = 7825
L2_cache_bank[3]: Access = 1161816, Miss = 237389, Miss_rate = 0.204, Pending_hits = 1717, Reservation_fails = 7332
L2_cache_bank[4]: Access = 1168488, Miss = 228972, Miss_rate = 0.196, Pending_hits = 1450, Reservation_fails = 6864
L2_cache_bank[5]: Access = 1108420, Miss = 227546, Miss_rate = 0.205, Pending_hits = 1346, Reservation_fails = 4383
L2_cache_bank[6]: Access = 1138246, Miss = 225741, Miss_rate = 0.198, Pending_hits = 1308, Reservation_fails = 7124
L2_cache_bank[7]: Access = 1130248, Miss = 226830, Miss_rate = 0.201, Pending_hits = 1309, Reservation_fails = 6373
L2_cache_bank[8]: Access = 1326838, Miss = 225396, Miss_rate = 0.170, Pending_hits = 1322, Reservation_fails = 6440
L2_cache_bank[9]: Access = 1142258, Miss = 221328, Miss_rate = 0.194, Pending_hits = 1283, Reservation_fails = 7291
L2_cache_bank[10]: Access = 1183016, Miss = 227306, Miss_rate = 0.192, Pending_hits = 1428, Reservation_fails = 7090
L2_cache_bank[11]: Access = 1131484, Miss = 224249, Miss_rate = 0.198, Pending_hits = 1269, Reservation_fails = 5965
L2_cache_bank[12]: Access = 1146555, Miss = 224489, Miss_rate = 0.196, Pending_hits = 1270, Reservation_fails = 10119
L2_cache_bank[13]: Access = 1172522, Miss = 223758, Miss_rate = 0.191, Pending_hits = 1327, Reservation_fails = 8461
L2_cache_bank[14]: Access = 1143118, Miss = 223291, Miss_rate = 0.195, Pending_hits = 1301, Reservation_fails = 8080
L2_cache_bank[15]: Access = 1122220, Miss = 225677, Miss_rate = 0.201, Pending_hits = 1213, Reservation_fails = 6363
L2_cache_bank[16]: Access = 1143163, Miss = 223994, Miss_rate = 0.196, Pending_hits = 1336, Reservation_fails = 7176
L2_cache_bank[17]: Access = 1088828, Miss = 227596, Miss_rate = 0.209, Pending_hits = 1270, Reservation_fails = 5471
L2_cache_bank[18]: Access = 1135712, Miss = 227565, Miss_rate = 0.200, Pending_hits = 1324, Reservation_fails = 7422
L2_cache_bank[19]: Access = 1138238, Miss = 224933, Miss_rate = 0.198, Pending_hits = 1325, Reservation_fails = 8970
L2_cache_bank[20]: Access = 1189457, Miss = 226702, Miss_rate = 0.191, Pending_hits = 1446, Reservation_fails = 8726
L2_cache_bank[21]: Access = 1130644, Miss = 226004, Miss_rate = 0.200, Pending_hits = 1416, Reservation_fails = 6979
L2_cache_bank[22]: Access = 1157235, Miss = 227296, Miss_rate = 0.196, Pending_hits = 1324, Reservation_fails = 6263
L2_cache_bank[23]: Access = 1185675, Miss = 228383, Miss_rate = 0.193, Pending_hits = 1366, Reservation_fails = 7162
L2_total_cache_accesses = 27943204
L2_total_cache_misses = 5436667
L2_total_cache_miss_rate = 0.1946
L2_total_cache_pending_hits = 32545
L2_total_cache_reservation_fails = 170498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22212645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3272887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2016598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32545
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261347
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36804
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110378
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27534675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408529
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8055
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162391
L2_cache_data_port_util = 0.163
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=27943204
icnt_total_pkts_simt_to_mem=27943204
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27943204
Req_Network_cycles = 5731694
Req_Network_injected_packets_per_cycle =       4.8752 
Req_Network_conflicts_per_cycle =       2.9759
Req_Network_conflicts_per_cycle_util =       4.6227
Req_Bank_Level_Parallism =       7.5730
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.2437
Req_Network_out_buffer_full_per_cycle =       0.0470
Req_Network_out_buffer_avg_util =       4.9409

Reply_Network_injected_packets_num = 27943204
Reply_Network_cycles = 5731694
Reply_Network_injected_packets_per_cycle =        4.8752
Reply_Network_conflicts_per_cycle =        3.5813
Reply_Network_conflicts_per_cycle_util =       5.5630
Reply_Bank_Level_Parallism =       7.5730
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2835
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1625
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 38 min, 25 sec (23905 sec)
gpgpu_simulation_rate = 7590 (inst/sec)
gpgpu_simulation_rate = 239 (cycle/sec)
gpgpu_silicon_slowdown = 5711297x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542dc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754560..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004a63 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 22: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 22 
gpu_sim_cycle = 35374
gpu_sim_insn = 25198
gpu_ipc =       0.7123
gpu_tot_sim_cycle = 5767068
gpu_tot_sim_insn = 181472856
gpu_tot_ipc =      31.4671
gpu_tot_issued_cta = 4611
gpu_occupancy = 12.5024% 
gpu_tot_occupancy = 68.4294% 
max_total_param_size = 0
gpu_stall_dramfull = 2591024
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0416
partiton_level_parallism_total  =       4.8456
partiton_level_parallism_util =       1.0027
partiton_level_parallism_util_total  =       7.8203
L2_BW  =       1.8176 GB/Sec
L2_BW_total  =     211.6541 GB/Sec
gpu_total_sim_rate=7582

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1625040, Miss = 909297, Miss_rate = 0.560, Pending_hits = 18829, Reservation_fails = 450240
	L1D_cache_core[1]: Access = 1561966, Miss = 887475, Miss_rate = 0.568, Pending_hits = 19408, Reservation_fails = 556966
	L1D_cache_core[2]: Access = 1634687, Miss = 910057, Miss_rate = 0.557, Pending_hits = 19129, Reservation_fails = 477371
	L1D_cache_core[3]: Access = 1518540, Miss = 891047, Miss_rate = 0.587, Pending_hits = 19030, Reservation_fails = 556798
	L1D_cache_core[4]: Access = 1531293, Miss = 872453, Miss_rate = 0.570, Pending_hits = 18367, Reservation_fails = 463278
	L1D_cache_core[5]: Access = 1395595, Miss = 807781, Miss_rate = 0.579, Pending_hits = 16567, Reservation_fails = 470974
	L1D_cache_core[6]: Access = 1436496, Miss = 816473, Miss_rate = 0.568, Pending_hits = 17236, Reservation_fails = 469318
	L1D_cache_core[7]: Access = 1516161, Miss = 866096, Miss_rate = 0.571, Pending_hits = 18510, Reservation_fails = 437920
	L1D_cache_core[8]: Access = 1505309, Miss = 875462, Miss_rate = 0.582, Pending_hits = 19141, Reservation_fails = 500106
	L1D_cache_core[9]: Access = 1467314, Miss = 863432, Miss_rate = 0.588, Pending_hits = 19184, Reservation_fails = 497816
	L1D_cache_core[10]: Access = 1431734, Miss = 833943, Miss_rate = 0.582, Pending_hits = 18841, Reservation_fails = 475517
	L1D_cache_core[11]: Access = 1482194, Miss = 859694, Miss_rate = 0.580, Pending_hits = 18084, Reservation_fails = 509884
	L1D_cache_core[12]: Access = 1469453, Miss = 871261, Miss_rate = 0.593, Pending_hits = 18859, Reservation_fails = 488300
	L1D_cache_core[13]: Access = 1399630, Miss = 815769, Miss_rate = 0.583, Pending_hits = 17282, Reservation_fails = 441462
	L1D_cache_core[14]: Access = 1425192, Miss = 806606, Miss_rate = 0.566, Pending_hits = 17009, Reservation_fails = 445666
	L1D_cache_core[15]: Access = 1566202, Miss = 896318, Miss_rate = 0.572, Pending_hits = 19578, Reservation_fails = 489709
	L1D_cache_core[16]: Access = 1435116, Miss = 831137, Miss_rate = 0.579, Pending_hits = 17317, Reservation_fails = 473066
	L1D_cache_core[17]: Access = 1458117, Miss = 843404, Miss_rate = 0.578, Pending_hits = 18128, Reservation_fails = 511897
	L1D_cache_core[18]: Access = 1487794, Miss = 879385, Miss_rate = 0.591, Pending_hits = 18638, Reservation_fails = 519108
	L1D_cache_core[19]: Access = 1510766, Miss = 861548, Miss_rate = 0.570, Pending_hits = 18453, Reservation_fails = 464529
	L1D_cache_core[20]: Access = 1529731, Miss = 867630, Miss_rate = 0.567, Pending_hits = 18406, Reservation_fails = 475349
	L1D_cache_core[21]: Access = 1531456, Miss = 885216, Miss_rate = 0.578, Pending_hits = 19641, Reservation_fails = 512123
	L1D_cache_core[22]: Access = 1483194, Miss = 869861, Miss_rate = 0.586, Pending_hits = 19461, Reservation_fails = 540757
	L1D_cache_core[23]: Access = 1419914, Miss = 846493, Miss_rate = 0.596, Pending_hits = 19161, Reservation_fails = 534387
	L1D_cache_core[24]: Access = 1451704, Miss = 812129, Miss_rate = 0.559, Pending_hits = 17344, Reservation_fails = 456174
	L1D_cache_core[25]: Access = 1463602, Miss = 844073, Miss_rate = 0.577, Pending_hits = 17490, Reservation_fails = 459283
	L1D_cache_core[26]: Access = 1415107, Miss = 806774, Miss_rate = 0.570, Pending_hits = 18111, Reservation_fails = 476161
	L1D_cache_core[27]: Access = 1546766, Miss = 835248, Miss_rate = 0.540, Pending_hits = 17710, Reservation_fails = 459769
	L1D_cache_core[28]: Access = 1501776, Miss = 824877, Miss_rate = 0.549, Pending_hits = 17458, Reservation_fails = 442936
	L1D_cache_core[29]: Access = 1628245, Miss = 893666, Miss_rate = 0.549, Pending_hits = 18480, Reservation_fails = 481478
	L1D_total_cache_accesses = 44830094
	L1D_total_cache_misses = 25684605
	L1D_total_cache_miss_rate = 0.5729
	L1D_total_cache_pending_hits = 550852
	L1D_total_cache_reservation_fails = 14538342
	L1D_cache_data_port_util = 0.164
	L1D_cache_fill_port_util = 0.223
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18551888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 550852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23093909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14489072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2224891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 550870
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42749
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44421540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408554

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5020490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9453339
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49183
ctas_completed 4611, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32104, 43583, 41468, 42870, 36108, 35286, 36346, 35165, 26771, 24584, 24239, 25969, 25179, 22438, 27088, 25350, 28445, 27723, 29324, 34928, 30398, 32802, 31062, 27030, 32931, 28549, 30030, 31282, 27758, 33649, 32687, 24361, 
gpgpu_n_tot_thrd_icount = 863027232
gpgpu_n_tot_w_icount = 26969601
gpgpu_n_stall_shd_mem = 19488557
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27536122
gpgpu_n_mem_write_global = 408554
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 48601038
gpgpu_n_store_insn = 1177570
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5977606
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17393014
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2095543
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5632721	W0_Idle:35073172	W0_Scoreboard:385530850	W1:10100593	W2:3583105	W3:1996120	W4:1371238	W5:1003785	W6:807540	W7:664899	W8:563880	W9:486362	W10:418920	W11:382675	W12:339005	W13:320960	W14:306257	W15:277425	W16:263665	W17:241275	W18:227743	W19:216287	W20:200029	W21:196531	W22:193577	W23:193317	W24:196306	W25:197169	W26:186838	W27:181397	W28:178942	W29:174700	W30:174696	W31:169115	W32:1155250
single_issue_nums: WS0:6609974	WS1:6840799	WS2:6798527	WS3:6720301	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202550256 {8:25318782,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16342160 {40:408554,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88693600 {40:2217340,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1012751280 {40:25318782,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3268432 {8:408554,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88693600 {40:2217340,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3358 
max_icnt2sh_latency = 255 
averagemflatency = 381 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 8 
mrq_lat_table:2932922 	53551 	111250 	237089 	420053 	423215 	463493 	549627 	499061 	150341 	9874 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13671086 	10952336 	2167115 	749422 	367089 	37550 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426119 	279879 	123588 	91351 	18656355 	3311315 	1646023 	1362119 	679840 	314572 	52915 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13582591 	6437565 	4247591 	2320738 	1039301 	294378 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21973 	22910 	4569 	1520 	323 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.082832  1.086028  1.087418  1.081216  1.086967  1.087766  1.087048  1.087641  1.078306  1.080241  1.088497  1.084500  1.090060  1.087729  1.087380  1.090598 
dram[1]:  1.089621  1.098717  1.095224  1.114508  1.085996  1.091326  1.084521  1.088897  1.080650  1.083097  1.084966  1.107176  1.087894  1.098917  1.094375  1.111794 
dram[2]:  1.084201  1.082861  1.085153  1.081963  1.079970  1.082628  1.095645  1.085717  1.080720  1.074280  1.084635  1.080225  1.096351  1.095027  1.086012  1.085770 
dram[3]:  1.079620  1.085580  1.084270  1.082000  1.082891  1.080461  1.081088  1.087354  1.079194  1.073601  1.075544  1.082011  1.087980  1.088062  1.084972  1.086623 
dram[4]:  1.078077  1.081016  1.077327  1.078932  1.076819  1.077694  1.083446  1.082582  1.072760  1.075089  1.078234  1.079342  1.084152  1.082674  1.083989  1.085277 
dram[5]:  1.092937  1.084882  1.084792  1.083844  1.080103  1.077467  1.086432  1.088648  1.078668  1.074315  1.087457  1.079763  1.082817  1.078528  1.095634  1.088022 
dram[6]:  1.083511  1.085387  1.075632  1.079675  1.079188  1.077563  1.084447  1.081687  1.076596  1.074563  1.081832  1.077449  1.085775  1.084893  1.088228  1.084703 
dram[7]:  1.083339  1.084397  1.080977  1.081480  1.080307  1.080562  1.087482  1.083048  1.071645  1.075137  1.080553  1.083183  1.085439  1.085875  1.089097  1.087860 
dram[8]:  1.084954  1.085499  1.081557  1.083808  1.077596  1.079576  1.082453  1.083931  1.076206  1.082753  1.083677  1.082767  1.083301  1.083970  1.088415  1.090404 
dram[9]:  1.087592  1.085956  1.084960  1.084474  1.080405  1.079895  1.085322  1.080724  1.081045  1.074192  1.084349  1.084178  1.086458  1.084210  1.088016  1.084031 
dram[10]:  1.088871  1.084301  1.084588  1.077483  1.080308  1.081223  1.088640  1.087493  1.078133  1.075367  1.083480  1.084269  1.080634  1.084599  1.086540  1.086831 
dram[11]:  1.088220  1.085920  1.083301  1.083616  1.082432  1.084107  1.090405  1.084371  1.075891  1.079056  1.084470  1.079925  1.090780  1.086323  1.091697  1.088502 
average row locality = 5850768/5396389 = 1.084201
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27444     27356     27059     26879     27891     27845     28039     27677     27529     27144     27703     27038     28342     27797     28032     27815 
dram[1]:     27637     28906     27476     28985     27905     28029     27856     28908     27611     28802     27457     28982     27911     28840     28428     29820 
dram[2]:     27841     27885     27355     26858     27170     27713     28716     27752     27437     27240     27924     27410     28155     28243     28263     28337 
dram[3]:     27150     27868     26971     27067     27467     27267     27157     27662     27818     27408     27042     27453     27851     28172     28174     27824 
dram[4]:     27431     27367     26690     26404     27127     26443     28380     27199     26821     26821     27152     26761     27810     26981     27873     27235 
dram[5]:     28106     27274     27224     27030     27052     26331     27919     27738     27284     26849     27540     27645     28081     27833     27976     27432 
dram[6]:     27598     27450     26460     26843     27013     26473     27803     27307     26717     26697     27577     27259     27506     27851     27694     27758 
dram[7]:     27188     27840     26843     27159     26891     27010     27543     27687     26865     27534     26773     27135     27147     27069     27930     28135 
dram[8]:     27668     27478     27027     27367     26888     27430     27239     27862     26884     27416     27096     27805     27232     27700     27837     28408 
dram[9]:     27774     27510     27372     26982     27312     26932     27889     27490     27115     27092     28000     27066     27582     27961     28399     27778 
dram[10]:     27955     27856     27123     26927     27190     27073     27846     27696     27504     27486     27762     27684     27629     27505     27570     27658 
dram[11]:     27909     27492     27515     27333     27255     28121     27771     28423     27733     27586     27163     27202     27634     27944     28202     28168 
total dram reads = 5289863
bank skew: 29820/26331 = 1.13
chip skew: 453553/434495 = 1.04
number of total write accesses:
dram[0]:      4632      4550      4262      4316      4720      4735      4644      4570      4477      4457      4699      4550      4928      5011      4758      4869 
dram[1]:      4699      4452      4384      4613      4806      4564      4363      4688      4508      4464      4559      4718      4893      5001      4851      4966 
dram[2]:      4634      4607      4364      4476      4646      4717      4866      4627      4279      4266      4500      4737      5011      4926      4664      4972 
dram[3]:      4445      4744      4374      4532      4582      4704      4597      4609      4255      4388      4519      4552      4803      4842      4957      4904 
dram[4]:      4669      4585      4411      4516      4687      4592      4622      4508      4285      4482      4522      4471      5014      4979      4749      4755 
dram[5]:      4703      4539      4353      4523      4488      4443      4523      4671      4298      4309      4410      4519      4982      5004      4790      4711 
dram[6]:      4548      4563      4395      4388      4571      4665      4559      4519      4171      4350      4545      4482      4804      4932      4835      4837 
dram[7]:      4530      4640      4347      4433      4667      4641      4598      4791      4443      4352      4643      4666      4919      4861      4799      4835 
dram[8]:      4647      4659      4323      4518      4846      4733      4648      4685      4332      4485      4495      4414      4793      4881      4685      4826 
dram[9]:      4488      4623      4335      4407      4609      4605      4694      4625      4413      4251      4579      4594      4769      5095      4825      4919 
dram[10]:      4598      4678      4243      4415      4458      4711      4710      4452      4441      4453      4630      4622      4740      4938      4820      4779 
dram[11]:      4594      4554      4594      4368      4674      4770      4455      4635      4533      4507      4455      4607      4974      4832      4846      4782 
total dram writes = 886917
bank skew: 5095/4171 = 1.22
chip skew: 74529/73164 = 1.02
average mf latency per bank:
dram[0]:       1345      1303      1362      1206      1677      1592      2633      2325      1873      1758      1624      1749      1552      1533      1548      1404
dram[1]:       1693      1984      1631      1924      2454      2915      3719      4679      2234      2745      2280      2672      1868      2326      2860      2129
dram[2]:       1458      1380      1454      1388      2243      1702      2723      2369      1965      1819      1944      1747      1631      1563      1485      1440
dram[3]:       1285      1222      1222      1226      1668      1590      2576      2562      1537      1687      1578      1517      1442      1411      1273      1345
dram[4]:       1224      1281      1183      1150      3098      1682      2157      2515      1855      1577      1511      1525      1396      1439      1401      1375
dram[5]:       1618      1300      1520      1223      2282      1692      3774      2482      2603      1718      2158      1610      1824      1405      1849      1386
dram[6]:       1190      1214      1205      1164      1543      1849      2583      2364      1648      1662      1626      1745      1402      1356      1418      1294
dram[7]:       1263      1270      1157      1198      1644      1738      2274      2222      1713      1591      1572      1614      1468      1387      1282      1322
dram[8]:       1212      1280      1160      1217      1509      1588      2435      2123      1719      1740      1654      1580      1400      1360      1318      1322
dram[9]:       1356      1271      1296      1287      1782      1708      2328      2247      1924      1908      1704      1780      1471      1408      1360      1403
dram[10]:       1329      1250      1305      1217      1767      1775      2699      2381      1766      1724      1730      1627      1536      1481      1579      1401
dram[11]:       1354      1299      1271      1216      1928      1867      2500      2462      1919      1709      1613      1466      1584      1475      1365      1302
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14789420 n_nop=13493449 n_act=449746 n_pre=449730 n_ref_event=0 n_req=488383 n_rd=441590 n_rd_L2_A=0 n_write=0 n_wr_bk=74178 bw_util=0.1395
n_activity=8508354 dram_eff=0.2425
bk0: 27444a 11791289i bk1: 27356a 11802208i bk2: 27059a 11836066i bk3: 26879a 11857794i bk4: 27891a 11740711i bk5: 27845a 11739709i bk6: 28039a 11710981i bk7: 27677a 11786237i bk8: 27529a 11766222i bk9: 27144a 11843800i bk10: 27703a 11766635i bk11: 27038a 11839873i bk12: 28342a 11685770i bk13: 27797a 11732875i bk14: 28032a 11712876i bk15: 27815a 11741717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079116
Row_Buffer_Locality_read = 0.077522
Row_Buffer_Locality_write = 0.094159
Bank_Level_Parallism = 6.266961
Bank_Level_Parallism_Col = 2.099414
Bank_Level_Parallism_Ready = 1.173628
write_to_read_ratio_blp_rw_average = 0.137945
GrpLevelPara = 1.789431 

BW Util details:
bwutil = 0.139496 
total_CMD = 14789420 
util_bw = 2063072 
Wasted_Col = 4790687 
Wasted_Row = 965140 
Idle = 6970521 

BW Util Bottlenecks: 
RCDc_limit = 7033114 
RCDWRc_limit = 391415 
WTRc_limit = 1671785 
RTWc_limit = 1282948 
CCDLc_limit = 394824 
rwq = 0 
CCDLc_limit_alone = 289811 
WTRc_limit_alone = 1618260 
RTWc_limit_alone = 1231460 

Commands details: 
total_CMD = 14789420 
n_nop = 13493449 
Read = 441590 
Write = 0 
L2_Alloc = 0 
L2_WB = 74178 
n_act = 449746 
n_pre = 449730 
n_ref = 0 
n_req = 488383 
total_req = 515768 

Dual Bus Interface Util: 
issued_total_row = 899476 
issued_total_col = 515768 
Row_Bus_Util =  0.060819 
CoL_Bus_Util = 0.034874 
Either_Row_CoL_Bus_Util = 0.087628 
Issued_on_Two_Bus_Simul_Util = 0.008065 
issued_two_Eff = 0.092034 
queue_avg = 6.594779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.59478
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14789420 n_nop=13471536 n_act=457994 n_pre=457978 n_ref_event=0 n_req=500899 n_rd=453553 n_rd_L2_A=0 n_write=0 n_wr_bk=74529 bw_util=0.1428
n_activity=8535357 dram_eff=0.2475
bk0: 27637a 11601946i bk1: 28906a 11480473i bk2: 27476a 11619169i bk3: 28985a 11451496i bk4: 27905a 11567188i bk5: 28029a 11586680i bk6: 27856a 11633713i bk7: 28908a 11450263i bk8: 27611a 11607324i bk9: 28802a 11467048i bk10: 27457a 11605517i bk11: 28982a 11452748i bk12: 27911a 11557904i bk13: 28840a 11453705i bk14: 28428a 11539448i bk15: 29820a 11346667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085656
Row_Buffer_Locality_read = 0.082934
Row_Buffer_Locality_write = 0.111731
Bank_Level_Parallism = 6.742701
Bank_Level_Parallism_Col = 2.144422
Bank_Level_Parallism_Ready = 1.181207
write_to_read_ratio_blp_rw_average = 0.141919
GrpLevelPara = 1.819301 

BW Util details:
bwutil = 0.142827 
total_CMD = 14789420 
util_bw = 2112328 
Wasted_Col = 4803324 
Wasted_Row = 942491 
Idle = 6931277 

BW Util Bottlenecks: 
RCDc_limit = 7115393 
RCDWRc_limit = 385792 
WTRc_limit = 1671179 
RTWc_limit = 1387971 
CCDLc_limit = 410074 
rwq = 0 
CCDLc_limit_alone = 298379 
WTRc_limit_alone = 1616582 
RTWc_limit_alone = 1330873 

Commands details: 
total_CMD = 14789420 
n_nop = 13471536 
Read = 453553 
Write = 0 
L2_Alloc = 0 
L2_WB = 74529 
n_act = 457994 
n_pre = 457978 
n_ref = 0 
n_req = 500899 
total_req = 528082 

Dual Bus Interface Util: 
issued_total_row = 915972 
issued_total_col = 528082 
Row_Bus_Util =  0.061934 
CoL_Bus_Util = 0.035707 
Either_Row_CoL_Bus_Util = 0.089110 
Issued_on_Two_Bus_Simul_Util = 0.008531 
issued_two_Eff = 0.095737 
queue_avg = 9.574594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.57459
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14789420 n_nop=13488120 n_act=452590 n_pre=452574 n_ref_event=0 n_req=491118 n_rd=444299 n_rd_L2_A=0 n_write=0 n_wr_bk=74292 bw_util=0.1403
n_activity=8541684 dram_eff=0.2429
bk0: 27841a 11710385i bk1: 27885a 11723333i bk2: 27355a 11775228i bk3: 26858a 11807930i bk4: 27170a 11756103i bk5: 27713a 11708686i bk6: 28716a 11599801i bk7: 27752a 11723099i bk8: 27437a 11758917i bk9: 27240a 11778918i bk10: 27924a 11719579i bk11: 27410a 11740237i bk12: 28155a 11652109i bk13: 28243a 11649081i bk14: 28263a 11655532i bk15: 28337a 11634642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078452
Row_Buffer_Locality_read = 0.076948
Row_Buffer_Locality_write = 0.092719
Bank_Level_Parallism = 6.357378
Bank_Level_Parallism_Col = 2.092598
Bank_Level_Parallism_Ready = 1.168049
write_to_read_ratio_blp_rw_average = 0.138153
GrpLevelPara = 1.786560 

BW Util details:
bwutil = 0.140260 
total_CMD = 14789420 
util_bw = 2074364 
Wasted_Col = 4820587 
Wasted_Row = 965319 
Idle = 6929150 

BW Util Bottlenecks: 
RCDc_limit = 7077294 
RCDWRc_limit = 393507 
WTRc_limit = 1666592 
RTWc_limit = 1286189 
CCDLc_limit = 398851 
rwq = 0 
CCDLc_limit_alone = 292756 
WTRc_limit_alone = 1612359 
RTWc_limit_alone = 1234327 

Commands details: 
total_CMD = 14789420 
n_nop = 13488120 
Read = 444299 
Write = 0 
L2_Alloc = 0 
L2_WB = 74292 
n_act = 452590 
n_pre = 452574 
n_ref = 0 
n_req = 491118 
total_req = 518591 

Dual Bus Interface Util: 
issued_total_row = 905164 
issued_total_col = 518591 
Row_Bus_Util =  0.061203 
CoL_Bus_Util = 0.035065 
Either_Row_CoL_Bus_Util = 0.087989 
Issued_on_Two_Bus_Simul_Util = 0.008280 
issued_two_Eff = 0.094102 
queue_avg = 7.413762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.41376
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14789420 n_nop=13493844 n_act=449802 n_pre=449786 n_ref_event=0 n_req=486957 n_rd=440351 n_rd_L2_A=0 n_write=0 n_wr_bk=73807 bw_util=0.1391
n_activity=8526301 dram_eff=0.2412
bk0: 27150a 11817122i bk1: 27868a 11755916i bk2: 26971a 11857742i bk3: 27067a 11828497i bk4: 27467a 11790597i bk5: 27267a 11818862i bk6: 27157a 11808726i bk7: 27662a 11776146i bk8: 27818a 11767839i bk9: 27408a 11813478i bk10: 27042a 11864733i bk11: 27453a 11791319i bk12: 27851a 11752588i bk13: 28172a 11716649i bk14: 28174a 11724467i bk15: 27824a 11751711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076300
Row_Buffer_Locality_read = 0.074958
Row_Buffer_Locality_write = 0.088980
Bank_Level_Parallism = 6.208881
Bank_Level_Parallism_Col = 2.083873
Bank_Level_Parallism_Ready = 1.170189
write_to_read_ratio_blp_rw_average = 0.136486
GrpLevelPara = 1.779504 

BW Util details:
bwutil = 0.139061 
total_CMD = 14789420 
util_bw = 2056632 
Wasted_Col = 4812514 
Wasted_Row = 976267 
Idle = 6944007 

BW Util Bottlenecks: 
RCDc_limit = 7052221 
RCDWRc_limit = 393619 
WTRc_limit = 1657145 
RTWc_limit = 1257703 
CCDLc_limit = 390306 
rwq = 0 
CCDLc_limit_alone = 287202 
WTRc_limit_alone = 1603868 
RTWc_limit_alone = 1207876 

Commands details: 
total_CMD = 14789420 
n_nop = 13493844 
Read = 440351 
Write = 0 
L2_Alloc = 0 
L2_WB = 73807 
n_act = 449802 
n_pre = 449786 
n_ref = 0 
n_req = 486957 
total_req = 514158 

Dual Bus Interface Util: 
issued_total_row = 899588 
issued_total_col = 514158 
Row_Bus_Util =  0.060826 
CoL_Bus_Util = 0.034765 
Either_Row_CoL_Bus_Util = 0.087602 
Issued_on_Two_Bus_Simul_Util = 0.007990 
issued_two_Eff = 0.091210 
queue_avg = 6.266587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.26659
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14789420 n_nop=13501896 n_act=445676 n_pre=445660 n_ref_event=0 n_req=481271 n_rd=434495 n_rd_L2_A=0 n_write=0 n_wr_bk=73847 bw_util=0.1375
n_activity=8527733 dram_eff=0.2384
bk0: 27431a 11888974i bk1: 27367a 11914301i bk2: 26690a 11975966i bk3: 26404a 12040193i bk4: 27127a 11941704i bk5: 26443a 11998320i bk6: 28380a 11786395i bk7: 27199a 11903509i bk8: 26821a 11955774i bk9: 26821a 11957685i bk10: 27152a 11915303i bk11: 26761a 11975595i bk12: 27810a 11850229i bk13: 26981a 11924681i bk14: 27873a 11849765i bk15: 27235a 11921669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073962
Row_Buffer_Locality_read = 0.072452
Row_Buffer_Locality_write = 0.087994
Bank_Level_Parallism = 5.934138
Bank_Level_Parallism_Col = 2.063451
Bank_Level_Parallism_Ready = 1.164374
write_to_read_ratio_blp_rw_average = 0.136962
GrpLevelPara = 1.764997 

BW Util details:
bwutil = 0.137488 
total_CMD = 14789420 
util_bw = 2033368 
Wasted_Col = 4817412 
Wasted_Row = 988341 
Idle = 6950299 

BW Util Bottlenecks: 
RCDc_limit = 7012708 
RCDWRc_limit = 398268 
WTRc_limit = 1652134 
RTWc_limit = 1244052 
CCDLc_limit = 384032 
rwq = 0 
CCDLc_limit_alone = 282584 
WTRc_limit_alone = 1599503 
RTWc_limit_alone = 1195235 

Commands details: 
total_CMD = 14789420 
n_nop = 13501896 
Read = 434495 
Write = 0 
L2_Alloc = 0 
L2_WB = 73847 
n_act = 445676 
n_pre = 445660 
n_ref = 0 
n_req = 481271 
total_req = 508342 

Dual Bus Interface Util: 
issued_total_row = 891336 
issued_total_col = 508342 
Row_Bus_Util =  0.060268 
CoL_Bus_Util = 0.034372 
Either_Row_CoL_Bus_Util = 0.087057 
Issued_on_Two_Bus_Simul_Util = 0.007583 
issued_two_Eff = 0.087108 
queue_avg = 5.385333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.38533
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14789420 n_nop=13500075 n_act=447820 n_pre=447804 n_ref_event=0 n_req=485461 n_rd=439314 n_rd_L2_A=0 n_write=0 n_wr_bk=73266 bw_util=0.1386
n_activity=8537460 dram_eff=0.2402
bk0: 28106a 11725556i bk1: 27274a 11845244i bk2: 27224a 11837385i bk3: 27030a 11857894i bk4: 27052a 11869220i bk5: 26331a 11950125i bk6: 27919a 11744797i bk7: 27738a 11772518i bk8: 27284a 11792293i bk9: 26849a 11887506i bk10: 27540a 11779279i bk11: 27645a 11756180i bk12: 28081a 11714417i bk13: 27833a 11757719i bk14: 27976a 11739173i bk15: 27432a 11828350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077537
Row_Buffer_Locality_read = 0.076103
Row_Buffer_Locality_write = 0.091187
Bank_Level_Parallism = 6.183135
Bank_Level_Parallism_Col = 2.073781
Bank_Level_Parallism_Ready = 1.164277
write_to_read_ratio_blp_rw_average = 0.137111
GrpLevelPara = 1.773920 

BW Util details:
bwutil = 0.138634 
total_CMD = 14789420 
util_bw = 2050320 
Wasted_Col = 4807127 
Wasted_Row = 985856 
Idle = 6946117 

BW Util Bottlenecks: 
RCDc_limit = 7029200 
RCDWRc_limit = 391001 
WTRc_limit = 1615949 
RTWc_limit = 1251215 
CCDLc_limit = 392026 
rwq = 0 
CCDLc_limit_alone = 289476 
WTRc_limit_alone = 1563977 
RTWc_limit_alone = 1200637 

Commands details: 
total_CMD = 14789420 
n_nop = 13500075 
Read = 439314 
Write = 0 
L2_Alloc = 0 
L2_WB = 73266 
n_act = 447820 
n_pre = 447804 
n_ref = 0 
n_req = 485461 
total_req = 512580 

Dual Bus Interface Util: 
issued_total_row = 895624 
issued_total_col = 512580 
Row_Bus_Util =  0.060558 
CoL_Bus_Util = 0.034659 
Either_Row_CoL_Bus_Util = 0.087180 
Issued_on_Two_Bus_Simul_Util = 0.008037 
issued_two_Eff = 0.092186 
queue_avg = 7.115897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.1159
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14789420 n_nop=13501940 n_act=446108 n_pre=446092 n_ref_event=0 n_req=482408 n_rd=436006 n_rd_L2_A=0 n_write=0 n_wr_bk=73164 bw_util=0.1377
n_activity=8524697 dram_eff=0.2389
bk0: 27598a 11828975i bk1: 27450a 11858772i bk2: 26460a 11948984i bk3: 26843a 11929732i bk4: 27013a 11894457i bk5: 26473a 11991864i bk6: 27803a 11812936i bk7: 27307a 11865201i bk8: 26717a 11920271i bk9: 26697a 11925346i bk10: 27577a 11831526i bk11: 27259a 11854626i bk12: 27506a 11847758i bk13: 27851a 11804120i bk14: 27694a 11822515i bk15: 27758a 11828464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075248
Row_Buffer_Locality_read = 0.073747
Row_Buffer_Locality_write = 0.089350
Bank_Level_Parallism = 6.053105
Bank_Level_Parallism_Col = 2.064996
Bank_Level_Parallism_Ready = 1.165490
write_to_read_ratio_blp_rw_average = 0.135625
GrpLevelPara = 1.767507 

BW Util details:
bwutil = 0.137712 
total_CMD = 14789420 
util_bw = 2036680 
Wasted_Col = 4803505 
Wasted_Row = 985195 
Idle = 6964040 

BW Util Bottlenecks: 
RCDc_limit = 7014171 
RCDWRc_limit = 392724 
WTRc_limit = 1645825 
RTWc_limit = 1222791 
CCDLc_limit = 383689 
rwq = 0 
CCDLc_limit_alone = 283345 
WTRc_limit_alone = 1593243 
RTWc_limit_alone = 1175029 

Commands details: 
total_CMD = 14789420 
n_nop = 13501940 
Read = 436006 
Write = 0 
L2_Alloc = 0 
L2_WB = 73164 
n_act = 446108 
n_pre = 446092 
n_ref = 0 
n_req = 482408 
total_req = 509170 

Dual Bus Interface Util: 
issued_total_row = 892200 
issued_total_col = 509170 
Row_Bus_Util =  0.060327 
CoL_Bus_Util = 0.034428 
Either_Row_CoL_Bus_Util = 0.087054 
Issued_on_Two_Bus_Simul_Util = 0.007701 
issued_two_Eff = 0.088460 
queue_avg = 5.883305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.8833
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14789420 n_nop=13499203 n_act=446602 n_pre=446586 n_ref_event=0 n_req=483467 n_rd=436749 n_rd_L2_A=0 n_write=0 n_wr_bk=74165 bw_util=0.1382
n_activity=8542272 dram_eff=0.2392
bk0: 27188a 11866992i bk1: 27840a 11811626i bk2: 26843a 11925183i bk3: 27159a 11883503i bk4: 26891a 11946583i bk5: 27010a 11901214i bk6: 27543a 11820072i bk7: 27687a 11826792i bk8: 26865a 11885951i bk9: 27534a 11808040i bk10: 26773a 11922306i bk11: 27135a 11870903i bk12: 27147a 11887815i bk13: 27069a 11915648i bk14: 27930a 11821370i bk15: 28135a 11779959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076253
Row_Buffer_Locality_read = 0.074810
Row_Buffer_Locality_write = 0.089751
Bank_Level_Parallism = 6.057115
Bank_Level_Parallism_Col = 2.074236
Bank_Level_Parallism_Ready = 1.168165
write_to_read_ratio_blp_rw_average = 0.137245
GrpLevelPara = 1.772923 

BW Util details:
bwutil = 0.138184 
total_CMD = 14789420 
util_bw = 2043656 
Wasted_Col = 4806586 
Wasted_Row = 985829 
Idle = 6953349 

BW Util Bottlenecks: 
RCDc_limit = 7010829 
RCDWRc_limit = 395330 
WTRc_limit = 1661908 
RTWc_limit = 1248886 
CCDLc_limit = 387022 
rwq = 0 
CCDLc_limit_alone = 284131 
WTRc_limit_alone = 1608429 
RTWc_limit_alone = 1199474 

Commands details: 
total_CMD = 14789420 
n_nop = 13499203 
Read = 436749 
Write = 0 
L2_Alloc = 0 
L2_WB = 74165 
n_act = 446602 
n_pre = 446586 
n_ref = 0 
n_req = 483467 
total_req = 510914 

Dual Bus Interface Util: 
issued_total_row = 893188 
issued_total_col = 510914 
Row_Bus_Util =  0.060394 
CoL_Bus_Util = 0.034546 
Either_Row_CoL_Bus_Util = 0.087239 
Issued_on_Two_Bus_Simul_Util = 0.007700 
issued_two_Eff = 0.088268 
queue_avg = 5.750034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.75003
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14789420 n_nop=13495690 n_act=448881 n_pre=448865 n_ref_event=0 n_req=486230 n_rd=439337 n_rd_L2_A=0 n_write=0 n_wr_bk=73970 bw_util=0.1388
n_activity=8548237 dram_eff=0.2402
bk0: 27668a 11792931i bk1: 27478a 11786366i bk2: 27027a 11868581i bk3: 27367a 11815979i bk4: 26888a 11895848i bk5: 27430a 11811283i bk6: 27239a 11852165i bk7: 27862a 11769728i bk8: 26884a 11858311i bk9: 27416a 11811901i bk10: 27096a 11860863i bk11: 27805a 11769460i bk12: 27232a 11840660i bk13: 27700a 11769344i bk14: 27837a 11786445i bk15: 28408a 11707903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076816
Row_Buffer_Locality_read = 0.075514
Row_Buffer_Locality_write = 0.089011
Bank_Level_Parallism = 6.148114
Bank_Level_Parallism_Col = 2.075198
Bank_Level_Parallism_Ready = 1.167439
write_to_read_ratio_blp_rw_average = 0.137930
GrpLevelPara = 1.774365 

BW Util details:
bwutil = 0.138831 
total_CMD = 14789420 
util_bw = 2053228 
Wasted_Col = 4825121 
Wasted_Row = 985359 
Idle = 6925712 

BW Util Bottlenecks: 
RCDc_limit = 7043059 
RCDWRc_limit = 397758 
WTRc_limit = 1662887 
RTWc_limit = 1264105 
CCDLc_limit = 391544 
rwq = 0 
CCDLc_limit_alone = 287647 
WTRc_limit_alone = 1609090 
RTWc_limit_alone = 1214005 

Commands details: 
total_CMD = 14789420 
n_nop = 13495690 
Read = 439337 
Write = 0 
L2_Alloc = 0 
L2_WB = 73970 
n_act = 448881 
n_pre = 448865 
n_ref = 0 
n_req = 486230 
total_req = 513307 

Dual Bus Interface Util: 
issued_total_row = 897746 
issued_total_col = 513307 
Row_Bus_Util =  0.060702 
CoL_Bus_Util = 0.034708 
Either_Row_CoL_Bus_Util = 0.087477 
Issued_on_Two_Bus_Simul_Util = 0.007933 
issued_two_Eff = 0.090686 
queue_avg = 6.281160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.28116
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14789420 n_nop=13493638 n_act=449386 n_pre=449370 n_ref_event=0 n_req=486913 n_rd=440254 n_rd_L2_A=0 n_write=0 n_wr_bk=73831 bw_util=0.139
n_activity=8545693 dram_eff=0.2406
bk0: 27774a 11746283i bk1: 27510a 11772865i bk2: 27372a 11774113i bk3: 26982a 11822647i bk4: 27312a 11796126i bk5: 26932a 11844054i bk6: 27889a 11713106i bk7: 27490a 11798243i bk8: 27115a 11802829i bk9: 27092a 11820627i bk10: 28000a 11711468i bk11: 27066a 11820982i bk12: 27582a 11778279i bk13: 27961a 11723932i bk14: 28399a 11677870i bk15: 27778a 11724088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077073
Row_Buffer_Locality_read = 0.075550
Row_Buffer_Locality_write = 0.091451
Bank_Level_Parallism = 6.242753
Bank_Level_Parallism_Col = 2.082430
Bank_Level_Parallism_Ready = 1.169298
write_to_read_ratio_blp_rw_average = 0.137543
GrpLevelPara = 1.780570 

BW Util details:
bwutil = 0.139041 
total_CMD = 14789420 
util_bw = 2056340 
Wasted_Col = 4813484 
Wasted_Row = 983844 
Idle = 6935752 

BW Util Bottlenecks: 
RCDc_limit = 7044004 
RCDWRc_limit = 394915 
WTRc_limit = 1650758 
RTWc_limit = 1263765 
CCDLc_limit = 389618 
rwq = 0 
CCDLc_limit_alone = 286625 
WTRc_limit_alone = 1597239 
RTWc_limit_alone = 1214291 

Commands details: 
total_CMD = 14789420 
n_nop = 13493638 
Read = 440254 
Write = 0 
L2_Alloc = 0 
L2_WB = 73831 
n_act = 449386 
n_pre = 449370 
n_ref = 0 
n_req = 486913 
total_req = 514085 

Dual Bus Interface Util: 
issued_total_row = 898756 
issued_total_col = 514085 
Row_Bus_Util =  0.060770 
CoL_Bus_Util = 0.034760 
Either_Row_CoL_Bus_Util = 0.087615 
Issued_on_Two_Bus_Simul_Util = 0.007915 
issued_two_Eff = 0.090338 
queue_avg = 6.847261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.84726
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14789420 n_nop=13494946 n_act=449697 n_pre=449681 n_ref_event=0 n_req=487162 n_rd=440464 n_rd_L2_A=0 n_write=0 n_wr_bk=73688 bw_util=0.1391
n_activity=8533870 dram_eff=0.241
bk0: 27955a 11715593i bk1: 27856a 11755800i bk2: 27123a 11800835i bk3: 26927a 11852281i bk4: 27190a 11828706i bk5: 27073a 11831519i bk6: 27846a 11728586i bk7: 27696a 11752028i bk8: 27504a 11768862i bk9: 27486a 11775623i bk10: 27762a 11727147i bk11: 27684a 11747239i bk12: 27629a 11743050i bk13: 27505a 11775307i bk14: 27570a 11762549i bk15: 27658a 11774652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076905
Row_Buffer_Locality_read = 0.075411
Row_Buffer_Locality_write = 0.090989
Bank_Level_Parallism = 6.257555
Bank_Level_Parallism_Col = 2.081772
Bank_Level_Parallism_Ready = 1.165941
write_to_read_ratio_blp_rw_average = 0.137482
GrpLevelPara = 1.780044 

BW Util details:
bwutil = 0.139059 
total_CMD = 14789420 
util_bw = 2056608 
Wasted_Col = 4806559 
Wasted_Row = 970698 
Idle = 6955555 

BW Util Bottlenecks: 
RCDc_limit = 7046243 
RCDWRc_limit = 394649 
WTRc_limit = 1642712 
RTWc_limit = 1263701 
CCDLc_limit = 391971 
rwq = 0 
CCDLc_limit_alone = 288936 
WTRc_limit_alone = 1589932 
RTWc_limit_alone = 1213446 

Commands details: 
total_CMD = 14789420 
n_nop = 13494946 
Read = 440464 
Write = 0 
L2_Alloc = 0 
L2_WB = 73688 
n_act = 449697 
n_pre = 449681 
n_ref = 0 
n_req = 487162 
total_req = 514152 

Dual Bus Interface Util: 
issued_total_row = 899378 
issued_total_col = 514152 
Row_Bus_Util =  0.060812 
CoL_Bus_Util = 0.034765 
Either_Row_CoL_Bus_Util = 0.087527 
Issued_on_Two_Bus_Simul_Util = 0.008050 
issued_two_Eff = 0.091972 
queue_avg = 6.779198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.7792
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14789420 n_nop=13486444 n_act=452094 n_pre=452078 n_ref_event=0 n_req=490499 n_rd=443451 n_rd_L2_A=0 n_write=0 n_wr_bk=74180 bw_util=0.14
n_activity=8533191 dram_eff=0.2426
bk0: 27909a 11722892i bk1: 27492a 11767640i bk2: 27515a 11772161i bk3: 27333a 11813475i bk4: 27255a 11799783i bk5: 28121a 11686497i bk6: 27771a 11731520i bk7: 28423a 11681642i bk8: 27733a 11743798i bk9: 27586a 11762666i bk10: 27163a 11801791i bk11: 27202a 11821127i bk12: 27634a 11749526i bk13: 27944a 11699049i bk14: 28202a 11678887i bk15: 28168a 11691196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078298
Row_Buffer_Locality_read = 0.076514
Row_Buffer_Locality_write = 0.095116
Bank_Level_Parallism = 6.299700
Bank_Level_Parallism_Col = 2.101548
Bank_Level_Parallism_Ready = 1.170605
write_to_read_ratio_blp_rw_average = 0.139942
GrpLevelPara = 1.790472 

BW Util details:
bwutil = 0.140000 
total_CMD = 14789420 
util_bw = 2070524 
Wasted_Col = 4818126 
Wasted_Row = 958271 
Idle = 6942499 

BW Util Bottlenecks: 
RCDc_limit = 7075177 
RCDWRc_limit = 394396 
WTRc_limit = 1671645 
RTWc_limit = 1313610 
CCDLc_limit = 397762 
rwq = 0 
CCDLc_limit_alone = 290528 
WTRc_limit_alone = 1617076 
RTWc_limit_alone = 1260945 

Commands details: 
total_CMD = 14789420 
n_nop = 13486444 
Read = 443451 
Write = 0 
L2_Alloc = 0 
L2_WB = 74180 
n_act = 452094 
n_pre = 452078 
n_ref = 0 
n_req = 490499 
total_req = 517631 

Dual Bus Interface Util: 
issued_total_row = 904172 
issued_total_col = 517631 
Row_Bus_Util =  0.061136 
CoL_Bus_Util = 0.035000 
Either_Row_CoL_Bus_Util = 0.088102 
Issued_on_Two_Bus_Simul_Util = 0.008035 
issued_two_Eff = 0.091197 
queue_avg = 7.063953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.06395

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1165849, Miss = 228175, Miss_rate = 0.196, Pending_hits = 1333, Reservation_fails = 8280
L2_cache_bank[1]: Access = 1161772, Miss = 225681, Miss_rate = 0.194, Pending_hits = 1308, Reservation_fails = 4339
L2_cache_bank[2]: Access = 1371559, Miss = 228405, Miss_rate = 0.167, Pending_hits = 1554, Reservation_fails = 7825
L2_cache_bank[3]: Access = 1161873, Miss = 237396, Miss_rate = 0.204, Pending_hits = 1717, Reservation_fails = 7332
L2_cache_bank[4]: Access = 1168545, Miss = 228985, Miss_rate = 0.196, Pending_hits = 1450, Reservation_fails = 6864
L2_cache_bank[5]: Access = 1108475, Miss = 227562, Miss_rate = 0.205, Pending_hits = 1346, Reservation_fails = 4383
L2_cache_bank[6]: Access = 1138302, Miss = 225754, Miss_rate = 0.198, Pending_hits = 1308, Reservation_fails = 7124
L2_cache_bank[7]: Access = 1130302, Miss = 226845, Miss_rate = 0.201, Pending_hits = 1309, Reservation_fails = 6373
L2_cache_bank[8]: Access = 1326922, Miss = 225408, Miss_rate = 0.170, Pending_hits = 1322, Reservation_fails = 6440
L2_cache_bank[9]: Access = 1142309, Miss = 221335, Miss_rate = 0.194, Pending_hits = 1283, Reservation_fails = 7291
L2_cache_bank[10]: Access = 1183081, Miss = 227316, Miss_rate = 0.192, Pending_hits = 1428, Reservation_fails = 7090
L2_cache_bank[11]: Access = 1131533, Miss = 224264, Miss_rate = 0.198, Pending_hits = 1269, Reservation_fails = 5965
L2_cache_bank[12]: Access = 1146618, Miss = 224502, Miss_rate = 0.196, Pending_hits = 1270, Reservation_fails = 10119
L2_cache_bank[13]: Access = 1172589, Miss = 223774, Miss_rate = 0.191, Pending_hits = 1327, Reservation_fails = 8461
L2_cache_bank[14]: Access = 1143172, Miss = 223310, Miss_rate = 0.195, Pending_hits = 1301, Reservation_fails = 8080
L2_cache_bank[15]: Access = 1122283, Miss = 225699, Miss_rate = 0.201, Pending_hits = 1213, Reservation_fails = 6363
L2_cache_bank[16]: Access = 1143256, Miss = 224015, Miss_rate = 0.196, Pending_hits = 1336, Reservation_fails = 7176
L2_cache_bank[17]: Access = 1088878, Miss = 227611, Miss_rate = 0.209, Pending_hits = 1270, Reservation_fails = 5471
L2_cache_bank[18]: Access = 1135770, Miss = 227585, Miss_rate = 0.200, Pending_hits = 1324, Reservation_fails = 7422
L2_cache_bank[19]: Access = 1138298, Miss = 224951, Miss_rate = 0.198, Pending_hits = 1325, Reservation_fails = 8970
L2_cache_bank[20]: Access = 1189530, Miss = 226720, Miss_rate = 0.191, Pending_hits = 1446, Reservation_fails = 8726
L2_cache_bank[21]: Access = 1130703, Miss = 226025, Miss_rate = 0.200, Pending_hits = 1416, Reservation_fails = 6979
L2_cache_bank[22]: Access = 1157309, Miss = 227322, Miss_rate = 0.196, Pending_hits = 1324, Reservation_fails = 6263
L2_cache_bank[23]: Access = 1185748, Miss = 228405, Miss_rate = 0.193, Pending_hits = 1366, Reservation_fails = 7162
L2_total_cache_accesses = 27944676
L2_total_cache_misses = 5437045
L2_total_cache_miss_rate = 0.1946
L2_total_cache_pending_hits = 32545
L2_total_cache_reservation_fails = 170498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22213714
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3273069
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2016794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32545
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261372
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36804
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110378
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27536122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408554
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8055
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162391
L2_cache_data_port_util = 0.163
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=27944676
icnt_total_pkts_simt_to_mem=27944676
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27944676
Req_Network_cycles = 5767068
Req_Network_injected_packets_per_cycle =       4.8456 
Req_Network_conflicts_per_cycle =       2.9577
Req_Network_conflicts_per_cycle_util =       4.6208
Req_Bank_Level_Parallism =       7.5703
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.2054
Req_Network_out_buffer_full_per_cycle =       0.0467
Req_Network_out_buffer_avg_util =       4.9106

Reply_Network_injected_packets_num = 27944676
Reply_Network_cycles = 5767068
Reply_Network_injected_packets_per_cycle =        4.8456
Reply_Network_conflicts_per_cycle =        3.5594
Reply_Network_conflicts_per_cycle_util =       5.5609
Reply_Bank_Level_Parallism =       7.5704
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2756
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1615
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 38 min, 54 sec (23934 sec)
gpgpu_simulation_rate = 7582 (inst/sec)
gpgpu_simulation_rate = 240 (cycle/sec)
gpgpu_silicon_slowdown = 5687500x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c75433c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b90046c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 23: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 23 
gpu_sim_cycle = 5796
gpu_sim_insn = 4096
gpu_ipc =       0.7067
gpu_tot_sim_cycle = 5772864
gpu_tot_sim_insn = 181476952
gpu_tot_ipc =      31.4362
gpu_tot_issued_cta = 4612
gpu_occupancy = 11.3744% 
gpu_tot_occupancy = 68.4290% 
max_total_param_size = 0
gpu_stall_dramfull = 2591024
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       4.8407
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.8203
L2_BW  =       0.0754 GB/Sec
L2_BW_total  =     211.4416 GB/Sec
gpu_total_sim_rate=7580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1625040, Miss = 909297, Miss_rate = 0.560, Pending_hits = 18829, Reservation_fails = 450240
	L1D_cache_core[1]: Access = 1561966, Miss = 887475, Miss_rate = 0.568, Pending_hits = 19408, Reservation_fails = 556966
	L1D_cache_core[2]: Access = 1634687, Miss = 910057, Miss_rate = 0.557, Pending_hits = 19129, Reservation_fails = 477371
	L1D_cache_core[3]: Access = 1518540, Miss = 891047, Miss_rate = 0.587, Pending_hits = 19030, Reservation_fails = 556798
	L1D_cache_core[4]: Access = 1531293, Miss = 872453, Miss_rate = 0.570, Pending_hits = 18367, Reservation_fails = 463278
	L1D_cache_core[5]: Access = 1395595, Miss = 807781, Miss_rate = 0.579, Pending_hits = 16567, Reservation_fails = 470974
	L1D_cache_core[6]: Access = 1436496, Miss = 816473, Miss_rate = 0.568, Pending_hits = 17236, Reservation_fails = 469318
	L1D_cache_core[7]: Access = 1516161, Miss = 866096, Miss_rate = 0.571, Pending_hits = 18510, Reservation_fails = 437920
	L1D_cache_core[8]: Access = 1505309, Miss = 875462, Miss_rate = 0.582, Pending_hits = 19141, Reservation_fails = 500106
	L1D_cache_core[9]: Access = 1467314, Miss = 863432, Miss_rate = 0.588, Pending_hits = 19184, Reservation_fails = 497816
	L1D_cache_core[10]: Access = 1431734, Miss = 833943, Miss_rate = 0.582, Pending_hits = 18841, Reservation_fails = 475517
	L1D_cache_core[11]: Access = 1482194, Miss = 859694, Miss_rate = 0.580, Pending_hits = 18084, Reservation_fails = 509884
	L1D_cache_core[12]: Access = 1469453, Miss = 871261, Miss_rate = 0.593, Pending_hits = 18859, Reservation_fails = 488300
	L1D_cache_core[13]: Access = 1399630, Miss = 815769, Miss_rate = 0.583, Pending_hits = 17282, Reservation_fails = 441462
	L1D_cache_core[14]: Access = 1425192, Miss = 806606, Miss_rate = 0.566, Pending_hits = 17009, Reservation_fails = 445666
	L1D_cache_core[15]: Access = 1566202, Miss = 896318, Miss_rate = 0.572, Pending_hits = 19578, Reservation_fails = 489709
	L1D_cache_core[16]: Access = 1435116, Miss = 831137, Miss_rate = 0.579, Pending_hits = 17317, Reservation_fails = 473066
	L1D_cache_core[17]: Access = 1458117, Miss = 843404, Miss_rate = 0.578, Pending_hits = 18128, Reservation_fails = 511897
	L1D_cache_core[18]: Access = 1487794, Miss = 879385, Miss_rate = 0.591, Pending_hits = 18638, Reservation_fails = 519108
	L1D_cache_core[19]: Access = 1510766, Miss = 861548, Miss_rate = 0.570, Pending_hits = 18453, Reservation_fails = 464529
	L1D_cache_core[20]: Access = 1529731, Miss = 867630, Miss_rate = 0.567, Pending_hits = 18406, Reservation_fails = 475349
	L1D_cache_core[21]: Access = 1531456, Miss = 885216, Miss_rate = 0.578, Pending_hits = 19641, Reservation_fails = 512123
	L1D_cache_core[22]: Access = 1483194, Miss = 869861, Miss_rate = 0.586, Pending_hits = 19461, Reservation_fails = 540757
	L1D_cache_core[23]: Access = 1419914, Miss = 846493, Miss_rate = 0.596, Pending_hits = 19161, Reservation_fails = 534387
	L1D_cache_core[24]: Access = 1451704, Miss = 812129, Miss_rate = 0.559, Pending_hits = 17344, Reservation_fails = 456174
	L1D_cache_core[25]: Access = 1463602, Miss = 844073, Miss_rate = 0.577, Pending_hits = 17490, Reservation_fails = 459283
	L1D_cache_core[26]: Access = 1415107, Miss = 806774, Miss_rate = 0.570, Pending_hits = 18111, Reservation_fails = 476161
	L1D_cache_core[27]: Access = 1546783, Miss = 835258, Miss_rate = 0.540, Pending_hits = 17717, Reservation_fails = 459769
	L1D_cache_core[28]: Access = 1501776, Miss = 824877, Miss_rate = 0.549, Pending_hits = 17458, Reservation_fails = 442936
	L1D_cache_core[29]: Access = 1628245, Miss = 893666, Miss_rate = 0.549, Pending_hits = 18480, Reservation_fails = 481478
	L1D_total_cache_accesses = 44830111
	L1D_total_cache_misses = 25684615
	L1D_total_cache_miss_rate = 0.5729
	L1D_total_cache_pending_hits = 550859
	L1D_total_cache_reservation_fails = 14538342
	L1D_cache_data_port_util = 0.164
	L1D_cache_fill_port_util = 0.223
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18551888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 550859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23093911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14489072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2224894
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 550877
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42749
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44421552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408559

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5020490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9453339
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49183
ctas_completed 4612, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32104, 43583, 41468, 42870, 36108, 35286, 36346, 35165, 26771, 24584, 24239, 25969, 25179, 22438, 27088, 25350, 28445, 27723, 29324, 34928, 30398, 32802, 31062, 27030, 32931, 28549, 30030, 31282, 27758, 33649, 32687, 24361, 
gpgpu_n_tot_thrd_icount = 863031392
gpgpu_n_tot_w_icount = 26969731
gpgpu_n_stall_shd_mem = 19488558
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27536127
gpgpu_n_mem_write_global = 408559
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 48601326
gpgpu_n_store_insn = 1177602
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5978630
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17393014
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2095544
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5632789	W0_Idle:35074915	W0_Scoreboard:385532089	W1:10100593	W2:3583105	W3:1996120	W4:1371238	W5:1003785	W6:807540	W7:664899	W8:563880	W9:486362	W10:418920	W11:382675	W12:339005	W13:320960	W14:306257	W15:277425	W16:263665	W17:241275	W18:227743	W19:216287	W20:200029	W21:196531	W22:193577	W23:193317	W24:196306	W25:197169	W26:186838	W27:181397	W28:178942	W29:174700	W30:174696	W31:169115	W32:1155380
single_issue_nums: WS0:6610014	WS1:6840829	WS2:6798557	WS3:6720331	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202550296 {8:25318787,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16342360 {40:408559,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88693600 {40:2217340,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1012751480 {40:25318787,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3268472 {8:408559,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88693600 {40:2217340,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3358 
max_icnt2sh_latency = 255 
averagemflatency = 381 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 8 
mrq_lat_table:2932922 	53551 	111250 	237089 	420053 	423215 	463493 	549627 	499061 	150341 	9874 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13671096 	10952336 	2167115 	749422 	367089 	37550 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426119 	279879 	123588 	91351 	18656365 	3311315 	1646023 	1362119 	679840 	314572 	52915 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13582601 	6437565 	4247591 	2320738 	1039301 	294378 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21975 	22910 	4569 	1520 	323 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.082832  1.086028  1.087418  1.081216  1.086967  1.087766  1.087048  1.087641  1.078306  1.080241  1.088497  1.084500  1.090060  1.087729  1.087380  1.090598 
dram[1]:  1.089621  1.098717  1.095224  1.114508  1.085996  1.091326  1.084521  1.088897  1.080650  1.083097  1.084966  1.107176  1.087894  1.098917  1.094375  1.111794 
dram[2]:  1.084201  1.082861  1.085153  1.081963  1.079970  1.082628  1.095645  1.085717  1.080720  1.074280  1.084635  1.080225  1.096351  1.095027  1.086012  1.085770 
dram[3]:  1.079620  1.085580  1.084270  1.082000  1.082891  1.080461  1.081088  1.087354  1.079194  1.073601  1.075544  1.082011  1.087980  1.088062  1.084972  1.086623 
dram[4]:  1.078077  1.081016  1.077327  1.078932  1.076819  1.077694  1.083446  1.082582  1.072760  1.075089  1.078234  1.079342  1.084152  1.082674  1.083989  1.085277 
dram[5]:  1.092937  1.084882  1.084792  1.083844  1.080103  1.077467  1.086432  1.088648  1.078668  1.074315  1.087457  1.079763  1.082817  1.078528  1.095634  1.088022 
dram[6]:  1.083511  1.085387  1.075632  1.079675  1.079188  1.077563  1.084447  1.081687  1.076596  1.074563  1.081832  1.077449  1.085775  1.084893  1.088228  1.084703 
dram[7]:  1.083339  1.084397  1.080977  1.081480  1.080307  1.080562  1.087482  1.083048  1.071645  1.075137  1.080553  1.083183  1.085439  1.085875  1.089097  1.087860 
dram[8]:  1.084954  1.085499  1.081557  1.083808  1.077596  1.079576  1.082453  1.083931  1.076206  1.082753  1.083677  1.082767  1.083301  1.083970  1.088415  1.090404 
dram[9]:  1.087592  1.085956  1.084960  1.084474  1.080405  1.079895  1.085322  1.080724  1.081045  1.074192  1.084349  1.084178  1.086458  1.084210  1.088016  1.084031 
dram[10]:  1.088871  1.084301  1.084588  1.077483  1.080308  1.081223  1.088640  1.087493  1.078133  1.075367  1.083480  1.084269  1.080634  1.084599  1.086540  1.086831 
dram[11]:  1.088220  1.085920  1.083301  1.083616  1.082432  1.084107  1.090405  1.084371  1.075891  1.079056  1.084470  1.079925  1.090780  1.086323  1.091697  1.088502 
average row locality = 5850768/5396389 = 1.084201
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27444     27356     27059     26879     27891     27845     28039     27677     27529     27144     27703     27038     28342     27797     28032     27815 
dram[1]:     27637     28906     27476     28985     27905     28029     27856     28908     27611     28802     27457     28982     27911     28840     28428     29820 
dram[2]:     27841     27885     27355     26858     27170     27713     28716     27752     27437     27240     27924     27410     28155     28243     28263     28337 
dram[3]:     27150     27868     26971     27067     27467     27267     27157     27662     27818     27408     27042     27453     27851     28172     28174     27824 
dram[4]:     27431     27367     26690     26404     27127     26443     28380     27199     26821     26821     27152     26761     27810     26981     27873     27235 
dram[5]:     28106     27274     27224     27030     27052     26331     27919     27738     27284     26849     27540     27645     28081     27833     27976     27432 
dram[6]:     27598     27450     26460     26843     27013     26473     27803     27307     26717     26697     27577     27259     27506     27851     27694     27758 
dram[7]:     27188     27840     26843     27159     26891     27010     27543     27687     26865     27534     26773     27135     27147     27069     27930     28135 
dram[8]:     27668     27478     27027     27367     26888     27430     27239     27862     26884     27416     27096     27805     27232     27700     27837     28408 
dram[9]:     27774     27510     27372     26982     27312     26932     27889     27490     27115     27092     28000     27066     27582     27961     28399     27778 
dram[10]:     27955     27856     27123     26927     27190     27073     27846     27696     27504     27486     27762     27684     27629     27505     27570     27658 
dram[11]:     27909     27492     27515     27333     27255     28121     27771     28423     27733     27586     27163     27202     27634     27944     28202     28168 
total dram reads = 5289863
bank skew: 29820/26331 = 1.13
chip skew: 453553/434495 = 1.04
number of total write accesses:
dram[0]:      4632      4550      4262      4316      4720      4735      4644      4570      4477      4457      4699      4550      4928      5011      4758      4869 
dram[1]:      4699      4452      4384      4613      4806      4564      4363      4688      4508      4464      4559      4718      4893      5001      4851      4966 
dram[2]:      4634      4607      4364      4476      4646      4717      4866      4627      4279      4266      4500      4737      5011      4926      4664      4972 
dram[3]:      4445      4744      4374      4532      4582      4704      4597      4609      4255      4388      4519      4552      4803      4842      4957      4904 
dram[4]:      4669      4585      4411      4516      4687      4592      4622      4508      4285      4482      4522      4471      5014      4979      4749      4755 
dram[5]:      4703      4539      4353      4523      4488      4443      4523      4671      4298      4309      4410      4519      4982      5004      4790      4711 
dram[6]:      4548      4563      4395      4388      4571      4665      4559      4519      4171      4350      4545      4482      4804      4932      4835      4837 
dram[7]:      4530      4640      4347      4433      4667      4641      4598      4791      4443      4352      4643      4666      4919      4861      4799      4835 
dram[8]:      4647      4659      4323      4518      4846      4733      4648      4685      4332      4485      4495      4414      4793      4881      4685      4826 
dram[9]:      4488      4623      4335      4407      4609      4605      4694      4625      4413      4251      4579      4594      4769      5095      4825      4919 
dram[10]:      4598      4678      4243      4415      4458      4711      4710      4452      4441      4453      4630      4622      4740      4938      4820      4779 
dram[11]:      4594      4554      4594      4368      4674      4770      4455      4635      4533      4507      4455      4607      4974      4832      4846      4782 
total dram writes = 886917
bank skew: 5095/4171 = 1.22
chip skew: 74529/73164 = 1.02
average mf latency per bank:
dram[0]:       1345      1303      1362      1206      1677      1592      2633      2325      1873      1758      1624      1749      1552      1533      1548      1404
dram[1]:       1693      1984      1631      1924      2454      2915      3719      4679      2234      2745      2280      2672      1868      2326      2860      2129
dram[2]:       1458      1380      1454      1388      2243      1702      2723      2369      1965      1819      1944      1747      1631      1563      1485      1440
dram[3]:       1285      1222      1222      1226      1668      1590      2576      2562      1537      1687      1578      1517      1442      1411      1273      1345
dram[4]:       1224      1281      1183      1150      3098      1682      2157      2515      1855      1577      1511      1525      1396      1439      1401      1375
dram[5]:       1618      1300      1520      1223      2282      1692      3774      2482      2603      1718      2158      1610      1824      1405      1849      1386
dram[6]:       1190      1214      1205      1164      1543      1849      2583      2364      1648      1662      1626      1745      1402      1356      1418      1294
dram[7]:       1263      1270      1157      1198      1644      1738      2274      2222      1713      1591      1572      1614      1468      1387      1282      1322
dram[8]:       1212      1280      1160      1217      1509      1588      2435      2123      1719      1740      1654      1580      1400      1360      1318      1322
dram[9]:       1356      1271      1296      1287      1782      1708      2328      2247      1924      1908      1704      1780      1471      1408      1360      1403
dram[10]:       1329      1250      1305      1217      1767      1775      2699      2381      1766      1724      1730      1627      1536      1481      1579      1401
dram[11]:       1354      1299      1271      1216      1928      1867      2500      2462      1919      1709      1613      1466      1584      1475      1365      1302
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14804282 n_nop=13508311 n_act=449746 n_pre=449730 n_ref_event=0 n_req=488383 n_rd=441590 n_rd_L2_A=0 n_write=0 n_wr_bk=74178 bw_util=0.1394
n_activity=8508354 dram_eff=0.2425
bk0: 27444a 11806151i bk1: 27356a 11817070i bk2: 27059a 11850928i bk3: 26879a 11872656i bk4: 27891a 11755573i bk5: 27845a 11754571i bk6: 28039a 11725843i bk7: 27677a 11801099i bk8: 27529a 11781084i bk9: 27144a 11858662i bk10: 27703a 11781497i bk11: 27038a 11854735i bk12: 28342a 11700632i bk13: 27797a 11747737i bk14: 28032a 11727738i bk15: 27815a 11756579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079116
Row_Buffer_Locality_read = 0.077522
Row_Buffer_Locality_write = 0.094159
Bank_Level_Parallism = 6.266961
Bank_Level_Parallism_Col = 2.099414
Bank_Level_Parallism_Ready = 1.173628
write_to_read_ratio_blp_rw_average = 0.137945
GrpLevelPara = 1.789431 

BW Util details:
bwutil = 0.139356 
total_CMD = 14804282 
util_bw = 2063072 
Wasted_Col = 4790687 
Wasted_Row = 965140 
Idle = 6985383 

BW Util Bottlenecks: 
RCDc_limit = 7033114 
RCDWRc_limit = 391415 
WTRc_limit = 1671785 
RTWc_limit = 1282948 
CCDLc_limit = 394824 
rwq = 0 
CCDLc_limit_alone = 289811 
WTRc_limit_alone = 1618260 
RTWc_limit_alone = 1231460 

Commands details: 
total_CMD = 14804282 
n_nop = 13508311 
Read = 441590 
Write = 0 
L2_Alloc = 0 
L2_WB = 74178 
n_act = 449746 
n_pre = 449730 
n_ref = 0 
n_req = 488383 
total_req = 515768 

Dual Bus Interface Util: 
issued_total_row = 899476 
issued_total_col = 515768 
Row_Bus_Util =  0.060758 
CoL_Bus_Util = 0.034839 
Either_Row_CoL_Bus_Util = 0.087540 
Issued_on_Two_Bus_Simul_Util = 0.008057 
issued_two_Eff = 0.092034 
queue_avg = 6.588159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.58816
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14804282 n_nop=13486398 n_act=457994 n_pre=457978 n_ref_event=0 n_req=500899 n_rd=453553 n_rd_L2_A=0 n_write=0 n_wr_bk=74529 bw_util=0.1427
n_activity=8535357 dram_eff=0.2475
bk0: 27637a 11616808i bk1: 28906a 11495335i bk2: 27476a 11634031i bk3: 28985a 11466358i bk4: 27905a 11582050i bk5: 28029a 11601542i bk6: 27856a 11648575i bk7: 28908a 11465125i bk8: 27611a 11622186i bk9: 28802a 11481910i bk10: 27457a 11620379i bk11: 28982a 11467610i bk12: 27911a 11572766i bk13: 28840a 11468567i bk14: 28428a 11554310i bk15: 29820a 11361529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085656
Row_Buffer_Locality_read = 0.082934
Row_Buffer_Locality_write = 0.111731
Bank_Level_Parallism = 6.742701
Bank_Level_Parallism_Col = 2.144422
Bank_Level_Parallism_Ready = 1.181207
write_to_read_ratio_blp_rw_average = 0.141919
GrpLevelPara = 1.819301 

BW Util details:
bwutil = 0.142684 
total_CMD = 14804282 
util_bw = 2112328 
Wasted_Col = 4803324 
Wasted_Row = 942491 
Idle = 6946139 

BW Util Bottlenecks: 
RCDc_limit = 7115393 
RCDWRc_limit = 385792 
WTRc_limit = 1671179 
RTWc_limit = 1387971 
CCDLc_limit = 410074 
rwq = 0 
CCDLc_limit_alone = 298379 
WTRc_limit_alone = 1616582 
RTWc_limit_alone = 1330873 

Commands details: 
total_CMD = 14804282 
n_nop = 13486398 
Read = 453553 
Write = 0 
L2_Alloc = 0 
L2_WB = 74529 
n_act = 457994 
n_pre = 457978 
n_ref = 0 
n_req = 500899 
total_req = 528082 

Dual Bus Interface Util: 
issued_total_row = 915972 
issued_total_col = 528082 
Row_Bus_Util =  0.061872 
CoL_Bus_Util = 0.035671 
Either_Row_CoL_Bus_Util = 0.089020 
Issued_on_Two_Bus_Simul_Util = 0.008523 
issued_two_Eff = 0.095737 
queue_avg = 9.564981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.56498
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14804282 n_nop=13502982 n_act=452590 n_pre=452574 n_ref_event=0 n_req=491118 n_rd=444299 n_rd_L2_A=0 n_write=0 n_wr_bk=74292 bw_util=0.1401
n_activity=8541684 dram_eff=0.2429
bk0: 27841a 11725247i bk1: 27885a 11738195i bk2: 27355a 11790090i bk3: 26858a 11822792i bk4: 27170a 11770965i bk5: 27713a 11723548i bk6: 28716a 11614663i bk7: 27752a 11737961i bk8: 27437a 11773779i bk9: 27240a 11793780i bk10: 27924a 11734441i bk11: 27410a 11755099i bk12: 28155a 11666971i bk13: 28243a 11663943i bk14: 28263a 11670394i bk15: 28337a 11649504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078452
Row_Buffer_Locality_read = 0.076948
Row_Buffer_Locality_write = 0.092719
Bank_Level_Parallism = 6.357378
Bank_Level_Parallism_Col = 2.092598
Bank_Level_Parallism_Ready = 1.168049
write_to_read_ratio_blp_rw_average = 0.138153
GrpLevelPara = 1.786560 

BW Util details:
bwutil = 0.140119 
total_CMD = 14804282 
util_bw = 2074364 
Wasted_Col = 4820587 
Wasted_Row = 965319 
Idle = 6944012 

BW Util Bottlenecks: 
RCDc_limit = 7077294 
RCDWRc_limit = 393507 
WTRc_limit = 1666592 
RTWc_limit = 1286189 
CCDLc_limit = 398851 
rwq = 0 
CCDLc_limit_alone = 292756 
WTRc_limit_alone = 1612359 
RTWc_limit_alone = 1234327 

Commands details: 
total_CMD = 14804282 
n_nop = 13502982 
Read = 444299 
Write = 0 
L2_Alloc = 0 
L2_WB = 74292 
n_act = 452590 
n_pre = 452574 
n_ref = 0 
n_req = 491118 
total_req = 518591 

Dual Bus Interface Util: 
issued_total_row = 905164 
issued_total_col = 518591 
Row_Bus_Util =  0.061142 
CoL_Bus_Util = 0.035030 
Either_Row_CoL_Bus_Util = 0.087900 
Issued_on_Two_Bus_Simul_Util = 0.008272 
issued_two_Eff = 0.094102 
queue_avg = 7.406319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.40632
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14804282 n_nop=13508706 n_act=449802 n_pre=449786 n_ref_event=0 n_req=486957 n_rd=440351 n_rd_L2_A=0 n_write=0 n_wr_bk=73807 bw_util=0.1389
n_activity=8526301 dram_eff=0.2412
bk0: 27150a 11831984i bk1: 27868a 11770778i bk2: 26971a 11872604i bk3: 27067a 11843359i bk4: 27467a 11805459i bk5: 27267a 11833724i bk6: 27157a 11823588i bk7: 27662a 11791008i bk8: 27818a 11782701i bk9: 27408a 11828340i bk10: 27042a 11879595i bk11: 27453a 11806181i bk12: 27851a 11767450i bk13: 28172a 11731511i bk14: 28174a 11739329i bk15: 27824a 11766573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076300
Row_Buffer_Locality_read = 0.074958
Row_Buffer_Locality_write = 0.088980
Bank_Level_Parallism = 6.208881
Bank_Level_Parallism_Col = 2.083873
Bank_Level_Parallism_Ready = 1.170189
write_to_read_ratio_blp_rw_average = 0.136486
GrpLevelPara = 1.779504 

BW Util details:
bwutil = 0.138921 
total_CMD = 14804282 
util_bw = 2056632 
Wasted_Col = 4812514 
Wasted_Row = 976267 
Idle = 6958869 

BW Util Bottlenecks: 
RCDc_limit = 7052221 
RCDWRc_limit = 393619 
WTRc_limit = 1657145 
RTWc_limit = 1257703 
CCDLc_limit = 390306 
rwq = 0 
CCDLc_limit_alone = 287202 
WTRc_limit_alone = 1603868 
RTWc_limit_alone = 1207876 

Commands details: 
total_CMD = 14804282 
n_nop = 13508706 
Read = 440351 
Write = 0 
L2_Alloc = 0 
L2_WB = 73807 
n_act = 449802 
n_pre = 449786 
n_ref = 0 
n_req = 486957 
total_req = 514158 

Dual Bus Interface Util: 
issued_total_row = 899588 
issued_total_col = 514158 
Row_Bus_Util =  0.060765 
CoL_Bus_Util = 0.034730 
Either_Row_CoL_Bus_Util = 0.087514 
Issued_on_Two_Bus_Simul_Util = 0.007982 
issued_two_Eff = 0.091210 
queue_avg = 6.260296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.2603
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14804282 n_nop=13516758 n_act=445676 n_pre=445660 n_ref_event=0 n_req=481271 n_rd=434495 n_rd_L2_A=0 n_write=0 n_wr_bk=73847 bw_util=0.1373
n_activity=8527733 dram_eff=0.2384
bk0: 27431a 11903836i bk1: 27367a 11929163i bk2: 26690a 11990828i bk3: 26404a 12055055i bk4: 27127a 11956566i bk5: 26443a 12013182i bk6: 28380a 11801257i bk7: 27199a 11918371i bk8: 26821a 11970636i bk9: 26821a 11972547i bk10: 27152a 11930165i bk11: 26761a 11990457i bk12: 27810a 11865091i bk13: 26981a 11939543i bk14: 27873a 11864627i bk15: 27235a 11936531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073962
Row_Buffer_Locality_read = 0.072452
Row_Buffer_Locality_write = 0.087994
Bank_Level_Parallism = 5.934138
Bank_Level_Parallism_Col = 2.063451
Bank_Level_Parallism_Ready = 1.164374
write_to_read_ratio_blp_rw_average = 0.136962
GrpLevelPara = 1.764997 

BW Util details:
bwutil = 0.137350 
total_CMD = 14804282 
util_bw = 2033368 
Wasted_Col = 4817412 
Wasted_Row = 988341 
Idle = 6965161 

BW Util Bottlenecks: 
RCDc_limit = 7012708 
RCDWRc_limit = 398268 
WTRc_limit = 1652134 
RTWc_limit = 1244052 
CCDLc_limit = 384032 
rwq = 0 
CCDLc_limit_alone = 282584 
WTRc_limit_alone = 1599503 
RTWc_limit_alone = 1195235 

Commands details: 
total_CMD = 14804282 
n_nop = 13516758 
Read = 434495 
Write = 0 
L2_Alloc = 0 
L2_WB = 73847 
n_act = 445676 
n_pre = 445660 
n_ref = 0 
n_req = 481271 
total_req = 508342 

Dual Bus Interface Util: 
issued_total_row = 891336 
issued_total_col = 508342 
Row_Bus_Util =  0.060208 
CoL_Bus_Util = 0.034337 
Either_Row_CoL_Bus_Util = 0.086970 
Issued_on_Two_Bus_Simul_Util = 0.007576 
issued_two_Eff = 0.087108 
queue_avg = 5.379927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.37993
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14804282 n_nop=13514937 n_act=447820 n_pre=447804 n_ref_event=0 n_req=485461 n_rd=439314 n_rd_L2_A=0 n_write=0 n_wr_bk=73266 bw_util=0.1385
n_activity=8537460 dram_eff=0.2402
bk0: 28106a 11740418i bk1: 27274a 11860106i bk2: 27224a 11852247i bk3: 27030a 11872756i bk4: 27052a 11884082i bk5: 26331a 11964987i bk6: 27919a 11759659i bk7: 27738a 11787380i bk8: 27284a 11807155i bk9: 26849a 11902368i bk10: 27540a 11794141i bk11: 27645a 11771042i bk12: 28081a 11729279i bk13: 27833a 11772581i bk14: 27976a 11754035i bk15: 27432a 11843212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077537
Row_Buffer_Locality_read = 0.076103
Row_Buffer_Locality_write = 0.091187
Bank_Level_Parallism = 6.183135
Bank_Level_Parallism_Col = 2.073781
Bank_Level_Parallism_Ready = 1.164277
write_to_read_ratio_blp_rw_average = 0.137111
GrpLevelPara = 1.773920 

BW Util details:
bwutil = 0.138495 
total_CMD = 14804282 
util_bw = 2050320 
Wasted_Col = 4807127 
Wasted_Row = 985856 
Idle = 6960979 

BW Util Bottlenecks: 
RCDc_limit = 7029200 
RCDWRc_limit = 391001 
WTRc_limit = 1615949 
RTWc_limit = 1251215 
CCDLc_limit = 392026 
rwq = 0 
CCDLc_limit_alone = 289476 
WTRc_limit_alone = 1563977 
RTWc_limit_alone = 1200637 

Commands details: 
total_CMD = 14804282 
n_nop = 13514937 
Read = 439314 
Write = 0 
L2_Alloc = 0 
L2_WB = 73266 
n_act = 447820 
n_pre = 447804 
n_ref = 0 
n_req = 485461 
total_req = 512580 

Dual Bus Interface Util: 
issued_total_row = 895624 
issued_total_col = 512580 
Row_Bus_Util =  0.060498 
CoL_Bus_Util = 0.034624 
Either_Row_CoL_Bus_Util = 0.087093 
Issued_on_Two_Bus_Simul_Util = 0.008029 
issued_two_Eff = 0.092186 
queue_avg = 7.108753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.10875
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14804282 n_nop=13516802 n_act=446108 n_pre=446092 n_ref_event=0 n_req=482408 n_rd=436006 n_rd_L2_A=0 n_write=0 n_wr_bk=73164 bw_util=0.1376
n_activity=8524697 dram_eff=0.2389
bk0: 27598a 11843837i bk1: 27450a 11873634i bk2: 26460a 11963846i bk3: 26843a 11944594i bk4: 27013a 11909319i bk5: 26473a 12006726i bk6: 27803a 11827798i bk7: 27307a 11880063i bk8: 26717a 11935133i bk9: 26697a 11940208i bk10: 27577a 11846388i bk11: 27259a 11869488i bk12: 27506a 11862620i bk13: 27851a 11818982i bk14: 27694a 11837377i bk15: 27758a 11843326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075248
Row_Buffer_Locality_read = 0.073747
Row_Buffer_Locality_write = 0.089350
Bank_Level_Parallism = 6.053105
Bank_Level_Parallism_Col = 2.064996
Bank_Level_Parallism_Ready = 1.165490
write_to_read_ratio_blp_rw_average = 0.135625
GrpLevelPara = 1.767507 

BW Util details:
bwutil = 0.137574 
total_CMD = 14804282 
util_bw = 2036680 
Wasted_Col = 4803505 
Wasted_Row = 985195 
Idle = 6978902 

BW Util Bottlenecks: 
RCDc_limit = 7014171 
RCDWRc_limit = 392724 
WTRc_limit = 1645825 
RTWc_limit = 1222791 
CCDLc_limit = 383689 
rwq = 0 
CCDLc_limit_alone = 283345 
WTRc_limit_alone = 1593243 
RTWc_limit_alone = 1175029 

Commands details: 
total_CMD = 14804282 
n_nop = 13516802 
Read = 436006 
Write = 0 
L2_Alloc = 0 
L2_WB = 73164 
n_act = 446108 
n_pre = 446092 
n_ref = 0 
n_req = 482408 
total_req = 509170 

Dual Bus Interface Util: 
issued_total_row = 892200 
issued_total_col = 509170 
Row_Bus_Util =  0.060266 
CoL_Bus_Util = 0.034393 
Either_Row_CoL_Bus_Util = 0.086967 
Issued_on_Two_Bus_Simul_Util = 0.007693 
issued_two_Eff = 0.088460 
queue_avg = 5.877398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.8774
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14804282 n_nop=13514065 n_act=446602 n_pre=446586 n_ref_event=0 n_req=483467 n_rd=436749 n_rd_L2_A=0 n_write=0 n_wr_bk=74165 bw_util=0.138
n_activity=8542272 dram_eff=0.2392
bk0: 27188a 11881854i bk1: 27840a 11826488i bk2: 26843a 11940045i bk3: 27159a 11898365i bk4: 26891a 11961445i bk5: 27010a 11916076i bk6: 27543a 11834934i bk7: 27687a 11841654i bk8: 26865a 11900813i bk9: 27534a 11822902i bk10: 26773a 11937168i bk11: 27135a 11885765i bk12: 27147a 11902677i bk13: 27069a 11930510i bk14: 27930a 11836232i bk15: 28135a 11794821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076253
Row_Buffer_Locality_read = 0.074810
Row_Buffer_Locality_write = 0.089751
Bank_Level_Parallism = 6.057115
Bank_Level_Parallism_Col = 2.074236
Bank_Level_Parallism_Ready = 1.168165
write_to_read_ratio_blp_rw_average = 0.137245
GrpLevelPara = 1.772923 

BW Util details:
bwutil = 0.138045 
total_CMD = 14804282 
util_bw = 2043656 
Wasted_Col = 4806586 
Wasted_Row = 985829 
Idle = 6968211 

BW Util Bottlenecks: 
RCDc_limit = 7010829 
RCDWRc_limit = 395330 
WTRc_limit = 1661908 
RTWc_limit = 1248886 
CCDLc_limit = 387022 
rwq = 0 
CCDLc_limit_alone = 284131 
WTRc_limit_alone = 1608429 
RTWc_limit_alone = 1199474 

Commands details: 
total_CMD = 14804282 
n_nop = 13514065 
Read = 436749 
Write = 0 
L2_Alloc = 0 
L2_WB = 74165 
n_act = 446602 
n_pre = 446586 
n_ref = 0 
n_req = 483467 
total_req = 510914 

Dual Bus Interface Util: 
issued_total_row = 893188 
issued_total_col = 510914 
Row_Bus_Util =  0.060333 
CoL_Bus_Util = 0.034511 
Either_Row_CoL_Bus_Util = 0.087152 
Issued_on_Two_Bus_Simul_Util = 0.007693 
issued_two_Eff = 0.088268 
queue_avg = 5.744261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.74426
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14804282 n_nop=13510552 n_act=448881 n_pre=448865 n_ref_event=0 n_req=486230 n_rd=439337 n_rd_L2_A=0 n_write=0 n_wr_bk=73970 bw_util=0.1387
n_activity=8548237 dram_eff=0.2402
bk0: 27668a 11807793i bk1: 27478a 11801228i bk2: 27027a 11883443i bk3: 27367a 11830841i bk4: 26888a 11910710i bk5: 27430a 11826145i bk6: 27239a 11867027i bk7: 27862a 11784590i bk8: 26884a 11873173i bk9: 27416a 11826763i bk10: 27096a 11875725i bk11: 27805a 11784322i bk12: 27232a 11855522i bk13: 27700a 11784206i bk14: 27837a 11801307i bk15: 28408a 11722765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076816
Row_Buffer_Locality_read = 0.075514
Row_Buffer_Locality_write = 0.089011
Bank_Level_Parallism = 6.148114
Bank_Level_Parallism_Col = 2.075198
Bank_Level_Parallism_Ready = 1.167439
write_to_read_ratio_blp_rw_average = 0.137930
GrpLevelPara = 1.774365 

BW Util details:
bwutil = 0.138691 
total_CMD = 14804282 
util_bw = 2053228 
Wasted_Col = 4825121 
Wasted_Row = 985359 
Idle = 6940574 

BW Util Bottlenecks: 
RCDc_limit = 7043059 
RCDWRc_limit = 397758 
WTRc_limit = 1662887 
RTWc_limit = 1264105 
CCDLc_limit = 391544 
rwq = 0 
CCDLc_limit_alone = 287647 
WTRc_limit_alone = 1609090 
RTWc_limit_alone = 1214005 

Commands details: 
total_CMD = 14804282 
n_nop = 13510552 
Read = 439337 
Write = 0 
L2_Alloc = 0 
L2_WB = 73970 
n_act = 448881 
n_pre = 448865 
n_ref = 0 
n_req = 486230 
total_req = 513307 

Dual Bus Interface Util: 
issued_total_row = 897746 
issued_total_col = 513307 
Row_Bus_Util =  0.060641 
CoL_Bus_Util = 0.034673 
Either_Row_CoL_Bus_Util = 0.087389 
Issued_on_Two_Bus_Simul_Util = 0.007925 
issued_two_Eff = 0.090686 
queue_avg = 6.274855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.27485
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14804282 n_nop=13508500 n_act=449386 n_pre=449370 n_ref_event=0 n_req=486913 n_rd=440254 n_rd_L2_A=0 n_write=0 n_wr_bk=73831 bw_util=0.1389
n_activity=8545693 dram_eff=0.2406
bk0: 27774a 11761145i bk1: 27510a 11787727i bk2: 27372a 11788975i bk3: 26982a 11837509i bk4: 27312a 11810988i bk5: 26932a 11858916i bk6: 27889a 11727968i bk7: 27490a 11813105i bk8: 27115a 11817691i bk9: 27092a 11835489i bk10: 28000a 11726330i bk11: 27066a 11835844i bk12: 27582a 11793141i bk13: 27961a 11738794i bk14: 28399a 11692732i bk15: 27778a 11738950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077073
Row_Buffer_Locality_read = 0.075550
Row_Buffer_Locality_write = 0.091451
Bank_Level_Parallism = 6.242753
Bank_Level_Parallism_Col = 2.082430
Bank_Level_Parallism_Ready = 1.169298
write_to_read_ratio_blp_rw_average = 0.137543
GrpLevelPara = 1.780570 

BW Util details:
bwutil = 0.138902 
total_CMD = 14804282 
util_bw = 2056340 
Wasted_Col = 4813484 
Wasted_Row = 983844 
Idle = 6950614 

BW Util Bottlenecks: 
RCDc_limit = 7044004 
RCDWRc_limit = 394915 
WTRc_limit = 1650758 
RTWc_limit = 1263765 
CCDLc_limit = 389618 
rwq = 0 
CCDLc_limit_alone = 286625 
WTRc_limit_alone = 1597239 
RTWc_limit_alone = 1214291 

Commands details: 
total_CMD = 14804282 
n_nop = 13508500 
Read = 440254 
Write = 0 
L2_Alloc = 0 
L2_WB = 73831 
n_act = 449386 
n_pre = 449370 
n_ref = 0 
n_req = 486913 
total_req = 514085 

Dual Bus Interface Util: 
issued_total_row = 898756 
issued_total_col = 514085 
Row_Bus_Util =  0.060709 
CoL_Bus_Util = 0.034725 
Either_Row_CoL_Bus_Util = 0.087528 
Issued_on_Two_Bus_Simul_Util = 0.007907 
issued_two_Eff = 0.090338 
queue_avg = 6.840387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.84039
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14804282 n_nop=13509808 n_act=449697 n_pre=449681 n_ref_event=0 n_req=487162 n_rd=440464 n_rd_L2_A=0 n_write=0 n_wr_bk=73688 bw_util=0.1389
n_activity=8533870 dram_eff=0.241
bk0: 27955a 11730455i bk1: 27856a 11770662i bk2: 27123a 11815697i bk3: 26927a 11867143i bk4: 27190a 11843568i bk5: 27073a 11846381i bk6: 27846a 11743448i bk7: 27696a 11766890i bk8: 27504a 11783724i bk9: 27486a 11790485i bk10: 27762a 11742009i bk11: 27684a 11762101i bk12: 27629a 11757912i bk13: 27505a 11790169i bk14: 27570a 11777411i bk15: 27658a 11789514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076905
Row_Buffer_Locality_read = 0.075411
Row_Buffer_Locality_write = 0.090989
Bank_Level_Parallism = 6.257555
Bank_Level_Parallism_Col = 2.081772
Bank_Level_Parallism_Ready = 1.165941
write_to_read_ratio_blp_rw_average = 0.137482
GrpLevelPara = 1.780044 

BW Util details:
bwutil = 0.138920 
total_CMD = 14804282 
util_bw = 2056608 
Wasted_Col = 4806559 
Wasted_Row = 970698 
Idle = 6970417 

BW Util Bottlenecks: 
RCDc_limit = 7046243 
RCDWRc_limit = 394649 
WTRc_limit = 1642712 
RTWc_limit = 1263701 
CCDLc_limit = 391971 
rwq = 0 
CCDLc_limit_alone = 288936 
WTRc_limit_alone = 1589932 
RTWc_limit_alone = 1213446 

Commands details: 
total_CMD = 14804282 
n_nop = 13509808 
Read = 440464 
Write = 0 
L2_Alloc = 0 
L2_WB = 73688 
n_act = 449697 
n_pre = 449681 
n_ref = 0 
n_req = 487162 
total_req = 514152 

Dual Bus Interface Util: 
issued_total_row = 899378 
issued_total_col = 514152 
Row_Bus_Util =  0.060751 
CoL_Bus_Util = 0.034730 
Either_Row_CoL_Bus_Util = 0.087439 
Issued_on_Two_Bus_Simul_Util = 0.008042 
issued_two_Eff = 0.091972 
queue_avg = 6.772392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.77239
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14804282 n_nop=13501306 n_act=452094 n_pre=452078 n_ref_event=0 n_req=490499 n_rd=443451 n_rd_L2_A=0 n_write=0 n_wr_bk=74180 bw_util=0.1399
n_activity=8533191 dram_eff=0.2426
bk0: 27909a 11737754i bk1: 27492a 11782502i bk2: 27515a 11787023i bk3: 27333a 11828337i bk4: 27255a 11814645i bk5: 28121a 11701359i bk6: 27771a 11746382i bk7: 28423a 11696504i bk8: 27733a 11758660i bk9: 27586a 11777528i bk10: 27163a 11816653i bk11: 27202a 11835989i bk12: 27634a 11764388i bk13: 27944a 11713911i bk14: 28202a 11693749i bk15: 28168a 11706058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078298
Row_Buffer_Locality_read = 0.076514
Row_Buffer_Locality_write = 0.095116
Bank_Level_Parallism = 6.299700
Bank_Level_Parallism_Col = 2.101548
Bank_Level_Parallism_Ready = 1.170605
write_to_read_ratio_blp_rw_average = 0.139942
GrpLevelPara = 1.790472 

BW Util details:
bwutil = 0.139860 
total_CMD = 14804282 
util_bw = 2070524 
Wasted_Col = 4818126 
Wasted_Row = 958271 
Idle = 6957361 

BW Util Bottlenecks: 
RCDc_limit = 7075177 
RCDWRc_limit = 394396 
WTRc_limit = 1671645 
RTWc_limit = 1313610 
CCDLc_limit = 397762 
rwq = 0 
CCDLc_limit_alone = 290528 
WTRc_limit_alone = 1617076 
RTWc_limit_alone = 1260945 

Commands details: 
total_CMD = 14804282 
n_nop = 13501306 
Read = 443451 
Write = 0 
L2_Alloc = 0 
L2_WB = 74180 
n_act = 452094 
n_pre = 452078 
n_ref = 0 
n_req = 490499 
total_req = 517631 

Dual Bus Interface Util: 
issued_total_row = 904172 
issued_total_col = 517631 
Row_Bus_Util =  0.061075 
CoL_Bus_Util = 0.034965 
Either_Row_CoL_Bus_Util = 0.088013 
Issued_on_Two_Bus_Simul_Util = 0.008027 
issued_two_Eff = 0.091197 
queue_avg = 7.056862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.05686

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1165849, Miss = 228175, Miss_rate = 0.196, Pending_hits = 1333, Reservation_fails = 8280
L2_cache_bank[1]: Access = 1161772, Miss = 225681, Miss_rate = 0.194, Pending_hits = 1308, Reservation_fails = 4339
L2_cache_bank[2]: Access = 1371559, Miss = 228405, Miss_rate = 0.167, Pending_hits = 1554, Reservation_fails = 7825
L2_cache_bank[3]: Access = 1161873, Miss = 237396, Miss_rate = 0.204, Pending_hits = 1717, Reservation_fails = 7332
L2_cache_bank[4]: Access = 1168545, Miss = 228985, Miss_rate = 0.196, Pending_hits = 1450, Reservation_fails = 6864
L2_cache_bank[5]: Access = 1108475, Miss = 227562, Miss_rate = 0.205, Pending_hits = 1346, Reservation_fails = 4383
L2_cache_bank[6]: Access = 1138302, Miss = 225754, Miss_rate = 0.198, Pending_hits = 1308, Reservation_fails = 7124
L2_cache_bank[7]: Access = 1130302, Miss = 226845, Miss_rate = 0.201, Pending_hits = 1309, Reservation_fails = 6373
L2_cache_bank[8]: Access = 1326923, Miss = 225408, Miss_rate = 0.170, Pending_hits = 1322, Reservation_fails = 6440
L2_cache_bank[9]: Access = 1142309, Miss = 221335, Miss_rate = 0.194, Pending_hits = 1283, Reservation_fails = 7291
L2_cache_bank[10]: Access = 1183085, Miss = 227319, Miss_rate = 0.192, Pending_hits = 1428, Reservation_fails = 7090
L2_cache_bank[11]: Access = 1131534, Miss = 224265, Miss_rate = 0.198, Pending_hits = 1269, Reservation_fails = 5965
L2_cache_bank[12]: Access = 1146618, Miss = 224502, Miss_rate = 0.196, Pending_hits = 1270, Reservation_fails = 10119
L2_cache_bank[13]: Access = 1172589, Miss = 223774, Miss_rate = 0.191, Pending_hits = 1327, Reservation_fails = 8461
L2_cache_bank[14]: Access = 1143172, Miss = 223310, Miss_rate = 0.195, Pending_hits = 1301, Reservation_fails = 8080
L2_cache_bank[15]: Access = 1122283, Miss = 225699, Miss_rate = 0.201, Pending_hits = 1213, Reservation_fails = 6363
L2_cache_bank[16]: Access = 1143260, Miss = 224015, Miss_rate = 0.196, Pending_hits = 1336, Reservation_fails = 7176
L2_cache_bank[17]: Access = 1088878, Miss = 227611, Miss_rate = 0.209, Pending_hits = 1270, Reservation_fails = 5471
L2_cache_bank[18]: Access = 1135770, Miss = 227585, Miss_rate = 0.200, Pending_hits = 1324, Reservation_fails = 7422
L2_cache_bank[19]: Access = 1138298, Miss = 224951, Miss_rate = 0.198, Pending_hits = 1325, Reservation_fails = 8970
L2_cache_bank[20]: Access = 1189530, Miss = 226720, Miss_rate = 0.191, Pending_hits = 1446, Reservation_fails = 8726
L2_cache_bank[21]: Access = 1130703, Miss = 226025, Miss_rate = 0.200, Pending_hits = 1416, Reservation_fails = 6979
L2_cache_bank[22]: Access = 1157309, Miss = 227322, Miss_rate = 0.196, Pending_hits = 1324, Reservation_fails = 6263
L2_cache_bank[23]: Access = 1185748, Miss = 228405, Miss_rate = 0.193, Pending_hits = 1366, Reservation_fails = 7162
L2_total_cache_accesses = 27944686
L2_total_cache_misses = 5437049
L2_total_cache_miss_rate = 0.1946
L2_total_cache_pending_hits = 32545
L2_total_cache_reservation_fails = 170498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22213719
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3273069
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2016794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32545
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261373
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36805
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27536127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408559
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8055
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162391
L2_cache_data_port_util = 0.162
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=27944686
icnt_total_pkts_simt_to_mem=27944686
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27944686
Req_Network_cycles = 5772864
Req_Network_injected_packets_per_cycle =       4.8407 
Req_Network_conflicts_per_cycle =       2.9547
Req_Network_conflicts_per_cycle_util =       4.6208
Req_Bank_Level_Parallism =       7.5703
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.1991
Req_Network_out_buffer_full_per_cycle =       0.0467
Req_Network_out_buffer_avg_util =       4.9057

Reply_Network_injected_packets_num = 27944686
Reply_Network_cycles = 5772864
Reply_Network_injected_packets_per_cycle =        4.8407
Reply_Network_conflicts_per_cycle =        3.5558
Reply_Network_conflicts_per_cycle_util =       5.5609
Reply_Bank_Level_Parallism =       7.5703
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2743
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1614
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 38 min, 59 sec (23939 sec)
gpgpu_simulation_rate = 7580 (inst/sec)
gpgpu_simulation_rate = 241 (cycle/sec)
gpgpu_silicon_slowdown = 5663900x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542dc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754560..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004a63 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 24 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 24: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 24 
gpu_sim_cycle = 21277
gpu_sim_insn = 9634
gpu_ipc =       0.4528
gpu_tot_sim_cycle = 5794141
gpu_tot_sim_insn = 181486586
gpu_tot_ipc =      31.3224
gpu_tot_issued_cta = 4613
gpu_occupancy = 3.5885% 
gpu_tot_occupancy = 68.4196% 
max_total_param_size = 0
gpu_stall_dramfull = 2591024
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0115
partiton_level_parallism_total  =       4.8230
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.8198
L2_BW  =       0.5030 GB/Sec
L2_BW_total  =     210.6671 GB/Sec
gpu_total_sim_rate=7575

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1625040, Miss = 909297, Miss_rate = 0.560, Pending_hits = 18829, Reservation_fails = 450240
	L1D_cache_core[1]: Access = 1561966, Miss = 887475, Miss_rate = 0.568, Pending_hits = 19408, Reservation_fails = 556966
	L1D_cache_core[2]: Access = 1634687, Miss = 910057, Miss_rate = 0.557, Pending_hits = 19129, Reservation_fails = 477371
	L1D_cache_core[3]: Access = 1518540, Miss = 891047, Miss_rate = 0.587, Pending_hits = 19030, Reservation_fails = 556798
	L1D_cache_core[4]: Access = 1531293, Miss = 872453, Miss_rate = 0.570, Pending_hits = 18367, Reservation_fails = 463278
	L1D_cache_core[5]: Access = 1395595, Miss = 807781, Miss_rate = 0.579, Pending_hits = 16567, Reservation_fails = 470974
	L1D_cache_core[6]: Access = 1436496, Miss = 816473, Miss_rate = 0.568, Pending_hits = 17236, Reservation_fails = 469318
	L1D_cache_core[7]: Access = 1516161, Miss = 866096, Miss_rate = 0.571, Pending_hits = 18510, Reservation_fails = 437920
	L1D_cache_core[8]: Access = 1505309, Miss = 875462, Miss_rate = 0.582, Pending_hits = 19141, Reservation_fails = 500106
	L1D_cache_core[9]: Access = 1467314, Miss = 863432, Miss_rate = 0.588, Pending_hits = 19184, Reservation_fails = 497816
	L1D_cache_core[10]: Access = 1431734, Miss = 833943, Miss_rate = 0.582, Pending_hits = 18841, Reservation_fails = 475517
	L1D_cache_core[11]: Access = 1482194, Miss = 859694, Miss_rate = 0.580, Pending_hits = 18084, Reservation_fails = 509884
	L1D_cache_core[12]: Access = 1469453, Miss = 871261, Miss_rate = 0.593, Pending_hits = 18859, Reservation_fails = 488300
	L1D_cache_core[13]: Access = 1399630, Miss = 815769, Miss_rate = 0.583, Pending_hits = 17282, Reservation_fails = 441462
	L1D_cache_core[14]: Access = 1425192, Miss = 806606, Miss_rate = 0.566, Pending_hits = 17009, Reservation_fails = 445666
	L1D_cache_core[15]: Access = 1566202, Miss = 896318, Miss_rate = 0.572, Pending_hits = 19578, Reservation_fails = 489709
	L1D_cache_core[16]: Access = 1435116, Miss = 831137, Miss_rate = 0.579, Pending_hits = 17317, Reservation_fails = 473066
	L1D_cache_core[17]: Access = 1458117, Miss = 843404, Miss_rate = 0.578, Pending_hits = 18128, Reservation_fails = 511897
	L1D_cache_core[18]: Access = 1487794, Miss = 879385, Miss_rate = 0.591, Pending_hits = 18638, Reservation_fails = 519108
	L1D_cache_core[19]: Access = 1510766, Miss = 861548, Miss_rate = 0.570, Pending_hits = 18453, Reservation_fails = 464529
	L1D_cache_core[20]: Access = 1529731, Miss = 867630, Miss_rate = 0.567, Pending_hits = 18406, Reservation_fails = 475349
	L1D_cache_core[21]: Access = 1531456, Miss = 885216, Miss_rate = 0.578, Pending_hits = 19641, Reservation_fails = 512123
	L1D_cache_core[22]: Access = 1483194, Miss = 869861, Miss_rate = 0.586, Pending_hits = 19461, Reservation_fails = 540757
	L1D_cache_core[23]: Access = 1419914, Miss = 846493, Miss_rate = 0.596, Pending_hits = 19161, Reservation_fails = 534387
	L1D_cache_core[24]: Access = 1451704, Miss = 812129, Miss_rate = 0.559, Pending_hits = 17344, Reservation_fails = 456174
	L1D_cache_core[25]: Access = 1463602, Miss = 844073, Miss_rate = 0.577, Pending_hits = 17490, Reservation_fails = 459283
	L1D_cache_core[26]: Access = 1415107, Miss = 806774, Miss_rate = 0.570, Pending_hits = 18111, Reservation_fails = 476161
	L1D_cache_core[27]: Access = 1546783, Miss = 835258, Miss_rate = 0.540, Pending_hits = 17717, Reservation_fails = 459769
	L1D_cache_core[28]: Access = 1502375, Miss = 825108, Miss_rate = 0.549, Pending_hits = 17489, Reservation_fails = 442944
	L1D_cache_core[29]: Access = 1628245, Miss = 893666, Miss_rate = 0.549, Pending_hits = 18480, Reservation_fails = 481478
	L1D_total_cache_accesses = 44830710
	L1D_total_cache_misses = 25684846
	L1D_total_cache_miss_rate = 0.5729
	L1D_total_cache_pending_hits = 550890
	L1D_total_cache_reservation_fails = 14538350
	L1D_cache_data_port_util = 0.164
	L1D_cache_fill_port_util = 0.223
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18552223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 550890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23094109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14489080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2224926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 550908
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44422148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408562

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5020498
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9453339
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49183
ctas_completed 4613, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32104, 43583, 41468, 42870, 36108, 35286, 36346, 35165, 26771, 24584, 24239, 25969, 25179, 22438, 27088, 25350, 28445, 27723, 29324, 34928, 30398, 32802, 31062, 27030, 32931, 28549, 30030, 31282, 27758, 33649, 32687, 24361, 
gpgpu_n_tot_thrd_icount = 863048480
gpgpu_n_tot_w_icount = 26970265
gpgpu_n_stall_shd_mem = 19488766
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27536369
gpgpu_n_mem_write_global = 408562
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 48602238
gpgpu_n_store_insn = 1177606
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5981190
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17393202
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2095564
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5632951	W0_Idle:35124745	W0_Scoreboard:385546667	W1:10100665	W2:3583121	W3:1996160	W4:1371278	W5:1003785	W6:807540	W7:664939	W8:563880	W9:486376	W10:418920	W11:382675	W12:339005	W13:320960	W14:306257	W15:277425	W16:263665	W17:241331	W18:227743	W19:216287	W20:200029	W21:196531	W22:193577	W23:193317	W24:196306	W25:197169	W26:186855	W27:181397	W28:178942	W29:174700	W30:174696	W31:169115	W32:1155619
single_issue_nums: WS0:6610386	WS1:6840883	WS2:6798611	WS3:6720385	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202552136 {8:25319017,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16342480 {40:408562,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88694080 {40:2217352,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1012760680 {40:25319017,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3268496 {8:408562,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88694080 {40:2217352,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3358 
max_icnt2sh_latency = 255 
averagemflatency = 381 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 8 
mrq_lat_table:2932976 	53551 	111250 	237091 	420053 	423215 	463493 	549627 	499061 	150341 	9874 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13671286 	10952391 	2167115 	749422 	367089 	37550 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426131 	279879 	123588 	91351 	18656598 	3311315 	1646023 	1362119 	679840 	314572 	52915 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13582846 	6437565 	4247591 	2320738 	1039301 	294378 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22019 	22925 	4569 	1520 	323 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.082832  1.086028  1.087418  1.081216  1.086967  1.087766  1.087048  1.087641  1.078306  1.080241  1.088497  1.084500  1.090092  1.087729  1.087380  1.090598 
dram[1]:  1.089618  1.098717  1.095221  1.114508  1.085996  1.091326  1.084521  1.088893  1.080650  1.083128  1.084966  1.107207  1.087929  1.098917  1.094375  1.111794 
dram[2]:  1.084201  1.082858  1.085153  1.081963  1.079970  1.082628  1.095676  1.085717  1.080717  1.074280  1.084635  1.080225  1.096351  1.095027  1.086009  1.085767 
dram[3]:  1.079620  1.085580  1.084270  1.082000  1.082891  1.080461  1.081088  1.087387  1.079194  1.073601  1.075544  1.082011  1.087980  1.088062  1.084972  1.086623 
dram[4]:  1.078077  1.081016  1.077327  1.078929  1.076816  1.077694  1.083446  1.082582  1.072760  1.075089  1.078234  1.079342  1.084152  1.082671  1.083989  1.085277 
dram[5]:  1.092937  1.084919  1.084792  1.083844  1.080103  1.077464  1.086432  1.088648  1.078665  1.074312  1.087457  1.079763  1.082817  1.078528  1.095630  1.088022 
dram[6]:  1.083511  1.085387  1.075632  1.079675  1.079188  1.077563  1.084447  1.081720  1.076596  1.074563  1.081832  1.077449  1.085775  1.084893  1.088228  1.084703 
dram[7]:  1.083339  1.084394  1.080977  1.081480  1.080307  1.080562  1.087482  1.083048  1.071643  1.075137  1.080553  1.083180  1.085439  1.085872  1.089097  1.087860 
dram[8]:  1.084951  1.085496  1.081557  1.083805  1.077591  1.079576  1.082450  1.083931  1.076206  1.082785  1.083677  1.082767  1.083336  1.083970  1.088415  1.090404 
dram[9]:  1.087592  1.085956  1.084957  1.084474  1.080405  1.079895  1.085322  1.080724  1.081042  1.074225  1.084346  1.084178  1.086458  1.084210  1.088016  1.084031 
dram[10]:  1.088871  1.084301  1.084585  1.077483  1.080308  1.081223  1.088637  1.087493  1.078133  1.075365  1.083480  1.084305  1.080634  1.084599  1.086537  1.086864 
dram[11]:  1.088220  1.085917  1.083301  1.083616  1.082432  1.084107  1.090405  1.084371  1.075891  1.079056  1.084467  1.079925  1.090780  1.086323  1.091694  1.088502 
average row locality = 5850824/5396432 = 1.084202
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27444     27356     27059     26879     27891     27845     28039     27677     27529     27144     27703     27038     28344     27797     28032     27815 
dram[1]:     27638     28906     27477     28985     27905     28029     27856     28909     27611     28804     27457     28984     27912     28840     28428     29820 
dram[2]:     27841     27886     27355     26858     27170     27713     28718     27752     27438     27240     27924     27410     28155     28243     28264     28338 
dram[3]:     27150     27868     26971     27067     27467     27267     27157     27664     27818     27408     27042     27453     27851     28172     28174     27824 
dram[4]:     27431     27367     26690     26405     27128     26443     28380     27199     26821     26821     27152     26761     27810     26982     27873     27235 
dram[5]:     28106     27275     27224     27030     27052     26331     27919     27738     27285     26850     27540     27645     28081     27833     27977     27432 
dram[6]:     27598     27450     26460     26843     27013     26473     27803     27309     26717     26697     27577     27259     27506     27851     27694     27758 
dram[7]:     27188     27841     26843     27159     26891     27010     27543     27687     26866     27534     26773     27136     27147     27070     27930     28135 
dram[8]:     27669     27479     27027     27368     26890     27430     27240     27862     26884     27418     27096     27805     27233     27700     27837     28408 
dram[9]:     27774     27510     27373     26982     27312     26932     27889     27490     27116     27094     28001     27066     27582     27961     28399     27778 
dram[10]:     27955     27856     27124     26927     27190     27073     27847     27696     27504     27487     27762     27685     27629     27505     27571     27660 
dram[11]:     27909     27493     27515     27333     27255     28121     27771     28423     27733     27586     27164     27202     27634     27944     28203     28168 
total dram reads = 5289918
bank skew: 29820/26331 = 1.13
chip skew: 453561/434498 = 1.04
number of total write accesses:
dram[0]:      4632      4550      4262      4316      4720      4735      4644      4570      4477      4457      4699      4550      4928      5011      4758      4869 
dram[1]:      4699      4452      4384      4613      4806      4564      4363      4688      4508      4464      4559      4718      4893      5001      4851      4966 
dram[2]:      4634      4607      4364      4476      4646      4717      4866      4627      4279      4266      4500      4737      5011      4926      4664      4972 
dram[3]:      4445      4744      4374      4532      4582      4704      4597      4609      4255      4388      4519      4552      4803      4842      4957      4904 
dram[4]:      4669      4585      4411      4516      4687      4592      4622      4508      4285      4482      4522      4471      5014      4979      4749      4755 
dram[5]:      4703      4539      4353      4523      4488      4444      4523      4671      4298      4309      4410      4519      4982      5004      4790      4711 
dram[6]:      4548      4563      4395      4388      4571      4665      4559      4519      4171      4350      4545      4482      4804      4932      4835      4837 
dram[7]:      4530      4640      4347      4433      4667      4641      4598      4791      4443      4352      4643      4666      4919      4861      4799      4835 
dram[8]:      4647      4659      4323      4518      4846      4733      4648      4685      4332      4485      4495      4414      4793      4881      4685      4826 
dram[9]:      4488      4623      4335      4407      4609      4605      4694      4625      4413      4251      4579      4594      4769      5095      4825      4919 
dram[10]:      4598      4678      4243      4415      4458      4711      4710      4452      4441      4453      4630      4622      4740      4938      4820      4779 
dram[11]:      4594      4554      4594      4368      4674      4770      4455      4635      4533      4507      4455      4607      4974      4832      4846      4782 
total dram writes = 886918
bank skew: 5095/4171 = 1.22
chip skew: 74529/73164 = 1.02
average mf latency per bank:
dram[0]:       1345      1303      1362      1206      1677      1592      2633      2325      1873      1758      1624      1749      1552      1533      1548      1404
dram[1]:       1693      1984      1631      1924      2454      2915      3719      4679      2234      2745      2280      2672      1868      2326      2860      2129
dram[2]:       1458      1380      1454      1388      2243      1702      2723      2369      1965      1819      1944      1747      1631      1563      1485      1440
dram[3]:       1285      1222      1222      1226      1668      1590      2576      2562      1537      1687      1578      1517      1442      1411      1273      1345
dram[4]:       1224      1281      1183      1150      3098      1682      2157      2515      1855      1577      1511      1525      1396      1439      1401      1375
dram[5]:       1618      1300      1520      1223      2282      1692      3774      2482      2603      1718      2158      1610      1824      1405      1849      1386
dram[6]:       1190      1214      1205      1164      1543      1849      2583      2364      1648      1662      1626      1745      1402      1356      1418      1294
dram[7]:       1263      1270      1157      1198      1644      1738      2274      2222      1713      1591      1572      1614      1468      1387      1282      1322
dram[8]:       1212      1280      1160      1217      1509      1588      2435      2123      1719      1740      1654      1580      1400      1360      1318      1322
dram[9]:       1356      1271      1296      1287      1782      1708      2328      2247      1924      1908      1704      1780      1471      1408      1360      1403
dram[10]:       1329      1250      1305      1217      1767      1775      2699      2381      1766      1724      1730      1627      1536      1481      1579      1401
dram[11]:       1354      1299      1271      1216      1928      1867      2500      2462      1919      1709      1613      1466      1584      1475      1365      1302
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14858844 n_nop=13562869 n_act=449747 n_pre=449731 n_ref_event=0 n_req=488385 n_rd=441592 n_rd_L2_A=0 n_write=0 n_wr_bk=74178 bw_util=0.1388
n_activity=8508478 dram_eff=0.2425
bk0: 27444a 11860713i bk1: 27356a 11871632i bk2: 27059a 11905490i bk3: 26879a 11927218i bk4: 27891a 11810135i bk5: 27845a 11809133i bk6: 28039a 11780405i bk7: 27677a 11855661i bk8: 27529a 11835646i bk9: 27144a 11913224i bk10: 27703a 11836059i bk11: 27038a 11909297i bk12: 28344a 11755146i bk13: 27797a 11802298i bk14: 28032a 11782300i bk15: 27815a 11811141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079118
Row_Buffer_Locality_read = 0.077524
Row_Buffer_Locality_write = 0.094159
Bank_Level_Parallism = 6.266926
Bank_Level_Parallism_Col = 2.099410
Bank_Level_Parallism_Ready = 1.173627
write_to_read_ratio_blp_rw_average = 0.137945
GrpLevelPara = 1.789428 

BW Util details:
bwutil = 0.138845 
total_CMD = 14858844 
util_bw = 2063080 
Wasted_Col = 4790711 
Wasted_Row = 965164 
Idle = 7039889 

BW Util Bottlenecks: 
RCDc_limit = 7033138 
RCDWRc_limit = 391415 
WTRc_limit = 1671785 
RTWc_limit = 1282948 
CCDLc_limit = 394824 
rwq = 0 
CCDLc_limit_alone = 289811 
WTRc_limit_alone = 1618260 
RTWc_limit_alone = 1231460 

Commands details: 
total_CMD = 14858844 
n_nop = 13562869 
Read = 441592 
Write = 0 
L2_Alloc = 0 
L2_WB = 74178 
n_act = 449747 
n_pre = 449731 
n_ref = 0 
n_req = 488385 
total_req = 515770 

Dual Bus Interface Util: 
issued_total_row = 899478 
issued_total_col = 515770 
Row_Bus_Util =  0.060535 
CoL_Bus_Util = 0.034711 
Either_Row_CoL_Bus_Util = 0.087219 
Issued_on_Two_Bus_Simul_Util = 0.008027 
issued_two_Eff = 0.092033 
queue_avg = 6.563967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.56397
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14858844 n_nop=13540942 n_act=457999 n_pre=457983 n_ref_event=0 n_req=500907 n_rd=453561 n_rd_L2_A=0 n_write=0 n_wr_bk=74529 bw_util=0.1422
n_activity=8535706 dram_eff=0.2475
bk0: 27638a 11671322i bk1: 28906a 11549896i bk2: 27477a 11688544i bk3: 28985a 11520919i bk4: 27905a 11636614i bk5: 28029a 11656107i bk6: 27856a 11703140i bk7: 28909a 11519640i bk8: 27611a 11676749i bk9: 28804a 11536423i bk10: 27457a 11674938i bk11: 28984a 11522123i bk12: 27912a 11627325i bk13: 28840a 11523127i bk14: 28428a 11608870i bk15: 29820a 11416090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085661
Row_Buffer_Locality_read = 0.082939
Row_Buffer_Locality_write = 0.111731
Bank_Level_Parallism = 6.742577
Bank_Level_Parallism_Col = 2.144405
Bank_Level_Parallism_Ready = 1.181204
write_to_read_ratio_blp_rw_average = 0.141916
GrpLevelPara = 1.819289 

BW Util details:
bwutil = 0.142162 
total_CMD = 14858844 
util_bw = 2112360 
Wasted_Col = 4803421 
Wasted_Row = 942557 
Idle = 7000506 

BW Util Bottlenecks: 
RCDc_limit = 7115505 
RCDWRc_limit = 385792 
WTRc_limit = 1671179 
RTWc_limit = 1387971 
CCDLc_limit = 410076 
rwq = 0 
CCDLc_limit_alone = 298381 
WTRc_limit_alone = 1616582 
RTWc_limit_alone = 1330873 

Commands details: 
total_CMD = 14858844 
n_nop = 13540942 
Read = 453561 
Write = 0 
L2_Alloc = 0 
L2_WB = 74529 
n_act = 457999 
n_pre = 457983 
n_ref = 0 
n_req = 500907 
total_req = 528090 

Dual Bus Interface Util: 
issued_total_row = 915982 
issued_total_col = 528090 
Row_Bus_Util =  0.061646 
CoL_Bus_Util = 0.035540 
Either_Row_CoL_Bus_Util = 0.088695 
Issued_on_Two_Bus_Simul_Util = 0.008491 
issued_two_Eff = 0.095735 
queue_avg = 9.529859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.52986
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14858844 n_nop=13557528 n_act=452595 n_pre=452579 n_ref_event=0 n_req=491124 n_rd=444305 n_rd_L2_A=0 n_write=0 n_wr_bk=74292 bw_util=0.1396
n_activity=8542147 dram_eff=0.2428
bk0: 27841a 11779809i bk1: 27886a 11792710i bk2: 27355a 11844651i bk3: 26858a 11877354i bk4: 27170a 11825527i bk5: 27713a 11778110i bk6: 28718a 11669176i bk7: 27752a 11792521i bk8: 27438a 11828291i bk9: 27240a 11848340i bk10: 27924a 11789002i bk11: 27410a 11809661i bk12: 28155a 11721533i bk13: 28243a 11718507i bk14: 28264a 11724910i bk15: 28338a 11704018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078453
Row_Buffer_Locality_read = 0.076949
Row_Buffer_Locality_write = 0.092719
Bank_Level_Parallism = 6.357223
Bank_Level_Parallism_Col = 2.092578
Bank_Level_Parallism_Ready = 1.168047
write_to_read_ratio_blp_rw_average = 0.138150
GrpLevelPara = 1.786546 

BW Util details:
bwutil = 0.139606 
total_CMD = 14858844 
util_bw = 2074388 
Wasted_Col = 4820707 
Wasted_Row = 965420 
Idle = 6998329 

BW Util Bottlenecks: 
RCDc_limit = 7077414 
RCDWRc_limit = 393507 
WTRc_limit = 1666592 
RTWc_limit = 1286189 
CCDLc_limit = 398851 
rwq = 0 
CCDLc_limit_alone = 292756 
WTRc_limit_alone = 1612359 
RTWc_limit_alone = 1234327 

Commands details: 
total_CMD = 14858844 
n_nop = 13557528 
Read = 444305 
Write = 0 
L2_Alloc = 0 
L2_WB = 74292 
n_act = 452595 
n_pre = 452579 
n_ref = 0 
n_req = 491124 
total_req = 518597 

Dual Bus Interface Util: 
issued_total_row = 905174 
issued_total_col = 518597 
Row_Bus_Util =  0.060918 
CoL_Bus_Util = 0.034902 
Either_Row_CoL_Bus_Util = 0.087579 
Issued_on_Two_Bus_Simul_Util = 0.008241 
issued_two_Eff = 0.094101 
queue_avg = 7.379123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.37912
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14858844 n_nop=13563264 n_act=449803 n_pre=449787 n_ref_event=0 n_req=486959 n_rd=440353 n_rd_L2_A=0 n_write=0 n_wr_bk=73807 bw_util=0.1384
n_activity=8526425 dram_eff=0.2412
bk0: 27150a 11886546i bk1: 27868a 11825340i bk2: 26971a 11927166i bk3: 27067a 11897921i bk4: 27467a 11860021i bk5: 27267a 11888286i bk6: 27157a 11878150i bk7: 27664a 11845522i bk8: 27818a 11837262i bk9: 27408a 11882902i bk10: 27042a 11934157i bk11: 27453a 11860743i bk12: 27851a 11822012i bk13: 28172a 11786073i bk14: 28174a 11793891i bk15: 27824a 11821135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076302
Row_Buffer_Locality_read = 0.074960
Row_Buffer_Locality_write = 0.088980
Bank_Level_Parallism = 6.208847
Bank_Level_Parallism_Col = 2.083869
Bank_Level_Parallism_Ready = 1.170189
write_to_read_ratio_blp_rw_average = 0.136485
GrpLevelPara = 1.779501 

BW Util details:
bwutil = 0.138412 
total_CMD = 14858844 
util_bw = 2056640 
Wasted_Col = 4812538 
Wasted_Row = 976291 
Idle = 7013375 

BW Util Bottlenecks: 
RCDc_limit = 7052245 
RCDWRc_limit = 393619 
WTRc_limit = 1657145 
RTWc_limit = 1257703 
CCDLc_limit = 390306 
rwq = 0 
CCDLc_limit_alone = 287202 
WTRc_limit_alone = 1603868 
RTWc_limit_alone = 1207876 

Commands details: 
total_CMD = 14858844 
n_nop = 13563264 
Read = 440353 
Write = 0 
L2_Alloc = 0 
L2_WB = 73807 
n_act = 449803 
n_pre = 449787 
n_ref = 0 
n_req = 486959 
total_req = 514160 

Dual Bus Interface Util: 
issued_total_row = 899590 
issued_total_col = 514160 
Row_Bus_Util =  0.060542 
CoL_Bus_Util = 0.034603 
Either_Row_CoL_Bus_Util = 0.087193 
Issued_on_Two_Bus_Simul_Util = 0.007953 
issued_two_Eff = 0.091210 
queue_avg = 6.237308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.23731
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14858844 n_nop=13571311 n_act=445679 n_pre=445663 n_ref_event=0 n_req=481274 n_rd=434498 n_rd_L2_A=0 n_write=0 n_wr_bk=73847 bw_util=0.1368
n_activity=8528006 dram_eff=0.2384
bk0: 27431a 11958398i bk1: 27367a 11983725i bk2: 26690a 12045390i bk3: 26405a 12109568i bk4: 27128a 12011079i bk5: 26443a 12067743i bk6: 28380a 11855818i bk7: 27199a 11972932i bk8: 26821a 12025198i bk9: 26821a 12027110i bk10: 27152a 11984728i bk11: 26761a 12045020i bk12: 27810a 11919654i bk13: 26982a 11994057i bk14: 27873a 11919188i bk15: 27235a 11991093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073962
Row_Buffer_Locality_read = 0.072451
Row_Buffer_Locality_write = 0.087994
Bank_Level_Parallism = 5.934044
Bank_Level_Parallism_Col = 2.063439
Bank_Level_Parallism_Ready = 1.164373
write_to_read_ratio_blp_rw_average = 0.136961
GrpLevelPara = 1.764989 

BW Util details:
bwutil = 0.136846 
total_CMD = 14858844 
util_bw = 2033380 
Wasted_Col = 4817484 
Wasted_Row = 988413 
Idle = 7019567 

BW Util Bottlenecks: 
RCDc_limit = 7012780 
RCDWRc_limit = 398268 
WTRc_limit = 1652134 
RTWc_limit = 1244052 
CCDLc_limit = 384032 
rwq = 0 
CCDLc_limit_alone = 282584 
WTRc_limit_alone = 1599503 
RTWc_limit_alone = 1195235 

Commands details: 
total_CMD = 14858844 
n_nop = 13571311 
Read = 434498 
Write = 0 
L2_Alloc = 0 
L2_WB = 73847 
n_act = 445679 
n_pre = 445663 
n_ref = 0 
n_req = 481274 
total_req = 508345 

Dual Bus Interface Util: 
issued_total_row = 891342 
issued_total_col = 508345 
Row_Bus_Util =  0.059987 
CoL_Bus_Util = 0.034212 
Either_Row_CoL_Bus_Util = 0.086651 
Issued_on_Two_Bus_Simul_Util = 0.007548 
issued_two_Eff = 0.087108 
queue_avg = 5.360171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.36017
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14858844 n_nop=13569487 n_act=447824 n_pre=447808 n_ref_event=0 n_req=485466 n_rd=439318 n_rd_L2_A=0 n_write=0 n_wr_bk=73267 bw_util=0.138
n_activity=8537710 dram_eff=0.2402
bk0: 28106a 11794980i bk1: 27275a 11914669i bk2: 27224a 11906810i bk3: 27030a 11927319i bk4: 27052a 11938646i bk5: 26331a 12019485i bk6: 27919a 11814222i bk7: 27738a 11841943i bk8: 27285a 11861670i bk9: 26850a 11956839i bk10: 27540a 11848699i bk11: 27645a 11825601i bk12: 28081a 11783839i bk13: 27833a 11827142i bk14: 27977a 11808549i bk15: 27432a 11897773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077538
Row_Buffer_Locality_read = 0.076104
Row_Buffer_Locality_write = 0.091185
Bank_Level_Parallism = 6.183054
Bank_Level_Parallism_Col = 2.073771
Bank_Level_Parallism_Ready = 1.164275
write_to_read_ratio_blp_rw_average = 0.137111
GrpLevelPara = 1.773911 

BW Util details:
bwutil = 0.137988 
total_CMD = 14858844 
util_bw = 2050340 
Wasted_Col = 4807211 
Wasted_Row = 985904 
Idle = 7015389 

BW Util Bottlenecks: 
RCDc_limit = 7029266 
RCDWRc_limit = 391013 
WTRc_limit = 1615967 
RTWc_limit = 1251233 
CCDLc_limit = 392028 
rwq = 0 
CCDLc_limit_alone = 289476 
WTRc_limit_alone = 1563993 
RTWc_limit_alone = 1200655 

Commands details: 
total_CMD = 14858844 
n_nop = 13569487 
Read = 439318 
Write = 0 
L2_Alloc = 0 
L2_WB = 73267 
n_act = 447824 
n_pre = 447808 
n_ref = 0 
n_req = 485466 
total_req = 512585 

Dual Bus Interface Util: 
issued_total_row = 895632 
issued_total_col = 512585 
Row_Bus_Util =  0.060276 
CoL_Bus_Util = 0.034497 
Either_Row_CoL_Bus_Util = 0.086774 
Issued_on_Two_Bus_Simul_Util = 0.007999 
issued_two_Eff = 0.092185 
queue_avg = 7.082650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.08265
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14858844 n_nop=13571360 n_act=446109 n_pre=446093 n_ref_event=0 n_req=482410 n_rd=436008 n_rd_L2_A=0 n_write=0 n_wr_bk=73164 bw_util=0.1371
n_activity=8524821 dram_eff=0.2389
bk0: 27598a 11898399i bk1: 27450a 11928196i bk2: 26460a 12018408i bk3: 26843a 11999156i bk4: 27013a 11963882i bk5: 26473a 12061289i bk6: 27803a 11882361i bk7: 27309a 11934577i bk8: 26717a 11989694i bk9: 26697a 11994769i bk10: 27577a 11900949i bk11: 27259a 11924049i bk12: 27506a 11917182i bk13: 27851a 11873544i bk14: 27694a 11891939i bk15: 27758a 11897888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075249
Row_Buffer_Locality_read = 0.073749
Row_Buffer_Locality_write = 0.089350
Bank_Level_Parallism = 6.053072
Bank_Level_Parallism_Col = 2.064991
Bank_Level_Parallism_Ready = 1.165490
write_to_read_ratio_blp_rw_average = 0.135624
GrpLevelPara = 1.767504 

BW Util details:
bwutil = 0.137069 
total_CMD = 14858844 
util_bw = 2036688 
Wasted_Col = 4803529 
Wasted_Row = 985219 
Idle = 7033408 

BW Util Bottlenecks: 
RCDc_limit = 7014195 
RCDWRc_limit = 392724 
WTRc_limit = 1645825 
RTWc_limit = 1222791 
CCDLc_limit = 383689 
rwq = 0 
CCDLc_limit_alone = 283345 
WTRc_limit_alone = 1593243 
RTWc_limit_alone = 1175029 

Commands details: 
total_CMD = 14858844 
n_nop = 13571360 
Read = 436008 
Write = 0 
L2_Alloc = 0 
L2_WB = 73164 
n_act = 446109 
n_pre = 446093 
n_ref = 0 
n_req = 482410 
total_req = 509172 

Dual Bus Interface Util: 
issued_total_row = 892202 
issued_total_col = 509172 
Row_Bus_Util =  0.060045 
CoL_Bus_Util = 0.034267 
Either_Row_CoL_Bus_Util = 0.086648 
Issued_on_Two_Bus_Simul_Util = 0.007665 
issued_two_Eff = 0.088459 
queue_avg = 5.855816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.85582
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14858844 n_nop=13568615 n_act=446606 n_pre=446590 n_ref_event=0 n_req=483471 n_rd=436753 n_rd_L2_A=0 n_write=0 n_wr_bk=74165 bw_util=0.1375
n_activity=8542500 dram_eff=0.2392
bk0: 27188a 11936416i bk1: 27841a 11881001i bk2: 26843a 11994605i bk3: 27159a 11952926i bk4: 26891a 12016007i bk5: 27010a 11970639i bk6: 27543a 11889497i bk7: 27687a 11896219i bk8: 26866a 11955324i bk9: 27534a 11877464i bk10: 26773a 11991731i bk11: 27136a 11940273i bk12: 27147a 11957237i bk13: 27070a 11985024i bk14: 27930a 11890791i bk15: 28135a 11849382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076253
Row_Buffer_Locality_read = 0.074809
Row_Buffer_Locality_write = 0.089751
Bank_Level_Parallism = 6.057046
Bank_Level_Parallism_Col = 2.074228
Bank_Level_Parallism_Ready = 1.168163
write_to_read_ratio_blp_rw_average = 0.137243
GrpLevelPara = 1.772918 

BW Util details:
bwutil = 0.137539 
total_CMD = 14858844 
util_bw = 2043672 
Wasted_Col = 4806650 
Wasted_Row = 985877 
Idle = 7022645 

BW Util Bottlenecks: 
RCDc_limit = 7010913 
RCDWRc_limit = 395330 
WTRc_limit = 1661908 
RTWc_limit = 1248886 
CCDLc_limit = 387022 
rwq = 0 
CCDLc_limit_alone = 284131 
WTRc_limit_alone = 1608429 
RTWc_limit_alone = 1199474 

Commands details: 
total_CMD = 14858844 
n_nop = 13568615 
Read = 436753 
Write = 0 
L2_Alloc = 0 
L2_WB = 74165 
n_act = 446606 
n_pre = 446590 
n_ref = 0 
n_req = 483471 
total_req = 510918 

Dual Bus Interface Util: 
issued_total_row = 893196 
issued_total_col = 510918 
Row_Bus_Util =  0.060112 
CoL_Bus_Util = 0.034385 
Either_Row_CoL_Bus_Util = 0.086832 
Issued_on_Two_Bus_Simul_Util = 0.007664 
issued_two_Eff = 0.088267 
queue_avg = 5.723168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.72317
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14858844 n_nop=13565092 n_act=448888 n_pre=448872 n_ref_event=0 n_req=486239 n_rd=439346 n_rd_L2_A=0 n_write=0 n_wr_bk=73970 bw_util=0.1382
n_activity=8548758 dram_eff=0.2402
bk0: 27669a 11862311i bk1: 27479a 11855744i bk2: 27027a 11938007i bk3: 27368a 11885356i bk4: 26890a 11965143i bk5: 27430a 11880705i bk6: 27240a 11921539i bk7: 27862a 11839150i bk8: 26884a 11927733i bk9: 27418a 11881250i bk10: 27096a 11930281i bk11: 27805a 11838880i bk12: 27233a 11910082i bk13: 27700a 11838768i bk14: 27837a 11855870i bk15: 28408a 11777332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076818
Row_Buffer_Locality_read = 0.075517
Row_Buffer_Locality_write = 0.089011
Bank_Level_Parallism = 6.147939
Bank_Level_Parallism_Col = 2.075177
Bank_Level_Parallism_Ready = 1.167436
write_to_read_ratio_blp_rw_average = 0.137927
GrpLevelPara = 1.774351 

BW Util details:
bwutil = 0.138185 
total_CMD = 14858844 
util_bw = 2053264 
Wasted_Col = 4825259 
Wasted_Row = 985488 
Idle = 6994833 

BW Util Bottlenecks: 
RCDc_limit = 7043215 
RCDWRc_limit = 397758 
WTRc_limit = 1662887 
RTWc_limit = 1264105 
CCDLc_limit = 391546 
rwq = 0 
CCDLc_limit_alone = 287649 
WTRc_limit_alone = 1609090 
RTWc_limit_alone = 1214005 

Commands details: 
total_CMD = 14858844 
n_nop = 13565092 
Read = 439346 
Write = 0 
L2_Alloc = 0 
L2_WB = 73970 
n_act = 448888 
n_pre = 448872 
n_ref = 0 
n_req = 486239 
total_req = 513316 

Dual Bus Interface Util: 
issued_total_row = 897760 
issued_total_col = 513316 
Row_Bus_Util =  0.060419 
CoL_Bus_Util = 0.034546 
Either_Row_CoL_Bus_Util = 0.087069 
Issued_on_Two_Bus_Simul_Util = 0.007896 
issued_two_Eff = 0.090685 
queue_avg = 6.251816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.25182
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14858844 n_nop=13563049 n_act=449390 n_pre=449374 n_ref_event=0 n_req=486918 n_rd=440259 n_rd_L2_A=0 n_write=0 n_wr_bk=73831 bw_util=0.1384
n_activity=8546101 dram_eff=0.2406
bk0: 27774a 11815707i bk1: 27510a 11842289i bk2: 27373a 11843489i bk3: 26982a 11892070i bk4: 27312a 11865550i bk5: 26932a 11913478i bk6: 27889a 11782531i bk7: 27490a 11867668i bk8: 27116a 11872206i bk9: 27094a 11889997i bk10: 28001a 11780842i bk11: 27066a 11890403i bk12: 27582a 11847703i bk13: 27961a 11793356i bk14: 28399a 11747294i bk15: 27778a 11793512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077075
Row_Buffer_Locality_read = 0.075551
Row_Buffer_Locality_write = 0.091451
Bank_Level_Parallism = 6.242617
Bank_Level_Parallism_Col = 2.082413
Bank_Level_Parallism_Ready = 1.169297
write_to_read_ratio_blp_rw_average = 0.137541
GrpLevelPara = 1.780558 

BW Util details:
bwutil = 0.138393 
total_CMD = 14858844 
util_bw = 2056360 
Wasted_Col = 4813582 
Wasted_Row = 983940 
Idle = 7004962 

BW Util Bottlenecks: 
RCDc_limit = 7044100 
RCDWRc_limit = 394915 
WTRc_limit = 1650758 
RTWc_limit = 1263765 
CCDLc_limit = 389620 
rwq = 0 
CCDLc_limit_alone = 286627 
WTRc_limit_alone = 1597239 
RTWc_limit_alone = 1214291 

Commands details: 
total_CMD = 14858844 
n_nop = 13563049 
Read = 440259 
Write = 0 
L2_Alloc = 0 
L2_WB = 73831 
n_act = 449390 
n_pre = 449374 
n_ref = 0 
n_req = 486918 
total_req = 514090 

Dual Bus Interface Util: 
issued_total_row = 898764 
issued_total_col = 514090 
Row_Bus_Util =  0.060487 
CoL_Bus_Util = 0.034598 
Either_Row_CoL_Bus_Util = 0.087207 
Issued_on_Two_Bus_Simul_Util = 0.007878 
issued_two_Eff = 0.090338 
queue_avg = 6.815269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.81527
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14858844 n_nop=13564353 n_act=449702 n_pre=449686 n_ref_event=0 n_req=487169 n_rd=440471 n_rd_L2_A=0 n_write=0 n_wr_bk=73688 bw_util=0.1384
n_activity=8534222 dram_eff=0.241
bk0: 27955a 11785016i bk1: 27856a 11825223i bk2: 27124a 11870205i bk3: 26927a 11921702i bk4: 27190a 11898128i bk5: 27073a 11900941i bk6: 27847a 11797961i bk7: 27696a 11821450i bk8: 27504a 11838287i bk9: 27487a 11844999i bk10: 27762a 11796570i bk11: 27685a 11816664i bk12: 27629a 11812477i bk13: 27505a 11844734i bk14: 27571a 11831922i bk15: 27660a 11844027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076908
Row_Buffer_Locality_read = 0.075415
Row_Buffer_Locality_write = 0.090989
Bank_Level_Parallism = 6.257450
Bank_Level_Parallism_Col = 2.081760
Bank_Level_Parallism_Ready = 1.165939
write_to_read_ratio_blp_rw_average = 0.137480
GrpLevelPara = 1.780033 

BW Util details:
bwutil = 0.138412 
total_CMD = 14858844 
util_bw = 2056636 
Wasted_Col = 4806643 
Wasted_Row = 970770 
Idle = 7024795 

BW Util Bottlenecks: 
RCDc_limit = 7046346 
RCDWRc_limit = 394649 
WTRc_limit = 1642712 
RTWc_limit = 1263701 
CCDLc_limit = 391977 
rwq = 0 
CCDLc_limit_alone = 288942 
WTRc_limit_alone = 1589932 
RTWc_limit_alone = 1213446 

Commands details: 
total_CMD = 14858844 
n_nop = 13564353 
Read = 440471 
Write = 0 
L2_Alloc = 0 
L2_WB = 73688 
n_act = 449702 
n_pre = 449686 
n_ref = 0 
n_req = 487169 
total_req = 514159 

Dual Bus Interface Util: 
issued_total_row = 899388 
issued_total_col = 514159 
Row_Bus_Util =  0.060529 
CoL_Bus_Util = 0.034603 
Either_Row_CoL_Bus_Util = 0.087119 
Issued_on_Two_Bus_Simul_Util = 0.008012 
issued_two_Eff = 0.091971 
queue_avg = 6.747524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.74752
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14858844 n_nop=13555859 n_act=452097 n_pre=452081 n_ref_event=0 n_req=490502 n_rd=443454 n_rd_L2_A=0 n_write=0 n_wr_bk=74180 bw_util=0.1393
n_activity=8533497 dram_eff=0.2426
bk0: 27909a 11792316i bk1: 27493a 11837015i bk2: 27515a 11841583i bk3: 27333a 11882898i bk4: 27255a 11869207i bk5: 28121a 11755921i bk6: 27771a 11800945i bk7: 28423a 11751067i bk8: 27733a 11813223i bk9: 27586a 11832091i bk10: 27164a 11871167i bk11: 27202a 11890551i bk12: 27634a 11818950i bk13: 27944a 11768473i bk14: 28203a 11748262i bk15: 28168a 11760618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078297
Row_Buffer_Locality_read = 0.076513
Row_Buffer_Locality_write = 0.095116
Bank_Level_Parallism = 6.299599
Bank_Level_Parallism_Col = 2.101537
Bank_Level_Parallism_Ready = 1.170604
write_to_read_ratio_blp_rw_average = 0.139940
GrpLevelPara = 1.790463 

BW Util details:
bwutil = 0.139347 
total_CMD = 14858844 
util_bw = 2070536 
Wasted_Col = 4818198 
Wasted_Row = 958343 
Idle = 7011767 

BW Util Bottlenecks: 
RCDc_limit = 7075249 
RCDWRc_limit = 394396 
WTRc_limit = 1671645 
RTWc_limit = 1313610 
CCDLc_limit = 397762 
rwq = 0 
CCDLc_limit_alone = 290528 
WTRc_limit_alone = 1617076 
RTWc_limit_alone = 1260945 

Commands details: 
total_CMD = 14858844 
n_nop = 13555859 
Read = 443454 
Write = 0 
L2_Alloc = 0 
L2_WB = 74180 
n_act = 452097 
n_pre = 452081 
n_ref = 0 
n_req = 490502 
total_req = 517634 

Dual Bus Interface Util: 
issued_total_row = 904178 
issued_total_col = 517634 
Row_Bus_Util =  0.060851 
CoL_Bus_Util = 0.034837 
Either_Row_CoL_Bus_Util = 0.087691 
Issued_on_Two_Bus_Simul_Util = 0.007997 
issued_two_Eff = 0.091196 
queue_avg = 7.030949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.03095

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1165854, Miss = 228177, Miss_rate = 0.196, Pending_hits = 1333, Reservation_fails = 8280
L2_cache_bank[1]: Access = 1161775, Miss = 225681, Miss_rate = 0.194, Pending_hits = 1308, Reservation_fails = 4339
L2_cache_bank[2]: Access = 1371572, Miss = 228408, Miss_rate = 0.167, Pending_hits = 1554, Reservation_fails = 7825
L2_cache_bank[3]: Access = 1161885, Miss = 237401, Miss_rate = 0.204, Pending_hits = 1717, Reservation_fails = 7332
L2_cache_bank[4]: Access = 1168553, Miss = 228989, Miss_rate = 0.196, Pending_hits = 1450, Reservation_fails = 6864
L2_cache_bank[5]: Access = 1108487, Miss = 227564, Miss_rate = 0.205, Pending_hits = 1346, Reservation_fails = 4383
L2_cache_bank[6]: Access = 1138310, Miss = 225754, Miss_rate = 0.198, Pending_hits = 1308, Reservation_fails = 7124
L2_cache_bank[7]: Access = 1130313, Miss = 226847, Miss_rate = 0.201, Pending_hits = 1309, Reservation_fails = 6373
L2_cache_bank[8]: Access = 1326931, Miss = 225409, Miss_rate = 0.170, Pending_hits = 1322, Reservation_fails = 6440
L2_cache_bank[9]: Access = 1142323, Miss = 221337, Miss_rate = 0.194, Pending_hits = 1283, Reservation_fails = 7291
L2_cache_bank[10]: Access = 1183091, Miss = 227321, Miss_rate = 0.192, Pending_hits = 1428, Reservation_fails = 7090
L2_cache_bank[11]: Access = 1131543, Miss = 224267, Miss_rate = 0.198, Pending_hits = 1269, Reservation_fails = 5965
L2_cache_bank[12]: Access = 1146626, Miss = 224502, Miss_rate = 0.196, Pending_hits = 1270, Reservation_fails = 10119
L2_cache_bank[13]: Access = 1172601, Miss = 223776, Miss_rate = 0.191, Pending_hits = 1327, Reservation_fails = 8461
L2_cache_bank[14]: Access = 1143176, Miss = 223311, Miss_rate = 0.195, Pending_hits = 1301, Reservation_fails = 8080
L2_cache_bank[15]: Access = 1122291, Miss = 225702, Miss_rate = 0.201, Pending_hits = 1213, Reservation_fails = 6363
L2_cache_bank[16]: Access = 1143280, Miss = 224020, Miss_rate = 0.196, Pending_hits = 1336, Reservation_fails = 7176
L2_cache_bank[17]: Access = 1088892, Miss = 227615, Miss_rate = 0.209, Pending_hits = 1270, Reservation_fails = 5471
L2_cache_bank[18]: Access = 1135782, Miss = 227588, Miss_rate = 0.200, Pending_hits = 1324, Reservation_fails = 7422
L2_cache_bank[19]: Access = 1138309, Miss = 224953, Miss_rate = 0.198, Pending_hits = 1325, Reservation_fails = 8970
L2_cache_bank[20]: Access = 1189544, Miss = 226723, Miss_rate = 0.191, Pending_hits = 1446, Reservation_fails = 8726
L2_cache_bank[21]: Access = 1130719, Miss = 226029, Miss_rate = 0.200, Pending_hits = 1416, Reservation_fails = 6979
L2_cache_bank[22]: Access = 1157319, Miss = 227324, Miss_rate = 0.196, Pending_hits = 1324, Reservation_fails = 6263
L2_cache_bank[23]: Access = 1185755, Miss = 228406, Miss_rate = 0.193, Pending_hits = 1366, Reservation_fails = 7162
L2_total_cache_accesses = 27944931
L2_total_cache_misses = 5437104
L2_total_cache_miss_rate = 0.1946
L2_total_cache_pending_hits = 32545
L2_total_cache_reservation_fails = 170498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22213906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3273099
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2016819
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32545
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261376
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36805
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27536369
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408562
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8055
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162391
L2_cache_data_port_util = 0.162
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=27944931
icnt_total_pkts_simt_to_mem=27944931
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27944931
Req_Network_cycles = 5794141
Req_Network_injected_packets_per_cycle =       4.8230 
Req_Network_conflicts_per_cycle =       2.9438
Req_Network_conflicts_per_cycle_util =       4.6205
Req_Bank_Level_Parallism =       7.5699
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.1764
Req_Network_out_buffer_full_per_cycle =       0.0465
Req_Network_out_buffer_avg_util =       4.8877

Reply_Network_injected_packets_num = 27944931
Reply_Network_cycles = 5794141
Reply_Network_injected_packets_per_cycle =        4.8230
Reply_Network_conflicts_per_cycle =        3.5428
Reply_Network_conflicts_per_cycle_util =       5.5605
Reply_Bank_Level_Parallism =       7.5699
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2696
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1608
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 39 min, 16 sec (23956 sec)
gpgpu_simulation_rate = 7575 (inst/sec)
gpgpu_simulation_rate = 241 (cycle/sec)
gpgpu_silicon_slowdown = 5663900x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c75433c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b90046c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 29 bind to kernel 25 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 25: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 25 
gpu_sim_cycle = 5788
gpu_sim_insn = 3872
gpu_ipc =       0.6690
gpu_tot_sim_cycle = 5799929
gpu_tot_sim_insn = 181490458
gpu_tot_ipc =      31.2918
gpu_tot_issued_cta = 4614
gpu_occupancy = 11.5180% 
gpu_tot_occupancy = 68.4193% 
max_total_param_size = 0
gpu_stall_dramfull = 2591024
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0007
partiton_level_parallism_total  =       4.8182
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.8198
L2_BW  =       0.0302 GB/Sec
L2_BW_total  =     210.4569 GB/Sec
gpu_total_sim_rate=7574

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1625040, Miss = 909297, Miss_rate = 0.560, Pending_hits = 18829, Reservation_fails = 450240
	L1D_cache_core[1]: Access = 1561966, Miss = 887475, Miss_rate = 0.568, Pending_hits = 19408, Reservation_fails = 556966
	L1D_cache_core[2]: Access = 1634687, Miss = 910057, Miss_rate = 0.557, Pending_hits = 19129, Reservation_fails = 477371
	L1D_cache_core[3]: Access = 1518540, Miss = 891047, Miss_rate = 0.587, Pending_hits = 19030, Reservation_fails = 556798
	L1D_cache_core[4]: Access = 1531293, Miss = 872453, Miss_rate = 0.570, Pending_hits = 18367, Reservation_fails = 463278
	L1D_cache_core[5]: Access = 1395595, Miss = 807781, Miss_rate = 0.579, Pending_hits = 16567, Reservation_fails = 470974
	L1D_cache_core[6]: Access = 1436496, Miss = 816473, Miss_rate = 0.568, Pending_hits = 17236, Reservation_fails = 469318
	L1D_cache_core[7]: Access = 1516161, Miss = 866096, Miss_rate = 0.571, Pending_hits = 18510, Reservation_fails = 437920
	L1D_cache_core[8]: Access = 1505309, Miss = 875462, Miss_rate = 0.582, Pending_hits = 19141, Reservation_fails = 500106
	L1D_cache_core[9]: Access = 1467314, Miss = 863432, Miss_rate = 0.588, Pending_hits = 19184, Reservation_fails = 497816
	L1D_cache_core[10]: Access = 1431734, Miss = 833943, Miss_rate = 0.582, Pending_hits = 18841, Reservation_fails = 475517
	L1D_cache_core[11]: Access = 1482194, Miss = 859694, Miss_rate = 0.580, Pending_hits = 18084, Reservation_fails = 509884
	L1D_cache_core[12]: Access = 1469453, Miss = 871261, Miss_rate = 0.593, Pending_hits = 18859, Reservation_fails = 488300
	L1D_cache_core[13]: Access = 1399630, Miss = 815769, Miss_rate = 0.583, Pending_hits = 17282, Reservation_fails = 441462
	L1D_cache_core[14]: Access = 1425192, Miss = 806606, Miss_rate = 0.566, Pending_hits = 17009, Reservation_fails = 445666
	L1D_cache_core[15]: Access = 1566202, Miss = 896318, Miss_rate = 0.572, Pending_hits = 19578, Reservation_fails = 489709
	L1D_cache_core[16]: Access = 1435116, Miss = 831137, Miss_rate = 0.579, Pending_hits = 17317, Reservation_fails = 473066
	L1D_cache_core[17]: Access = 1458117, Miss = 843404, Miss_rate = 0.578, Pending_hits = 18128, Reservation_fails = 511897
	L1D_cache_core[18]: Access = 1487794, Miss = 879385, Miss_rate = 0.591, Pending_hits = 18638, Reservation_fails = 519108
	L1D_cache_core[19]: Access = 1510766, Miss = 861548, Miss_rate = 0.570, Pending_hits = 18453, Reservation_fails = 464529
	L1D_cache_core[20]: Access = 1529731, Miss = 867630, Miss_rate = 0.567, Pending_hits = 18406, Reservation_fails = 475349
	L1D_cache_core[21]: Access = 1531456, Miss = 885216, Miss_rate = 0.578, Pending_hits = 19641, Reservation_fails = 512123
	L1D_cache_core[22]: Access = 1483194, Miss = 869861, Miss_rate = 0.586, Pending_hits = 19461, Reservation_fails = 540757
	L1D_cache_core[23]: Access = 1419914, Miss = 846493, Miss_rate = 0.596, Pending_hits = 19161, Reservation_fails = 534387
	L1D_cache_core[24]: Access = 1451704, Miss = 812129, Miss_rate = 0.559, Pending_hits = 17344, Reservation_fails = 456174
	L1D_cache_core[25]: Access = 1463602, Miss = 844073, Miss_rate = 0.577, Pending_hits = 17490, Reservation_fails = 459283
	L1D_cache_core[26]: Access = 1415107, Miss = 806774, Miss_rate = 0.570, Pending_hits = 18111, Reservation_fails = 476161
	L1D_cache_core[27]: Access = 1546783, Miss = 835258, Miss_rate = 0.540, Pending_hits = 17717, Reservation_fails = 459769
	L1D_cache_core[28]: Access = 1502375, Miss = 825108, Miss_rate = 0.549, Pending_hits = 17489, Reservation_fails = 442944
	L1D_cache_core[29]: Access = 1628256, Miss = 893670, Miss_rate = 0.549, Pending_hits = 18487, Reservation_fails = 481478
	L1D_total_cache_accesses = 44830721
	L1D_total_cache_misses = 25684850
	L1D_total_cache_miss_rate = 0.5729
	L1D_total_cache_pending_hits = 550897
	L1D_total_cache_reservation_fails = 14538350
	L1D_cache_data_port_util = 0.164
	L1D_cache_fill_port_util = 0.223
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18552223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 550897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23094111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14489080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2224926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 550915
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44422157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408564

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5020498
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9453339
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49183
ctas_completed 4614, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32104, 43583, 41468, 42870, 36108, 35286, 36346, 35165, 26771, 24584, 24239, 25969, 25179, 22438, 27088, 25350, 28445, 27723, 29324, 34928, 30398, 32802, 31062, 27030, 32931, 28549, 30030, 31282, 27758, 33649, 32687, 24361, 
gpgpu_n_tot_thrd_icount = 863052640
gpgpu_n_tot_w_icount = 26970395
gpgpu_n_stall_shd_mem = 19488766
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27536371
gpgpu_n_mem_write_global = 408564
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 48602498
gpgpu_n_store_insn = 1177610
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5982214
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17393202
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2095564
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5633027	W0_Idle:35126454	W0_Scoreboard:385547900	W1:10100665	W2:3583121	W3:1996160	W4:1371288	W5:1003785	W6:807540	W7:664939	W8:563880	W9:486376	W10:418920	W11:382675	W12:339005	W13:320960	W14:306257	W15:277425	W16:263665	W17:241331	W18:227743	W19:216287	W20:200029	W21:196531	W22:193577	W23:193317	W24:196306	W25:197169	W26:186855	W27:181397	W28:178942	W29:174700	W30:174696	W31:169115	W32:1155739
single_issue_nums: WS0:6610426	WS1:6840913	WS2:6798641	WS3:6720415	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202552152 {8:25319019,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16342560 {40:408564,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88694080 {40:2217352,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1012760760 {40:25319019,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3268512 {8:408564,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88694080 {40:2217352,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3358 
max_icnt2sh_latency = 255 
averagemflatency = 381 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 8 
mrq_lat_table:2932976 	53551 	111250 	237091 	420053 	423215 	463493 	549627 	499061 	150341 	9874 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13671290 	10952391 	2167115 	749422 	367089 	37550 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426131 	279879 	123588 	91351 	18656602 	3311315 	1646023 	1362119 	679840 	314572 	52915 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13582850 	6437565 	4247591 	2320738 	1039301 	294378 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22022 	22925 	4569 	1520 	323 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.082832  1.086028  1.087418  1.081216  1.086967  1.087766  1.087048  1.087641  1.078306  1.080241  1.088497  1.084500  1.090092  1.087729  1.087380  1.090598 
dram[1]:  1.089618  1.098717  1.095221  1.114508  1.085996  1.091326  1.084521  1.088893  1.080650  1.083128  1.084966  1.107207  1.087929  1.098917  1.094375  1.111794 
dram[2]:  1.084201  1.082858  1.085153  1.081963  1.079970  1.082628  1.095676  1.085717  1.080717  1.074280  1.084635  1.080225  1.096351  1.095027  1.086009  1.085767 
dram[3]:  1.079620  1.085580  1.084270  1.082000  1.082891  1.080461  1.081088  1.087387  1.079194  1.073601  1.075544  1.082011  1.087980  1.088062  1.084972  1.086623 
dram[4]:  1.078077  1.081016  1.077327  1.078929  1.076816  1.077694  1.083446  1.082582  1.072760  1.075089  1.078234  1.079342  1.084152  1.082671  1.083989  1.085277 
dram[5]:  1.092937  1.084919  1.084792  1.083844  1.080103  1.077464  1.086432  1.088648  1.078665  1.074312  1.087457  1.079763  1.082817  1.078528  1.095630  1.088022 
dram[6]:  1.083511  1.085387  1.075632  1.079675  1.079188  1.077563  1.084447  1.081720  1.076596  1.074563  1.081832  1.077449  1.085775  1.084893  1.088228  1.084703 
dram[7]:  1.083339  1.084394  1.080977  1.081480  1.080307  1.080562  1.087482  1.083048  1.071643  1.075137  1.080553  1.083180  1.085439  1.085872  1.089097  1.087860 
dram[8]:  1.084951  1.085496  1.081557  1.083805  1.077591  1.079576  1.082450  1.083931  1.076206  1.082785  1.083677  1.082767  1.083336  1.083970  1.088415  1.090404 
dram[9]:  1.087592  1.085956  1.084957  1.084474  1.080405  1.079895  1.085322  1.080724  1.081042  1.074225  1.084346  1.084178  1.086458  1.084210  1.088016  1.084031 
dram[10]:  1.088871  1.084301  1.084585  1.077483  1.080308  1.081223  1.088637  1.087493  1.078133  1.075365  1.083480  1.084305  1.080634  1.084599  1.086537  1.086864 
dram[11]:  1.088220  1.085917  1.083301  1.083616  1.082432  1.084107  1.090405  1.084371  1.075891  1.079056  1.084467  1.079925  1.090780  1.086323  1.091694  1.088502 
average row locality = 5850824/5396432 = 1.084202
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27444     27356     27059     26879     27891     27845     28039     27677     27529     27144     27703     27038     28344     27797     28032     27815 
dram[1]:     27638     28906     27477     28985     27905     28029     27856     28909     27611     28804     27457     28984     27912     28840     28428     29820 
dram[2]:     27841     27886     27355     26858     27170     27713     28718     27752     27438     27240     27924     27410     28155     28243     28264     28338 
dram[3]:     27150     27868     26971     27067     27467     27267     27157     27664     27818     27408     27042     27453     27851     28172     28174     27824 
dram[4]:     27431     27367     26690     26405     27128     26443     28380     27199     26821     26821     27152     26761     27810     26982     27873     27235 
dram[5]:     28106     27275     27224     27030     27052     26331     27919     27738     27285     26850     27540     27645     28081     27833     27977     27432 
dram[6]:     27598     27450     26460     26843     27013     26473     27803     27309     26717     26697     27577     27259     27506     27851     27694     27758 
dram[7]:     27188     27841     26843     27159     26891     27010     27543     27687     26866     27534     26773     27136     27147     27070     27930     28135 
dram[8]:     27669     27479     27027     27368     26890     27430     27240     27862     26884     27418     27096     27805     27233     27700     27837     28408 
dram[9]:     27774     27510     27373     26982     27312     26932     27889     27490     27116     27094     28001     27066     27582     27961     28399     27778 
dram[10]:     27955     27856     27124     26927     27190     27073     27847     27696     27504     27487     27762     27685     27629     27505     27571     27660 
dram[11]:     27909     27493     27515     27333     27255     28121     27771     28423     27733     27586     27164     27202     27634     27944     28203     28168 
total dram reads = 5289918
bank skew: 29820/26331 = 1.13
chip skew: 453561/434498 = 1.04
number of total write accesses:
dram[0]:      4632      4550      4262      4316      4720      4735      4644      4570      4477      4457      4699      4550      4928      5011      4758      4869 
dram[1]:      4699      4452      4384      4613      4806      4564      4363      4688      4508      4464      4559      4718      4893      5001      4851      4966 
dram[2]:      4634      4607      4364      4476      4646      4717      4866      4627      4279      4266      4500      4737      5011      4926      4664      4972 
dram[3]:      4445      4744      4374      4532      4582      4704      4597      4609      4255      4388      4519      4552      4803      4842      4957      4904 
dram[4]:      4669      4585      4411      4516      4687      4592      4622      4508      4285      4482      4522      4471      5014      4979      4749      4755 
dram[5]:      4703      4539      4353      4523      4488      4444      4523      4671      4298      4309      4410      4519      4982      5004      4790      4711 
dram[6]:      4548      4563      4395      4388      4571      4665      4559      4519      4171      4350      4545      4482      4804      4932      4835      4837 
dram[7]:      4530      4640      4347      4433      4667      4641      4598      4791      4443      4352      4643      4666      4919      4861      4799      4835 
dram[8]:      4647      4659      4323      4518      4846      4733      4648      4685      4332      4485      4495      4414      4793      4881      4685      4826 
dram[9]:      4488      4623      4335      4407      4609      4605      4694      4625      4413      4251      4579      4594      4769      5095      4825      4919 
dram[10]:      4598      4678      4243      4415      4458      4711      4710      4452      4441      4453      4630      4622      4740      4938      4820      4779 
dram[11]:      4594      4554      4594      4368      4674      4770      4455      4635      4533      4507      4455      4607      4974      4832      4846      4782 
total dram writes = 886918
bank skew: 5095/4171 = 1.22
chip skew: 74529/73164 = 1.02
average mf latency per bank:
dram[0]:       1345      1303      1362      1206      1677      1592      2633      2325      1873      1758      1624      1749      1552      1533      1548      1404
dram[1]:       1693      1984      1631      1924      2454      2915      3719      4679      2234      2745      2280      2672      1868      2326      2860      2129
dram[2]:       1458      1380      1454      1388      2243      1702      2723      2369      1965      1819      1944      1747      1631      1563      1485      1440
dram[3]:       1285      1222      1222      1226      1668      1590      2576      2562      1537      1687      1578      1517      1442      1411      1273      1345
dram[4]:       1224      1281      1183      1150      3098      1682      2157      2515      1855      1577      1511      1525      1396      1439      1401      1375
dram[5]:       1618      1300      1520      1223      2282      1692      3774      2482      2603      1718      2158      1610      1824      1405      1849      1386
dram[6]:       1190      1214      1205      1164      1543      1849      2583      2364      1648      1662      1626      1745      1402      1356      1418      1294
dram[7]:       1263      1270      1157      1198      1644      1738      2274      2222      1713      1591      1572      1614      1468      1387      1282      1322
dram[8]:       1212      1280      1160      1217      1509      1588      2435      2123      1719      1740      1654      1580      1400      1360      1318      1322
dram[9]:       1356      1271      1296      1287      1782      1708      2328      2247      1924      1908      1704      1780      1471      1408      1360      1403
dram[10]:       1329      1250      1305      1217      1767      1775      2699      2381      1766      1724      1730      1627      1536      1481      1579      1401
dram[11]:       1354      1299      1271      1216      1928      1867      2500      2462      1919      1709      1613      1466      1584      1475      1365      1302
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14873685 n_nop=13577710 n_act=449747 n_pre=449731 n_ref_event=0 n_req=488385 n_rd=441592 n_rd_L2_A=0 n_write=0 n_wr_bk=74178 bw_util=0.1387
n_activity=8508478 dram_eff=0.2425
bk0: 27444a 11875554i bk1: 27356a 11886473i bk2: 27059a 11920331i bk3: 26879a 11942059i bk4: 27891a 11824976i bk5: 27845a 11823974i bk6: 28039a 11795246i bk7: 27677a 11870502i bk8: 27529a 11850487i bk9: 27144a 11928065i bk10: 27703a 11850900i bk11: 27038a 11924138i bk12: 28344a 11769987i bk13: 27797a 11817139i bk14: 28032a 11797141i bk15: 27815a 11825982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079118
Row_Buffer_Locality_read = 0.077524
Row_Buffer_Locality_write = 0.094159
Bank_Level_Parallism = 6.266926
Bank_Level_Parallism_Col = 2.099410
Bank_Level_Parallism_Ready = 1.173627
write_to_read_ratio_blp_rw_average = 0.137945
GrpLevelPara = 1.789428 

BW Util details:
bwutil = 0.138707 
total_CMD = 14873685 
util_bw = 2063080 
Wasted_Col = 4790711 
Wasted_Row = 965164 
Idle = 7054730 

BW Util Bottlenecks: 
RCDc_limit = 7033138 
RCDWRc_limit = 391415 
WTRc_limit = 1671785 
RTWc_limit = 1282948 
CCDLc_limit = 394824 
rwq = 0 
CCDLc_limit_alone = 289811 
WTRc_limit_alone = 1618260 
RTWc_limit_alone = 1231460 

Commands details: 
total_CMD = 14873685 
n_nop = 13577710 
Read = 441592 
Write = 0 
L2_Alloc = 0 
L2_WB = 74178 
n_act = 449747 
n_pre = 449731 
n_ref = 0 
n_req = 488385 
total_req = 515770 

Dual Bus Interface Util: 
issued_total_row = 899478 
issued_total_col = 515770 
Row_Bus_Util =  0.060474 
CoL_Bus_Util = 0.034677 
Either_Row_CoL_Bus_Util = 0.087132 
Issued_on_Two_Bus_Simul_Util = 0.008019 
issued_two_Eff = 0.092033 
queue_avg = 6.557417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.55742
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14873685 n_nop=13555783 n_act=457999 n_pre=457983 n_ref_event=0 n_req=500907 n_rd=453561 n_rd_L2_A=0 n_write=0 n_wr_bk=74529 bw_util=0.142
n_activity=8535706 dram_eff=0.2475
bk0: 27638a 11686163i bk1: 28906a 11564737i bk2: 27477a 11703385i bk3: 28985a 11535760i bk4: 27905a 11651455i bk5: 28029a 11670948i bk6: 27856a 11717981i bk7: 28909a 11534481i bk8: 27611a 11691590i bk9: 28804a 11551264i bk10: 27457a 11689779i bk11: 28984a 11536964i bk12: 27912a 11642166i bk13: 28840a 11537968i bk14: 28428a 11623711i bk15: 29820a 11430931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085661
Row_Buffer_Locality_read = 0.082939
Row_Buffer_Locality_write = 0.111731
Bank_Level_Parallism = 6.742577
Bank_Level_Parallism_Col = 2.144405
Bank_Level_Parallism_Ready = 1.181204
write_to_read_ratio_blp_rw_average = 0.141916
GrpLevelPara = 1.819289 

BW Util details:
bwutil = 0.142020 
total_CMD = 14873685 
util_bw = 2112360 
Wasted_Col = 4803421 
Wasted_Row = 942557 
Idle = 7015347 

BW Util Bottlenecks: 
RCDc_limit = 7115505 
RCDWRc_limit = 385792 
WTRc_limit = 1671179 
RTWc_limit = 1387971 
CCDLc_limit = 410076 
rwq = 0 
CCDLc_limit_alone = 298381 
WTRc_limit_alone = 1616582 
RTWc_limit_alone = 1330873 

Commands details: 
total_CMD = 14873685 
n_nop = 13555783 
Read = 453561 
Write = 0 
L2_Alloc = 0 
L2_WB = 74529 
n_act = 457999 
n_pre = 457983 
n_ref = 0 
n_req = 500907 
total_req = 528090 

Dual Bus Interface Util: 
issued_total_row = 915982 
issued_total_col = 528090 
Row_Bus_Util =  0.061584 
CoL_Bus_Util = 0.035505 
Either_Row_CoL_Bus_Util = 0.088606 
Issued_on_Two_Bus_Simul_Util = 0.008483 
issued_two_Eff = 0.095735 
queue_avg = 9.520350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.52035
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14873685 n_nop=13572369 n_act=452595 n_pre=452579 n_ref_event=0 n_req=491124 n_rd=444305 n_rd_L2_A=0 n_write=0 n_wr_bk=74292 bw_util=0.1395
n_activity=8542147 dram_eff=0.2428
bk0: 27841a 11794650i bk1: 27886a 11807551i bk2: 27355a 11859492i bk3: 26858a 11892195i bk4: 27170a 11840368i bk5: 27713a 11792951i bk6: 28718a 11684017i bk7: 27752a 11807362i bk8: 27438a 11843132i bk9: 27240a 11863181i bk10: 27924a 11803843i bk11: 27410a 11824502i bk12: 28155a 11736374i bk13: 28243a 11733348i bk14: 28264a 11739751i bk15: 28338a 11718859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078453
Row_Buffer_Locality_read = 0.076949
Row_Buffer_Locality_write = 0.092719
Bank_Level_Parallism = 6.357223
Bank_Level_Parallism_Col = 2.092578
Bank_Level_Parallism_Ready = 1.168047
write_to_read_ratio_blp_rw_average = 0.138150
GrpLevelPara = 1.786546 

BW Util details:
bwutil = 0.139467 
total_CMD = 14873685 
util_bw = 2074388 
Wasted_Col = 4820707 
Wasted_Row = 965420 
Idle = 7013170 

BW Util Bottlenecks: 
RCDc_limit = 7077414 
RCDWRc_limit = 393507 
WTRc_limit = 1666592 
RTWc_limit = 1286189 
CCDLc_limit = 398851 
rwq = 0 
CCDLc_limit_alone = 292756 
WTRc_limit_alone = 1612359 
RTWc_limit_alone = 1234327 

Commands details: 
total_CMD = 14873685 
n_nop = 13572369 
Read = 444305 
Write = 0 
L2_Alloc = 0 
L2_WB = 74292 
n_act = 452595 
n_pre = 452579 
n_ref = 0 
n_req = 491124 
total_req = 518597 

Dual Bus Interface Util: 
issued_total_row = 905174 
issued_total_col = 518597 
Row_Bus_Util =  0.060857 
CoL_Bus_Util = 0.034867 
Either_Row_CoL_Bus_Util = 0.087491 
Issued_on_Two_Bus_Simul_Util = 0.008233 
issued_two_Eff = 0.094101 
queue_avg = 7.371760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.37176
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14873685 n_nop=13578105 n_act=449803 n_pre=449787 n_ref_event=0 n_req=486959 n_rd=440353 n_rd_L2_A=0 n_write=0 n_wr_bk=73807 bw_util=0.1383
n_activity=8526425 dram_eff=0.2412
bk0: 27150a 11901387i bk1: 27868a 11840181i bk2: 26971a 11942007i bk3: 27067a 11912762i bk4: 27467a 11874862i bk5: 27267a 11903127i bk6: 27157a 11892991i bk7: 27664a 11860363i bk8: 27818a 11852103i bk9: 27408a 11897743i bk10: 27042a 11948998i bk11: 27453a 11875584i bk12: 27851a 11836853i bk13: 28172a 11800914i bk14: 28174a 11808732i bk15: 27824a 11835976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076302
Row_Buffer_Locality_read = 0.074960
Row_Buffer_Locality_write = 0.088980
Bank_Level_Parallism = 6.208847
Bank_Level_Parallism_Col = 2.083869
Bank_Level_Parallism_Ready = 1.170189
write_to_read_ratio_blp_rw_average = 0.136485
GrpLevelPara = 1.779501 

BW Util details:
bwutil = 0.138274 
total_CMD = 14873685 
util_bw = 2056640 
Wasted_Col = 4812538 
Wasted_Row = 976291 
Idle = 7028216 

BW Util Bottlenecks: 
RCDc_limit = 7052245 
RCDWRc_limit = 393619 
WTRc_limit = 1657145 
RTWc_limit = 1257703 
CCDLc_limit = 390306 
rwq = 0 
CCDLc_limit_alone = 287202 
WTRc_limit_alone = 1603868 
RTWc_limit_alone = 1207876 

Commands details: 
total_CMD = 14873685 
n_nop = 13578105 
Read = 440353 
Write = 0 
L2_Alloc = 0 
L2_WB = 73807 
n_act = 449803 
n_pre = 449787 
n_ref = 0 
n_req = 486959 
total_req = 514160 

Dual Bus Interface Util: 
issued_total_row = 899590 
issued_total_col = 514160 
Row_Bus_Util =  0.060482 
CoL_Bus_Util = 0.034568 
Either_Row_CoL_Bus_Util = 0.087106 
Issued_on_Two_Bus_Simul_Util = 0.007945 
issued_two_Eff = 0.091210 
queue_avg = 6.231084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.23108
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14873685 n_nop=13586152 n_act=445679 n_pre=445663 n_ref_event=0 n_req=481274 n_rd=434498 n_rd_L2_A=0 n_write=0 n_wr_bk=73847 bw_util=0.1367
n_activity=8528006 dram_eff=0.2384
bk0: 27431a 11973239i bk1: 27367a 11998566i bk2: 26690a 12060231i bk3: 26405a 12124409i bk4: 27128a 12025920i bk5: 26443a 12082584i bk6: 28380a 11870659i bk7: 27199a 11987773i bk8: 26821a 12040039i bk9: 26821a 12041951i bk10: 27152a 11999569i bk11: 26761a 12059861i bk12: 27810a 11934495i bk13: 26982a 12008898i bk14: 27873a 11934029i bk15: 27235a 12005934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073962
Row_Buffer_Locality_read = 0.072451
Row_Buffer_Locality_write = 0.087994
Bank_Level_Parallism = 5.934044
Bank_Level_Parallism_Col = 2.063439
Bank_Level_Parallism_Ready = 1.164373
write_to_read_ratio_blp_rw_average = 0.136961
GrpLevelPara = 1.764989 

BW Util details:
bwutil = 0.136710 
total_CMD = 14873685 
util_bw = 2033380 
Wasted_Col = 4817484 
Wasted_Row = 988413 
Idle = 7034408 

BW Util Bottlenecks: 
RCDc_limit = 7012780 
RCDWRc_limit = 398268 
WTRc_limit = 1652134 
RTWc_limit = 1244052 
CCDLc_limit = 384032 
rwq = 0 
CCDLc_limit_alone = 282584 
WTRc_limit_alone = 1599503 
RTWc_limit_alone = 1195235 

Commands details: 
total_CMD = 14873685 
n_nop = 13586152 
Read = 434498 
Write = 0 
L2_Alloc = 0 
L2_WB = 73847 
n_act = 445679 
n_pre = 445663 
n_ref = 0 
n_req = 481274 
total_req = 508345 

Dual Bus Interface Util: 
issued_total_row = 891342 
issued_total_col = 508345 
Row_Bus_Util =  0.059927 
CoL_Bus_Util = 0.034177 
Either_Row_CoL_Bus_Util = 0.086564 
Issued_on_Two_Bus_Simul_Util = 0.007540 
issued_two_Eff = 0.087108 
queue_avg = 5.354823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.35482
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14873685 n_nop=13584328 n_act=447824 n_pre=447808 n_ref_event=0 n_req=485466 n_rd=439318 n_rd_L2_A=0 n_write=0 n_wr_bk=73267 bw_util=0.1379
n_activity=8537710 dram_eff=0.2402
bk0: 28106a 11809821i bk1: 27275a 11929510i bk2: 27224a 11921651i bk3: 27030a 11942160i bk4: 27052a 11953487i bk5: 26331a 12034326i bk6: 27919a 11829063i bk7: 27738a 11856784i bk8: 27285a 11876511i bk9: 26850a 11971680i bk10: 27540a 11863540i bk11: 27645a 11840442i bk12: 28081a 11798680i bk13: 27833a 11841983i bk14: 27977a 11823390i bk15: 27432a 11912614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077538
Row_Buffer_Locality_read = 0.076104
Row_Buffer_Locality_write = 0.091185
Bank_Level_Parallism = 6.183054
Bank_Level_Parallism_Col = 2.073771
Bank_Level_Parallism_Ready = 1.164275
write_to_read_ratio_blp_rw_average = 0.137111
GrpLevelPara = 1.773911 

BW Util details:
bwutil = 0.137850 
total_CMD = 14873685 
util_bw = 2050340 
Wasted_Col = 4807211 
Wasted_Row = 985904 
Idle = 7030230 

BW Util Bottlenecks: 
RCDc_limit = 7029266 
RCDWRc_limit = 391013 
WTRc_limit = 1615967 
RTWc_limit = 1251233 
CCDLc_limit = 392028 
rwq = 0 
CCDLc_limit_alone = 289476 
WTRc_limit_alone = 1563993 
RTWc_limit_alone = 1200655 

Commands details: 
total_CMD = 14873685 
n_nop = 13584328 
Read = 439318 
Write = 0 
L2_Alloc = 0 
L2_WB = 73267 
n_act = 447824 
n_pre = 447808 
n_ref = 0 
n_req = 485466 
total_req = 512585 

Dual Bus Interface Util: 
issued_total_row = 895632 
issued_total_col = 512585 
Row_Bus_Util =  0.060216 
CoL_Bus_Util = 0.034463 
Either_Row_CoL_Bus_Util = 0.086687 
Issued_on_Two_Bus_Simul_Util = 0.007991 
issued_two_Eff = 0.092185 
queue_avg = 7.075583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.07558
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14873685 n_nop=13586201 n_act=446109 n_pre=446093 n_ref_event=0 n_req=482410 n_rd=436008 n_rd_L2_A=0 n_write=0 n_wr_bk=73164 bw_util=0.1369
n_activity=8524821 dram_eff=0.2389
bk0: 27598a 11913240i bk1: 27450a 11943037i bk2: 26460a 12033249i bk3: 26843a 12013997i bk4: 27013a 11978723i bk5: 26473a 12076130i bk6: 27803a 11897202i bk7: 27309a 11949418i bk8: 26717a 12004535i bk9: 26697a 12009610i bk10: 27577a 11915790i bk11: 27259a 11938890i bk12: 27506a 11932023i bk13: 27851a 11888385i bk14: 27694a 11906780i bk15: 27758a 11912729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075249
Row_Buffer_Locality_read = 0.073749
Row_Buffer_Locality_write = 0.089350
Bank_Level_Parallism = 6.053072
Bank_Level_Parallism_Col = 2.064991
Bank_Level_Parallism_Ready = 1.165490
write_to_read_ratio_blp_rw_average = 0.135624
GrpLevelPara = 1.767504 

BW Util details:
bwutil = 0.136932 
total_CMD = 14873685 
util_bw = 2036688 
Wasted_Col = 4803529 
Wasted_Row = 985219 
Idle = 7048249 

BW Util Bottlenecks: 
RCDc_limit = 7014195 
RCDWRc_limit = 392724 
WTRc_limit = 1645825 
RTWc_limit = 1222791 
CCDLc_limit = 383689 
rwq = 0 
CCDLc_limit_alone = 283345 
WTRc_limit_alone = 1593243 
RTWc_limit_alone = 1175029 

Commands details: 
total_CMD = 14873685 
n_nop = 13586201 
Read = 436008 
Write = 0 
L2_Alloc = 0 
L2_WB = 73164 
n_act = 446109 
n_pre = 446093 
n_ref = 0 
n_req = 482410 
total_req = 509172 

Dual Bus Interface Util: 
issued_total_row = 892202 
issued_total_col = 509172 
Row_Bus_Util =  0.059985 
CoL_Bus_Util = 0.034233 
Either_Row_CoL_Bus_Util = 0.086561 
Issued_on_Two_Bus_Simul_Util = 0.007657 
issued_two_Eff = 0.088459 
queue_avg = 5.849974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.84997
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14873685 n_nop=13583456 n_act=446606 n_pre=446590 n_ref_event=0 n_req=483471 n_rd=436753 n_rd_L2_A=0 n_write=0 n_wr_bk=74165 bw_util=0.1374
n_activity=8542500 dram_eff=0.2392
bk0: 27188a 11951257i bk1: 27841a 11895842i bk2: 26843a 12009446i bk3: 27159a 11967767i bk4: 26891a 12030848i bk5: 27010a 11985480i bk6: 27543a 11904338i bk7: 27687a 11911060i bk8: 26866a 11970165i bk9: 27534a 11892305i bk10: 26773a 12006572i bk11: 27136a 11955114i bk12: 27147a 11972078i bk13: 27070a 11999865i bk14: 27930a 11905632i bk15: 28135a 11864223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076253
Row_Buffer_Locality_read = 0.074809
Row_Buffer_Locality_write = 0.089751
Bank_Level_Parallism = 6.057046
Bank_Level_Parallism_Col = 2.074228
Bank_Level_Parallism_Ready = 1.168163
write_to_read_ratio_blp_rw_average = 0.137243
GrpLevelPara = 1.772918 

BW Util details:
bwutil = 0.137402 
total_CMD = 14873685 
util_bw = 2043672 
Wasted_Col = 4806650 
Wasted_Row = 985877 
Idle = 7037486 

BW Util Bottlenecks: 
RCDc_limit = 7010913 
RCDWRc_limit = 395330 
WTRc_limit = 1661908 
RTWc_limit = 1248886 
CCDLc_limit = 387022 
rwq = 0 
CCDLc_limit_alone = 284131 
WTRc_limit_alone = 1608429 
RTWc_limit_alone = 1199474 

Commands details: 
total_CMD = 14873685 
n_nop = 13583456 
Read = 436753 
Write = 0 
L2_Alloc = 0 
L2_WB = 74165 
n_act = 446606 
n_pre = 446590 
n_ref = 0 
n_req = 483471 
total_req = 510918 

Dual Bus Interface Util: 
issued_total_row = 893196 
issued_total_col = 510918 
Row_Bus_Util =  0.060052 
CoL_Bus_Util = 0.034350 
Either_Row_CoL_Bus_Util = 0.086746 
Issued_on_Two_Bus_Simul_Util = 0.007657 
issued_two_Eff = 0.088267 
queue_avg = 5.717458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.71746
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14873685 n_nop=13579933 n_act=448888 n_pre=448872 n_ref_event=0 n_req=486239 n_rd=439346 n_rd_L2_A=0 n_write=0 n_wr_bk=73970 bw_util=0.138
n_activity=8548758 dram_eff=0.2402
bk0: 27669a 11877152i bk1: 27479a 11870585i bk2: 27027a 11952848i bk3: 27368a 11900197i bk4: 26890a 11979984i bk5: 27430a 11895546i bk6: 27240a 11936380i bk7: 27862a 11853991i bk8: 26884a 11942574i bk9: 27418a 11896091i bk10: 27096a 11945122i bk11: 27805a 11853721i bk12: 27233a 11924923i bk13: 27700a 11853609i bk14: 27837a 11870711i bk15: 28408a 11792173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076818
Row_Buffer_Locality_read = 0.075517
Row_Buffer_Locality_write = 0.089011
Bank_Level_Parallism = 6.147939
Bank_Level_Parallism_Col = 2.075177
Bank_Level_Parallism_Ready = 1.167436
write_to_read_ratio_blp_rw_average = 0.137927
GrpLevelPara = 1.774351 

BW Util details:
bwutil = 0.138047 
total_CMD = 14873685 
util_bw = 2053264 
Wasted_Col = 4825259 
Wasted_Row = 985488 
Idle = 7009674 

BW Util Bottlenecks: 
RCDc_limit = 7043215 
RCDWRc_limit = 397758 
WTRc_limit = 1662887 
RTWc_limit = 1264105 
CCDLc_limit = 391546 
rwq = 0 
CCDLc_limit_alone = 287649 
WTRc_limit_alone = 1609090 
RTWc_limit_alone = 1214005 

Commands details: 
total_CMD = 14873685 
n_nop = 13579933 
Read = 439346 
Write = 0 
L2_Alloc = 0 
L2_WB = 73970 
n_act = 448888 
n_pre = 448872 
n_ref = 0 
n_req = 486239 
total_req = 513316 

Dual Bus Interface Util: 
issued_total_row = 897760 
issued_total_col = 513316 
Row_Bus_Util =  0.060359 
CoL_Bus_Util = 0.034512 
Either_Row_CoL_Bus_Util = 0.086983 
Issued_on_Two_Bus_Simul_Util = 0.007888 
issued_two_Eff = 0.090685 
queue_avg = 6.245578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.24558
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14873685 n_nop=13577890 n_act=449390 n_pre=449374 n_ref_event=0 n_req=486918 n_rd=440259 n_rd_L2_A=0 n_write=0 n_wr_bk=73831 bw_util=0.1383
n_activity=8546101 dram_eff=0.2406
bk0: 27774a 11830548i bk1: 27510a 11857130i bk2: 27373a 11858330i bk3: 26982a 11906911i bk4: 27312a 11880391i bk5: 26932a 11928319i bk6: 27889a 11797372i bk7: 27490a 11882509i bk8: 27116a 11887047i bk9: 27094a 11904838i bk10: 28001a 11795683i bk11: 27066a 11905244i bk12: 27582a 11862544i bk13: 27961a 11808197i bk14: 28399a 11762135i bk15: 27778a 11808353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077075
Row_Buffer_Locality_read = 0.075551
Row_Buffer_Locality_write = 0.091451
Bank_Level_Parallism = 6.242617
Bank_Level_Parallism_Col = 2.082413
Bank_Level_Parallism_Ready = 1.169297
write_to_read_ratio_blp_rw_average = 0.137541
GrpLevelPara = 1.780558 

BW Util details:
bwutil = 0.138255 
total_CMD = 14873685 
util_bw = 2056360 
Wasted_Col = 4813582 
Wasted_Row = 983940 
Idle = 7019803 

BW Util Bottlenecks: 
RCDc_limit = 7044100 
RCDWRc_limit = 394915 
WTRc_limit = 1650758 
RTWc_limit = 1263765 
CCDLc_limit = 389620 
rwq = 0 
CCDLc_limit_alone = 286627 
WTRc_limit_alone = 1597239 
RTWc_limit_alone = 1214291 

Commands details: 
total_CMD = 14873685 
n_nop = 13577890 
Read = 440259 
Write = 0 
L2_Alloc = 0 
L2_WB = 73831 
n_act = 449390 
n_pre = 449374 
n_ref = 0 
n_req = 486918 
total_req = 514090 

Dual Bus Interface Util: 
issued_total_row = 898764 
issued_total_col = 514090 
Row_Bus_Util =  0.060426 
CoL_Bus_Util = 0.034564 
Either_Row_CoL_Bus_Util = 0.087120 
Issued_on_Two_Bus_Simul_Util = 0.007870 
issued_two_Eff = 0.090338 
queue_avg = 6.808469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.80847
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14873685 n_nop=13579194 n_act=449702 n_pre=449686 n_ref_event=0 n_req=487169 n_rd=440471 n_rd_L2_A=0 n_write=0 n_wr_bk=73688 bw_util=0.1383
n_activity=8534222 dram_eff=0.241
bk0: 27955a 11799857i bk1: 27856a 11840064i bk2: 27124a 11885046i bk3: 26927a 11936543i bk4: 27190a 11912969i bk5: 27073a 11915782i bk6: 27847a 11812802i bk7: 27696a 11836291i bk8: 27504a 11853128i bk9: 27487a 11859840i bk10: 27762a 11811411i bk11: 27685a 11831505i bk12: 27629a 11827318i bk13: 27505a 11859575i bk14: 27571a 11846763i bk15: 27660a 11858868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076908
Row_Buffer_Locality_read = 0.075415
Row_Buffer_Locality_write = 0.090989
Bank_Level_Parallism = 6.257450
Bank_Level_Parallism_Col = 2.081760
Bank_Level_Parallism_Ready = 1.165939
write_to_read_ratio_blp_rw_average = 0.137480
GrpLevelPara = 1.780033 

BW Util details:
bwutil = 0.138273 
total_CMD = 14873685 
util_bw = 2056636 
Wasted_Col = 4806643 
Wasted_Row = 970770 
Idle = 7039636 

BW Util Bottlenecks: 
RCDc_limit = 7046346 
RCDWRc_limit = 394649 
WTRc_limit = 1642712 
RTWc_limit = 1263701 
CCDLc_limit = 391977 
rwq = 0 
CCDLc_limit_alone = 288942 
WTRc_limit_alone = 1589932 
RTWc_limit_alone = 1213446 

Commands details: 
total_CMD = 14873685 
n_nop = 13579194 
Read = 440471 
Write = 0 
L2_Alloc = 0 
L2_WB = 73688 
n_act = 449702 
n_pre = 449686 
n_ref = 0 
n_req = 487169 
total_req = 514159 

Dual Bus Interface Util: 
issued_total_row = 899388 
issued_total_col = 514159 
Row_Bus_Util =  0.060468 
CoL_Bus_Util = 0.034568 
Either_Row_CoL_Bus_Util = 0.087032 
Issued_on_Two_Bus_Simul_Util = 0.008004 
issued_two_Eff = 0.091971 
queue_avg = 6.740791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.74079
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14873685 n_nop=13570700 n_act=452097 n_pre=452081 n_ref_event=0 n_req=490502 n_rd=443454 n_rd_L2_A=0 n_write=0 n_wr_bk=74180 bw_util=0.1392
n_activity=8533497 dram_eff=0.2426
bk0: 27909a 11807157i bk1: 27493a 11851856i bk2: 27515a 11856424i bk3: 27333a 11897739i bk4: 27255a 11884048i bk5: 28121a 11770762i bk6: 27771a 11815786i bk7: 28423a 11765908i bk8: 27733a 11828064i bk9: 27586a 11846932i bk10: 27164a 11886008i bk11: 27202a 11905392i bk12: 27634a 11833791i bk13: 27944a 11783314i bk14: 28203a 11763103i bk15: 28168a 11775459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078297
Row_Buffer_Locality_read = 0.076513
Row_Buffer_Locality_write = 0.095116
Bank_Level_Parallism = 6.299599
Bank_Level_Parallism_Col = 2.101537
Bank_Level_Parallism_Ready = 1.170604
write_to_read_ratio_blp_rw_average = 0.139940
GrpLevelPara = 1.790463 

BW Util details:
bwutil = 0.139208 
total_CMD = 14873685 
util_bw = 2070536 
Wasted_Col = 4818198 
Wasted_Row = 958343 
Idle = 7026608 

BW Util Bottlenecks: 
RCDc_limit = 7075249 
RCDWRc_limit = 394396 
WTRc_limit = 1671645 
RTWc_limit = 1313610 
CCDLc_limit = 397762 
rwq = 0 
CCDLc_limit_alone = 290528 
WTRc_limit_alone = 1617076 
RTWc_limit_alone = 1260945 

Commands details: 
total_CMD = 14873685 
n_nop = 13570700 
Read = 443454 
Write = 0 
L2_Alloc = 0 
L2_WB = 74180 
n_act = 452097 
n_pre = 452081 
n_ref = 0 
n_req = 490502 
total_req = 517634 

Dual Bus Interface Util: 
issued_total_row = 904178 
issued_total_col = 517634 
Row_Bus_Util =  0.060790 
CoL_Bus_Util = 0.034802 
Either_Row_CoL_Bus_Util = 0.087603 
Issued_on_Two_Bus_Simul_Util = 0.007989 
issued_two_Eff = 0.091196 
queue_avg = 7.023933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.02393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1165854, Miss = 228177, Miss_rate = 0.196, Pending_hits = 1333, Reservation_fails = 8280
L2_cache_bank[1]: Access = 1161775, Miss = 225681, Miss_rate = 0.194, Pending_hits = 1308, Reservation_fails = 4339
L2_cache_bank[2]: Access = 1371573, Miss = 228408, Miss_rate = 0.167, Pending_hits = 1554, Reservation_fails = 7825
L2_cache_bank[3]: Access = 1161885, Miss = 237401, Miss_rate = 0.204, Pending_hits = 1717, Reservation_fails = 7332
L2_cache_bank[4]: Access = 1168553, Miss = 228989, Miss_rate = 0.196, Pending_hits = 1450, Reservation_fails = 6864
L2_cache_bank[5]: Access = 1108487, Miss = 227564, Miss_rate = 0.205, Pending_hits = 1346, Reservation_fails = 4383
L2_cache_bank[6]: Access = 1138310, Miss = 225754, Miss_rate = 0.198, Pending_hits = 1308, Reservation_fails = 7124
L2_cache_bank[7]: Access = 1130313, Miss = 226847, Miss_rate = 0.201, Pending_hits = 1309, Reservation_fails = 6373
L2_cache_bank[8]: Access = 1326931, Miss = 225409, Miss_rate = 0.170, Pending_hits = 1322, Reservation_fails = 6440
L2_cache_bank[9]: Access = 1142323, Miss = 221337, Miss_rate = 0.194, Pending_hits = 1283, Reservation_fails = 7291
L2_cache_bank[10]: Access = 1183092, Miss = 227321, Miss_rate = 0.192, Pending_hits = 1428, Reservation_fails = 7090
L2_cache_bank[11]: Access = 1131545, Miss = 224268, Miss_rate = 0.198, Pending_hits = 1269, Reservation_fails = 5965
L2_cache_bank[12]: Access = 1146626, Miss = 224502, Miss_rate = 0.196, Pending_hits = 1270, Reservation_fails = 10119
L2_cache_bank[13]: Access = 1172601, Miss = 223776, Miss_rate = 0.191, Pending_hits = 1327, Reservation_fails = 8461
L2_cache_bank[14]: Access = 1143176, Miss = 223311, Miss_rate = 0.195, Pending_hits = 1301, Reservation_fails = 8080
L2_cache_bank[15]: Access = 1122291, Miss = 225702, Miss_rate = 0.201, Pending_hits = 1213, Reservation_fails = 6363
L2_cache_bank[16]: Access = 1143280, Miss = 224020, Miss_rate = 0.196, Pending_hits = 1336, Reservation_fails = 7176
L2_cache_bank[17]: Access = 1088892, Miss = 227615, Miss_rate = 0.209, Pending_hits = 1270, Reservation_fails = 5471
L2_cache_bank[18]: Access = 1135782, Miss = 227588, Miss_rate = 0.200, Pending_hits = 1324, Reservation_fails = 7422
L2_cache_bank[19]: Access = 1138309, Miss = 224953, Miss_rate = 0.198, Pending_hits = 1325, Reservation_fails = 8970
L2_cache_bank[20]: Access = 1189544, Miss = 226723, Miss_rate = 0.191, Pending_hits = 1446, Reservation_fails = 8726
L2_cache_bank[21]: Access = 1130719, Miss = 226029, Miss_rate = 0.200, Pending_hits = 1416, Reservation_fails = 6979
L2_cache_bank[22]: Access = 1157319, Miss = 227324, Miss_rate = 0.196, Pending_hits = 1324, Reservation_fails = 6263
L2_cache_bank[23]: Access = 1185755, Miss = 228406, Miss_rate = 0.193, Pending_hits = 1366, Reservation_fails = 7162
L2_total_cache_accesses = 27944935
L2_total_cache_misses = 5437105
L2_total_cache_miss_rate = 0.1946
L2_total_cache_pending_hits = 32545
L2_total_cache_reservation_fails = 170498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22213908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3273099
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2016819
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32545
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261377
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36805
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110382
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27536371
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408564
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8055
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162391
L2_cache_data_port_util = 0.162
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=27944935
icnt_total_pkts_simt_to_mem=27944935
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27944935
Req_Network_cycles = 5799929
Req_Network_injected_packets_per_cycle =       4.8182 
Req_Network_conflicts_per_cycle =       2.9409
Req_Network_conflicts_per_cycle_util =       4.6205
Req_Bank_Level_Parallism =       7.5699
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.1702
Req_Network_out_buffer_full_per_cycle =       0.0465
Req_Network_out_buffer_avg_util =       4.8828

Reply_Network_injected_packets_num = 27944935
Reply_Network_cycles = 5799929
Reply_Network_injected_packets_per_cycle =        4.8182
Reply_Network_conflicts_per_cycle =        3.5392
Reply_Network_conflicts_per_cycle_util =       5.5605
Reply_Bank_Level_Parallism =       7.5699
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2684
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1606
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 39 min, 20 sec (23960 sec)
gpgpu_simulation_rate = 7574 (inst/sec)
gpgpu_simulation_rate = 242 (cycle/sec)
gpgpu_silicon_slowdown = 5640495x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542dc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754560..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004a63 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 26: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 26 
gpu_sim_cycle = 13248
gpu_sim_insn = 7274
gpu_ipc =       0.5491
gpu_tot_sim_cycle = 5813177
gpu_tot_sim_insn = 181497732
gpu_tot_ipc =      31.2218
gpu_tot_issued_cta = 4615
gpu_occupancy = 4.0387% 
gpu_tot_occupancy = 68.4146% 
max_total_param_size = 0
gpu_stall_dramfull = 2591024
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0034
partiton_level_parallism_total  =       4.8072
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.8198
L2_BW  =       0.1484 GB/Sec
L2_BW_total  =     209.9776 GB/Sec
gpu_total_sim_rate=7571

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1625135, Miss = 909335, Miss_rate = 0.560, Pending_hits = 18839, Reservation_fails = 450240
	L1D_cache_core[1]: Access = 1561966, Miss = 887475, Miss_rate = 0.568, Pending_hits = 19408, Reservation_fails = 556966
	L1D_cache_core[2]: Access = 1634687, Miss = 910057, Miss_rate = 0.557, Pending_hits = 19129, Reservation_fails = 477371
	L1D_cache_core[3]: Access = 1518540, Miss = 891047, Miss_rate = 0.587, Pending_hits = 19030, Reservation_fails = 556798
	L1D_cache_core[4]: Access = 1531293, Miss = 872453, Miss_rate = 0.570, Pending_hits = 18367, Reservation_fails = 463278
	L1D_cache_core[5]: Access = 1395595, Miss = 807781, Miss_rate = 0.579, Pending_hits = 16567, Reservation_fails = 470974
	L1D_cache_core[6]: Access = 1436496, Miss = 816473, Miss_rate = 0.568, Pending_hits = 17236, Reservation_fails = 469318
	L1D_cache_core[7]: Access = 1516161, Miss = 866096, Miss_rate = 0.571, Pending_hits = 18510, Reservation_fails = 437920
	L1D_cache_core[8]: Access = 1505309, Miss = 875462, Miss_rate = 0.582, Pending_hits = 19141, Reservation_fails = 500106
	L1D_cache_core[9]: Access = 1467314, Miss = 863432, Miss_rate = 0.588, Pending_hits = 19184, Reservation_fails = 497816
	L1D_cache_core[10]: Access = 1431734, Miss = 833943, Miss_rate = 0.582, Pending_hits = 18841, Reservation_fails = 475517
	L1D_cache_core[11]: Access = 1482194, Miss = 859694, Miss_rate = 0.580, Pending_hits = 18084, Reservation_fails = 509884
	L1D_cache_core[12]: Access = 1469453, Miss = 871261, Miss_rate = 0.593, Pending_hits = 18859, Reservation_fails = 488300
	L1D_cache_core[13]: Access = 1399630, Miss = 815769, Miss_rate = 0.583, Pending_hits = 17282, Reservation_fails = 441462
	L1D_cache_core[14]: Access = 1425192, Miss = 806606, Miss_rate = 0.566, Pending_hits = 17009, Reservation_fails = 445666
	L1D_cache_core[15]: Access = 1566202, Miss = 896318, Miss_rate = 0.572, Pending_hits = 19578, Reservation_fails = 489709
	L1D_cache_core[16]: Access = 1435116, Miss = 831137, Miss_rate = 0.579, Pending_hits = 17317, Reservation_fails = 473066
	L1D_cache_core[17]: Access = 1458117, Miss = 843404, Miss_rate = 0.578, Pending_hits = 18128, Reservation_fails = 511897
	L1D_cache_core[18]: Access = 1487794, Miss = 879385, Miss_rate = 0.591, Pending_hits = 18638, Reservation_fails = 519108
	L1D_cache_core[19]: Access = 1510766, Miss = 861548, Miss_rate = 0.570, Pending_hits = 18453, Reservation_fails = 464529
	L1D_cache_core[20]: Access = 1529731, Miss = 867630, Miss_rate = 0.567, Pending_hits = 18406, Reservation_fails = 475349
	L1D_cache_core[21]: Access = 1531456, Miss = 885216, Miss_rate = 0.578, Pending_hits = 19641, Reservation_fails = 512123
	L1D_cache_core[22]: Access = 1483194, Miss = 869861, Miss_rate = 0.586, Pending_hits = 19461, Reservation_fails = 540757
	L1D_cache_core[23]: Access = 1419914, Miss = 846493, Miss_rate = 0.596, Pending_hits = 19161, Reservation_fails = 534387
	L1D_cache_core[24]: Access = 1451704, Miss = 812129, Miss_rate = 0.559, Pending_hits = 17344, Reservation_fails = 456174
	L1D_cache_core[25]: Access = 1463602, Miss = 844073, Miss_rate = 0.577, Pending_hits = 17490, Reservation_fails = 459283
	L1D_cache_core[26]: Access = 1415107, Miss = 806774, Miss_rate = 0.570, Pending_hits = 18111, Reservation_fails = 476161
	L1D_cache_core[27]: Access = 1546783, Miss = 835258, Miss_rate = 0.540, Pending_hits = 17717, Reservation_fails = 459769
	L1D_cache_core[28]: Access = 1502375, Miss = 825108, Miss_rate = 0.549, Pending_hits = 17489, Reservation_fails = 442944
	L1D_cache_core[29]: Access = 1628256, Miss = 893670, Miss_rate = 0.549, Pending_hits = 18487, Reservation_fails = 481478
	L1D_total_cache_accesses = 44830816
	L1D_total_cache_misses = 25684888
	L1D_total_cache_miss_rate = 0.5729
	L1D_total_cache_pending_hits = 550907
	L1D_total_cache_reservation_fails = 14538350
	L1D_cache_data_port_util = 0.164
	L1D_cache_fill_port_util = 0.223
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18552269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 550907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23094145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14489080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2224929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 550925
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44422250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408566

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5020498
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9453339
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49183
ctas_completed 4615, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32313, 43610, 41495, 42897, 36135, 35313, 36373, 35192, 26771, 24584, 24239, 25969, 25179, 22438, 27088, 25350, 28445, 27723, 29324, 34928, 30398, 32802, 31062, 27030, 32931, 28549, 30030, 31282, 27758, 33649, 32687, 24361, 
gpgpu_n_tot_thrd_icount = 863065376
gpgpu_n_tot_w_icount = 26970793
gpgpu_n_stall_shd_mem = 19488779
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27536414
gpgpu_n_mem_write_global = 408566
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 48602848
gpgpu_n_store_insn = 1177612
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5984774
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17393215
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2095564
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5633189	W0_Idle:35151559	W0_Scoreboard:385555223	W1:10100725	W2:3583178	W3:1996202	W4:1371311	W5:1003785	W6:807540	W7:664939	W8:563880	W9:486376	W10:418920	W11:382675	W12:339005	W13:320960	W14:306257	W15:277425	W16:263665	W17:241331	W18:227743	W19:216287	W20:200029	W21:196531	W22:193577	W23:193317	W24:196306	W25:197169	W26:186855	W27:181397	W28:178942	W29:174700	W30:174696	W31:169115	W32:1155955
single_issue_nums: WS0:6610662	WS1:6840967	WS2:6798695	WS3:6720469	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202552448 {8:25319056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16342640 {40:408566,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1012762240 {40:25319056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3268528 {8:408566,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3358 
max_icnt2sh_latency = 255 
averagemflatency = 381 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 8 
mrq_lat_table:2932985 	53551 	111250 	237091 	420053 	423215 	463493 	549627 	499061 	150341 	9874 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13671326 	10952400 	2167115 	749422 	367089 	37550 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426137 	279879 	123588 	91351 	18656641 	3311315 	1646023 	1362119 	679840 	314572 	52915 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13582895 	6437565 	4247591 	2320738 	1039301 	294378 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22047 	22932 	4569 	1520 	323 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.082832  1.086028  1.087418  1.081216  1.086967  1.087766  1.087048  1.087641  1.078306  1.080241  1.088497  1.084500  1.090092  1.087729  1.087380  1.090598 
dram[1]:  1.089614  1.098717  1.095221  1.114508  1.085996  1.091326  1.084521  1.088893  1.080650  1.083162  1.084966  1.107207  1.087929  1.098917  1.094375  1.111794 
dram[2]:  1.084201  1.082858  1.085153  1.081963  1.079970  1.082628  1.095676  1.085717  1.080717  1.074280  1.084635  1.080225  1.096351  1.095027  1.086009  1.085767 
dram[3]:  1.079620  1.085580  1.084270  1.082000  1.082891  1.080461  1.081088  1.087387  1.079194  1.073601  1.075544  1.082011  1.087980  1.088062  1.084972  1.086623 
dram[4]:  1.078077  1.081016  1.077327  1.078929  1.076813  1.077694  1.083446  1.082582  1.072760  1.075089  1.078234  1.079342  1.084152  1.082671  1.083989  1.085277 
dram[5]:  1.092937  1.084919  1.084792  1.083844  1.080103  1.077464  1.086432  1.088648  1.078665  1.074312  1.087457  1.079763  1.082817  1.078528  1.095630  1.088022 
dram[6]:  1.083511  1.085387  1.075632  1.079675  1.079188  1.077563  1.084447  1.081717  1.076596  1.074563  1.081832  1.077449  1.085775  1.084893  1.088228  1.084703 
dram[7]:  1.083339  1.084394  1.080977  1.081480  1.080307  1.080562  1.087482  1.083048  1.071643  1.075137  1.080550  1.083180  1.085439  1.085872  1.089097  1.087860 
dram[8]:  1.084951  1.085496  1.081557  1.083805  1.077591  1.079576  1.082450  1.083931  1.076206  1.082785  1.083674  1.082767  1.083336  1.083970  1.088415  1.090404 
dram[9]:  1.087589  1.085956  1.084957  1.084474  1.080405  1.079895  1.085322  1.080724  1.081042  1.074225  1.084346  1.084178  1.086458  1.084210  1.088016  1.084031 
dram[10]:  1.088871  1.084301  1.084585  1.077483  1.080308  1.081223  1.088637  1.087493  1.078133  1.075365  1.083480  1.084305  1.080634  1.084599  1.086537  1.086864 
dram[11]:  1.088220  1.085914  1.083298  1.083616  1.082432  1.084107  1.090405  1.084371  1.075891  1.079056  1.084467  1.079925  1.090780  1.086323  1.091694  1.088502 
average row locality = 5850833/5396440 = 1.084202
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27444     27356     27059     26879     27891     27845     28039     27677     27529     27144     27703     27038     28344     27797     28032     27815 
dram[1]:     27639     28906     27477     28985     27905     28029     27856     28909     27611     28805     27457     28984     27912     28840     28428     29820 
dram[2]:     27841     27886     27355     26858     27170     27713     28718     27752     27438     27240     27924     27410     28155     28243     28264     28338 
dram[3]:     27150     27868     26971     27067     27467     27267     27157     27664     27818     27408     27042     27453     27851     28172     28174     27824 
dram[4]:     27431     27367     26690     26405     27129     26443     28380     27199     26821     26821     27152     26761     27810     26982     27873     27235 
dram[5]:     28106     27275     27224     27030     27052     26331     27919     27738     27285     26850     27540     27645     28081     27833     27977     27432 
dram[6]:     27598     27450     26460     26843     27013     26473     27803     27310     26717     26697     27577     27259     27506     27851     27694     27758 
dram[7]:     27188     27841     26843     27159     26891     27010     27543     27687     26866     27534     26774     27136     27147     27070     27930     28135 
dram[8]:     27669     27479     27027     27368     26890     27430     27240     27862     26884     27418     27097     27805     27233     27700     27837     28408 
dram[9]:     27775     27510     27373     26982     27312     26932     27889     27490     27116     27094     28001     27066     27582     27961     28399     27778 
dram[10]:     27955     27856     27124     26927     27190     27073     27847     27696     27504     27487     27762     27685     27629     27505     27571     27660 
dram[11]:     27909     27494     27516     27333     27255     28121     27771     28423     27733     27586     27164     27202     27634     27944     28203     28168 
total dram reads = 5289927
bank skew: 29820/26331 = 1.13
chip skew: 453563/434499 = 1.04
number of total write accesses:
dram[0]:      4632      4550      4262      4316      4720      4735      4644      4570      4477      4457      4699      4550      4928      5011      4758      4869 
dram[1]:      4699      4452      4384      4613      4806      4564      4363      4688      4508      4464      4559      4718      4893      5001      4851      4966 
dram[2]:      4634      4607      4364      4476      4646      4717      4866      4627      4279      4266      4500      4737      5011      4926      4664      4972 
dram[3]:      4445      4744      4374      4532      4582      4704      4597      4609      4255      4388      4519      4552      4803      4842      4957      4904 
dram[4]:      4669      4585      4411      4516      4687      4592      4622      4508      4285      4482      4522      4471      5014      4979      4749      4755 
dram[5]:      4703      4539      4353      4523      4488      4444      4523      4671      4298      4309      4410      4519      4982      5004      4790      4711 
dram[6]:      4548      4563      4395      4388      4571      4665      4559      4519      4171      4350      4545      4482      4804      4932      4835      4837 
dram[7]:      4530      4640      4347      4433      4667      4641      4598      4791      4443      4352      4643      4666      4919      4861      4799      4835 
dram[8]:      4647      4659      4323      4518      4846      4733      4648      4685      4332      4485      4495      4414      4793      4881      4685      4826 
dram[9]:      4488      4623      4335      4407      4609      4605      4694      4625      4413      4251      4579      4594      4769      5095      4825      4919 
dram[10]:      4598      4678      4243      4415      4458      4711      4710      4452      4441      4453      4630      4622      4740      4938      4820      4779 
dram[11]:      4594      4554      4594      4368      4674      4770      4455      4635      4533      4507      4455      4607      4974      4832      4846      4782 
total dram writes = 886918
bank skew: 5095/4171 = 1.22
chip skew: 74529/73164 = 1.02
average mf latency per bank:
dram[0]:       1345      1303      1362      1206      1677      1592      2633      2325      1873      1758      1624      1749      1552      1533      1548      1404
dram[1]:       1693      1984      1631      1924      2454      2915      3719      4679      2234      2745      2280      2672      1868      2326      2860      2129
dram[2]:       1458      1380      1454      1388      2243      1702      2723      2369      1965      1819      1944      1747      1631      1563      1485      1440
dram[3]:       1285      1222      1222      1226      1668      1590      2576      2562      1537      1687      1578      1517      1442      1411      1273      1345
dram[4]:       1224      1281      1183      1150      3098      1682      2157      2515      1855      1577      1511      1525      1396      1439      1401      1375
dram[5]:       1618      1300      1520      1223      2282      1692      3774      2482      2603      1718      2158      1610      1824      1405      1849      1386
dram[6]:       1190      1214      1205      1164      1543      1849      2583      2364      1648      1662      1626      1745      1402      1356      1418      1294
dram[7]:       1263      1270      1157      1198      1644      1738      2274      2222      1713      1591      1572      1614      1468      1387      1282      1322
dram[8]:       1212      1280      1160      1217      1509      1588      2435      2123      1719      1740      1654      1580      1400      1360      1318      1322
dram[9]:       1356      1271      1296      1287      1782      1708      2328      2247      1924      1908      1704      1780      1471      1408      1360      1403
dram[10]:       1329      1250      1305      1217      1767      1775      2699      2381      1766      1724      1730      1627      1536      1481      1579      1401
dram[11]:       1354      1299      1271      1216      1928      1867      2500      2462      1919      1709      1613      1466      1584      1475      1365      1302
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14907657 n_nop=13611682 n_act=449747 n_pre=449731 n_ref_event=0 n_req=488385 n_rd=441592 n_rd_L2_A=0 n_write=0 n_wr_bk=74178 bw_util=0.1384
n_activity=8508478 dram_eff=0.2425
bk0: 27444a 11909526i bk1: 27356a 11920445i bk2: 27059a 11954303i bk3: 26879a 11976031i bk4: 27891a 11858948i bk5: 27845a 11857946i bk6: 28039a 11829218i bk7: 27677a 11904474i bk8: 27529a 11884459i bk9: 27144a 11962037i bk10: 27703a 11884872i bk11: 27038a 11958110i bk12: 28344a 11803959i bk13: 27797a 11851111i bk14: 28032a 11831113i bk15: 27815a 11859954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079118
Row_Buffer_Locality_read = 0.077524
Row_Buffer_Locality_write = 0.094159
Bank_Level_Parallism = 6.266926
Bank_Level_Parallism_Col = 2.099410
Bank_Level_Parallism_Ready = 1.173627
write_to_read_ratio_blp_rw_average = 0.137945
GrpLevelPara = 1.789428 

BW Util details:
bwutil = 0.138391 
total_CMD = 14907657 
util_bw = 2063080 
Wasted_Col = 4790711 
Wasted_Row = 965164 
Idle = 7088702 

BW Util Bottlenecks: 
RCDc_limit = 7033138 
RCDWRc_limit = 391415 
WTRc_limit = 1671785 
RTWc_limit = 1282948 
CCDLc_limit = 394824 
rwq = 0 
CCDLc_limit_alone = 289811 
WTRc_limit_alone = 1618260 
RTWc_limit_alone = 1231460 

Commands details: 
total_CMD = 14907657 
n_nop = 13611682 
Read = 441592 
Write = 0 
L2_Alloc = 0 
L2_WB = 74178 
n_act = 449747 
n_pre = 449731 
n_ref = 0 
n_req = 488385 
total_req = 515770 

Dual Bus Interface Util: 
issued_total_row = 899478 
issued_total_col = 515770 
Row_Bus_Util =  0.060337 
CoL_Bus_Util = 0.034598 
Either_Row_CoL_Bus_Util = 0.086934 
Issued_on_Two_Bus_Simul_Util = 0.008001 
issued_two_Eff = 0.092033 
queue_avg = 6.542474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.54247
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14907657 n_nop=13589751 n_act=458000 n_pre=457984 n_ref_event=0 n_req=500909 n_rd=453563 n_rd_L2_A=0 n_write=0 n_wr_bk=74529 bw_util=0.1417
n_activity=8535830 dram_eff=0.2475
bk0: 27639a 11720087i bk1: 28906a 11598708i bk2: 27477a 11737356i bk3: 28985a 11569731i bk4: 27905a 11685426i bk5: 28029a 11704920i bk6: 27856a 11751953i bk7: 28909a 11568453i bk8: 27611a 11725562i bk9: 28805a 11585236i bk10: 27457a 11723751i bk11: 28984a 11570936i bk12: 27912a 11676138i bk13: 28840a 11571941i bk14: 28428a 11657684i bk15: 29820a 11464904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085662
Row_Buffer_Locality_read = 0.082941
Row_Buffer_Locality_write = 0.111731
Bank_Level_Parallism = 6.742539
Bank_Level_Parallism_Col = 2.144401
Bank_Level_Parallism_Ready = 1.181204
write_to_read_ratio_blp_rw_average = 0.141916
GrpLevelPara = 1.819286 

BW Util details:
bwutil = 0.141697 
total_CMD = 14907657 
util_bw = 2112368 
Wasted_Col = 4803445 
Wasted_Row = 942581 
Idle = 7049263 

BW Util Bottlenecks: 
RCDc_limit = 7115529 
RCDWRc_limit = 385792 
WTRc_limit = 1671179 
RTWc_limit = 1387971 
CCDLc_limit = 410076 
rwq = 0 
CCDLc_limit_alone = 298381 
WTRc_limit_alone = 1616582 
RTWc_limit_alone = 1330873 

Commands details: 
total_CMD = 14907657 
n_nop = 13589751 
Read = 453563 
Write = 0 
L2_Alloc = 0 
L2_WB = 74529 
n_act = 458000 
n_pre = 457984 
n_ref = 0 
n_req = 500909 
total_req = 528092 

Dual Bus Interface Util: 
issued_total_row = 915984 
issued_total_col = 528092 
Row_Bus_Util =  0.061444 
CoL_Bus_Util = 0.035424 
Either_Row_CoL_Bus_Util = 0.088405 
Issued_on_Two_Bus_Simul_Util = 0.008463 
issued_two_Eff = 0.095735 
queue_avg = 9.498654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.49865
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14907657 n_nop=13606341 n_act=452595 n_pre=452579 n_ref_event=0 n_req=491124 n_rd=444305 n_rd_L2_A=0 n_write=0 n_wr_bk=74292 bw_util=0.1391
n_activity=8542147 dram_eff=0.2428
bk0: 27841a 11828622i bk1: 27886a 11841523i bk2: 27355a 11893464i bk3: 26858a 11926167i bk4: 27170a 11874340i bk5: 27713a 11826923i bk6: 28718a 11717989i bk7: 27752a 11841334i bk8: 27438a 11877104i bk9: 27240a 11897153i bk10: 27924a 11837815i bk11: 27410a 11858474i bk12: 28155a 11770346i bk13: 28243a 11767320i bk14: 28264a 11773723i bk15: 28338a 11752831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078453
Row_Buffer_Locality_read = 0.076949
Row_Buffer_Locality_write = 0.092719
Bank_Level_Parallism = 6.357223
Bank_Level_Parallism_Col = 2.092578
Bank_Level_Parallism_Ready = 1.168047
write_to_read_ratio_blp_rw_average = 0.138150
GrpLevelPara = 1.786546 

BW Util details:
bwutil = 0.139149 
total_CMD = 14907657 
util_bw = 2074388 
Wasted_Col = 4820707 
Wasted_Row = 965420 
Idle = 7047142 

BW Util Bottlenecks: 
RCDc_limit = 7077414 
RCDWRc_limit = 393507 
WTRc_limit = 1666592 
RTWc_limit = 1286189 
CCDLc_limit = 398851 
rwq = 0 
CCDLc_limit_alone = 292756 
WTRc_limit_alone = 1612359 
RTWc_limit_alone = 1234327 

Commands details: 
total_CMD = 14907657 
n_nop = 13606341 
Read = 444305 
Write = 0 
L2_Alloc = 0 
L2_WB = 74292 
n_act = 452595 
n_pre = 452579 
n_ref = 0 
n_req = 491124 
total_req = 518597 

Dual Bus Interface Util: 
issued_total_row = 905174 
issued_total_col = 518597 
Row_Bus_Util =  0.060719 
CoL_Bus_Util = 0.034787 
Either_Row_CoL_Bus_Util = 0.087292 
Issued_on_Two_Bus_Simul_Util = 0.008214 
issued_two_Eff = 0.094101 
queue_avg = 7.354961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.35496
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14907657 n_nop=13612077 n_act=449803 n_pre=449787 n_ref_event=0 n_req=486959 n_rd=440353 n_rd_L2_A=0 n_write=0 n_wr_bk=73807 bw_util=0.138
n_activity=8526425 dram_eff=0.2412
bk0: 27150a 11935359i bk1: 27868a 11874153i bk2: 26971a 11975979i bk3: 27067a 11946734i bk4: 27467a 11908834i bk5: 27267a 11937099i bk6: 27157a 11926963i bk7: 27664a 11894335i bk8: 27818a 11886075i bk9: 27408a 11931715i bk10: 27042a 11982970i bk11: 27453a 11909556i bk12: 27851a 11870825i bk13: 28172a 11834886i bk14: 28174a 11842704i bk15: 27824a 11869948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076302
Row_Buffer_Locality_read = 0.074960
Row_Buffer_Locality_write = 0.088980
Bank_Level_Parallism = 6.208847
Bank_Level_Parallism_Col = 2.083869
Bank_Level_Parallism_Ready = 1.170189
write_to_read_ratio_blp_rw_average = 0.136485
GrpLevelPara = 1.779501 

BW Util details:
bwutil = 0.137959 
total_CMD = 14907657 
util_bw = 2056640 
Wasted_Col = 4812538 
Wasted_Row = 976291 
Idle = 7062188 

BW Util Bottlenecks: 
RCDc_limit = 7052245 
RCDWRc_limit = 393619 
WTRc_limit = 1657145 
RTWc_limit = 1257703 
CCDLc_limit = 390306 
rwq = 0 
CCDLc_limit_alone = 287202 
WTRc_limit_alone = 1603868 
RTWc_limit_alone = 1207876 

Commands details: 
total_CMD = 14907657 
n_nop = 13612077 
Read = 440353 
Write = 0 
L2_Alloc = 0 
L2_WB = 73807 
n_act = 449803 
n_pre = 449787 
n_ref = 0 
n_req = 486959 
total_req = 514160 

Dual Bus Interface Util: 
issued_total_row = 899590 
issued_total_col = 514160 
Row_Bus_Util =  0.060344 
CoL_Bus_Util = 0.034490 
Either_Row_CoL_Bus_Util = 0.086907 
Issued_on_Two_Bus_Simul_Util = 0.007927 
issued_two_Eff = 0.091210 
queue_avg = 6.216885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.21688
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14907657 n_nop=13620121 n_act=445680 n_pre=445664 n_ref_event=0 n_req=481275 n_rd=434499 n_rd_L2_A=0 n_write=0 n_wr_bk=73847 bw_util=0.1364
n_activity=8528108 dram_eff=0.2384
bk0: 27431a 12007211i bk1: 27367a 12032538i bk2: 26690a 12094203i bk3: 26405a 12158381i bk4: 27129a 12059844i bk5: 26443a 12116555i bk6: 28380a 11904631i bk7: 27199a 12021745i bk8: 26821a 12074011i bk9: 26821a 12075923i bk10: 27152a 12033541i bk11: 26761a 12093833i bk12: 27810a 11968467i bk13: 26982a 12042870i bk14: 27873a 11968001i bk15: 27235a 12039906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073962
Row_Buffer_Locality_read = 0.072451
Row_Buffer_Locality_write = 0.087994
Bank_Level_Parallism = 5.934013
Bank_Level_Parallism_Col = 2.063435
Bank_Level_Parallism_Ready = 1.164373
write_to_read_ratio_blp_rw_average = 0.136960
GrpLevelPara = 1.764986 

BW Util details:
bwutil = 0.136399 
total_CMD = 14907657 
util_bw = 2033384 
Wasted_Col = 4817508 
Wasted_Row = 988437 
Idle = 7068328 

BW Util Bottlenecks: 
RCDc_limit = 7012804 
RCDWRc_limit = 398268 
WTRc_limit = 1652134 
RTWc_limit = 1244052 
CCDLc_limit = 384032 
rwq = 0 
CCDLc_limit_alone = 282584 
WTRc_limit_alone = 1599503 
RTWc_limit_alone = 1195235 

Commands details: 
total_CMD = 14907657 
n_nop = 13620121 
Read = 434499 
Write = 0 
L2_Alloc = 0 
L2_WB = 73847 
n_act = 445680 
n_pre = 445664 
n_ref = 0 
n_req = 481275 
total_req = 508346 

Dual Bus Interface Util: 
issued_total_row = 891344 
issued_total_col = 508346 
Row_Bus_Util =  0.059791 
CoL_Bus_Util = 0.034100 
Either_Row_CoL_Bus_Util = 0.086367 
Issued_on_Two_Bus_Simul_Util = 0.007523 
issued_two_Eff = 0.087107 
queue_avg = 5.342620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.34262
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14907657 n_nop=13618300 n_act=447824 n_pre=447808 n_ref_event=0 n_req=485466 n_rd=439318 n_rd_L2_A=0 n_write=0 n_wr_bk=73267 bw_util=0.1375
n_activity=8537710 dram_eff=0.2402
bk0: 28106a 11843793i bk1: 27275a 11963482i bk2: 27224a 11955623i bk3: 27030a 11976132i bk4: 27052a 11987459i bk5: 26331a 12068298i bk6: 27919a 11863035i bk7: 27738a 11890756i bk8: 27285a 11910483i bk9: 26850a 12005652i bk10: 27540a 11897512i bk11: 27645a 11874414i bk12: 28081a 11832652i bk13: 27833a 11875955i bk14: 27977a 11857362i bk15: 27432a 11946586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077538
Row_Buffer_Locality_read = 0.076104
Row_Buffer_Locality_write = 0.091185
Bank_Level_Parallism = 6.183054
Bank_Level_Parallism_Col = 2.073771
Bank_Level_Parallism_Ready = 1.164275
write_to_read_ratio_blp_rw_average = 0.137111
GrpLevelPara = 1.773911 

BW Util details:
bwutil = 0.137536 
total_CMD = 14907657 
util_bw = 2050340 
Wasted_Col = 4807211 
Wasted_Row = 985904 
Idle = 7064202 

BW Util Bottlenecks: 
RCDc_limit = 7029266 
RCDWRc_limit = 391013 
WTRc_limit = 1615967 
RTWc_limit = 1251233 
CCDLc_limit = 392028 
rwq = 0 
CCDLc_limit_alone = 289476 
WTRc_limit_alone = 1563993 
RTWc_limit_alone = 1200655 

Commands details: 
total_CMD = 14907657 
n_nop = 13618300 
Read = 439318 
Write = 0 
L2_Alloc = 0 
L2_WB = 73267 
n_act = 447824 
n_pre = 447808 
n_ref = 0 
n_req = 485466 
total_req = 512585 

Dual Bus Interface Util: 
issued_total_row = 895632 
issued_total_col = 512585 
Row_Bus_Util =  0.060079 
CoL_Bus_Util = 0.034384 
Either_Row_CoL_Bus_Util = 0.086490 
Issued_on_Two_Bus_Simul_Util = 0.007973 
issued_two_Eff = 0.092185 
queue_avg = 7.059458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.05946
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14907657 n_nop=13620170 n_act=446110 n_pre=446094 n_ref_event=0 n_req=482411 n_rd=436009 n_rd_L2_A=0 n_write=0 n_wr_bk=73164 bw_util=0.1366
n_activity=8524923 dram_eff=0.2389
bk0: 27598a 11947212i bk1: 27450a 11977009i bk2: 26460a 12067221i bk3: 26843a 12047969i bk4: 27013a 12012695i bk5: 26473a 12110102i bk6: 27803a 11931175i bk7: 27310a 11983342i bk8: 26717a 12038506i bk9: 26697a 12043581i bk10: 27577a 11949762i bk11: 27259a 11972862i bk12: 27506a 11965995i bk13: 27851a 11922357i bk14: 27694a 11940752i bk15: 27758a 11946701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075249
Row_Buffer_Locality_read = 0.073748
Row_Buffer_Locality_write = 0.089350
Bank_Level_Parallism = 6.053041
Bank_Level_Parallism_Col = 2.064988
Bank_Level_Parallism_Ready = 1.165489
write_to_read_ratio_blp_rw_average = 0.135624
GrpLevelPara = 1.767501 

BW Util details:
bwutil = 0.136621 
total_CMD = 14907657 
util_bw = 2036692 
Wasted_Col = 4803553 
Wasted_Row = 985243 
Idle = 7082169 

BW Util Bottlenecks: 
RCDc_limit = 7014219 
RCDWRc_limit = 392724 
WTRc_limit = 1645825 
RTWc_limit = 1222791 
CCDLc_limit = 383689 
rwq = 0 
CCDLc_limit_alone = 283345 
WTRc_limit_alone = 1593243 
RTWc_limit_alone = 1175029 

Commands details: 
total_CMD = 14907657 
n_nop = 13620170 
Read = 436009 
Write = 0 
L2_Alloc = 0 
L2_WB = 73164 
n_act = 446110 
n_pre = 446094 
n_ref = 0 
n_req = 482411 
total_req = 509173 

Dual Bus Interface Util: 
issued_total_row = 892204 
issued_total_col = 509173 
Row_Bus_Util =  0.059849 
CoL_Bus_Util = 0.034155 
Either_Row_CoL_Bus_Util = 0.086364 
Issued_on_Two_Bus_Simul_Util = 0.007640 
issued_two_Eff = 0.088459 
queue_avg = 5.836642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.83664
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14907657 n_nop=13617425 n_act=446607 n_pre=446591 n_ref_event=0 n_req=483472 n_rd=436754 n_rd_L2_A=0 n_write=0 n_wr_bk=74165 bw_util=0.1371
n_activity=8542602 dram_eff=0.2392
bk0: 27188a 11985228i bk1: 27841a 11929813i bk2: 26843a 12043417i bk3: 27159a 12001740i bk4: 26891a 12064821i bk5: 27010a 12019453i bk6: 27543a 11938311i bk7: 27687a 11945033i bk8: 26866a 12004138i bk9: 27534a 11926278i bk10: 26774a 12040496i bk11: 27136a 11989085i bk12: 27147a 12006049i bk13: 27070a 12033836i bk14: 27930a 11939603i bk15: 28135a 11898194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076253
Row_Buffer_Locality_read = 0.074809
Row_Buffer_Locality_write = 0.089751
Bank_Level_Parallism = 6.057014
Bank_Level_Parallism_Col = 2.074224
Bank_Level_Parallism_Ready = 1.168163
write_to_read_ratio_blp_rw_average = 0.137243
GrpLevelPara = 1.772915 

BW Util details:
bwutil = 0.137089 
total_CMD = 14907657 
util_bw = 2043676 
Wasted_Col = 4806674 
Wasted_Row = 985901 
Idle = 7071406 

BW Util Bottlenecks: 
RCDc_limit = 7010937 
RCDWRc_limit = 395330 
WTRc_limit = 1661908 
RTWc_limit = 1248886 
CCDLc_limit = 387022 
rwq = 0 
CCDLc_limit_alone = 284131 
WTRc_limit_alone = 1608429 
RTWc_limit_alone = 1199474 

Commands details: 
total_CMD = 14907657 
n_nop = 13617425 
Read = 436754 
Write = 0 
L2_Alloc = 0 
L2_WB = 74165 
n_act = 446607 
n_pre = 446591 
n_ref = 0 
n_req = 483472 
total_req = 510919 

Dual Bus Interface Util: 
issued_total_row = 893198 
issued_total_col = 510919 
Row_Bus_Util =  0.059915 
CoL_Bus_Util = 0.034272 
Either_Row_CoL_Bus_Util = 0.086548 
Issued_on_Two_Bus_Simul_Util = 0.007639 
issued_two_Eff = 0.088267 
queue_avg = 5.704429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.70443
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14907657 n_nop=13613902 n_act=448889 n_pre=448873 n_ref_event=0 n_req=486240 n_rd=439347 n_rd_L2_A=0 n_write=0 n_wr_bk=73970 bw_util=0.1377
n_activity=8548860 dram_eff=0.2402
bk0: 27669a 11911124i bk1: 27479a 11904557i bk2: 27027a 11986820i bk3: 27368a 11934169i bk4: 26890a 12013956i bk5: 27430a 11929518i bk6: 27240a 11970352i bk7: 27862a 11887963i bk8: 26884a 11976547i bk9: 27418a 11930064i bk10: 27097a 11979046i bk11: 27805a 11887692i bk12: 27233a 11958894i bk13: 27700a 11887580i bk14: 27837a 11904683i bk15: 28408a 11826145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076818
Row_Buffer_Locality_read = 0.075517
Row_Buffer_Locality_write = 0.089011
Bank_Level_Parallism = 6.147907
Bank_Level_Parallism_Col = 2.075174
Bank_Level_Parallism_Ready = 1.167436
write_to_read_ratio_blp_rw_average = 0.137927
GrpLevelPara = 1.774349 

BW Util details:
bwutil = 0.137732 
total_CMD = 14907657 
util_bw = 2053268 
Wasted_Col = 4825283 
Wasted_Row = 985512 
Idle = 7043594 

BW Util Bottlenecks: 
RCDc_limit = 7043239 
RCDWRc_limit = 397758 
WTRc_limit = 1662887 
RTWc_limit = 1264105 
CCDLc_limit = 391546 
rwq = 0 
CCDLc_limit_alone = 287649 
WTRc_limit_alone = 1609090 
RTWc_limit_alone = 1214005 

Commands details: 
total_CMD = 14907657 
n_nop = 13613902 
Read = 439347 
Write = 0 
L2_Alloc = 0 
L2_WB = 73970 
n_act = 448889 
n_pre = 448873 
n_ref = 0 
n_req = 486240 
total_req = 513317 

Dual Bus Interface Util: 
issued_total_row = 897762 
issued_total_col = 513317 
Row_Bus_Util =  0.060222 
CoL_Bus_Util = 0.034433 
Either_Row_CoL_Bus_Util = 0.086785 
Issued_on_Two_Bus_Simul_Util = 0.007870 
issued_two_Eff = 0.090685 
queue_avg = 6.231345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.23135
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14907657 n_nop=13611859 n_act=449391 n_pre=449375 n_ref_event=0 n_req=486919 n_rd=440260 n_rd_L2_A=0 n_write=0 n_wr_bk=73831 bw_util=0.1379
n_activity=8546203 dram_eff=0.2406
bk0: 27775a 11864472i bk1: 27510a 11891101i bk2: 27373a 11892301i bk3: 26982a 11940882i bk4: 27312a 11914362i bk5: 26932a 11962290i bk6: 27889a 11831343i bk7: 27490a 11916480i bk8: 27116a 11921019i bk9: 27094a 11938810i bk10: 28001a 11829656i bk11: 27066a 11939217i bk12: 27582a 11896517i bk13: 27961a 11842170i bk14: 28399a 11796108i bk15: 27778a 11842326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077074
Row_Buffer_Locality_read = 0.075551
Row_Buffer_Locality_write = 0.091451
Bank_Level_Parallism = 6.242584
Bank_Level_Parallism_Col = 2.082409
Bank_Level_Parallism_Ready = 1.169297
write_to_read_ratio_blp_rw_average = 0.137541
GrpLevelPara = 1.780555 

BW Util details:
bwutil = 0.137940 
total_CMD = 14907657 
util_bw = 2056364 
Wasted_Col = 4813606 
Wasted_Row = 983964 
Idle = 7053723 

BW Util Bottlenecks: 
RCDc_limit = 7044124 
RCDWRc_limit = 394915 
WTRc_limit = 1650758 
RTWc_limit = 1263765 
CCDLc_limit = 389620 
rwq = 0 
CCDLc_limit_alone = 286627 
WTRc_limit_alone = 1597239 
RTWc_limit_alone = 1214291 

Commands details: 
total_CMD = 14907657 
n_nop = 13611859 
Read = 440260 
Write = 0 
L2_Alloc = 0 
L2_WB = 73831 
n_act = 449391 
n_pre = 449375 
n_ref = 0 
n_req = 486919 
total_req = 514091 

Dual Bus Interface Util: 
issued_total_row = 898766 
issued_total_col = 514091 
Row_Bus_Util =  0.060289 
CoL_Bus_Util = 0.034485 
Either_Row_CoL_Bus_Util = 0.086922 
Issued_on_Two_Bus_Simul_Util = 0.007852 
issued_two_Eff = 0.090337 
queue_avg = 6.792953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.79295
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14907657 n_nop=13613166 n_act=449702 n_pre=449686 n_ref_event=0 n_req=487169 n_rd=440471 n_rd_L2_A=0 n_write=0 n_wr_bk=73688 bw_util=0.138
n_activity=8534222 dram_eff=0.241
bk0: 27955a 11833829i bk1: 27856a 11874036i bk2: 27124a 11919018i bk3: 26927a 11970515i bk4: 27190a 11946941i bk5: 27073a 11949754i bk6: 27847a 11846774i bk7: 27696a 11870263i bk8: 27504a 11887100i bk9: 27487a 11893812i bk10: 27762a 11845383i bk11: 27685a 11865477i bk12: 27629a 11861290i bk13: 27505a 11893547i bk14: 27571a 11880735i bk15: 27660a 11892840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076908
Row_Buffer_Locality_read = 0.075415
Row_Buffer_Locality_write = 0.090989
Bank_Level_Parallism = 6.257450
Bank_Level_Parallism_Col = 2.081760
Bank_Level_Parallism_Ready = 1.165939
write_to_read_ratio_blp_rw_average = 0.137480
GrpLevelPara = 1.780033 

BW Util details:
bwutil = 0.137958 
total_CMD = 14907657 
util_bw = 2056636 
Wasted_Col = 4806643 
Wasted_Row = 970770 
Idle = 7073608 

BW Util Bottlenecks: 
RCDc_limit = 7046346 
RCDWRc_limit = 394649 
WTRc_limit = 1642712 
RTWc_limit = 1263701 
CCDLc_limit = 391977 
rwq = 0 
CCDLc_limit_alone = 288942 
WTRc_limit_alone = 1589932 
RTWc_limit_alone = 1213446 

Commands details: 
total_CMD = 14907657 
n_nop = 13613166 
Read = 440471 
Write = 0 
L2_Alloc = 0 
L2_WB = 73688 
n_act = 449702 
n_pre = 449686 
n_ref = 0 
n_req = 487169 
total_req = 514159 

Dual Bus Interface Util: 
issued_total_row = 899388 
issued_total_col = 514159 
Row_Bus_Util =  0.060331 
CoL_Bus_Util = 0.034490 
Either_Row_CoL_Bus_Util = 0.086834 
Issued_on_Two_Bus_Simul_Util = 0.007986 
issued_two_Eff = 0.091971 
queue_avg = 6.725430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.72543
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14907657 n_nop=13604666 n_act=452099 n_pre=452083 n_ref_event=0 n_req=490504 n_rd=443456 n_rd_L2_A=0 n_write=0 n_wr_bk=74180 bw_util=0.1389
n_activity=8533701 dram_eff=0.2426
bk0: 27909a 11841130i bk1: 27494a 11885780i bk2: 27516a 11890347i bk3: 27333a 11931710i bk4: 27255a 11918019i bk5: 28121a 11804733i bk6: 27771a 11849757i bk7: 28423a 11799879i bk8: 27733a 11862036i bk9: 27586a 11880904i bk10: 27164a 11919980i bk11: 27202a 11939364i bk12: 27634a 11867764i bk13: 27944a 11817287i bk14: 28203a 11797076i bk15: 28168a 11809432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078297
Row_Buffer_Locality_read = 0.076513
Row_Buffer_Locality_write = 0.095116
Bank_Level_Parallism = 6.299533
Bank_Level_Parallism_Col = 2.101529
Bank_Level_Parallism_Ready = 1.170604
write_to_read_ratio_blp_rw_average = 0.139939
GrpLevelPara = 1.790458 

BW Util details:
bwutil = 0.138891 
total_CMD = 14907657 
util_bw = 2070544 
Wasted_Col = 4818246 
Wasted_Row = 958391 
Idle = 7060476 

BW Util Bottlenecks: 
RCDc_limit = 7075297 
RCDWRc_limit = 394396 
WTRc_limit = 1671645 
RTWc_limit = 1313610 
CCDLc_limit = 397762 
rwq = 0 
CCDLc_limit_alone = 290528 
WTRc_limit_alone = 1617076 
RTWc_limit_alone = 1260945 

Commands details: 
total_CMD = 14907657 
n_nop = 13604666 
Read = 443456 
Write = 0 
L2_Alloc = 0 
L2_WB = 74180 
n_act = 452099 
n_pre = 452083 
n_ref = 0 
n_req = 490504 
total_req = 517636 

Dual Bus Interface Util: 
issued_total_row = 904182 
issued_total_col = 517636 
Row_Bus_Util =  0.060652 
CoL_Bus_Util = 0.034723 
Either_Row_CoL_Bus_Util = 0.087404 
Issued_on_Two_Bus_Simul_Util = 0.007971 
issued_two_Eff = 0.091196 
queue_avg = 7.007927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.00793

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1165855, Miss = 228177, Miss_rate = 0.196, Pending_hits = 1333, Reservation_fails = 8280
L2_cache_bank[1]: Access = 1161776, Miss = 225681, Miss_rate = 0.194, Pending_hits = 1308, Reservation_fails = 4339
L2_cache_bank[2]: Access = 1371579, Miss = 228409, Miss_rate = 0.167, Pending_hits = 1554, Reservation_fails = 7825
L2_cache_bank[3]: Access = 1161886, Miss = 237402, Miss_rate = 0.204, Pending_hits = 1717, Reservation_fails = 7332
L2_cache_bank[4]: Access = 1168553, Miss = 228989, Miss_rate = 0.196, Pending_hits = 1450, Reservation_fails = 6864
L2_cache_bank[5]: Access = 1108487, Miss = 227564, Miss_rate = 0.205, Pending_hits = 1346, Reservation_fails = 4383
L2_cache_bank[6]: Access = 1138312, Miss = 225754, Miss_rate = 0.198, Pending_hits = 1308, Reservation_fails = 7124
L2_cache_bank[7]: Access = 1130314, Miss = 226847, Miss_rate = 0.201, Pending_hits = 1309, Reservation_fails = 6373
L2_cache_bank[8]: Access = 1326935, Miss = 225410, Miss_rate = 0.170, Pending_hits = 1322, Reservation_fails = 6440
L2_cache_bank[9]: Access = 1142326, Miss = 221337, Miss_rate = 0.194, Pending_hits = 1283, Reservation_fails = 7291
L2_cache_bank[10]: Access = 1183093, Miss = 227321, Miss_rate = 0.192, Pending_hits = 1428, Reservation_fails = 7090
L2_cache_bank[11]: Access = 1131545, Miss = 224268, Miss_rate = 0.198, Pending_hits = 1269, Reservation_fails = 5965
L2_cache_bank[12]: Access = 1146628, Miss = 224502, Miss_rate = 0.196, Pending_hits = 1270, Reservation_fails = 10119
L2_cache_bank[13]: Access = 1172603, Miss = 223777, Miss_rate = 0.191, Pending_hits = 1327, Reservation_fails = 8461
L2_cache_bank[14]: Access = 1143179, Miss = 223312, Miss_rate = 0.195, Pending_hits = 1301, Reservation_fails = 8080
L2_cache_bank[15]: Access = 1122292, Miss = 225702, Miss_rate = 0.201, Pending_hits = 1213, Reservation_fails = 6363
L2_cache_bank[16]: Access = 1143286, Miss = 224021, Miss_rate = 0.196, Pending_hits = 1336, Reservation_fails = 7176
L2_cache_bank[17]: Access = 1088895, Miss = 227615, Miss_rate = 0.209, Pending_hits = 1270, Reservation_fails = 5471
L2_cache_bank[18]: Access = 1135784, Miss = 227589, Miss_rate = 0.200, Pending_hits = 1324, Reservation_fails = 7422
L2_cache_bank[19]: Access = 1138310, Miss = 224953, Miss_rate = 0.198, Pending_hits = 1325, Reservation_fails = 8970
L2_cache_bank[20]: Access = 1189546, Miss = 226723, Miss_rate = 0.191, Pending_hits = 1446, Reservation_fails = 8726
L2_cache_bank[21]: Access = 1130719, Miss = 226029, Miss_rate = 0.200, Pending_hits = 1416, Reservation_fails = 6979
L2_cache_bank[22]: Access = 1157320, Miss = 227325, Miss_rate = 0.196, Pending_hits = 1324, Reservation_fails = 6263
L2_cache_bank[23]: Access = 1185757, Miss = 228407, Miss_rate = 0.193, Pending_hits = 1366, Reservation_fails = 7162
L2_total_cache_accesses = 27944980
L2_total_cache_misses = 5437114
L2_total_cache_miss_rate = 0.1946
L2_total_cache_pending_hits = 32545
L2_total_cache_reservation_fails = 170498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22213942
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3273104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2016823
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32545
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261379
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36805
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110382
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27536414
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408566
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8055
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162391
L2_cache_data_port_util = 0.161
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=27944980
icnt_total_pkts_simt_to_mem=27944980
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27944980
Req_Network_cycles = 5813177
Req_Network_injected_packets_per_cycle =       4.8072 
Req_Network_conflicts_per_cycle =       2.9342
Req_Network_conflicts_per_cycle_util =       4.6204
Req_Bank_Level_Parallism =       7.5698
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.1561
Req_Network_out_buffer_full_per_cycle =       0.0464
Req_Network_out_buffer_avg_util =       4.8717

Reply_Network_injected_packets_num = 27944980
Reply_Network_cycles = 5813177
Reply_Network_injected_packets_per_cycle =        4.8072
Reply_Network_conflicts_per_cycle =        3.5312
Reply_Network_conflicts_per_cycle_util =       5.5605
Reply_Bank_Level_Parallism =       7.5698
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2655
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1602
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 39 min, 32 sec (23972 sec)
gpgpu_simulation_rate = 7571 (inst/sec)
gpgpu_simulation_rate = 242 (cycle/sec)
gpgpu_silicon_slowdown = 5640495x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c75433c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b90046c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 27: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 27 
gpu_sim_cycle = 5784
gpu_sim_insn = 3856
gpu_ipc =       0.6667
gpu_tot_sim_cycle = 5818961
gpu_tot_sim_insn = 181501588
gpu_tot_ipc =      31.1914
gpu_tot_issued_cta = 4616
gpu_occupancy = 11.4610% 
gpu_tot_occupancy = 68.4142% 
max_total_param_size = 0
gpu_stall_dramfull = 2591024
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0005
partiton_level_parallism_total  =       4.8024
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.8197
L2_BW  =       0.0227 GB/Sec
L2_BW_total  =     209.7689 GB/Sec
gpu_total_sim_rate=7569

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1625135, Miss = 909335, Miss_rate = 0.560, Pending_hits = 18839, Reservation_fails = 450240
	L1D_cache_core[1]: Access = 1561976, Miss = 887478, Miss_rate = 0.568, Pending_hits = 19415, Reservation_fails = 556966
	L1D_cache_core[2]: Access = 1634687, Miss = 910057, Miss_rate = 0.557, Pending_hits = 19129, Reservation_fails = 477371
	L1D_cache_core[3]: Access = 1518540, Miss = 891047, Miss_rate = 0.587, Pending_hits = 19030, Reservation_fails = 556798
	L1D_cache_core[4]: Access = 1531293, Miss = 872453, Miss_rate = 0.570, Pending_hits = 18367, Reservation_fails = 463278
	L1D_cache_core[5]: Access = 1395595, Miss = 807781, Miss_rate = 0.579, Pending_hits = 16567, Reservation_fails = 470974
	L1D_cache_core[6]: Access = 1436496, Miss = 816473, Miss_rate = 0.568, Pending_hits = 17236, Reservation_fails = 469318
	L1D_cache_core[7]: Access = 1516161, Miss = 866096, Miss_rate = 0.571, Pending_hits = 18510, Reservation_fails = 437920
	L1D_cache_core[8]: Access = 1505309, Miss = 875462, Miss_rate = 0.582, Pending_hits = 19141, Reservation_fails = 500106
	L1D_cache_core[9]: Access = 1467314, Miss = 863432, Miss_rate = 0.588, Pending_hits = 19184, Reservation_fails = 497816
	L1D_cache_core[10]: Access = 1431734, Miss = 833943, Miss_rate = 0.582, Pending_hits = 18841, Reservation_fails = 475517
	L1D_cache_core[11]: Access = 1482194, Miss = 859694, Miss_rate = 0.580, Pending_hits = 18084, Reservation_fails = 509884
	L1D_cache_core[12]: Access = 1469453, Miss = 871261, Miss_rate = 0.593, Pending_hits = 18859, Reservation_fails = 488300
	L1D_cache_core[13]: Access = 1399630, Miss = 815769, Miss_rate = 0.583, Pending_hits = 17282, Reservation_fails = 441462
	L1D_cache_core[14]: Access = 1425192, Miss = 806606, Miss_rate = 0.566, Pending_hits = 17009, Reservation_fails = 445666
	L1D_cache_core[15]: Access = 1566202, Miss = 896318, Miss_rate = 0.572, Pending_hits = 19578, Reservation_fails = 489709
	L1D_cache_core[16]: Access = 1435116, Miss = 831137, Miss_rate = 0.579, Pending_hits = 17317, Reservation_fails = 473066
	L1D_cache_core[17]: Access = 1458117, Miss = 843404, Miss_rate = 0.578, Pending_hits = 18128, Reservation_fails = 511897
	L1D_cache_core[18]: Access = 1487794, Miss = 879385, Miss_rate = 0.591, Pending_hits = 18638, Reservation_fails = 519108
	L1D_cache_core[19]: Access = 1510766, Miss = 861548, Miss_rate = 0.570, Pending_hits = 18453, Reservation_fails = 464529
	L1D_cache_core[20]: Access = 1529731, Miss = 867630, Miss_rate = 0.567, Pending_hits = 18406, Reservation_fails = 475349
	L1D_cache_core[21]: Access = 1531456, Miss = 885216, Miss_rate = 0.578, Pending_hits = 19641, Reservation_fails = 512123
	L1D_cache_core[22]: Access = 1483194, Miss = 869861, Miss_rate = 0.586, Pending_hits = 19461, Reservation_fails = 540757
	L1D_cache_core[23]: Access = 1419914, Miss = 846493, Miss_rate = 0.596, Pending_hits = 19161, Reservation_fails = 534387
	L1D_cache_core[24]: Access = 1451704, Miss = 812129, Miss_rate = 0.559, Pending_hits = 17344, Reservation_fails = 456174
	L1D_cache_core[25]: Access = 1463602, Miss = 844073, Miss_rate = 0.577, Pending_hits = 17490, Reservation_fails = 459283
	L1D_cache_core[26]: Access = 1415107, Miss = 806774, Miss_rate = 0.570, Pending_hits = 18111, Reservation_fails = 476161
	L1D_cache_core[27]: Access = 1546783, Miss = 835258, Miss_rate = 0.540, Pending_hits = 17717, Reservation_fails = 459769
	L1D_cache_core[28]: Access = 1502375, Miss = 825108, Miss_rate = 0.549, Pending_hits = 17489, Reservation_fails = 442944
	L1D_cache_core[29]: Access = 1628256, Miss = 893670, Miss_rate = 0.549, Pending_hits = 18487, Reservation_fails = 481478
	L1D_total_cache_accesses = 44830826
	L1D_total_cache_misses = 25684891
	L1D_total_cache_miss_rate = 0.5729
	L1D_total_cache_pending_hits = 550914
	L1D_total_cache_reservation_fails = 14538350
	L1D_cache_data_port_util = 0.164
	L1D_cache_fill_port_util = 0.223
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18552269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 550914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23094147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14489080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2224929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 550932
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44422259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408567

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5020498
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9453339
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49183
ctas_completed 4616, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32313, 43610, 41495, 42897, 36135, 35313, 36373, 35192, 26771, 24584, 24239, 25969, 25179, 22438, 27088, 25350, 28445, 27723, 29324, 34928, 30398, 32802, 31062, 27030, 32931, 28549, 30030, 31282, 27758, 33649, 32687, 24361, 
gpgpu_n_tot_thrd_icount = 863069536
gpgpu_n_tot_w_icount = 26970923
gpgpu_n_stall_shd_mem = 19488779
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27536416
gpgpu_n_mem_write_global = 408567
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 48603106
gpgpu_n_store_insn = 1177614
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5985798
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17393215
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2095564
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5633249	W0_Idle:35153267	W0_Scoreboard:385556457	W1:10100725	W2:3583188	W3:1996202	W4:1371311	W5:1003785	W6:807540	W7:664939	W8:563880	W9:486376	W10:418920	W11:382675	W12:339005	W13:320960	W14:306257	W15:277425	W16:263665	W17:241331	W18:227743	W19:216287	W20:200029	W21:196531	W22:193577	W23:193317	W24:196306	W25:197169	W26:186855	W27:181397	W28:178942	W29:174700	W30:174696	W31:169115	W32:1156075
single_issue_nums: WS0:6610702	WS1:6840997	WS2:6798725	WS3:6720499	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202552464 {8:25319058,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16342680 {40:408567,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1012762320 {40:25319058,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3268536 {8:408567,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3358 
max_icnt2sh_latency = 255 
averagemflatency = 381 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 8 
mrq_lat_table:2932985 	53551 	111250 	237091 	420053 	423215 	463493 	549627 	499061 	150341 	9874 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13671329 	10952400 	2167115 	749422 	367089 	37550 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426137 	279879 	123588 	91351 	18656644 	3311315 	1646023 	1362119 	679840 	314572 	52915 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13582898 	6437565 	4247591 	2320738 	1039301 	294378 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22049 	22932 	4569 	1520 	323 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.082832  1.086028  1.087418  1.081216  1.086967  1.087766  1.087048  1.087641  1.078306  1.080241  1.088497  1.084500  1.090092  1.087729  1.087380  1.090598 
dram[1]:  1.089614  1.098717  1.095221  1.114508  1.085996  1.091326  1.084521  1.088893  1.080650  1.083162  1.084966  1.107207  1.087929  1.098917  1.094375  1.111794 
dram[2]:  1.084201  1.082858  1.085153  1.081963  1.079970  1.082628  1.095676  1.085717  1.080717  1.074280  1.084635  1.080225  1.096351  1.095027  1.086009  1.085767 
dram[3]:  1.079620  1.085580  1.084270  1.082000  1.082891  1.080461  1.081088  1.087387  1.079194  1.073601  1.075544  1.082011  1.087980  1.088062  1.084972  1.086623 
dram[4]:  1.078077  1.081016  1.077327  1.078929  1.076813  1.077694  1.083446  1.082582  1.072760  1.075089  1.078234  1.079342  1.084152  1.082671  1.083989  1.085277 
dram[5]:  1.092937  1.084919  1.084792  1.083844  1.080103  1.077464  1.086432  1.088648  1.078665  1.074312  1.087457  1.079763  1.082817  1.078528  1.095630  1.088022 
dram[6]:  1.083511  1.085387  1.075632  1.079675  1.079188  1.077563  1.084447  1.081717  1.076596  1.074563  1.081832  1.077449  1.085775  1.084893  1.088228  1.084703 
dram[7]:  1.083339  1.084394  1.080977  1.081480  1.080307  1.080562  1.087482  1.083048  1.071643  1.075137  1.080550  1.083180  1.085439  1.085872  1.089097  1.087860 
dram[8]:  1.084951  1.085496  1.081557  1.083805  1.077591  1.079576  1.082450  1.083931  1.076206  1.082785  1.083674  1.082767  1.083336  1.083970  1.088415  1.090404 
dram[9]:  1.087589  1.085956  1.084957  1.084474  1.080405  1.079895  1.085322  1.080724  1.081042  1.074225  1.084346  1.084178  1.086458  1.084210  1.088016  1.084031 
dram[10]:  1.088871  1.084301  1.084585  1.077483  1.080308  1.081223  1.088637  1.087493  1.078133  1.075365  1.083480  1.084305  1.080634  1.084599  1.086537  1.086864 
dram[11]:  1.088220  1.085914  1.083298  1.083616  1.082432  1.084107  1.090405  1.084371  1.075891  1.079056  1.084467  1.079925  1.090780  1.086323  1.091694  1.088502 
average row locality = 5850833/5396440 = 1.084202
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27444     27356     27059     26879     27891     27845     28039     27677     27529     27144     27703     27038     28344     27797     28032     27815 
dram[1]:     27639     28906     27477     28985     27905     28029     27856     28909     27611     28805     27457     28984     27912     28840     28428     29820 
dram[2]:     27841     27886     27355     26858     27170     27713     28718     27752     27438     27240     27924     27410     28155     28243     28264     28338 
dram[3]:     27150     27868     26971     27067     27467     27267     27157     27664     27818     27408     27042     27453     27851     28172     28174     27824 
dram[4]:     27431     27367     26690     26405     27129     26443     28380     27199     26821     26821     27152     26761     27810     26982     27873     27235 
dram[5]:     28106     27275     27224     27030     27052     26331     27919     27738     27285     26850     27540     27645     28081     27833     27977     27432 
dram[6]:     27598     27450     26460     26843     27013     26473     27803     27310     26717     26697     27577     27259     27506     27851     27694     27758 
dram[7]:     27188     27841     26843     27159     26891     27010     27543     27687     26866     27534     26774     27136     27147     27070     27930     28135 
dram[8]:     27669     27479     27027     27368     26890     27430     27240     27862     26884     27418     27097     27805     27233     27700     27837     28408 
dram[9]:     27775     27510     27373     26982     27312     26932     27889     27490     27116     27094     28001     27066     27582     27961     28399     27778 
dram[10]:     27955     27856     27124     26927     27190     27073     27847     27696     27504     27487     27762     27685     27629     27505     27571     27660 
dram[11]:     27909     27494     27516     27333     27255     28121     27771     28423     27733     27586     27164     27202     27634     27944     28203     28168 
total dram reads = 5289927
bank skew: 29820/26331 = 1.13
chip skew: 453563/434499 = 1.04
number of total write accesses:
dram[0]:      4632      4550      4262      4316      4720      4735      4644      4570      4477      4457      4699      4550      4928      5011      4758      4869 
dram[1]:      4699      4452      4384      4613      4806      4564      4363      4688      4508      4464      4559      4718      4893      5001      4851      4966 
dram[2]:      4634      4607      4364      4476      4646      4717      4866      4627      4279      4266      4500      4737      5011      4926      4664      4972 
dram[3]:      4445      4744      4374      4532      4582      4704      4597      4609      4255      4388      4519      4552      4803      4842      4957      4904 
dram[4]:      4669      4585      4411      4516      4687      4592      4622      4508      4285      4482      4522      4471      5014      4979      4749      4755 
dram[5]:      4703      4539      4353      4523      4488      4444      4523      4671      4298      4309      4410      4519      4982      5004      4790      4711 
dram[6]:      4548      4563      4395      4388      4571      4665      4559      4519      4171      4350      4545      4482      4804      4932      4835      4837 
dram[7]:      4530      4640      4347      4433      4667      4641      4598      4791      4443      4352      4643      4666      4919      4861      4799      4835 
dram[8]:      4647      4659      4323      4518      4846      4733      4648      4685      4332      4485      4495      4414      4793      4881      4685      4826 
dram[9]:      4488      4623      4335      4407      4609      4605      4694      4625      4413      4251      4579      4594      4769      5095      4825      4919 
dram[10]:      4598      4678      4243      4415      4458      4711      4710      4452      4441      4453      4630      4622      4740      4938      4820      4779 
dram[11]:      4594      4554      4594      4368      4674      4770      4455      4635      4533      4507      4455      4607      4974      4832      4846      4782 
total dram writes = 886918
bank skew: 5095/4171 = 1.22
chip skew: 74529/73164 = 1.02
average mf latency per bank:
dram[0]:       1345      1303      1362      1206      1677      1592      2633      2325      1873      1758      1624      1749      1552      1533      1548      1404
dram[1]:       1693      1984      1631      1924      2454      2915      3719      4679      2234      2745      2280      2672      1868      2326      2860      2129
dram[2]:       1458      1380      1454      1388      2243      1702      2723      2369      1965      1819      1944      1747      1631      1563      1485      1440
dram[3]:       1285      1222      1222      1226      1668      1590      2576      2562      1537      1687      1578      1517      1442      1411      1273      1345
dram[4]:       1224      1281      1183      1150      3098      1682      2157      2515      1855      1577      1511      1525      1396      1439      1401      1375
dram[5]:       1618      1300      1520      1223      2282      1692      3774      2482      2603      1718      2158      1610      1824      1405      1849      1386
dram[6]:       1190      1214      1205      1164      1543      1849      2583      2364      1648      1662      1626      1745      1402      1356      1418      1294
dram[7]:       1263      1270      1157      1198      1644      1738      2274      2222      1713      1591      1572      1614      1468      1387      1282      1322
dram[8]:       1212      1280      1160      1217      1509      1588      2435      2123      1719      1740      1654      1580      1400      1360      1318      1322
dram[9]:       1356      1271      1296      1287      1782      1708      2328      2247      1924      1908      1704      1780      1471      1408      1360      1403
dram[10]:       1329      1250      1305      1217      1767      1775      2699      2381      1766      1724      1730      1627      1536      1481      1579      1401
dram[11]:       1354      1299      1271      1216      1928      1867      2500      2462      1919      1709      1613      1466      1584      1475      1365      1302
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14922488 n_nop=13626513 n_act=449747 n_pre=449731 n_ref_event=0 n_req=488385 n_rd=441592 n_rd_L2_A=0 n_write=0 n_wr_bk=74178 bw_util=0.1383
n_activity=8508478 dram_eff=0.2425
bk0: 27444a 11924357i bk1: 27356a 11935276i bk2: 27059a 11969134i bk3: 26879a 11990862i bk4: 27891a 11873779i bk5: 27845a 11872777i bk6: 28039a 11844049i bk7: 27677a 11919305i bk8: 27529a 11899290i bk9: 27144a 11976868i bk10: 27703a 11899703i bk11: 27038a 11972941i bk12: 28344a 11818790i bk13: 27797a 11865942i bk14: 28032a 11845944i bk15: 27815a 11874785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079118
Row_Buffer_Locality_read = 0.077524
Row_Buffer_Locality_write = 0.094159
Bank_Level_Parallism = 6.266926
Bank_Level_Parallism_Col = 2.099410
Bank_Level_Parallism_Ready = 1.173627
write_to_read_ratio_blp_rw_average = 0.137945
GrpLevelPara = 1.789428 

BW Util details:
bwutil = 0.138253 
total_CMD = 14922488 
util_bw = 2063080 
Wasted_Col = 4790711 
Wasted_Row = 965164 
Idle = 7103533 

BW Util Bottlenecks: 
RCDc_limit = 7033138 
RCDWRc_limit = 391415 
WTRc_limit = 1671785 
RTWc_limit = 1282948 
CCDLc_limit = 394824 
rwq = 0 
CCDLc_limit_alone = 289811 
WTRc_limit_alone = 1618260 
RTWc_limit_alone = 1231460 

Commands details: 
total_CMD = 14922488 
n_nop = 13626513 
Read = 441592 
Write = 0 
L2_Alloc = 0 
L2_WB = 74178 
n_act = 449747 
n_pre = 449731 
n_ref = 0 
n_req = 488385 
total_req = 515770 

Dual Bus Interface Util: 
issued_total_row = 899478 
issued_total_col = 515770 
Row_Bus_Util =  0.060277 
CoL_Bus_Util = 0.034563 
Either_Row_CoL_Bus_Util = 0.086847 
Issued_on_Two_Bus_Simul_Util = 0.007993 
issued_two_Eff = 0.092033 
queue_avg = 6.535972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.53597
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14922488 n_nop=13604582 n_act=458000 n_pre=457984 n_ref_event=0 n_req=500909 n_rd=453563 n_rd_L2_A=0 n_write=0 n_wr_bk=74529 bw_util=0.1416
n_activity=8535830 dram_eff=0.2475
bk0: 27639a 11734918i bk1: 28906a 11613539i bk2: 27477a 11752187i bk3: 28985a 11584562i bk4: 27905a 11700257i bk5: 28029a 11719751i bk6: 27856a 11766784i bk7: 28909a 11583284i bk8: 27611a 11740393i bk9: 28805a 11600067i bk10: 27457a 11738582i bk11: 28984a 11585767i bk12: 27912a 11690969i bk13: 28840a 11586772i bk14: 28428a 11672515i bk15: 29820a 11479735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085662
Row_Buffer_Locality_read = 0.082941
Row_Buffer_Locality_write = 0.111731
Bank_Level_Parallism = 6.742539
Bank_Level_Parallism_Col = 2.144401
Bank_Level_Parallism_Ready = 1.181204
write_to_read_ratio_blp_rw_average = 0.141916
GrpLevelPara = 1.819286 

BW Util details:
bwutil = 0.141556 
total_CMD = 14922488 
util_bw = 2112368 
Wasted_Col = 4803445 
Wasted_Row = 942581 
Idle = 7064094 

BW Util Bottlenecks: 
RCDc_limit = 7115529 
RCDWRc_limit = 385792 
WTRc_limit = 1671179 
RTWc_limit = 1387971 
CCDLc_limit = 410076 
rwq = 0 
CCDLc_limit_alone = 298381 
WTRc_limit_alone = 1616582 
RTWc_limit_alone = 1330873 

Commands details: 
total_CMD = 14922488 
n_nop = 13604582 
Read = 453563 
Write = 0 
L2_Alloc = 0 
L2_WB = 74529 
n_act = 458000 
n_pre = 457984 
n_ref = 0 
n_req = 500909 
total_req = 528092 

Dual Bus Interface Util: 
issued_total_row = 915984 
issued_total_col = 528092 
Row_Bus_Util =  0.061383 
CoL_Bus_Util = 0.035389 
Either_Row_CoL_Bus_Util = 0.088317 
Issued_on_Two_Bus_Simul_Util = 0.008455 
issued_two_Eff = 0.095735 
queue_avg = 9.489214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.48921
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14922488 n_nop=13621172 n_act=452595 n_pre=452579 n_ref_event=0 n_req=491124 n_rd=444305 n_rd_L2_A=0 n_write=0 n_wr_bk=74292 bw_util=0.139
n_activity=8542147 dram_eff=0.2428
bk0: 27841a 11843453i bk1: 27886a 11856354i bk2: 27355a 11908295i bk3: 26858a 11940998i bk4: 27170a 11889171i bk5: 27713a 11841754i bk6: 28718a 11732820i bk7: 27752a 11856165i bk8: 27438a 11891935i bk9: 27240a 11911984i bk10: 27924a 11852646i bk11: 27410a 11873305i bk12: 28155a 11785177i bk13: 28243a 11782151i bk14: 28264a 11788554i bk15: 28338a 11767662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078453
Row_Buffer_Locality_read = 0.076949
Row_Buffer_Locality_write = 0.092719
Bank_Level_Parallism = 6.357223
Bank_Level_Parallism_Col = 2.092578
Bank_Level_Parallism_Ready = 1.168047
write_to_read_ratio_blp_rw_average = 0.138150
GrpLevelPara = 1.786546 

BW Util details:
bwutil = 0.139011 
total_CMD = 14922488 
util_bw = 2074388 
Wasted_Col = 4820707 
Wasted_Row = 965420 
Idle = 7061973 

BW Util Bottlenecks: 
RCDc_limit = 7077414 
RCDWRc_limit = 393507 
WTRc_limit = 1666592 
RTWc_limit = 1286189 
CCDLc_limit = 398851 
rwq = 0 
CCDLc_limit_alone = 292756 
WTRc_limit_alone = 1612359 
RTWc_limit_alone = 1234327 

Commands details: 
total_CMD = 14922488 
n_nop = 13621172 
Read = 444305 
Write = 0 
L2_Alloc = 0 
L2_WB = 74292 
n_act = 452595 
n_pre = 452579 
n_ref = 0 
n_req = 491124 
total_req = 518597 

Dual Bus Interface Util: 
issued_total_row = 905174 
issued_total_col = 518597 
Row_Bus_Util =  0.060658 
CoL_Bus_Util = 0.034753 
Either_Row_CoL_Bus_Util = 0.087205 
Issued_on_Two_Bus_Simul_Util = 0.008206 
issued_two_Eff = 0.094101 
queue_avg = 7.347651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.34765
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14922488 n_nop=13626908 n_act=449803 n_pre=449787 n_ref_event=0 n_req=486959 n_rd=440353 n_rd_L2_A=0 n_write=0 n_wr_bk=73807 bw_util=0.1378
n_activity=8526425 dram_eff=0.2412
bk0: 27150a 11950190i bk1: 27868a 11888984i bk2: 26971a 11990810i bk3: 27067a 11961565i bk4: 27467a 11923665i bk5: 27267a 11951930i bk6: 27157a 11941794i bk7: 27664a 11909166i bk8: 27818a 11900906i bk9: 27408a 11946546i bk10: 27042a 11997801i bk11: 27453a 11924387i bk12: 27851a 11885656i bk13: 28172a 11849717i bk14: 28174a 11857535i bk15: 27824a 11884779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076302
Row_Buffer_Locality_read = 0.074960
Row_Buffer_Locality_write = 0.088980
Bank_Level_Parallism = 6.208847
Bank_Level_Parallism_Col = 2.083869
Bank_Level_Parallism_Ready = 1.170189
write_to_read_ratio_blp_rw_average = 0.136485
GrpLevelPara = 1.779501 

BW Util details:
bwutil = 0.137822 
total_CMD = 14922488 
util_bw = 2056640 
Wasted_Col = 4812538 
Wasted_Row = 976291 
Idle = 7077019 

BW Util Bottlenecks: 
RCDc_limit = 7052245 
RCDWRc_limit = 393619 
WTRc_limit = 1657145 
RTWc_limit = 1257703 
CCDLc_limit = 390306 
rwq = 0 
CCDLc_limit_alone = 287202 
WTRc_limit_alone = 1603868 
RTWc_limit_alone = 1207876 

Commands details: 
total_CMD = 14922488 
n_nop = 13626908 
Read = 440353 
Write = 0 
L2_Alloc = 0 
L2_WB = 73807 
n_act = 449803 
n_pre = 449787 
n_ref = 0 
n_req = 486959 
total_req = 514160 

Dual Bus Interface Util: 
issued_total_row = 899590 
issued_total_col = 514160 
Row_Bus_Util =  0.060284 
CoL_Bus_Util = 0.034455 
Either_Row_CoL_Bus_Util = 0.086821 
Issued_on_Two_Bus_Simul_Util = 0.007919 
issued_two_Eff = 0.091210 
queue_avg = 6.210706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.21071
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14922488 n_nop=13634952 n_act=445680 n_pre=445664 n_ref_event=0 n_req=481275 n_rd=434499 n_rd_L2_A=0 n_write=0 n_wr_bk=73847 bw_util=0.1363
n_activity=8528108 dram_eff=0.2384
bk0: 27431a 12022042i bk1: 27367a 12047369i bk2: 26690a 12109034i bk3: 26405a 12173212i bk4: 27129a 12074675i bk5: 26443a 12131386i bk6: 28380a 11919462i bk7: 27199a 12036576i bk8: 26821a 12088842i bk9: 26821a 12090754i bk10: 27152a 12048372i bk11: 26761a 12108664i bk12: 27810a 11983298i bk13: 26982a 12057701i bk14: 27873a 11982832i bk15: 27235a 12054737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073962
Row_Buffer_Locality_read = 0.072451
Row_Buffer_Locality_write = 0.087994
Bank_Level_Parallism = 5.934013
Bank_Level_Parallism_Col = 2.063435
Bank_Level_Parallism_Ready = 1.164373
write_to_read_ratio_blp_rw_average = 0.136960
GrpLevelPara = 1.764986 

BW Util details:
bwutil = 0.136263 
total_CMD = 14922488 
util_bw = 2033384 
Wasted_Col = 4817508 
Wasted_Row = 988437 
Idle = 7083159 

BW Util Bottlenecks: 
RCDc_limit = 7012804 
RCDWRc_limit = 398268 
WTRc_limit = 1652134 
RTWc_limit = 1244052 
CCDLc_limit = 384032 
rwq = 0 
CCDLc_limit_alone = 282584 
WTRc_limit_alone = 1599503 
RTWc_limit_alone = 1195235 

Commands details: 
total_CMD = 14922488 
n_nop = 13634952 
Read = 434499 
Write = 0 
L2_Alloc = 0 
L2_WB = 73847 
n_act = 445680 
n_pre = 445664 
n_ref = 0 
n_req = 481275 
total_req = 508346 

Dual Bus Interface Util: 
issued_total_row = 891344 
issued_total_col = 508346 
Row_Bus_Util =  0.059732 
CoL_Bus_Util = 0.034066 
Either_Row_CoL_Bus_Util = 0.086282 
Issued_on_Two_Bus_Simul_Util = 0.007516 
issued_two_Eff = 0.087107 
queue_avg = 5.337310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.33731
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14922488 n_nop=13633131 n_act=447824 n_pre=447808 n_ref_event=0 n_req=485466 n_rd=439318 n_rd_L2_A=0 n_write=0 n_wr_bk=73267 bw_util=0.1374
n_activity=8537710 dram_eff=0.2402
bk0: 28106a 11858624i bk1: 27275a 11978313i bk2: 27224a 11970454i bk3: 27030a 11990963i bk4: 27052a 12002290i bk5: 26331a 12083129i bk6: 27919a 11877866i bk7: 27738a 11905587i bk8: 27285a 11925314i bk9: 26850a 12020483i bk10: 27540a 11912343i bk11: 27645a 11889245i bk12: 28081a 11847483i bk13: 27833a 11890786i bk14: 27977a 11872193i bk15: 27432a 11961417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077538
Row_Buffer_Locality_read = 0.076104
Row_Buffer_Locality_write = 0.091185
Bank_Level_Parallism = 6.183054
Bank_Level_Parallism_Col = 2.073771
Bank_Level_Parallism_Ready = 1.164275
write_to_read_ratio_blp_rw_average = 0.137111
GrpLevelPara = 1.773911 

BW Util details:
bwutil = 0.137399 
total_CMD = 14922488 
util_bw = 2050340 
Wasted_Col = 4807211 
Wasted_Row = 985904 
Idle = 7079033 

BW Util Bottlenecks: 
RCDc_limit = 7029266 
RCDWRc_limit = 391013 
WTRc_limit = 1615967 
RTWc_limit = 1251233 
CCDLc_limit = 392028 
rwq = 0 
CCDLc_limit_alone = 289476 
WTRc_limit_alone = 1563993 
RTWc_limit_alone = 1200655 

Commands details: 
total_CMD = 14922488 
n_nop = 13633131 
Read = 439318 
Write = 0 
L2_Alloc = 0 
L2_WB = 73267 
n_act = 447824 
n_pre = 447808 
n_ref = 0 
n_req = 485466 
total_req = 512585 

Dual Bus Interface Util: 
issued_total_row = 895632 
issued_total_col = 512585 
Row_Bus_Util =  0.060019 
CoL_Bus_Util = 0.034350 
Either_Row_CoL_Bus_Util = 0.086404 
Issued_on_Two_Bus_Simul_Util = 0.007965 
issued_two_Eff = 0.092185 
queue_avg = 7.052442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.05244
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14922488 n_nop=13635001 n_act=446110 n_pre=446094 n_ref_event=0 n_req=482411 n_rd=436009 n_rd_L2_A=0 n_write=0 n_wr_bk=73164 bw_util=0.1365
n_activity=8524923 dram_eff=0.2389
bk0: 27598a 11962043i bk1: 27450a 11991840i bk2: 26460a 12082052i bk3: 26843a 12062800i bk4: 27013a 12027526i bk5: 26473a 12124933i bk6: 27803a 11946006i bk7: 27310a 11998173i bk8: 26717a 12053337i bk9: 26697a 12058412i bk10: 27577a 11964593i bk11: 27259a 11987693i bk12: 27506a 11980826i bk13: 27851a 11937188i bk14: 27694a 11955583i bk15: 27758a 11961532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075249
Row_Buffer_Locality_read = 0.073748
Row_Buffer_Locality_write = 0.089350
Bank_Level_Parallism = 6.053041
Bank_Level_Parallism_Col = 2.064988
Bank_Level_Parallism_Ready = 1.165489
write_to_read_ratio_blp_rw_average = 0.135624
GrpLevelPara = 1.767501 

BW Util details:
bwutil = 0.136485 
total_CMD = 14922488 
util_bw = 2036692 
Wasted_Col = 4803553 
Wasted_Row = 985243 
Idle = 7097000 

BW Util Bottlenecks: 
RCDc_limit = 7014219 
RCDWRc_limit = 392724 
WTRc_limit = 1645825 
RTWc_limit = 1222791 
CCDLc_limit = 383689 
rwq = 0 
CCDLc_limit_alone = 283345 
WTRc_limit_alone = 1593243 
RTWc_limit_alone = 1175029 

Commands details: 
total_CMD = 14922488 
n_nop = 13635001 
Read = 436009 
Write = 0 
L2_Alloc = 0 
L2_WB = 73164 
n_act = 446110 
n_pre = 446094 
n_ref = 0 
n_req = 482411 
total_req = 509173 

Dual Bus Interface Util: 
issued_total_row = 892204 
issued_total_col = 509173 
Row_Bus_Util =  0.059789 
CoL_Bus_Util = 0.034121 
Either_Row_CoL_Bus_Util = 0.086278 
Issued_on_Two_Bus_Simul_Util = 0.007632 
issued_two_Eff = 0.088459 
queue_avg = 5.830842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.83084
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14922488 n_nop=13632256 n_act=446607 n_pre=446591 n_ref_event=0 n_req=483472 n_rd=436754 n_rd_L2_A=0 n_write=0 n_wr_bk=74165 bw_util=0.137
n_activity=8542602 dram_eff=0.2392
bk0: 27188a 12000059i bk1: 27841a 11944644i bk2: 26843a 12058248i bk3: 27159a 12016571i bk4: 26891a 12079652i bk5: 27010a 12034284i bk6: 27543a 11953142i bk7: 27687a 11959864i bk8: 26866a 12018969i bk9: 27534a 11941109i bk10: 26774a 12055327i bk11: 27136a 12003916i bk12: 27147a 12020880i bk13: 27070a 12048667i bk14: 27930a 11954434i bk15: 28135a 11913025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076253
Row_Buffer_Locality_read = 0.074809
Row_Buffer_Locality_write = 0.089751
Bank_Level_Parallism = 6.057014
Bank_Level_Parallism_Col = 2.074224
Bank_Level_Parallism_Ready = 1.168163
write_to_read_ratio_blp_rw_average = 0.137243
GrpLevelPara = 1.772915 

BW Util details:
bwutil = 0.136953 
total_CMD = 14922488 
util_bw = 2043676 
Wasted_Col = 4806674 
Wasted_Row = 985901 
Idle = 7086237 

BW Util Bottlenecks: 
RCDc_limit = 7010937 
RCDWRc_limit = 395330 
WTRc_limit = 1661908 
RTWc_limit = 1248886 
CCDLc_limit = 387022 
rwq = 0 
CCDLc_limit_alone = 284131 
WTRc_limit_alone = 1608429 
RTWc_limit_alone = 1199474 

Commands details: 
total_CMD = 14922488 
n_nop = 13632256 
Read = 436754 
Write = 0 
L2_Alloc = 0 
L2_WB = 74165 
n_act = 446607 
n_pre = 446591 
n_ref = 0 
n_req = 483472 
total_req = 510919 

Dual Bus Interface Util: 
issued_total_row = 893198 
issued_total_col = 510919 
Row_Bus_Util =  0.059856 
CoL_Bus_Util = 0.034238 
Either_Row_CoL_Bus_Util = 0.086462 
Issued_on_Two_Bus_Simul_Util = 0.007632 
issued_two_Eff = 0.088267 
queue_avg = 5.698759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.69876
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14922488 n_nop=13628733 n_act=448889 n_pre=448873 n_ref_event=0 n_req=486240 n_rd=439347 n_rd_L2_A=0 n_write=0 n_wr_bk=73970 bw_util=0.1376
n_activity=8548860 dram_eff=0.2402
bk0: 27669a 11925955i bk1: 27479a 11919388i bk2: 27027a 12001651i bk3: 27368a 11949000i bk4: 26890a 12028787i bk5: 27430a 11944349i bk6: 27240a 11985183i bk7: 27862a 11902794i bk8: 26884a 11991378i bk9: 27418a 11944895i bk10: 27097a 11993877i bk11: 27805a 11902523i bk12: 27233a 11973725i bk13: 27700a 11902411i bk14: 27837a 11919514i bk15: 28408a 11840976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076818
Row_Buffer_Locality_read = 0.075517
Row_Buffer_Locality_write = 0.089011
Bank_Level_Parallism = 6.147907
Bank_Level_Parallism_Col = 2.075174
Bank_Level_Parallism_Ready = 1.167436
write_to_read_ratio_blp_rw_average = 0.137927
GrpLevelPara = 1.774349 

BW Util details:
bwutil = 0.137596 
total_CMD = 14922488 
util_bw = 2053268 
Wasted_Col = 4825283 
Wasted_Row = 985512 
Idle = 7058425 

BW Util Bottlenecks: 
RCDc_limit = 7043239 
RCDWRc_limit = 397758 
WTRc_limit = 1662887 
RTWc_limit = 1264105 
CCDLc_limit = 391546 
rwq = 0 
CCDLc_limit_alone = 287649 
WTRc_limit_alone = 1609090 
RTWc_limit_alone = 1214005 

Commands details: 
total_CMD = 14922488 
n_nop = 13628733 
Read = 439347 
Write = 0 
L2_Alloc = 0 
L2_WB = 73970 
n_act = 448889 
n_pre = 448873 
n_ref = 0 
n_req = 486240 
total_req = 513317 

Dual Bus Interface Util: 
issued_total_row = 897762 
issued_total_col = 513317 
Row_Bus_Util =  0.060162 
CoL_Bus_Util = 0.034399 
Either_Row_CoL_Bus_Util = 0.086698 
Issued_on_Two_Bus_Simul_Util = 0.007862 
issued_two_Eff = 0.090685 
queue_avg = 6.225152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.22515
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14922488 n_nop=13626690 n_act=449391 n_pre=449375 n_ref_event=0 n_req=486919 n_rd=440260 n_rd_L2_A=0 n_write=0 n_wr_bk=73831 bw_util=0.1378
n_activity=8546203 dram_eff=0.2406
bk0: 27775a 11879303i bk1: 27510a 11905932i bk2: 27373a 11907132i bk3: 26982a 11955713i bk4: 27312a 11929193i bk5: 26932a 11977121i bk6: 27889a 11846174i bk7: 27490a 11931311i bk8: 27116a 11935850i bk9: 27094a 11953641i bk10: 28001a 11844487i bk11: 27066a 11954048i bk12: 27582a 11911348i bk13: 27961a 11857001i bk14: 28399a 11810939i bk15: 27778a 11857157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077074
Row_Buffer_Locality_read = 0.075551
Row_Buffer_Locality_write = 0.091451
Bank_Level_Parallism = 6.242584
Bank_Level_Parallism_Col = 2.082409
Bank_Level_Parallism_Ready = 1.169297
write_to_read_ratio_blp_rw_average = 0.137541
GrpLevelPara = 1.780555 

BW Util details:
bwutil = 0.137803 
total_CMD = 14922488 
util_bw = 2056364 
Wasted_Col = 4813606 
Wasted_Row = 983964 
Idle = 7068554 

BW Util Bottlenecks: 
RCDc_limit = 7044124 
RCDWRc_limit = 394915 
WTRc_limit = 1650758 
RTWc_limit = 1263765 
CCDLc_limit = 389620 
rwq = 0 
CCDLc_limit_alone = 286627 
WTRc_limit_alone = 1597239 
RTWc_limit_alone = 1214291 

Commands details: 
total_CMD = 14922488 
n_nop = 13626690 
Read = 440260 
Write = 0 
L2_Alloc = 0 
L2_WB = 73831 
n_act = 449391 
n_pre = 449375 
n_ref = 0 
n_req = 486919 
total_req = 514091 

Dual Bus Interface Util: 
issued_total_row = 898766 
issued_total_col = 514091 
Row_Bus_Util =  0.060229 
CoL_Bus_Util = 0.034451 
Either_Row_CoL_Bus_Util = 0.086835 
Issued_on_Two_Bus_Simul_Util = 0.007844 
issued_two_Eff = 0.090337 
queue_avg = 6.786202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.7862
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14922488 n_nop=13627997 n_act=449702 n_pre=449686 n_ref_event=0 n_req=487169 n_rd=440471 n_rd_L2_A=0 n_write=0 n_wr_bk=73688 bw_util=0.1378
n_activity=8534222 dram_eff=0.241
bk0: 27955a 11848660i bk1: 27856a 11888867i bk2: 27124a 11933849i bk3: 26927a 11985346i bk4: 27190a 11961772i bk5: 27073a 11964585i bk6: 27847a 11861605i bk7: 27696a 11885094i bk8: 27504a 11901931i bk9: 27487a 11908643i bk10: 27762a 11860214i bk11: 27685a 11880308i bk12: 27629a 11876121i bk13: 27505a 11908378i bk14: 27571a 11895566i bk15: 27660a 11907671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076908
Row_Buffer_Locality_read = 0.075415
Row_Buffer_Locality_write = 0.090989
Bank_Level_Parallism = 6.257450
Bank_Level_Parallism_Col = 2.081760
Bank_Level_Parallism_Ready = 1.165939
write_to_read_ratio_blp_rw_average = 0.137480
GrpLevelPara = 1.780033 

BW Util details:
bwutil = 0.137821 
total_CMD = 14922488 
util_bw = 2056636 
Wasted_Col = 4806643 
Wasted_Row = 970770 
Idle = 7088439 

BW Util Bottlenecks: 
RCDc_limit = 7046346 
RCDWRc_limit = 394649 
WTRc_limit = 1642712 
RTWc_limit = 1263701 
CCDLc_limit = 391977 
rwq = 0 
CCDLc_limit_alone = 288942 
WTRc_limit_alone = 1589932 
RTWc_limit_alone = 1213446 

Commands details: 
total_CMD = 14922488 
n_nop = 13627997 
Read = 440471 
Write = 0 
L2_Alloc = 0 
L2_WB = 73688 
n_act = 449702 
n_pre = 449686 
n_ref = 0 
n_req = 487169 
total_req = 514159 

Dual Bus Interface Util: 
issued_total_row = 899388 
issued_total_col = 514159 
Row_Bus_Util =  0.060271 
CoL_Bus_Util = 0.034455 
Either_Row_CoL_Bus_Util = 0.086748 
Issued_on_Two_Bus_Simul_Util = 0.007978 
issued_two_Eff = 0.091971 
queue_avg = 6.718746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.71875
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14922488 n_nop=13619497 n_act=452099 n_pre=452083 n_ref_event=0 n_req=490504 n_rd=443456 n_rd_L2_A=0 n_write=0 n_wr_bk=74180 bw_util=0.1388
n_activity=8533701 dram_eff=0.2426
bk0: 27909a 11855961i bk1: 27494a 11900611i bk2: 27516a 11905178i bk3: 27333a 11946541i bk4: 27255a 11932850i bk5: 28121a 11819564i bk6: 27771a 11864588i bk7: 28423a 11814710i bk8: 27733a 11876867i bk9: 27586a 11895735i bk10: 27164a 11934811i bk11: 27202a 11954195i bk12: 27634a 11882595i bk13: 27944a 11832118i bk14: 28203a 11811907i bk15: 28168a 11824263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078297
Row_Buffer_Locality_read = 0.076513
Row_Buffer_Locality_write = 0.095116
Bank_Level_Parallism = 6.299533
Bank_Level_Parallism_Col = 2.101529
Bank_Level_Parallism_Ready = 1.170604
write_to_read_ratio_blp_rw_average = 0.139939
GrpLevelPara = 1.790458 

BW Util details:
bwutil = 0.138753 
total_CMD = 14922488 
util_bw = 2070544 
Wasted_Col = 4818246 
Wasted_Row = 958391 
Idle = 7075307 

BW Util Bottlenecks: 
RCDc_limit = 7075297 
RCDWRc_limit = 394396 
WTRc_limit = 1671645 
RTWc_limit = 1313610 
CCDLc_limit = 397762 
rwq = 0 
CCDLc_limit_alone = 290528 
WTRc_limit_alone = 1617076 
RTWc_limit_alone = 1260945 

Commands details: 
total_CMD = 14922488 
n_nop = 13619497 
Read = 443456 
Write = 0 
L2_Alloc = 0 
L2_WB = 74180 
n_act = 452099 
n_pre = 452083 
n_ref = 0 
n_req = 490504 
total_req = 517636 

Dual Bus Interface Util: 
issued_total_row = 904182 
issued_total_col = 517636 
Row_Bus_Util =  0.060592 
CoL_Bus_Util = 0.034688 
Either_Row_CoL_Bus_Util = 0.087317 
Issued_on_Two_Bus_Simul_Util = 0.007963 
issued_two_Eff = 0.091196 
queue_avg = 7.000962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.00096

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1165855, Miss = 228177, Miss_rate = 0.196, Pending_hits = 1333, Reservation_fails = 8280
L2_cache_bank[1]: Access = 1161776, Miss = 225681, Miss_rate = 0.194, Pending_hits = 1308, Reservation_fails = 4339
L2_cache_bank[2]: Access = 1371579, Miss = 228409, Miss_rate = 0.167, Pending_hits = 1554, Reservation_fails = 7825
L2_cache_bank[3]: Access = 1161886, Miss = 237402, Miss_rate = 0.204, Pending_hits = 1717, Reservation_fails = 7332
L2_cache_bank[4]: Access = 1168553, Miss = 228989, Miss_rate = 0.196, Pending_hits = 1450, Reservation_fails = 6864
L2_cache_bank[5]: Access = 1108487, Miss = 227564, Miss_rate = 0.205, Pending_hits = 1346, Reservation_fails = 4383
L2_cache_bank[6]: Access = 1138312, Miss = 225754, Miss_rate = 0.198, Pending_hits = 1308, Reservation_fails = 7124
L2_cache_bank[7]: Access = 1130314, Miss = 226847, Miss_rate = 0.201, Pending_hits = 1309, Reservation_fails = 6373
L2_cache_bank[8]: Access = 1326936, Miss = 225410, Miss_rate = 0.170, Pending_hits = 1322, Reservation_fails = 6440
L2_cache_bank[9]: Access = 1142326, Miss = 221337, Miss_rate = 0.194, Pending_hits = 1283, Reservation_fails = 7291
L2_cache_bank[10]: Access = 1183093, Miss = 227321, Miss_rate = 0.192, Pending_hits = 1428, Reservation_fails = 7090
L2_cache_bank[11]: Access = 1131546, Miss = 224268, Miss_rate = 0.198, Pending_hits = 1269, Reservation_fails = 5965
L2_cache_bank[12]: Access = 1146628, Miss = 224502, Miss_rate = 0.196, Pending_hits = 1270, Reservation_fails = 10119
L2_cache_bank[13]: Access = 1172603, Miss = 223777, Miss_rate = 0.191, Pending_hits = 1327, Reservation_fails = 8461
L2_cache_bank[14]: Access = 1143179, Miss = 223312, Miss_rate = 0.195, Pending_hits = 1301, Reservation_fails = 8080
L2_cache_bank[15]: Access = 1122292, Miss = 225702, Miss_rate = 0.201, Pending_hits = 1213, Reservation_fails = 6363
L2_cache_bank[16]: Access = 1143287, Miss = 224021, Miss_rate = 0.196, Pending_hits = 1336, Reservation_fails = 7176
L2_cache_bank[17]: Access = 1088895, Miss = 227615, Miss_rate = 0.209, Pending_hits = 1270, Reservation_fails = 5471
L2_cache_bank[18]: Access = 1135784, Miss = 227589, Miss_rate = 0.200, Pending_hits = 1324, Reservation_fails = 7422
L2_cache_bank[19]: Access = 1138310, Miss = 224953, Miss_rate = 0.198, Pending_hits = 1325, Reservation_fails = 8970
L2_cache_bank[20]: Access = 1189546, Miss = 226723, Miss_rate = 0.191, Pending_hits = 1446, Reservation_fails = 8726
L2_cache_bank[21]: Access = 1130719, Miss = 226029, Miss_rate = 0.200, Pending_hits = 1416, Reservation_fails = 6979
L2_cache_bank[22]: Access = 1157320, Miss = 227325, Miss_rate = 0.196, Pending_hits = 1324, Reservation_fails = 6263
L2_cache_bank[23]: Access = 1185757, Miss = 228407, Miss_rate = 0.193, Pending_hits = 1366, Reservation_fails = 7162
L2_total_cache_accesses = 27944983
L2_total_cache_misses = 5437114
L2_total_cache_miss_rate = 0.1946
L2_total_cache_pending_hits = 32545
L2_total_cache_reservation_fails = 170498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22213944
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3273104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2016823
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32545
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36805
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110382
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27536416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408567
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8055
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162391
L2_cache_data_port_util = 0.161
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=27944983
icnt_total_pkts_simt_to_mem=27944983
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27944983
Req_Network_cycles = 5818961
Req_Network_injected_packets_per_cycle =       4.8024 
Req_Network_conflicts_per_cycle =       2.9313
Req_Network_conflicts_per_cycle_util =       4.6204
Req_Bank_Level_Parallism =       7.5698
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.1500
Req_Network_out_buffer_full_per_cycle =       0.0463
Req_Network_out_buffer_avg_util =       4.8668

Reply_Network_injected_packets_num = 27944983
Reply_Network_cycles = 5818961
Reply_Network_injected_packets_per_cycle =        4.8024
Reply_Network_conflicts_per_cycle =        3.5276
Reply_Network_conflicts_per_cycle_util =       5.5605
Reply_Bank_Level_Parallism =       7.5698
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2642
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1601
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 39 min, 37 sec (23977 sec)
gpgpu_simulation_rate = 7569 (inst/sec)
gpgpu_simulation_rate = 242 (cycle/sec)
gpgpu_silicon_slowdown = 5640495x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542dc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754560..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd0c754580..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004a63 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 28: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 28 
gpu_sim_cycle = 7128
gpu_sim_insn = 7010
gpu_ipc =       0.9834
gpu_tot_sim_cycle = 5826089
gpu_tot_sim_insn = 181508598
gpu_tot_ipc =      31.1544
gpu_tot_issued_cta = 4617
gpu_occupancy = 6.6322% 
gpu_tot_occupancy = 68.4130% 
max_total_param_size = 0
gpu_stall_dramfull = 2591024
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0013
partiton_level_parallism_total  =       4.7965
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.8197
L2_BW  =       0.0552 GB/Sec
L2_BW_total  =     209.5123 GB/Sec
gpu_total_sim_rate=7568

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1625135, Miss = 909335, Miss_rate = 0.560, Pending_hits = 18839, Reservation_fails = 450240
	L1D_cache_core[1]: Access = 1561976, Miss = 887478, Miss_rate = 0.568, Pending_hits = 19415, Reservation_fails = 556966
	L1D_cache_core[2]: Access = 1634710, Miss = 910066, Miss_rate = 0.557, Pending_hits = 19138, Reservation_fails = 477371
	L1D_cache_core[3]: Access = 1518540, Miss = 891047, Miss_rate = 0.587, Pending_hits = 19030, Reservation_fails = 556798
	L1D_cache_core[4]: Access = 1531293, Miss = 872453, Miss_rate = 0.570, Pending_hits = 18367, Reservation_fails = 463278
	L1D_cache_core[5]: Access = 1395595, Miss = 807781, Miss_rate = 0.579, Pending_hits = 16567, Reservation_fails = 470974
	L1D_cache_core[6]: Access = 1436496, Miss = 816473, Miss_rate = 0.568, Pending_hits = 17236, Reservation_fails = 469318
	L1D_cache_core[7]: Access = 1516161, Miss = 866096, Miss_rate = 0.571, Pending_hits = 18510, Reservation_fails = 437920
	L1D_cache_core[8]: Access = 1505309, Miss = 875462, Miss_rate = 0.582, Pending_hits = 19141, Reservation_fails = 500106
	L1D_cache_core[9]: Access = 1467314, Miss = 863432, Miss_rate = 0.588, Pending_hits = 19184, Reservation_fails = 497816
	L1D_cache_core[10]: Access = 1431734, Miss = 833943, Miss_rate = 0.582, Pending_hits = 18841, Reservation_fails = 475517
	L1D_cache_core[11]: Access = 1482194, Miss = 859694, Miss_rate = 0.580, Pending_hits = 18084, Reservation_fails = 509884
	L1D_cache_core[12]: Access = 1469453, Miss = 871261, Miss_rate = 0.593, Pending_hits = 18859, Reservation_fails = 488300
	L1D_cache_core[13]: Access = 1399630, Miss = 815769, Miss_rate = 0.583, Pending_hits = 17282, Reservation_fails = 441462
	L1D_cache_core[14]: Access = 1425192, Miss = 806606, Miss_rate = 0.566, Pending_hits = 17009, Reservation_fails = 445666
	L1D_cache_core[15]: Access = 1566202, Miss = 896318, Miss_rate = 0.572, Pending_hits = 19578, Reservation_fails = 489709
	L1D_cache_core[16]: Access = 1435116, Miss = 831137, Miss_rate = 0.579, Pending_hits = 17317, Reservation_fails = 473066
	L1D_cache_core[17]: Access = 1458117, Miss = 843404, Miss_rate = 0.578, Pending_hits = 18128, Reservation_fails = 511897
	L1D_cache_core[18]: Access = 1487794, Miss = 879385, Miss_rate = 0.591, Pending_hits = 18638, Reservation_fails = 519108
	L1D_cache_core[19]: Access = 1510766, Miss = 861548, Miss_rate = 0.570, Pending_hits = 18453, Reservation_fails = 464529
	L1D_cache_core[20]: Access = 1529731, Miss = 867630, Miss_rate = 0.567, Pending_hits = 18406, Reservation_fails = 475349
	L1D_cache_core[21]: Access = 1531456, Miss = 885216, Miss_rate = 0.578, Pending_hits = 19641, Reservation_fails = 512123
	L1D_cache_core[22]: Access = 1483194, Miss = 869861, Miss_rate = 0.586, Pending_hits = 19461, Reservation_fails = 540757
	L1D_cache_core[23]: Access = 1419914, Miss = 846493, Miss_rate = 0.596, Pending_hits = 19161, Reservation_fails = 534387
	L1D_cache_core[24]: Access = 1451704, Miss = 812129, Miss_rate = 0.559, Pending_hits = 17344, Reservation_fails = 456174
	L1D_cache_core[25]: Access = 1463602, Miss = 844073, Miss_rate = 0.577, Pending_hits = 17490, Reservation_fails = 459283
	L1D_cache_core[26]: Access = 1415107, Miss = 806774, Miss_rate = 0.570, Pending_hits = 18111, Reservation_fails = 476161
	L1D_cache_core[27]: Access = 1546783, Miss = 835258, Miss_rate = 0.540, Pending_hits = 17717, Reservation_fails = 459769
	L1D_cache_core[28]: Access = 1502375, Miss = 825108, Miss_rate = 0.549, Pending_hits = 17489, Reservation_fails = 442944
	L1D_cache_core[29]: Access = 1628256, Miss = 893670, Miss_rate = 0.549, Pending_hits = 18487, Reservation_fails = 481478
	L1D_total_cache_accesses = 44830849
	L1D_total_cache_misses = 25684900
	L1D_total_cache_miss_rate = 0.5729
	L1D_total_cache_pending_hits = 550923
	L1D_total_cache_reservation_fails = 14538350
	L1D_cache_data_port_util = 0.164
	L1D_cache_fill_port_util = 0.223
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18552274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 550923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23094156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14489080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2224929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 550941
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44422282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408567

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5020498
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9453339
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49183
ctas_completed 4617, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32313, 43610, 41495, 42897, 36135, 35313, 36373, 35192, 26771, 24584, 24239, 25969, 25179, 22438, 27088, 25350, 28445, 27723, 29324, 34928, 30398, 32802, 31062, 27030, 32931, 28549, 30030, 31282, 27758, 33649, 32687, 24361, 
gpgpu_n_tot_thrd_icount = 863078176
gpgpu_n_tot_w_icount = 26971193
gpgpu_n_stall_shd_mem = 19488781
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27536425
gpgpu_n_mem_write_global = 408567
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 48603380
gpgpu_n_store_insn = 1177614
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5988358
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17393217
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2095564
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5633385	W0_Idle:35158654	W0_Scoreboard:385559172	W1:10100725	W2:3583242	W3:1996202	W4:1371311	W5:1003785	W6:807540	W7:664939	W8:563880	W9:486376	W10:418920	W11:382675	W12:339005	W13:320960	W14:306257	W15:277425	W16:263665	W17:241331	W18:227743	W19:216287	W20:200029	W21:196531	W22:193577	W23:193317	W24:196306	W25:197169	W26:186855	W27:181397	W28:178942	W29:174700	W30:174696	W31:169115	W32:1156291
single_issue_nums: WS0:6610810	WS1:6841051	WS2:6798779	WS3:6720553	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202552536 {8:25319067,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16342680 {40:408567,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1012762680 {40:25319067,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3268536 {8:408567,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3358 
max_icnt2sh_latency = 255 
averagemflatency = 381 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 8 
mrq_lat_table:2932987 	53551 	111250 	237091 	420053 	423215 	463493 	549627 	499061 	150341 	9874 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13671336 	10952402 	2167115 	749422 	367089 	37550 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426137 	279879 	123588 	91351 	18656653 	3311315 	1646023 	1362119 	679840 	314572 	52915 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13582907 	6437565 	4247591 	2320738 	1039301 	294378 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22056 	22934 	4569 	1520 	323 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.082832  1.086028  1.087418  1.081216  1.086967  1.087766  1.087048  1.087641  1.078306  1.080241  1.088497  1.084500  1.090092  1.087729  1.087380  1.090598 
dram[1]:  1.089614  1.098713  1.095221  1.114508  1.085996  1.091326  1.084521  1.088893  1.080650  1.083162  1.084966  1.107207  1.087929  1.098917  1.094375  1.111794 
dram[2]:  1.084201  1.082858  1.085153  1.081963  1.079970  1.082628  1.095676  1.085717  1.080717  1.074280  1.084635  1.080225  1.096351  1.095027  1.086009  1.085767 
dram[3]:  1.079620  1.085580  1.084270  1.082000  1.082891  1.080461  1.081088  1.087387  1.079194  1.073601  1.075544  1.082011  1.087980  1.088062  1.084972  1.086623 
dram[4]:  1.078077  1.081016  1.077327  1.078929  1.076813  1.077694  1.083446  1.082582  1.072760  1.075089  1.078234  1.079339  1.084152  1.082671  1.083989  1.085277 
dram[5]:  1.092937  1.084919  1.084792  1.083844  1.080103  1.077464  1.086432  1.088648  1.078665  1.074312  1.087457  1.079763  1.082817  1.078528  1.095630  1.088022 
dram[6]:  1.083511  1.085387  1.075632  1.079675  1.079188  1.077563  1.084447  1.081717  1.076596  1.074563  1.081832  1.077449  1.085775  1.084893  1.088228  1.084703 
dram[7]:  1.083339  1.084394  1.080977  1.081480  1.080307  1.080562  1.087482  1.083048  1.071643  1.075137  1.080550  1.083180  1.085439  1.085872  1.089097  1.087860 
dram[8]:  1.084951  1.085496  1.081557  1.083805  1.077591  1.079576  1.082450  1.083931  1.076206  1.082785  1.083674  1.082767  1.083336  1.083970  1.088415  1.090404 
dram[9]:  1.087589  1.085956  1.084957  1.084474  1.080405  1.079895  1.085322  1.080724  1.081042  1.074225  1.084346  1.084178  1.086458  1.084210  1.088016  1.084031 
dram[10]:  1.088871  1.084301  1.084585  1.077483  1.080308  1.081223  1.088637  1.087493  1.078133  1.075365  1.083480  1.084305  1.080634  1.084599  1.086537  1.086864 
dram[11]:  1.088220  1.085914  1.083298  1.083616  1.082432  1.084107  1.090405  1.084371  1.075891  1.079056  1.084467  1.079925  1.090780  1.086323  1.091694  1.088502 
average row locality = 5850835/5396442 = 1.084202
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27444     27356     27059     26879     27891     27845     28039     27677     27529     27144     27703     27038     28344     27797     28032     27815 
dram[1]:     27639     28907     27477     28985     27905     28029     27856     28909     27611     28805     27457     28984     27912     28840     28428     29820 
dram[2]:     27841     27886     27355     26858     27170     27713     28718     27752     27438     27240     27924     27410     28155     28243     28264     28338 
dram[3]:     27150     27868     26971     27067     27467     27267     27157     27664     27818     27408     27042     27453     27851     28172     28174     27824 
dram[4]:     27431     27367     26690     26405     27129     26443     28380     27199     26821     26821     27152     26762     27810     26982     27873     27235 
dram[5]:     28106     27275     27224     27030     27052     26331     27919     27738     27285     26850     27540     27645     28081     27833     27977     27432 
dram[6]:     27598     27450     26460     26843     27013     26473     27803     27310     26717     26697     27577     27259     27506     27851     27694     27758 
dram[7]:     27188     27841     26843     27159     26891     27010     27543     27687     26866     27534     26774     27136     27147     27070     27930     28135 
dram[8]:     27669     27479     27027     27368     26890     27430     27240     27862     26884     27418     27097     27805     27233     27700     27837     28408 
dram[9]:     27775     27510     27373     26982     27312     26932     27889     27490     27116     27094     28001     27066     27582     27961     28399     27778 
dram[10]:     27955     27856     27124     26927     27190     27073     27847     27696     27504     27487     27762     27685     27629     27505     27571     27660 
dram[11]:     27909     27494     27516     27333     27255     28121     27771     28423     27733     27586     27164     27202     27634     27944     28203     28168 
total dram reads = 5289929
bank skew: 29820/26331 = 1.13
chip skew: 453564/434500 = 1.04
number of total write accesses:
dram[0]:      4632      4550      4262      4316      4720      4735      4644      4570      4477      4457      4699      4550      4928      5011      4758      4869 
dram[1]:      4699      4452      4384      4613      4806      4564      4363      4688      4508      4464      4559      4718      4893      5001      4851      4966 
dram[2]:      4634      4607      4364      4476      4646      4717      4866      4627      4279      4266      4500      4737      5011      4926      4664      4972 
dram[3]:      4445      4744      4374      4532      4582      4704      4597      4609      4255      4388      4519      4552      4803      4842      4957      4904 
dram[4]:      4669      4585      4411      4516      4687      4592      4622      4508      4285      4482      4522      4471      5014      4979      4749      4755 
dram[5]:      4703      4539      4353      4523      4488      4444      4523      4671      4298      4309      4410      4519      4982      5004      4790      4711 
dram[6]:      4548      4563      4395      4388      4571      4665      4559      4519      4171      4350      4545      4482      4804      4932      4835      4837 
dram[7]:      4530      4640      4347      4433      4667      4641      4598      4791      4443      4352      4643      4666      4919      4861      4799      4835 
dram[8]:      4647      4659      4323      4518      4846      4733      4648      4685      4332      4485      4495      4414      4793      4881      4685      4826 
dram[9]:      4488      4623      4335      4407      4609      4605      4694      4625      4413      4251      4579      4594      4769      5095      4825      4919 
dram[10]:      4598      4678      4243      4415      4458      4711      4710      4452      4441      4453      4630      4622      4740      4938      4820      4779 
dram[11]:      4594      4554      4594      4368      4674      4770      4455      4635      4533      4507      4455      4607      4974      4832      4846      4782 
total dram writes = 886918
bank skew: 5095/4171 = 1.22
chip skew: 74529/73164 = 1.02
average mf latency per bank:
dram[0]:       1345      1303      1362      1206      1677      1592      2633      2325      1873      1758      1624      1749      1552      1533      1548      1404
dram[1]:       1693      1983      1631      1924      2454      2915      3719      4679      2234      2745      2280      2672      1868      2326      2860      2129
dram[2]:       1458      1380      1454      1388      2243      1702      2723      2369      1965      1819      1944      1747      1631      1563      1485      1440
dram[3]:       1285      1222      1222      1226      1668      1590      2576      2562      1537      1687      1578      1517      1442      1411      1273      1345
dram[4]:       1224      1281      1183      1150      3098      1682      2157      2515      1855      1577      1511      1525      1396      1439      1401      1375
dram[5]:       1618      1300      1520      1223      2282      1692      3774      2482      2603      1718      2158      1610      1824      1405      1849      1386
dram[6]:       1190      1214      1205      1164      1543      1849      2583      2364      1648      1662      1626      1745      1402      1356      1418      1294
dram[7]:       1263      1270      1157      1198      1644      1738      2274      2222      1713      1591      1572      1614      1468      1387      1282      1322
dram[8]:       1212      1280      1160      1217      1509      1588      2435      2123      1719      1740      1654      1580      1400      1360      1318      1322
dram[9]:       1356      1271      1296      1287      1782      1708      2328      2247      1924      1908      1704      1780      1471      1408      1360      1403
dram[10]:       1329      1250      1305      1217      1767      1775      2699      2381      1766      1724      1730      1627      1536      1481      1579      1401
dram[11]:       1354      1299      1271      1216      1928      1867      2500      2462      1919      1709      1613      1466      1584      1475      1365      1302
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14940765 n_nop=13644790 n_act=449747 n_pre=449731 n_ref_event=0 n_req=488385 n_rd=441592 n_rd_L2_A=0 n_write=0 n_wr_bk=74178 bw_util=0.1381
n_activity=8508478 dram_eff=0.2425
bk0: 27444a 11942634i bk1: 27356a 11953553i bk2: 27059a 11987411i bk3: 26879a 12009139i bk4: 27891a 11892056i bk5: 27845a 11891054i bk6: 28039a 11862326i bk7: 27677a 11937582i bk8: 27529a 11917567i bk9: 27144a 11995145i bk10: 27703a 11917980i bk11: 27038a 11991218i bk12: 28344a 11837067i bk13: 27797a 11884219i bk14: 28032a 11864221i bk15: 27815a 11893062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079118
Row_Buffer_Locality_read = 0.077524
Row_Buffer_Locality_write = 0.094159
Bank_Level_Parallism = 6.266926
Bank_Level_Parallism_Col = 2.099410
Bank_Level_Parallism_Ready = 1.173627
write_to_read_ratio_blp_rw_average = 0.137945
GrpLevelPara = 1.789428 

BW Util details:
bwutil = 0.138084 
total_CMD = 14940765 
util_bw = 2063080 
Wasted_Col = 4790711 
Wasted_Row = 965164 
Idle = 7121810 

BW Util Bottlenecks: 
RCDc_limit = 7033138 
RCDWRc_limit = 391415 
WTRc_limit = 1671785 
RTWc_limit = 1282948 
CCDLc_limit = 394824 
rwq = 0 
CCDLc_limit_alone = 289811 
WTRc_limit_alone = 1618260 
RTWc_limit_alone = 1231460 

Commands details: 
total_CMD = 14940765 
n_nop = 13644790 
Read = 441592 
Write = 0 
L2_Alloc = 0 
L2_WB = 74178 
n_act = 449747 
n_pre = 449731 
n_ref = 0 
n_req = 488385 
total_req = 515770 

Dual Bus Interface Util: 
issued_total_row = 899478 
issued_total_col = 515770 
Row_Bus_Util =  0.060203 
CoL_Bus_Util = 0.034521 
Either_Row_CoL_Bus_Util = 0.086741 
Issued_on_Two_Bus_Simul_Util = 0.007983 
issued_two_Eff = 0.092033 
queue_avg = 6.527977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.52798
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14940765 n_nop=13622856 n_act=458001 n_pre=457985 n_ref_event=0 n_req=500910 n_rd=453564 n_rd_L2_A=0 n_write=0 n_wr_bk=74529 bw_util=0.1414
n_activity=8535932 dram_eff=0.2475
bk0: 27639a 11753195i bk1: 28907a 11631768i bk2: 27477a 11770464i bk3: 28985a 11602839i bk4: 27905a 11718534i bk5: 28029a 11738028i bk6: 27856a 11785061i bk7: 28909a 11601561i bk8: 27611a 11758670i bk9: 28805a 11618344i bk10: 27457a 11756859i bk11: 28984a 11604044i bk12: 27912a 11709246i bk13: 28840a 11605049i bk14: 28428a 11690792i bk15: 29820a 11498012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085662
Row_Buffer_Locality_read = 0.082941
Row_Buffer_Locality_write = 0.111731
Bank_Level_Parallism = 6.742503
Bank_Level_Parallism_Col = 2.144397
Bank_Level_Parallism_Ready = 1.181203
write_to_read_ratio_blp_rw_average = 0.141915
GrpLevelPara = 1.819283 

BW Util details:
bwutil = 0.141383 
total_CMD = 14940765 
util_bw = 2112372 
Wasted_Col = 4803469 
Wasted_Row = 942605 
Idle = 7082319 

BW Util Bottlenecks: 
RCDc_limit = 7115553 
RCDWRc_limit = 385792 
WTRc_limit = 1671179 
RTWc_limit = 1387971 
CCDLc_limit = 410076 
rwq = 0 
CCDLc_limit_alone = 298381 
WTRc_limit_alone = 1616582 
RTWc_limit_alone = 1330873 

Commands details: 
total_CMD = 14940765 
n_nop = 13622856 
Read = 453564 
Write = 0 
L2_Alloc = 0 
L2_WB = 74529 
n_act = 458001 
n_pre = 457985 
n_ref = 0 
n_req = 500910 
total_req = 528093 

Dual Bus Interface Util: 
issued_total_row = 915986 
issued_total_col = 528093 
Row_Bus_Util =  0.061308 
CoL_Bus_Util = 0.035346 
Either_Row_CoL_Bus_Util = 0.088209 
Issued_on_Two_Bus_Simul_Util = 0.008445 
issued_two_Eff = 0.095735 
queue_avg = 9.477606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.47761
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14940765 n_nop=13639449 n_act=452595 n_pre=452579 n_ref_event=0 n_req=491124 n_rd=444305 n_rd_L2_A=0 n_write=0 n_wr_bk=74292 bw_util=0.1388
n_activity=8542147 dram_eff=0.2428
bk0: 27841a 11861730i bk1: 27886a 11874631i bk2: 27355a 11926572i bk3: 26858a 11959275i bk4: 27170a 11907448i bk5: 27713a 11860031i bk6: 28718a 11751097i bk7: 27752a 11874442i bk8: 27438a 11910212i bk9: 27240a 11930261i bk10: 27924a 11870923i bk11: 27410a 11891582i bk12: 28155a 11803454i bk13: 28243a 11800428i bk14: 28264a 11806831i bk15: 28338a 11785939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078453
Row_Buffer_Locality_read = 0.076949
Row_Buffer_Locality_write = 0.092719
Bank_Level_Parallism = 6.357223
Bank_Level_Parallism_Col = 2.092578
Bank_Level_Parallism_Ready = 1.168047
write_to_read_ratio_blp_rw_average = 0.138150
GrpLevelPara = 1.786546 

BW Util details:
bwutil = 0.138841 
total_CMD = 14940765 
util_bw = 2074388 
Wasted_Col = 4820707 
Wasted_Row = 965420 
Idle = 7080250 

BW Util Bottlenecks: 
RCDc_limit = 7077414 
RCDWRc_limit = 393507 
WTRc_limit = 1666592 
RTWc_limit = 1286189 
CCDLc_limit = 398851 
rwq = 0 
CCDLc_limit_alone = 292756 
WTRc_limit_alone = 1612359 
RTWc_limit_alone = 1234327 

Commands details: 
total_CMD = 14940765 
n_nop = 13639449 
Read = 444305 
Write = 0 
L2_Alloc = 0 
L2_WB = 74292 
n_act = 452595 
n_pre = 452579 
n_ref = 0 
n_req = 491124 
total_req = 518597 

Dual Bus Interface Util: 
issued_total_row = 905174 
issued_total_col = 518597 
Row_Bus_Util =  0.060584 
CoL_Bus_Util = 0.034710 
Either_Row_CoL_Bus_Util = 0.087098 
Issued_on_Two_Bus_Simul_Util = 0.008196 
issued_two_Eff = 0.094101 
queue_avg = 7.338663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.33866
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14940765 n_nop=13645185 n_act=449803 n_pre=449787 n_ref_event=0 n_req=486959 n_rd=440353 n_rd_L2_A=0 n_write=0 n_wr_bk=73807 bw_util=0.1377
n_activity=8526425 dram_eff=0.2412
bk0: 27150a 11968467i bk1: 27868a 11907261i bk2: 26971a 12009087i bk3: 27067a 11979842i bk4: 27467a 11941942i bk5: 27267a 11970207i bk6: 27157a 11960071i bk7: 27664a 11927443i bk8: 27818a 11919183i bk9: 27408a 11964823i bk10: 27042a 12016078i bk11: 27453a 11942664i bk12: 27851a 11903933i bk13: 28172a 11867994i bk14: 28174a 11875812i bk15: 27824a 11903056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076302
Row_Buffer_Locality_read = 0.074960
Row_Buffer_Locality_write = 0.088980
Bank_Level_Parallism = 6.208847
Bank_Level_Parallism_Col = 2.083869
Bank_Level_Parallism_Ready = 1.170189
write_to_read_ratio_blp_rw_average = 0.136485
GrpLevelPara = 1.779501 

BW Util details:
bwutil = 0.137653 
total_CMD = 14940765 
util_bw = 2056640 
Wasted_Col = 4812538 
Wasted_Row = 976291 
Idle = 7095296 

BW Util Bottlenecks: 
RCDc_limit = 7052245 
RCDWRc_limit = 393619 
WTRc_limit = 1657145 
RTWc_limit = 1257703 
CCDLc_limit = 390306 
rwq = 0 
CCDLc_limit_alone = 287202 
WTRc_limit_alone = 1603868 
RTWc_limit_alone = 1207876 

Commands details: 
total_CMD = 14940765 
n_nop = 13645185 
Read = 440353 
Write = 0 
L2_Alloc = 0 
L2_WB = 73807 
n_act = 449803 
n_pre = 449787 
n_ref = 0 
n_req = 486959 
total_req = 514160 

Dual Bus Interface Util: 
issued_total_row = 899590 
issued_total_col = 514160 
Row_Bus_Util =  0.060210 
CoL_Bus_Util = 0.034413 
Either_Row_CoL_Bus_Util = 0.086714 
Issued_on_Two_Bus_Simul_Util = 0.007909 
issued_two_Eff = 0.091210 
queue_avg = 6.203108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.20311
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14940765 n_nop=13653226 n_act=445681 n_pre=445665 n_ref_event=0 n_req=481276 n_rd=434500 n_rd_L2_A=0 n_write=0 n_wr_bk=73847 bw_util=0.1361
n_activity=8528210 dram_eff=0.2384
bk0: 27431a 12040318i bk1: 27367a 12065645i bk2: 26690a 12127311i bk3: 26405a 12191489i bk4: 27129a 12092952i bk5: 26443a 12149663i bk6: 28380a 11937740i bk7: 27199a 12054854i bk8: 26821a 12107120i bk9: 26821a 12109032i bk10: 27152a 12066650i bk11: 26762a 12126893i bk12: 27810a 12001574i bk13: 26982a 12075977i bk14: 27873a 12001108i bk15: 27235a 12073013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073962
Row_Buffer_Locality_read = 0.072451
Row_Buffer_Locality_write = 0.087994
Bank_Level_Parallism = 5.933982
Bank_Level_Parallism_Col = 2.063431
Bank_Level_Parallism_Ready = 1.164373
write_to_read_ratio_blp_rw_average = 0.136960
GrpLevelPara = 1.764983 

BW Util details:
bwutil = 0.136097 
total_CMD = 14940765 
util_bw = 2033388 
Wasted_Col = 4817532 
Wasted_Row = 988461 
Idle = 7101384 

BW Util Bottlenecks: 
RCDc_limit = 7012828 
RCDWRc_limit = 398268 
WTRc_limit = 1652134 
RTWc_limit = 1244052 
CCDLc_limit = 384032 
rwq = 0 
CCDLc_limit_alone = 282584 
WTRc_limit_alone = 1599503 
RTWc_limit_alone = 1195235 

Commands details: 
total_CMD = 14940765 
n_nop = 13653226 
Read = 434500 
Write = 0 
L2_Alloc = 0 
L2_WB = 73847 
n_act = 445681 
n_pre = 445665 
n_ref = 0 
n_req = 481276 
total_req = 508347 

Dual Bus Interface Util: 
issued_total_row = 891346 
issued_total_col = 508347 
Row_Bus_Util =  0.059659 
CoL_Bus_Util = 0.034024 
Either_Row_CoL_Bus_Util = 0.086176 
Issued_on_Two_Bus_Simul_Util = 0.007507 
issued_two_Eff = 0.087107 
queue_avg = 5.330781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.33078
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14940765 n_nop=13651408 n_act=447824 n_pre=447808 n_ref_event=0 n_req=485466 n_rd=439318 n_rd_L2_A=0 n_write=0 n_wr_bk=73267 bw_util=0.1372
n_activity=8537710 dram_eff=0.2402
bk0: 28106a 11876901i bk1: 27275a 11996590i bk2: 27224a 11988731i bk3: 27030a 12009240i bk4: 27052a 12020567i bk5: 26331a 12101406i bk6: 27919a 11896143i bk7: 27738a 11923864i bk8: 27285a 11943591i bk9: 26850a 12038760i bk10: 27540a 11930620i bk11: 27645a 11907522i bk12: 28081a 11865760i bk13: 27833a 11909063i bk14: 27977a 11890470i bk15: 27432a 11979694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077538
Row_Buffer_Locality_read = 0.076104
Row_Buffer_Locality_write = 0.091185
Bank_Level_Parallism = 6.183054
Bank_Level_Parallism_Col = 2.073771
Bank_Level_Parallism_Ready = 1.164275
write_to_read_ratio_blp_rw_average = 0.137111
GrpLevelPara = 1.773911 

BW Util details:
bwutil = 0.137231 
total_CMD = 14940765 
util_bw = 2050340 
Wasted_Col = 4807211 
Wasted_Row = 985904 
Idle = 7097310 

BW Util Bottlenecks: 
RCDc_limit = 7029266 
RCDWRc_limit = 391013 
WTRc_limit = 1615967 
RTWc_limit = 1251233 
CCDLc_limit = 392028 
rwq = 0 
CCDLc_limit_alone = 289476 
WTRc_limit_alone = 1563993 
RTWc_limit_alone = 1200655 

Commands details: 
total_CMD = 14940765 
n_nop = 13651408 
Read = 439318 
Write = 0 
L2_Alloc = 0 
L2_WB = 73267 
n_act = 447824 
n_pre = 447808 
n_ref = 0 
n_req = 485466 
total_req = 512585 

Dual Bus Interface Util: 
issued_total_row = 895632 
issued_total_col = 512585 
Row_Bus_Util =  0.059946 
CoL_Bus_Util = 0.034308 
Either_Row_CoL_Bus_Util = 0.086298 
Issued_on_Two_Bus_Simul_Util = 0.007955 
issued_two_Eff = 0.092185 
queue_avg = 7.043815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.04382
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14940765 n_nop=13653278 n_act=446110 n_pre=446094 n_ref_event=0 n_req=482411 n_rd=436009 n_rd_L2_A=0 n_write=0 n_wr_bk=73164 bw_util=0.1363
n_activity=8524923 dram_eff=0.2389
bk0: 27598a 11980320i bk1: 27450a 12010117i bk2: 26460a 12100329i bk3: 26843a 12081077i bk4: 27013a 12045803i bk5: 26473a 12143210i bk6: 27803a 11964283i bk7: 27310a 12016450i bk8: 26717a 12071614i bk9: 26697a 12076689i bk10: 27577a 11982870i bk11: 27259a 12005970i bk12: 27506a 11999103i bk13: 27851a 11955465i bk14: 27694a 11973860i bk15: 27758a 11979809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075249
Row_Buffer_Locality_read = 0.073748
Row_Buffer_Locality_write = 0.089350
Bank_Level_Parallism = 6.053041
Bank_Level_Parallism_Col = 2.064988
Bank_Level_Parallism_Ready = 1.165489
write_to_read_ratio_blp_rw_average = 0.135624
GrpLevelPara = 1.767501 

BW Util details:
bwutil = 0.136318 
total_CMD = 14940765 
util_bw = 2036692 
Wasted_Col = 4803553 
Wasted_Row = 985243 
Idle = 7115277 

BW Util Bottlenecks: 
RCDc_limit = 7014219 
RCDWRc_limit = 392724 
WTRc_limit = 1645825 
RTWc_limit = 1222791 
CCDLc_limit = 383689 
rwq = 0 
CCDLc_limit_alone = 283345 
WTRc_limit_alone = 1593243 
RTWc_limit_alone = 1175029 

Commands details: 
total_CMD = 14940765 
n_nop = 13653278 
Read = 436009 
Write = 0 
L2_Alloc = 0 
L2_WB = 73164 
n_act = 446110 
n_pre = 446094 
n_ref = 0 
n_req = 482411 
total_req = 509173 

Dual Bus Interface Util: 
issued_total_row = 892204 
issued_total_col = 509173 
Row_Bus_Util =  0.059716 
CoL_Bus_Util = 0.034079 
Either_Row_CoL_Bus_Util = 0.086173 
Issued_on_Two_Bus_Simul_Util = 0.007623 
issued_two_Eff = 0.088459 
queue_avg = 5.823709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.82371
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14940765 n_nop=13650533 n_act=446607 n_pre=446591 n_ref_event=0 n_req=483472 n_rd=436754 n_rd_L2_A=0 n_write=0 n_wr_bk=74165 bw_util=0.1368
n_activity=8542602 dram_eff=0.2392
bk0: 27188a 12018336i bk1: 27841a 11962921i bk2: 26843a 12076525i bk3: 27159a 12034848i bk4: 26891a 12097929i bk5: 27010a 12052561i bk6: 27543a 11971419i bk7: 27687a 11978141i bk8: 26866a 12037246i bk9: 27534a 11959386i bk10: 26774a 12073604i bk11: 27136a 12022193i bk12: 27147a 12039157i bk13: 27070a 12066944i bk14: 27930a 11972711i bk15: 28135a 11931302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076253
Row_Buffer_Locality_read = 0.074809
Row_Buffer_Locality_write = 0.089751
Bank_Level_Parallism = 6.057014
Bank_Level_Parallism_Col = 2.074224
Bank_Level_Parallism_Ready = 1.168163
write_to_read_ratio_blp_rw_average = 0.137243
GrpLevelPara = 1.772915 

BW Util details:
bwutil = 0.136785 
total_CMD = 14940765 
util_bw = 2043676 
Wasted_Col = 4806674 
Wasted_Row = 985901 
Idle = 7104514 

BW Util Bottlenecks: 
RCDc_limit = 7010937 
RCDWRc_limit = 395330 
WTRc_limit = 1661908 
RTWc_limit = 1248886 
CCDLc_limit = 387022 
rwq = 0 
CCDLc_limit_alone = 284131 
WTRc_limit_alone = 1608429 
RTWc_limit_alone = 1199474 

Commands details: 
total_CMD = 14940765 
n_nop = 13650533 
Read = 436754 
Write = 0 
L2_Alloc = 0 
L2_WB = 74165 
n_act = 446607 
n_pre = 446591 
n_ref = 0 
n_req = 483472 
total_req = 510919 

Dual Bus Interface Util: 
issued_total_row = 893198 
issued_total_col = 510919 
Row_Bus_Util =  0.059783 
CoL_Bus_Util = 0.034196 
Either_Row_CoL_Bus_Util = 0.086356 
Issued_on_Two_Bus_Simul_Util = 0.007622 
issued_two_Eff = 0.088267 
queue_avg = 5.691788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.69179
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14940765 n_nop=13647010 n_act=448889 n_pre=448873 n_ref_event=0 n_req=486240 n_rd=439347 n_rd_L2_A=0 n_write=0 n_wr_bk=73970 bw_util=0.1374
n_activity=8548860 dram_eff=0.2402
bk0: 27669a 11944232i bk1: 27479a 11937665i bk2: 27027a 12019928i bk3: 27368a 11967277i bk4: 26890a 12047064i bk5: 27430a 11962626i bk6: 27240a 12003460i bk7: 27862a 11921071i bk8: 26884a 12009655i bk9: 27418a 11963172i bk10: 27097a 12012154i bk11: 27805a 11920800i bk12: 27233a 11992002i bk13: 27700a 11920688i bk14: 27837a 11937791i bk15: 28408a 11859253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076818
Row_Buffer_Locality_read = 0.075517
Row_Buffer_Locality_write = 0.089011
Bank_Level_Parallism = 6.147907
Bank_Level_Parallism_Col = 2.075174
Bank_Level_Parallism_Ready = 1.167436
write_to_read_ratio_blp_rw_average = 0.137927
GrpLevelPara = 1.774349 

BW Util details:
bwutil = 0.137427 
total_CMD = 14940765 
util_bw = 2053268 
Wasted_Col = 4825283 
Wasted_Row = 985512 
Idle = 7076702 

BW Util Bottlenecks: 
RCDc_limit = 7043239 
RCDWRc_limit = 397758 
WTRc_limit = 1662887 
RTWc_limit = 1264105 
CCDLc_limit = 391546 
rwq = 0 
CCDLc_limit_alone = 287649 
WTRc_limit_alone = 1609090 
RTWc_limit_alone = 1214005 

Commands details: 
total_CMD = 14940765 
n_nop = 13647010 
Read = 439347 
Write = 0 
L2_Alloc = 0 
L2_WB = 73970 
n_act = 448889 
n_pre = 448873 
n_ref = 0 
n_req = 486240 
total_req = 513317 

Dual Bus Interface Util: 
issued_total_row = 897762 
issued_total_col = 513317 
Row_Bus_Util =  0.060088 
CoL_Bus_Util = 0.034357 
Either_Row_CoL_Bus_Util = 0.086592 
Issued_on_Two_Bus_Simul_Util = 0.007853 
issued_two_Eff = 0.090685 
queue_avg = 6.217537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.21754
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14940765 n_nop=13644967 n_act=449391 n_pre=449375 n_ref_event=0 n_req=486919 n_rd=440260 n_rd_L2_A=0 n_write=0 n_wr_bk=73831 bw_util=0.1376
n_activity=8546203 dram_eff=0.2406
bk0: 27775a 11897580i bk1: 27510a 11924209i bk2: 27373a 11925409i bk3: 26982a 11973990i bk4: 27312a 11947470i bk5: 26932a 11995398i bk6: 27889a 11864451i bk7: 27490a 11949588i bk8: 27116a 11954127i bk9: 27094a 11971918i bk10: 28001a 11862764i bk11: 27066a 11972325i bk12: 27582a 11929625i bk13: 27961a 11875278i bk14: 28399a 11829216i bk15: 27778a 11875434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077074
Row_Buffer_Locality_read = 0.075551
Row_Buffer_Locality_write = 0.091451
Bank_Level_Parallism = 6.242584
Bank_Level_Parallism_Col = 2.082409
Bank_Level_Parallism_Ready = 1.169297
write_to_read_ratio_blp_rw_average = 0.137541
GrpLevelPara = 1.780555 

BW Util details:
bwutil = 0.137634 
total_CMD = 14940765 
util_bw = 2056364 
Wasted_Col = 4813606 
Wasted_Row = 983964 
Idle = 7086831 

BW Util Bottlenecks: 
RCDc_limit = 7044124 
RCDWRc_limit = 394915 
WTRc_limit = 1650758 
RTWc_limit = 1263765 
CCDLc_limit = 389620 
rwq = 0 
CCDLc_limit_alone = 286627 
WTRc_limit_alone = 1597239 
RTWc_limit_alone = 1214291 

Commands details: 
total_CMD = 14940765 
n_nop = 13644967 
Read = 440260 
Write = 0 
L2_Alloc = 0 
L2_WB = 73831 
n_act = 449391 
n_pre = 449375 
n_ref = 0 
n_req = 486919 
total_req = 514091 

Dual Bus Interface Util: 
issued_total_row = 898766 
issued_total_col = 514091 
Row_Bus_Util =  0.060155 
CoL_Bus_Util = 0.034409 
Either_Row_CoL_Bus_Util = 0.086729 
Issued_on_Two_Bus_Simul_Util = 0.007835 
issued_two_Eff = 0.090337 
queue_avg = 6.777901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.7779
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14940765 n_nop=13646274 n_act=449702 n_pre=449686 n_ref_event=0 n_req=487169 n_rd=440471 n_rd_L2_A=0 n_write=0 n_wr_bk=73688 bw_util=0.1377
n_activity=8534222 dram_eff=0.241
bk0: 27955a 11866937i bk1: 27856a 11907144i bk2: 27124a 11952126i bk3: 26927a 12003623i bk4: 27190a 11980049i bk5: 27073a 11982862i bk6: 27847a 11879882i bk7: 27696a 11903371i bk8: 27504a 11920208i bk9: 27487a 11926920i bk10: 27762a 11878491i bk11: 27685a 11898585i bk12: 27629a 11894398i bk13: 27505a 11926655i bk14: 27571a 11913843i bk15: 27660a 11925948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076908
Row_Buffer_Locality_read = 0.075415
Row_Buffer_Locality_write = 0.090989
Bank_Level_Parallism = 6.257450
Bank_Level_Parallism_Col = 2.081760
Bank_Level_Parallism_Ready = 1.165939
write_to_read_ratio_blp_rw_average = 0.137480
GrpLevelPara = 1.780033 

BW Util details:
bwutil = 0.137653 
total_CMD = 14940765 
util_bw = 2056636 
Wasted_Col = 4806643 
Wasted_Row = 970770 
Idle = 7106716 

BW Util Bottlenecks: 
RCDc_limit = 7046346 
RCDWRc_limit = 394649 
WTRc_limit = 1642712 
RTWc_limit = 1263701 
CCDLc_limit = 391977 
rwq = 0 
CCDLc_limit_alone = 288942 
WTRc_limit_alone = 1589932 
RTWc_limit_alone = 1213446 

Commands details: 
total_CMD = 14940765 
n_nop = 13646274 
Read = 440471 
Write = 0 
L2_Alloc = 0 
L2_WB = 73688 
n_act = 449702 
n_pre = 449686 
n_ref = 0 
n_req = 487169 
total_req = 514159 

Dual Bus Interface Util: 
issued_total_row = 899388 
issued_total_col = 514159 
Row_Bus_Util =  0.060197 
CoL_Bus_Util = 0.034413 
Either_Row_CoL_Bus_Util = 0.086642 
Issued_on_Two_Bus_Simul_Util = 0.007969 
issued_two_Eff = 0.091971 
queue_avg = 6.710526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.71053
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14940765 n_nop=13637774 n_act=452099 n_pre=452083 n_ref_event=0 n_req=490504 n_rd=443456 n_rd_L2_A=0 n_write=0 n_wr_bk=74180 bw_util=0.1386
n_activity=8533701 dram_eff=0.2426
bk0: 27909a 11874238i bk1: 27494a 11918888i bk2: 27516a 11923455i bk3: 27333a 11964818i bk4: 27255a 11951127i bk5: 28121a 11837841i bk6: 27771a 11882865i bk7: 28423a 11832987i bk8: 27733a 11895144i bk9: 27586a 11914012i bk10: 27164a 11953088i bk11: 27202a 11972472i bk12: 27634a 11900872i bk13: 27944a 11850395i bk14: 28203a 11830184i bk15: 28168a 11842540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078297
Row_Buffer_Locality_read = 0.076513
Row_Buffer_Locality_write = 0.095116
Bank_Level_Parallism = 6.299533
Bank_Level_Parallism_Col = 2.101529
Bank_Level_Parallism_Ready = 1.170604
write_to_read_ratio_blp_rw_average = 0.139939
GrpLevelPara = 1.790458 

BW Util details:
bwutil = 0.138584 
total_CMD = 14940765 
util_bw = 2070544 
Wasted_Col = 4818246 
Wasted_Row = 958391 
Idle = 7093584 

BW Util Bottlenecks: 
RCDc_limit = 7075297 
RCDWRc_limit = 394396 
WTRc_limit = 1671645 
RTWc_limit = 1313610 
CCDLc_limit = 397762 
rwq = 0 
CCDLc_limit_alone = 290528 
WTRc_limit_alone = 1617076 
RTWc_limit_alone = 1260945 

Commands details: 
total_CMD = 14940765 
n_nop = 13637774 
Read = 443456 
Write = 0 
L2_Alloc = 0 
L2_WB = 74180 
n_act = 452099 
n_pre = 452083 
n_ref = 0 
n_req = 490504 
total_req = 517636 

Dual Bus Interface Util: 
issued_total_row = 904182 
issued_total_col = 517636 
Row_Bus_Util =  0.060518 
CoL_Bus_Util = 0.034646 
Either_Row_CoL_Bus_Util = 0.087210 
Issued_on_Two_Bus_Simul_Util = 0.007953 
issued_two_Eff = 0.091196 
queue_avg = 6.992398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.9924

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1165855, Miss = 228177, Miss_rate = 0.196, Pending_hits = 1333, Reservation_fails = 8280
L2_cache_bank[1]: Access = 1161776, Miss = 225681, Miss_rate = 0.194, Pending_hits = 1308, Reservation_fails = 4339
L2_cache_bank[2]: Access = 1371579, Miss = 228409, Miss_rate = 0.167, Pending_hits = 1554, Reservation_fails = 7825
L2_cache_bank[3]: Access = 1161887, Miss = 237403, Miss_rate = 0.204, Pending_hits = 1717, Reservation_fails = 7332
L2_cache_bank[4]: Access = 1168553, Miss = 228989, Miss_rate = 0.196, Pending_hits = 1450, Reservation_fails = 6864
L2_cache_bank[5]: Access = 1108487, Miss = 227564, Miss_rate = 0.205, Pending_hits = 1346, Reservation_fails = 4383
L2_cache_bank[6]: Access = 1138312, Miss = 225754, Miss_rate = 0.198, Pending_hits = 1308, Reservation_fails = 7124
L2_cache_bank[7]: Access = 1130314, Miss = 226847, Miss_rate = 0.201, Pending_hits = 1309, Reservation_fails = 6373
L2_cache_bank[8]: Access = 1326938, Miss = 225410, Miss_rate = 0.170, Pending_hits = 1322, Reservation_fails = 6440
L2_cache_bank[9]: Access = 1142327, Miss = 221338, Miss_rate = 0.194, Pending_hits = 1283, Reservation_fails = 7291
L2_cache_bank[10]: Access = 1183093, Miss = 227321, Miss_rate = 0.192, Pending_hits = 1428, Reservation_fails = 7090
L2_cache_bank[11]: Access = 1131546, Miss = 224268, Miss_rate = 0.198, Pending_hits = 1269, Reservation_fails = 5965
L2_cache_bank[12]: Access = 1146628, Miss = 224502, Miss_rate = 0.196, Pending_hits = 1270, Reservation_fails = 10119
L2_cache_bank[13]: Access = 1172603, Miss = 223777, Miss_rate = 0.191, Pending_hits = 1327, Reservation_fails = 8461
L2_cache_bank[14]: Access = 1143179, Miss = 223312, Miss_rate = 0.195, Pending_hits = 1301, Reservation_fails = 8080
L2_cache_bank[15]: Access = 1122292, Miss = 225702, Miss_rate = 0.201, Pending_hits = 1213, Reservation_fails = 6363
L2_cache_bank[16]: Access = 1143289, Miss = 224021, Miss_rate = 0.196, Pending_hits = 1336, Reservation_fails = 7176
L2_cache_bank[17]: Access = 1088895, Miss = 227615, Miss_rate = 0.209, Pending_hits = 1270, Reservation_fails = 5471
L2_cache_bank[18]: Access = 1135784, Miss = 227589, Miss_rate = 0.200, Pending_hits = 1324, Reservation_fails = 7422
L2_cache_bank[19]: Access = 1138311, Miss = 224953, Miss_rate = 0.198, Pending_hits = 1325, Reservation_fails = 8970
L2_cache_bank[20]: Access = 1189547, Miss = 226723, Miss_rate = 0.191, Pending_hits = 1446, Reservation_fails = 8726
L2_cache_bank[21]: Access = 1130719, Miss = 226029, Miss_rate = 0.200, Pending_hits = 1416, Reservation_fails = 6979
L2_cache_bank[22]: Access = 1157320, Miss = 227325, Miss_rate = 0.196, Pending_hits = 1324, Reservation_fails = 6263
L2_cache_bank[23]: Access = 1185758, Miss = 228407, Miss_rate = 0.193, Pending_hits = 1366, Reservation_fails = 7162
L2_total_cache_accesses = 27944992
L2_total_cache_misses = 5437116
L2_total_cache_miss_rate = 0.1946
L2_total_cache_pending_hits = 32545
L2_total_cache_reservation_fails = 170498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22213951
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3273106
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2016823
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32545
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36805
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110382
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27536425
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408567
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8055
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162391
L2_cache_data_port_util = 0.161
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=27944992
icnt_total_pkts_simt_to_mem=27944992
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27944992
Req_Network_cycles = 5826089
Req_Network_injected_packets_per_cycle =       4.7965 
Req_Network_conflicts_per_cycle =       2.9277
Req_Network_conflicts_per_cycle_util =       4.6204
Req_Bank_Level_Parallism =       7.5698
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.1425
Req_Network_out_buffer_full_per_cycle =       0.0463
Req_Network_out_buffer_avg_util =       4.8609

Reply_Network_injected_packets_num = 27944992
Reply_Network_cycles = 5826089
Reply_Network_injected_packets_per_cycle =        4.7965
Reply_Network_conflicts_per_cycle =        3.5233
Reply_Network_conflicts_per_cycle_util =       5.5605
Reply_Bank_Level_Parallism =       7.5698
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2627
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1599
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 39 min, 43 sec (23983 sec)
gpgpu_simulation_rate = 7568 (inst/sec)
gpgpu_simulation_rate = 242 (cycle/sec)
gpgpu_silicon_slowdown = 5640495x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c754360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754290..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: Finding dominators for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: reconvergence points for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb68 (linear_base.1.sm_75.ptx:670) @%p1 bra $L__BB5_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf68 (linear_base.1.sm_75.ptx:828) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xbc8 (linear_base.1.sm_75.ptx:683) @%p2 bra $L__BB5_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf28 (linear_base.1.sm_75.ptx:818) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc10 (linear_base.1.sm_75.ptx:693) @%p3 bra $L__BB5_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (linear_base.1.sm_75.ptx:727) not.b32 %r28, %r3;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc58 (linear_base.1.sm_75.ptx:706) @%p4 bra $L__BB5_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb0 (linear_base.1.sm_75.ptx:720) add.s32 %r44, %r44, 1;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xcd0 (linear_base.1.sm_75.ptx:724) @%p5 bra $L__BB5_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (linear_base.1.sm_75.ptx:727) not.b32 %r28, %r3;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xcf0 (linear_base.1.sm_75.ptx:730) @%p6 bra $L__BB5_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf28 (linear_base.1.sm_75.ptx:818) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xd30 (linear_base.1.sm_75.ptx:741) @%p7 bra $L__BB5_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (linear_base.1.sm_75.ptx:755) ld.global.u32 %r15, [%rd58+4];

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xdb0 (linear_base.1.sm_75.ptx:760) @%p8 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe08 (linear_base.1.sm_75.ptx:774) ld.global.u32 %r16, [%rd58+8];

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xe30 (linear_base.1.sm_75.ptx:779) @%p9 bra $L__BB5_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe88 (linear_base.1.sm_75.ptx:793) ld.global.u32 %r17, [%rd58+12];

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xeb0 (linear_base.1.sm_75.ptx:798) @%p10 bra $L__BB5_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf08 (linear_base.1.sm_75.ptx:812) add.s32 %r44, %r44, 4;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xf20 (linear_base.1.sm_75.ptx:815) @%p11 bra $L__BB5_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf28 (linear_base.1.sm_75.ptx:818) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'.
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 29: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 29 
gpu_sim_cycle = 7330
gpu_sim_insn = 5228
gpu_ipc =       0.7132
gpu_tot_sim_cycle = 5833419
gpu_tot_sim_insn = 181513826
gpu_tot_ipc =      31.1162
gpu_tot_issued_cta = 4618
gpu_occupancy = 4.1398% 
gpu_tot_occupancy = 68.4117% 
max_total_param_size = 0
gpu_stall_dramfull = 2591024
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0019
partiton_level_parallism_total  =       4.7905
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.8197
L2_BW  =       0.0834 GB/Sec
L2_BW_total  =     209.2491 GB/Sec
gpu_total_sim_rate=7566

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1625135, Miss = 909335, Miss_rate = 0.560, Pending_hits = 18839, Reservation_fails = 450240
	L1D_cache_core[1]: Access = 1561976, Miss = 887478, Miss_rate = 0.568, Pending_hits = 19415, Reservation_fails = 556966
	L1D_cache_core[2]: Access = 1634710, Miss = 910066, Miss_rate = 0.557, Pending_hits = 19138, Reservation_fails = 477371
	L1D_cache_core[3]: Access = 1518558, Miss = 891059, Miss_rate = 0.587, Pending_hits = 19032, Reservation_fails = 556798
	L1D_cache_core[4]: Access = 1531293, Miss = 872453, Miss_rate = 0.570, Pending_hits = 18367, Reservation_fails = 463278
	L1D_cache_core[5]: Access = 1395595, Miss = 807781, Miss_rate = 0.579, Pending_hits = 16567, Reservation_fails = 470974
	L1D_cache_core[6]: Access = 1436496, Miss = 816473, Miss_rate = 0.568, Pending_hits = 17236, Reservation_fails = 469318
	L1D_cache_core[7]: Access = 1516161, Miss = 866096, Miss_rate = 0.571, Pending_hits = 18510, Reservation_fails = 437920
	L1D_cache_core[8]: Access = 1505309, Miss = 875462, Miss_rate = 0.582, Pending_hits = 19141, Reservation_fails = 500106
	L1D_cache_core[9]: Access = 1467314, Miss = 863432, Miss_rate = 0.588, Pending_hits = 19184, Reservation_fails = 497816
	L1D_cache_core[10]: Access = 1431734, Miss = 833943, Miss_rate = 0.582, Pending_hits = 18841, Reservation_fails = 475517
	L1D_cache_core[11]: Access = 1482194, Miss = 859694, Miss_rate = 0.580, Pending_hits = 18084, Reservation_fails = 509884
	L1D_cache_core[12]: Access = 1469453, Miss = 871261, Miss_rate = 0.593, Pending_hits = 18859, Reservation_fails = 488300
	L1D_cache_core[13]: Access = 1399630, Miss = 815769, Miss_rate = 0.583, Pending_hits = 17282, Reservation_fails = 441462
	L1D_cache_core[14]: Access = 1425192, Miss = 806606, Miss_rate = 0.566, Pending_hits = 17009, Reservation_fails = 445666
	L1D_cache_core[15]: Access = 1566202, Miss = 896318, Miss_rate = 0.572, Pending_hits = 19578, Reservation_fails = 489709
	L1D_cache_core[16]: Access = 1435116, Miss = 831137, Miss_rate = 0.579, Pending_hits = 17317, Reservation_fails = 473066
	L1D_cache_core[17]: Access = 1458117, Miss = 843404, Miss_rate = 0.578, Pending_hits = 18128, Reservation_fails = 511897
	L1D_cache_core[18]: Access = 1487794, Miss = 879385, Miss_rate = 0.591, Pending_hits = 18638, Reservation_fails = 519108
	L1D_cache_core[19]: Access = 1510766, Miss = 861548, Miss_rate = 0.570, Pending_hits = 18453, Reservation_fails = 464529
	L1D_cache_core[20]: Access = 1529731, Miss = 867630, Miss_rate = 0.567, Pending_hits = 18406, Reservation_fails = 475349
	L1D_cache_core[21]: Access = 1531456, Miss = 885216, Miss_rate = 0.578, Pending_hits = 19641, Reservation_fails = 512123
	L1D_cache_core[22]: Access = 1483194, Miss = 869861, Miss_rate = 0.586, Pending_hits = 19461, Reservation_fails = 540757
	L1D_cache_core[23]: Access = 1419914, Miss = 846493, Miss_rate = 0.596, Pending_hits = 19161, Reservation_fails = 534387
	L1D_cache_core[24]: Access = 1451704, Miss = 812129, Miss_rate = 0.559, Pending_hits = 17344, Reservation_fails = 456174
	L1D_cache_core[25]: Access = 1463602, Miss = 844073, Miss_rate = 0.577, Pending_hits = 17490, Reservation_fails = 459283
	L1D_cache_core[26]: Access = 1415107, Miss = 806774, Miss_rate = 0.570, Pending_hits = 18111, Reservation_fails = 476161
	L1D_cache_core[27]: Access = 1546783, Miss = 835258, Miss_rate = 0.540, Pending_hits = 17717, Reservation_fails = 459769
	L1D_cache_core[28]: Access = 1502375, Miss = 825108, Miss_rate = 0.549, Pending_hits = 17489, Reservation_fails = 442944
	L1D_cache_core[29]: Access = 1628256, Miss = 893670, Miss_rate = 0.549, Pending_hits = 18487, Reservation_fails = 481478
	L1D_total_cache_accesses = 44830867
	L1D_total_cache_misses = 25684912
	L1D_total_cache_miss_rate = 0.5729
	L1D_total_cache_pending_hits = 550925
	L1D_total_cache_reservation_fails = 14538350
	L1D_cache_data_port_util = 0.164
	L1D_cache_fill_port_util = 0.223
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18552276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 550925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23094166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14489080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2224929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 550943
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44422296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408571

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5020498
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9453339
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49183
ctas_completed 4618, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32313, 43610, 41495, 42897, 36135, 35313, 36373, 35192, 26771, 24584, 24239, 25969, 25179, 22438, 27088, 25350, 28445, 27723, 29324, 34928, 30398, 32802, 31062, 27030, 32931, 28549, 30030, 31282, 27758, 33649, 32687, 24361, 
gpgpu_n_tot_thrd_icount = 863085152
gpgpu_n_tot_w_icount = 26971411
gpgpu_n_stall_shd_mem = 19488782
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27536435
gpgpu_n_mem_write_global = 408571
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 48603396
gpgpu_n_store_insn = 1177618
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5990662
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17393218
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2095564
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5633573	W0_Idle:35165575	W0_Scoreboard:385561161	W1:10100725	W2:3583300	W3:1996202	W4:1371311	W5:1003785	W6:807540	W7:664939	W8:563880	W9:486376	W10:418920	W11:382675	W12:339005	W13:320960	W14:306257	W15:277425	W16:263665	W17:241331	W18:227743	W19:216287	W20:200029	W21:196531	W22:193577	W23:193317	W24:196306	W25:197169	W26:186855	W27:181397	W28:178942	W29:174700	W30:174696	W31:169115	W32:1156451
single_issue_nums: WS0:6610908	WS1:6841091	WS2:6798819	WS3:6720593	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202552616 {8:25319077,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16342840 {40:408571,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1012763080 {40:25319077,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3268568 {8:408571,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3358 
max_icnt2sh_latency = 255 
averagemflatency = 381 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 8 
mrq_lat_table:2932990 	53551 	111250 	237091 	420053 	423215 	463493 	549627 	499061 	150341 	9874 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13671347 	10952405 	2167115 	749422 	367089 	37550 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426137 	279879 	123588 	91351 	18656667 	3311315 	1646023 	1362119 	679840 	314572 	52915 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13582921 	6437565 	4247591 	2320738 	1039301 	294378 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22061 	22936 	4569 	1520 	323 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.082832  1.086028  1.087418  1.081216  1.086967  1.087766  1.087048  1.087641  1.078306  1.080241  1.088497  1.084500  1.090092  1.087729  1.087380  1.090598 
dram[1]:  1.089614  1.098713  1.095221  1.114508  1.085996  1.091326  1.084521  1.088893  1.080650  1.083162  1.084966  1.107207  1.087929  1.098917  1.094375  1.111794 
dram[2]:  1.084201  1.082858  1.085153  1.081963  1.079970  1.082628  1.095676  1.085717  1.080717  1.074280  1.084635  1.080225  1.096351  1.095027  1.086009  1.085767 
dram[3]:  1.079620  1.085580  1.084270  1.082000  1.082891  1.080461  1.081088  1.087387  1.079194  1.073601  1.075544  1.082011  1.087980  1.088062  1.084972  1.086623 
dram[4]:  1.078077  1.081016  1.077327  1.078929  1.076813  1.077694  1.083446  1.082582  1.072760  1.075089  1.078234  1.079339  1.084152  1.082671  1.083989  1.085277 
dram[5]:  1.092937  1.084919  1.084792  1.083844  1.080103  1.077464  1.086432  1.088648  1.078665  1.074312  1.087457  1.079760  1.082817  1.078528  1.095630  1.088022 
dram[6]:  1.083511  1.085387  1.075632  1.079675  1.079188  1.077563  1.084447  1.081717  1.076596  1.074563  1.081832  1.077449  1.085775  1.084893  1.088228  1.084703 
dram[7]:  1.083339  1.084394  1.080977  1.081480  1.080307  1.080562  1.087482  1.083048  1.071643  1.075137  1.080550  1.083180  1.085439  1.085872  1.089097  1.087860 
dram[8]:  1.084951  1.085496  1.081557  1.083805  1.077591  1.079576  1.082450  1.083931  1.076206  1.082785  1.083674  1.082767  1.083336  1.083970  1.088415  1.090404 
dram[9]:  1.087589  1.085956  1.084957  1.084474  1.080405  1.079895  1.085322  1.080724  1.081042  1.074225  1.084346  1.084178  1.086458  1.084210  1.088016  1.084031 
dram[10]:  1.088871  1.084301  1.084585  1.077483  1.080308  1.081223  1.088637  1.087493  1.078133  1.075365  1.083480  1.084305  1.080634  1.084599  1.086537  1.086864 
dram[11]:  1.088220  1.085914  1.083298  1.083616  1.082432  1.084107  1.090405  1.084371  1.075888  1.079056  1.084464  1.079925  1.090780  1.086323  1.091694  1.088502 
average row locality = 5850838/5396445 = 1.084202
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27444     27356     27059     26879     27891     27845     28039     27677     27529     27144     27703     27038     28344     27797     28032     27815 
dram[1]:     27639     28907     27477     28985     27905     28029     27856     28909     27611     28805     27457     28984     27912     28840     28428     29820 
dram[2]:     27841     27886     27355     26858     27170     27713     28718     27752     27438     27240     27924     27410     28155     28243     28264     28338 
dram[3]:     27150     27868     26971     27067     27467     27267     27157     27664     27818     27408     27042     27453     27851     28172     28174     27824 
dram[4]:     27431     27367     26690     26405     27129     26443     28380     27199     26821     26821     27152     26762     27810     26982     27873     27235 
dram[5]:     28106     27275     27224     27030     27052     26331     27919     27738     27285     26850     27540     27646     28081     27833     27977     27432 
dram[6]:     27598     27450     26460     26843     27013     26473     27803     27310     26717     26697     27577     27259     27506     27851     27694     27758 
dram[7]:     27188     27841     26843     27159     26891     27010     27543     27687     26866     27534     26774     27136     27147     27070     27930     28135 
dram[8]:     27669     27479     27027     27368     26890     27430     27240     27862     26884     27418     27097     27805     27233     27700     27837     28408 
dram[9]:     27775     27510     27373     26982     27312     26932     27889     27490     27116     27094     28001     27066     27582     27961     28399     27778 
dram[10]:     27955     27856     27124     26927     27190     27073     27847     27696     27504     27487     27762     27685     27629     27505     27571     27660 
dram[11]:     27909     27494     27516     27333     27255     28121     27771     28423     27734     27586     27165     27202     27634     27944     28203     28168 
total dram reads = 5289932
bank skew: 29820/26331 = 1.13
chip skew: 453564/434500 = 1.04
number of total write accesses:
dram[0]:      4632      4550      4262      4316      4720      4735      4644      4570      4477      4457      4699      4550      4928      5011      4758      4869 
dram[1]:      4699      4452      4384      4613      4806      4564      4363      4688      4508      4464      4559      4718      4893      5001      4851      4966 
dram[2]:      4634      4607      4364      4476      4646      4717      4866      4627      4279      4266      4500      4737      5011      4926      4664      4972 
dram[3]:      4445      4744      4374      4532      4582      4704      4597      4609      4255      4388      4519      4552      4803      4842      4957      4904 
dram[4]:      4669      4585      4411      4516      4687      4592      4622      4508      4285      4482      4522      4471      5014      4979      4749      4755 
dram[5]:      4703      4539      4353      4523      4488      4444      4523      4671      4298      4309      4410      4519      4982      5004      4790      4711 
dram[6]:      4548      4563      4395      4388      4571      4665      4559      4519      4171      4350      4545      4482      4804      4932      4835      4837 
dram[7]:      4530      4640      4347      4433      4667      4641      4598      4791      4443      4352      4643      4666      4919      4861      4799      4835 
dram[8]:      4647      4659      4323      4518      4846      4733      4648      4685      4332      4485      4495      4414      4793      4881      4685      4826 
dram[9]:      4488      4623      4335      4407      4609      4605      4694      4625      4413      4251      4579      4594      4769      5095      4825      4919 
dram[10]:      4598      4678      4243      4415      4458      4711      4710      4452      4441      4453      4630      4622      4740      4938      4820      4779 
dram[11]:      4594      4554      4594      4368      4674      4770      4455      4635      4533      4507      4455      4607      4974      4832      4846      4782 
total dram writes = 886918
bank skew: 5095/4171 = 1.22
chip skew: 74529/73164 = 1.02
average mf latency per bank:
dram[0]:       1345      1303      1362      1206      1677      1592      2633      2325      1873      1758      1624      1749      1552      1533      1548      1404
dram[1]:       1693      1983      1631      1924      2454      2915      3719      4679      2234      2745      2280      2672      1868      2326      2860      2129
dram[2]:       1458      1380      1454      1388      2243      1702      2723      2369      1965      1819      1944      1747      1631      1563      1485      1440
dram[3]:       1285      1222      1222      1226      1668      1590      2576      2562      1537      1687      1578      1517      1442      1411      1273      1345
dram[4]:       1224      1281      1183      1150      3098      1682      2157      2515      1855      1577      1511      1525      1396      1439      1401      1375
dram[5]:       1618      1300      1520      1223      2282      1692      3774      2482      2603      1718      2158      1610      1824      1405      1849      1386
dram[6]:       1190      1214      1205      1164      1543      1849      2583      2364      1648      1662      1626      1745      1402      1356      1418      1294
dram[7]:       1263      1270      1157      1198      1644      1738      2274      2222      1713      1591      1572      1614      1468      1387      1282      1322
dram[8]:       1212      1280      1160      1217      1509      1588      2435      2123      1719      1740      1654      1580      1400      1360      1318      1322
dram[9]:       1356      1271      1296      1287      1782      1708      2328      2247      1924      1908      1704      1780      1471      1408      1360      1403
dram[10]:       1329      1250      1305      1217      1767      1775      2699      2381      1766      1724      1730      1627      1536      1481      1579      1401
dram[11]:       1354      1299      1271      1216      1928      1867      2500      2462      1919      1709      1613      1466      1584      1475      1365      1302
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14959560 n_nop=13663585 n_act=449747 n_pre=449731 n_ref_event=0 n_req=488385 n_rd=441592 n_rd_L2_A=0 n_write=0 n_wr_bk=74178 bw_util=0.1379
n_activity=8508478 dram_eff=0.2425
bk0: 27444a 11961429i bk1: 27356a 11972348i bk2: 27059a 12006206i bk3: 26879a 12027934i bk4: 27891a 11910851i bk5: 27845a 11909849i bk6: 28039a 11881121i bk7: 27677a 11956377i bk8: 27529a 11936362i bk9: 27144a 12013940i bk10: 27703a 11936775i bk11: 27038a 12010013i bk12: 28344a 11855862i bk13: 27797a 11903014i bk14: 28032a 11883016i bk15: 27815a 11911857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079118
Row_Buffer_Locality_read = 0.077524
Row_Buffer_Locality_write = 0.094159
Bank_Level_Parallism = 6.266926
Bank_Level_Parallism_Col = 2.099410
Bank_Level_Parallism_Ready = 1.173627
write_to_read_ratio_blp_rw_average = 0.137945
GrpLevelPara = 1.789428 

BW Util details:
bwutil = 0.137910 
total_CMD = 14959560 
util_bw = 2063080 
Wasted_Col = 4790711 
Wasted_Row = 965164 
Idle = 7140605 

BW Util Bottlenecks: 
RCDc_limit = 7033138 
RCDWRc_limit = 391415 
WTRc_limit = 1671785 
RTWc_limit = 1282948 
CCDLc_limit = 394824 
rwq = 0 
CCDLc_limit_alone = 289811 
WTRc_limit_alone = 1618260 
RTWc_limit_alone = 1231460 

Commands details: 
total_CMD = 14959560 
n_nop = 13663585 
Read = 441592 
Write = 0 
L2_Alloc = 0 
L2_WB = 74178 
n_act = 449747 
n_pre = 449731 
n_ref = 0 
n_req = 488385 
total_req = 515770 

Dual Bus Interface Util: 
issued_total_row = 899478 
issued_total_col = 515770 
Row_Bus_Util =  0.060127 
CoL_Bus_Util = 0.034478 
Either_Row_CoL_Bus_Util = 0.086632 
Issued_on_Two_Bus_Simul_Util = 0.007973 
issued_two_Eff = 0.092033 
queue_avg = 6.519774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.51977
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14959560 n_nop=13641651 n_act=458001 n_pre=457985 n_ref_event=0 n_req=500910 n_rd=453564 n_rd_L2_A=0 n_write=0 n_wr_bk=74529 bw_util=0.1412
n_activity=8535932 dram_eff=0.2475
bk0: 27639a 11771990i bk1: 28907a 11650563i bk2: 27477a 11789259i bk3: 28985a 11621634i bk4: 27905a 11737329i bk5: 28029a 11756823i bk6: 27856a 11803856i bk7: 28909a 11620356i bk8: 27611a 11777465i bk9: 28805a 11637139i bk10: 27457a 11775654i bk11: 28984a 11622839i bk12: 27912a 11728041i bk13: 28840a 11623844i bk14: 28428a 11709587i bk15: 29820a 11516807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085662
Row_Buffer_Locality_read = 0.082941
Row_Buffer_Locality_write = 0.111731
Bank_Level_Parallism = 6.742503
Bank_Level_Parallism_Col = 2.144397
Bank_Level_Parallism_Ready = 1.181203
write_to_read_ratio_blp_rw_average = 0.141915
GrpLevelPara = 1.819283 

BW Util details:
bwutil = 0.141205 
total_CMD = 14959560 
util_bw = 2112372 
Wasted_Col = 4803469 
Wasted_Row = 942605 
Idle = 7101114 

BW Util Bottlenecks: 
RCDc_limit = 7115553 
RCDWRc_limit = 385792 
WTRc_limit = 1671179 
RTWc_limit = 1387971 
CCDLc_limit = 410076 
rwq = 0 
CCDLc_limit_alone = 298381 
WTRc_limit_alone = 1616582 
RTWc_limit_alone = 1330873 

Commands details: 
total_CMD = 14959560 
n_nop = 13641651 
Read = 453564 
Write = 0 
L2_Alloc = 0 
L2_WB = 74529 
n_act = 458001 
n_pre = 457985 
n_ref = 0 
n_req = 500910 
total_req = 528093 

Dual Bus Interface Util: 
issued_total_row = 915986 
issued_total_col = 528093 
Row_Bus_Util =  0.061231 
CoL_Bus_Util = 0.035301 
Either_Row_CoL_Bus_Util = 0.088098 
Issued_on_Two_Bus_Simul_Util = 0.008434 
issued_two_Eff = 0.095735 
queue_avg = 9.465699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.4657
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14959560 n_nop=13658244 n_act=452595 n_pre=452579 n_ref_event=0 n_req=491124 n_rd=444305 n_rd_L2_A=0 n_write=0 n_wr_bk=74292 bw_util=0.1387
n_activity=8542147 dram_eff=0.2428
bk0: 27841a 11880525i bk1: 27886a 11893426i bk2: 27355a 11945367i bk3: 26858a 11978070i bk4: 27170a 11926243i bk5: 27713a 11878826i bk6: 28718a 11769892i bk7: 27752a 11893237i bk8: 27438a 11929007i bk9: 27240a 11949056i bk10: 27924a 11889718i bk11: 27410a 11910377i bk12: 28155a 11822249i bk13: 28243a 11819223i bk14: 28264a 11825626i bk15: 28338a 11804734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078453
Row_Buffer_Locality_read = 0.076949
Row_Buffer_Locality_write = 0.092719
Bank_Level_Parallism = 6.357223
Bank_Level_Parallism_Col = 2.092578
Bank_Level_Parallism_Ready = 1.168047
write_to_read_ratio_blp_rw_average = 0.138150
GrpLevelPara = 1.786546 

BW Util details:
bwutil = 0.138666 
total_CMD = 14959560 
util_bw = 2074388 
Wasted_Col = 4820707 
Wasted_Row = 965420 
Idle = 7099045 

BW Util Bottlenecks: 
RCDc_limit = 7077414 
RCDWRc_limit = 393507 
WTRc_limit = 1666592 
RTWc_limit = 1286189 
CCDLc_limit = 398851 
rwq = 0 
CCDLc_limit_alone = 292756 
WTRc_limit_alone = 1612359 
RTWc_limit_alone = 1234327 

Commands details: 
total_CMD = 14959560 
n_nop = 13658244 
Read = 444305 
Write = 0 
L2_Alloc = 0 
L2_WB = 74292 
n_act = 452595 
n_pre = 452579 
n_ref = 0 
n_req = 491124 
total_req = 518597 

Dual Bus Interface Util: 
issued_total_row = 905174 
issued_total_col = 518597 
Row_Bus_Util =  0.060508 
CoL_Bus_Util = 0.034667 
Either_Row_CoL_Bus_Util = 0.086989 
Issued_on_Two_Bus_Simul_Util = 0.008186 
issued_two_Eff = 0.094101 
queue_avg = 7.329443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.32944
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14959560 n_nop=13663980 n_act=449803 n_pre=449787 n_ref_event=0 n_req=486959 n_rd=440353 n_rd_L2_A=0 n_write=0 n_wr_bk=73807 bw_util=0.1375
n_activity=8526425 dram_eff=0.2412
bk0: 27150a 11987262i bk1: 27868a 11926056i bk2: 26971a 12027882i bk3: 27067a 11998637i bk4: 27467a 11960737i bk5: 27267a 11989002i bk6: 27157a 11978866i bk7: 27664a 11946238i bk8: 27818a 11937978i bk9: 27408a 11983618i bk10: 27042a 12034873i bk11: 27453a 11961459i bk12: 27851a 11922728i bk13: 28172a 11886789i bk14: 28174a 11894607i bk15: 27824a 11921851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076302
Row_Buffer_Locality_read = 0.074960
Row_Buffer_Locality_write = 0.088980
Bank_Level_Parallism = 6.208847
Bank_Level_Parallism_Col = 2.083869
Bank_Level_Parallism_Ready = 1.170189
write_to_read_ratio_blp_rw_average = 0.136485
GrpLevelPara = 1.779501 

BW Util details:
bwutil = 0.137480 
total_CMD = 14959560 
util_bw = 2056640 
Wasted_Col = 4812538 
Wasted_Row = 976291 
Idle = 7114091 

BW Util Bottlenecks: 
RCDc_limit = 7052245 
RCDWRc_limit = 393619 
WTRc_limit = 1657145 
RTWc_limit = 1257703 
CCDLc_limit = 390306 
rwq = 0 
CCDLc_limit_alone = 287202 
WTRc_limit_alone = 1603868 
RTWc_limit_alone = 1207876 

Commands details: 
total_CMD = 14959560 
n_nop = 13663980 
Read = 440353 
Write = 0 
L2_Alloc = 0 
L2_WB = 73807 
n_act = 449803 
n_pre = 449787 
n_ref = 0 
n_req = 486959 
total_req = 514160 

Dual Bus Interface Util: 
issued_total_row = 899590 
issued_total_col = 514160 
Row_Bus_Util =  0.060135 
CoL_Bus_Util = 0.034370 
Either_Row_CoL_Bus_Util = 0.086605 
Issued_on_Two_Bus_Simul_Util = 0.007899 
issued_two_Eff = 0.091210 
queue_avg = 6.195315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.19531
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14959560 n_nop=13672021 n_act=445681 n_pre=445665 n_ref_event=0 n_req=481276 n_rd=434500 n_rd_L2_A=0 n_write=0 n_wr_bk=73847 bw_util=0.1359
n_activity=8528210 dram_eff=0.2384
bk0: 27431a 12059113i bk1: 27367a 12084440i bk2: 26690a 12146106i bk3: 26405a 12210284i bk4: 27129a 12111747i bk5: 26443a 12168458i bk6: 28380a 11956535i bk7: 27199a 12073649i bk8: 26821a 12125915i bk9: 26821a 12127827i bk10: 27152a 12085445i bk11: 26762a 12145688i bk12: 27810a 12020369i bk13: 26982a 12094772i bk14: 27873a 12019903i bk15: 27235a 12091808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073962
Row_Buffer_Locality_read = 0.072451
Row_Buffer_Locality_write = 0.087994
Bank_Level_Parallism = 5.933982
Bank_Level_Parallism_Col = 2.063431
Bank_Level_Parallism_Ready = 1.164373
write_to_read_ratio_blp_rw_average = 0.136960
GrpLevelPara = 1.764983 

BW Util details:
bwutil = 0.135926 
total_CMD = 14959560 
util_bw = 2033388 
Wasted_Col = 4817532 
Wasted_Row = 988461 
Idle = 7120179 

BW Util Bottlenecks: 
RCDc_limit = 7012828 
RCDWRc_limit = 398268 
WTRc_limit = 1652134 
RTWc_limit = 1244052 
CCDLc_limit = 384032 
rwq = 0 
CCDLc_limit_alone = 282584 
WTRc_limit_alone = 1599503 
RTWc_limit_alone = 1195235 

Commands details: 
total_CMD = 14959560 
n_nop = 13672021 
Read = 434500 
Write = 0 
L2_Alloc = 0 
L2_WB = 73847 
n_act = 445681 
n_pre = 445665 
n_ref = 0 
n_req = 481276 
total_req = 508347 

Dual Bus Interface Util: 
issued_total_row = 891346 
issued_total_col = 508347 
Row_Bus_Util =  0.059584 
CoL_Bus_Util = 0.033981 
Either_Row_CoL_Bus_Util = 0.086068 
Issued_on_Two_Bus_Simul_Util = 0.007497 
issued_two_Eff = 0.087107 
queue_avg = 5.324084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.32408
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14959560 n_nop=13670200 n_act=447825 n_pre=447809 n_ref_event=0 n_req=485467 n_rd=439319 n_rd_L2_A=0 n_write=0 n_wr_bk=73267 bw_util=0.1371
n_activity=8537812 dram_eff=0.2401
bk0: 28106a 11895696i bk1: 27275a 12015385i bk2: 27224a 12007526i bk3: 27030a 12028035i bk4: 27052a 12039362i bk5: 26331a 12120201i bk6: 27919a 11914938i bk7: 27738a 11942659i bk8: 27285a 11962386i bk9: 26850a 12057555i bk10: 27540a 11949416i bk11: 27646a 11926269i bk12: 28081a 11884554i bk13: 27833a 11927857i bk14: 27977a 11909265i bk15: 27432a 11998489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077538
Row_Buffer_Locality_read = 0.076104
Row_Buffer_Locality_write = 0.091185
Bank_Level_Parallism = 6.183022
Bank_Level_Parallism_Col = 2.073767
Bank_Level_Parallism_Ready = 1.164275
write_to_read_ratio_blp_rw_average = 0.137111
GrpLevelPara = 1.773908 

BW Util details:
bwutil = 0.137059 
total_CMD = 14959560 
util_bw = 2050344 
Wasted_Col = 4807235 
Wasted_Row = 985928 
Idle = 7116053 

BW Util Bottlenecks: 
RCDc_limit = 7029290 
RCDWRc_limit = 391013 
WTRc_limit = 1615967 
RTWc_limit = 1251233 
CCDLc_limit = 392028 
rwq = 0 
CCDLc_limit_alone = 289476 
WTRc_limit_alone = 1563993 
RTWc_limit_alone = 1200655 

Commands details: 
total_CMD = 14959560 
n_nop = 13670200 
Read = 439319 
Write = 0 
L2_Alloc = 0 
L2_WB = 73267 
n_act = 447825 
n_pre = 447809 
n_ref = 0 
n_req = 485467 
total_req = 512586 

Dual Bus Interface Util: 
issued_total_row = 895634 
issued_total_col = 512586 
Row_Bus_Util =  0.059870 
CoL_Bus_Util = 0.034265 
Either_Row_CoL_Bus_Util = 0.086190 
Issued_on_Two_Bus_Simul_Util = 0.007945 
issued_two_Eff = 0.092185 
queue_avg = 7.034965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.03497
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14959560 n_nop=13672073 n_act=446110 n_pre=446094 n_ref_event=0 n_req=482411 n_rd=436009 n_rd_L2_A=0 n_write=0 n_wr_bk=73164 bw_util=0.1361
n_activity=8524923 dram_eff=0.2389
bk0: 27598a 11999115i bk1: 27450a 12028912i bk2: 26460a 12119124i bk3: 26843a 12099872i bk4: 27013a 12064598i bk5: 26473a 12162005i bk6: 27803a 11983078i bk7: 27310a 12035245i bk8: 26717a 12090409i bk9: 26697a 12095484i bk10: 27577a 12001665i bk11: 27259a 12024765i bk12: 27506a 12017898i bk13: 27851a 11974260i bk14: 27694a 11992655i bk15: 27758a 11998604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075249
Row_Buffer_Locality_read = 0.073748
Row_Buffer_Locality_write = 0.089350
Bank_Level_Parallism = 6.053041
Bank_Level_Parallism_Col = 2.064988
Bank_Level_Parallism_Ready = 1.165489
write_to_read_ratio_blp_rw_average = 0.135624
GrpLevelPara = 1.767501 

BW Util details:
bwutil = 0.136147 
total_CMD = 14959560 
util_bw = 2036692 
Wasted_Col = 4803553 
Wasted_Row = 985243 
Idle = 7134072 

BW Util Bottlenecks: 
RCDc_limit = 7014219 
RCDWRc_limit = 392724 
WTRc_limit = 1645825 
RTWc_limit = 1222791 
CCDLc_limit = 383689 
rwq = 0 
CCDLc_limit_alone = 283345 
WTRc_limit_alone = 1593243 
RTWc_limit_alone = 1175029 

Commands details: 
total_CMD = 14959560 
n_nop = 13672073 
Read = 436009 
Write = 0 
L2_Alloc = 0 
L2_WB = 73164 
n_act = 446110 
n_pre = 446094 
n_ref = 0 
n_req = 482411 
total_req = 509173 

Dual Bus Interface Util: 
issued_total_row = 892204 
issued_total_col = 509173 
Row_Bus_Util =  0.059641 
CoL_Bus_Util = 0.034037 
Either_Row_CoL_Bus_Util = 0.086064 
Issued_on_Two_Bus_Simul_Util = 0.007613 
issued_two_Eff = 0.088459 
queue_avg = 5.816392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.81639
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14959560 n_nop=13669328 n_act=446607 n_pre=446591 n_ref_event=0 n_req=483472 n_rd=436754 n_rd_L2_A=0 n_write=0 n_wr_bk=74165 bw_util=0.1366
n_activity=8542602 dram_eff=0.2392
bk0: 27188a 12037131i bk1: 27841a 11981716i bk2: 26843a 12095320i bk3: 27159a 12053643i bk4: 26891a 12116724i bk5: 27010a 12071356i bk6: 27543a 11990214i bk7: 27687a 11996936i bk8: 26866a 12056041i bk9: 27534a 11978181i bk10: 26774a 12092399i bk11: 27136a 12040988i bk12: 27147a 12057952i bk13: 27070a 12085739i bk14: 27930a 11991506i bk15: 28135a 11950097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076253
Row_Buffer_Locality_read = 0.074809
Row_Buffer_Locality_write = 0.089751
Bank_Level_Parallism = 6.057014
Bank_Level_Parallism_Col = 2.074224
Bank_Level_Parallism_Ready = 1.168163
write_to_read_ratio_blp_rw_average = 0.137243
GrpLevelPara = 1.772915 

BW Util details:
bwutil = 0.136613 
total_CMD = 14959560 
util_bw = 2043676 
Wasted_Col = 4806674 
Wasted_Row = 985901 
Idle = 7123309 

BW Util Bottlenecks: 
RCDc_limit = 7010937 
RCDWRc_limit = 395330 
WTRc_limit = 1661908 
RTWc_limit = 1248886 
CCDLc_limit = 387022 
rwq = 0 
CCDLc_limit_alone = 284131 
WTRc_limit_alone = 1608429 
RTWc_limit_alone = 1199474 

Commands details: 
total_CMD = 14959560 
n_nop = 13669328 
Read = 436754 
Write = 0 
L2_Alloc = 0 
L2_WB = 74165 
n_act = 446607 
n_pre = 446591 
n_ref = 0 
n_req = 483472 
total_req = 510919 

Dual Bus Interface Util: 
issued_total_row = 893198 
issued_total_col = 510919 
Row_Bus_Util =  0.059708 
CoL_Bus_Util = 0.034153 
Either_Row_CoL_Bus_Util = 0.086248 
Issued_on_Two_Bus_Simul_Util = 0.007613 
issued_two_Eff = 0.088267 
queue_avg = 5.684637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.68464
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14959560 n_nop=13665805 n_act=448889 n_pre=448873 n_ref_event=0 n_req=486240 n_rd=439347 n_rd_L2_A=0 n_write=0 n_wr_bk=73970 bw_util=0.1373
n_activity=8548860 dram_eff=0.2402
bk0: 27669a 11963027i bk1: 27479a 11956460i bk2: 27027a 12038723i bk3: 27368a 11986072i bk4: 26890a 12065859i bk5: 27430a 11981421i bk6: 27240a 12022255i bk7: 27862a 11939866i bk8: 26884a 12028450i bk9: 27418a 11981967i bk10: 27097a 12030949i bk11: 27805a 11939595i bk12: 27233a 12010797i bk13: 27700a 11939483i bk14: 27837a 11956586i bk15: 28408a 11878048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076818
Row_Buffer_Locality_read = 0.075517
Row_Buffer_Locality_write = 0.089011
Bank_Level_Parallism = 6.147907
Bank_Level_Parallism_Col = 2.075174
Bank_Level_Parallism_Ready = 1.167436
write_to_read_ratio_blp_rw_average = 0.137927
GrpLevelPara = 1.774349 

BW Util details:
bwutil = 0.137255 
total_CMD = 14959560 
util_bw = 2053268 
Wasted_Col = 4825283 
Wasted_Row = 985512 
Idle = 7095497 

BW Util Bottlenecks: 
RCDc_limit = 7043239 
RCDWRc_limit = 397758 
WTRc_limit = 1662887 
RTWc_limit = 1264105 
CCDLc_limit = 391546 
rwq = 0 
CCDLc_limit_alone = 287649 
WTRc_limit_alone = 1609090 
RTWc_limit_alone = 1214005 

Commands details: 
total_CMD = 14959560 
n_nop = 13665805 
Read = 439347 
Write = 0 
L2_Alloc = 0 
L2_WB = 73970 
n_act = 448889 
n_pre = 448873 
n_ref = 0 
n_req = 486240 
total_req = 513317 

Dual Bus Interface Util: 
issued_total_row = 897762 
issued_total_col = 513317 
Row_Bus_Util =  0.060013 
CoL_Bus_Util = 0.034314 
Either_Row_CoL_Bus_Util = 0.086483 
Issued_on_Two_Bus_Simul_Util = 0.007843 
issued_two_Eff = 0.090685 
queue_avg = 6.209725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.20973
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14959560 n_nop=13663762 n_act=449391 n_pre=449375 n_ref_event=0 n_req=486919 n_rd=440260 n_rd_L2_A=0 n_write=0 n_wr_bk=73831 bw_util=0.1375
n_activity=8546203 dram_eff=0.2406
bk0: 27775a 11916375i bk1: 27510a 11943004i bk2: 27373a 11944204i bk3: 26982a 11992785i bk4: 27312a 11966265i bk5: 26932a 12014193i bk6: 27889a 11883246i bk7: 27490a 11968383i bk8: 27116a 11972922i bk9: 27094a 11990713i bk10: 28001a 11881559i bk11: 27066a 11991120i bk12: 27582a 11948420i bk13: 27961a 11894073i bk14: 28399a 11848011i bk15: 27778a 11894229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077074
Row_Buffer_Locality_read = 0.075551
Row_Buffer_Locality_write = 0.091451
Bank_Level_Parallism = 6.242584
Bank_Level_Parallism_Col = 2.082409
Bank_Level_Parallism_Ready = 1.169297
write_to_read_ratio_blp_rw_average = 0.137541
GrpLevelPara = 1.780555 

BW Util details:
bwutil = 0.137462 
total_CMD = 14959560 
util_bw = 2056364 
Wasted_Col = 4813606 
Wasted_Row = 983964 
Idle = 7105626 

BW Util Bottlenecks: 
RCDc_limit = 7044124 
RCDWRc_limit = 394915 
WTRc_limit = 1650758 
RTWc_limit = 1263765 
CCDLc_limit = 389620 
rwq = 0 
CCDLc_limit_alone = 286627 
WTRc_limit_alone = 1597239 
RTWc_limit_alone = 1214291 

Commands details: 
total_CMD = 14959560 
n_nop = 13663762 
Read = 440260 
Write = 0 
L2_Alloc = 0 
L2_WB = 73831 
n_act = 449391 
n_pre = 449375 
n_ref = 0 
n_req = 486919 
total_req = 514091 

Dual Bus Interface Util: 
issued_total_row = 898766 
issued_total_col = 514091 
Row_Bus_Util =  0.060080 
CoL_Bus_Util = 0.034365 
Either_Row_CoL_Bus_Util = 0.086620 
Issued_on_Two_Bus_Simul_Util = 0.007825 
issued_two_Eff = 0.090337 
queue_avg = 6.769385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.76939
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14959560 n_nop=13665069 n_act=449702 n_pre=449686 n_ref_event=0 n_req=487169 n_rd=440471 n_rd_L2_A=0 n_write=0 n_wr_bk=73688 bw_util=0.1375
n_activity=8534222 dram_eff=0.241
bk0: 27955a 11885732i bk1: 27856a 11925939i bk2: 27124a 11970921i bk3: 26927a 12022418i bk4: 27190a 11998844i bk5: 27073a 12001657i bk6: 27847a 11898677i bk7: 27696a 11922166i bk8: 27504a 11939003i bk9: 27487a 11945715i bk10: 27762a 11897286i bk11: 27685a 11917380i bk12: 27629a 11913193i bk13: 27505a 11945450i bk14: 27571a 11932638i bk15: 27660a 11944743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076908
Row_Buffer_Locality_read = 0.075415
Row_Buffer_Locality_write = 0.090989
Bank_Level_Parallism = 6.257450
Bank_Level_Parallism_Col = 2.081760
Bank_Level_Parallism_Ready = 1.165939
write_to_read_ratio_blp_rw_average = 0.137480
GrpLevelPara = 1.780033 

BW Util details:
bwutil = 0.137480 
total_CMD = 14959560 
util_bw = 2056636 
Wasted_Col = 4806643 
Wasted_Row = 970770 
Idle = 7125511 

BW Util Bottlenecks: 
RCDc_limit = 7046346 
RCDWRc_limit = 394649 
WTRc_limit = 1642712 
RTWc_limit = 1263701 
CCDLc_limit = 391977 
rwq = 0 
CCDLc_limit_alone = 288942 
WTRc_limit_alone = 1589932 
RTWc_limit_alone = 1213446 

Commands details: 
total_CMD = 14959560 
n_nop = 13665069 
Read = 440471 
Write = 0 
L2_Alloc = 0 
L2_WB = 73688 
n_act = 449702 
n_pre = 449686 
n_ref = 0 
n_req = 487169 
total_req = 514159 

Dual Bus Interface Util: 
issued_total_row = 899388 
issued_total_col = 514159 
Row_Bus_Util =  0.060121 
CoL_Bus_Util = 0.034370 
Either_Row_CoL_Bus_Util = 0.086533 
Issued_on_Two_Bus_Simul_Util = 0.007959 
issued_two_Eff = 0.091971 
queue_avg = 6.702096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.7021
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14959560 n_nop=13656563 n_act=452101 n_pre=452085 n_ref_event=0 n_req=490506 n_rd=443458 n_rd_L2_A=0 n_write=0 n_wr_bk=74180 bw_util=0.1384
n_activity=8533815 dram_eff=0.2426
bk0: 27909a 11893033i bk1: 27494a 11937683i bk2: 27516a 11942250i bk3: 27333a 11983613i bk4: 27255a 11969923i bk5: 28121a 11856637i bk6: 27771a 11901661i bk7: 28423a 11851784i bk8: 27734a 11913891i bk9: 27586a 11932806i bk10: 27165a 11971825i bk11: 27202a 11991264i bk12: 27634a 11919665i bk13: 27944a 11869189i bk14: 28203a 11848979i bk15: 28168a 11861335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078297
Row_Buffer_Locality_read = 0.076512
Row_Buffer_Locality_write = 0.095116
Bank_Level_Parallism = 6.299497
Bank_Level_Parallism_Col = 2.101524
Bank_Level_Parallism_Ready = 1.170603
write_to_read_ratio_blp_rw_average = 0.139938
GrpLevelPara = 1.790455 

BW Util details:
bwutil = 0.138410 
total_CMD = 14959560 
util_bw = 2070552 
Wasted_Col = 4818278 
Wasted_Row = 958415 
Idle = 7112315 

BW Util Bottlenecks: 
RCDc_limit = 7075341 
RCDWRc_limit = 394396 
WTRc_limit = 1671645 
RTWc_limit = 1313610 
CCDLc_limit = 397762 
rwq = 0 
CCDLc_limit_alone = 290528 
WTRc_limit_alone = 1617076 
RTWc_limit_alone = 1260945 

Commands details: 
total_CMD = 14959560 
n_nop = 13656563 
Read = 443458 
Write = 0 
L2_Alloc = 0 
L2_WB = 74180 
n_act = 452101 
n_pre = 452085 
n_ref = 0 
n_req = 490506 
total_req = 517638 

Dual Bus Interface Util: 
issued_total_row = 904186 
issued_total_col = 517638 
Row_Bus_Util =  0.060442 
CoL_Bus_Util = 0.034602 
Either_Row_CoL_Bus_Util = 0.087101 
Issued_on_Two_Bus_Simul_Util = 0.007943 
issued_two_Eff = 0.091195 
queue_avg = 6.983613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.98361

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1165855, Miss = 228177, Miss_rate = 0.196, Pending_hits = 1333, Reservation_fails = 8280
L2_cache_bank[1]: Access = 1161776, Miss = 225681, Miss_rate = 0.194, Pending_hits = 1308, Reservation_fails = 4339
L2_cache_bank[2]: Access = 1371579, Miss = 228409, Miss_rate = 0.167, Pending_hits = 1554, Reservation_fails = 7825
L2_cache_bank[3]: Access = 1161888, Miss = 237403, Miss_rate = 0.204, Pending_hits = 1717, Reservation_fails = 7332
L2_cache_bank[4]: Access = 1168553, Miss = 228989, Miss_rate = 0.196, Pending_hits = 1450, Reservation_fails = 6864
L2_cache_bank[5]: Access = 1108487, Miss = 227564, Miss_rate = 0.205, Pending_hits = 1346, Reservation_fails = 4383
L2_cache_bank[6]: Access = 1138312, Miss = 225754, Miss_rate = 0.198, Pending_hits = 1308, Reservation_fails = 7124
L2_cache_bank[7]: Access = 1130314, Miss = 226847, Miss_rate = 0.201, Pending_hits = 1309, Reservation_fails = 6373
L2_cache_bank[8]: Access = 1326939, Miss = 225410, Miss_rate = 0.170, Pending_hits = 1322, Reservation_fails = 6440
L2_cache_bank[9]: Access = 1142328, Miss = 221338, Miss_rate = 0.194, Pending_hits = 1283, Reservation_fails = 7291
L2_cache_bank[10]: Access = 1183093, Miss = 227321, Miss_rate = 0.192, Pending_hits = 1428, Reservation_fails = 7090
L2_cache_bank[11]: Access = 1131547, Miss = 224269, Miss_rate = 0.198, Pending_hits = 1269, Reservation_fails = 5965
L2_cache_bank[12]: Access = 1146630, Miss = 224504, Miss_rate = 0.196, Pending_hits = 1270, Reservation_fails = 10119
L2_cache_bank[13]: Access = 1172603, Miss = 223777, Miss_rate = 0.191, Pending_hits = 1327, Reservation_fails = 8461
L2_cache_bank[14]: Access = 1143179, Miss = 223312, Miss_rate = 0.195, Pending_hits = 1301, Reservation_fails = 8080
L2_cache_bank[15]: Access = 1122292, Miss = 225702, Miss_rate = 0.201, Pending_hits = 1213, Reservation_fails = 6363
L2_cache_bank[16]: Access = 1143290, Miss = 224021, Miss_rate = 0.196, Pending_hits = 1336, Reservation_fails = 7176
L2_cache_bank[17]: Access = 1088895, Miss = 227615, Miss_rate = 0.209, Pending_hits = 1270, Reservation_fails = 5471
L2_cache_bank[18]: Access = 1135784, Miss = 227589, Miss_rate = 0.200, Pending_hits = 1324, Reservation_fails = 7422
L2_cache_bank[19]: Access = 1138312, Miss = 224953, Miss_rate = 0.198, Pending_hits = 1325, Reservation_fails = 8970
L2_cache_bank[20]: Access = 1189548, Miss = 226723, Miss_rate = 0.191, Pending_hits = 1446, Reservation_fails = 8726
L2_cache_bank[21]: Access = 1130719, Miss = 226029, Miss_rate = 0.200, Pending_hits = 1416, Reservation_fails = 6979
L2_cache_bank[22]: Access = 1157324, Miss = 227327, Miss_rate = 0.196, Pending_hits = 1324, Reservation_fails = 6263
L2_cache_bank[23]: Access = 1185759, Miss = 228407, Miss_rate = 0.193, Pending_hits = 1366, Reservation_fails = 7162
L2_total_cache_accesses = 27945006
L2_total_cache_misses = 5437121
L2_total_cache_miss_rate = 0.1946
L2_total_cache_pending_hits = 32545
L2_total_cache_reservation_fails = 170498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22213958
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3273108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2016824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32545
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261382
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110382
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27536435
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408571
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8055
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162391
L2_cache_data_port_util = 0.161
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=27945006
icnt_total_pkts_simt_to_mem=27945006
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27945006
Req_Network_cycles = 5833419
Req_Network_injected_packets_per_cycle =       4.7905 
Req_Network_conflicts_per_cycle =       2.9240
Req_Network_conflicts_per_cycle_util =       4.6204
Req_Bank_Level_Parallism =       7.5698
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.1348
Req_Network_out_buffer_full_per_cycle =       0.0462
Req_Network_out_buffer_avg_util =       4.8548

Reply_Network_injected_packets_num = 27945006
Reply_Network_cycles = 5833419
Reply_Network_injected_packets_per_cycle =        4.7905
Reply_Network_conflicts_per_cycle =        3.5189
Reply_Network_conflicts_per_cycle_util =       5.5604
Reply_Bank_Level_Parallism =       7.5698
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2611
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1597
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 39 min, 49 sec (23989 sec)
gpgpu_simulation_rate = 7566 (inst/sec)
gpgpu_simulation_rate = 243 (cycle/sec)
gpgpu_silicon_slowdown = 5617283x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c754360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754290..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 30: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 30 
gpu_sim_cycle = 11773
gpu_sim_insn = 5448
gpu_ipc =       0.4628
gpu_tot_sim_cycle = 5845192
gpu_tot_sim_insn = 181519274
gpu_tot_ipc =      31.0545
gpu_tot_issued_cta = 4619
gpu_occupancy = 3.4873% 
gpu_tot_occupancy = 68.4078% 
max_total_param_size = 0
gpu_stall_dramfull = 2591024
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0043
partiton_level_parallism_total  =       4.7809
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.8196
L2_BW  =       0.1892 GB/Sec
L2_BW_total  =     208.8280 GB/Sec
gpu_total_sim_rate=7563

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1625135, Miss = 909335, Miss_rate = 0.560, Pending_hits = 18839, Reservation_fails = 450240
	L1D_cache_core[1]: Access = 1561976, Miss = 887478, Miss_rate = 0.568, Pending_hits = 19415, Reservation_fails = 556966
	L1D_cache_core[2]: Access = 1634710, Miss = 910066, Miss_rate = 0.557, Pending_hits = 19138, Reservation_fails = 477371
	L1D_cache_core[3]: Access = 1518558, Miss = 891059, Miss_rate = 0.587, Pending_hits = 19032, Reservation_fails = 556798
	L1D_cache_core[4]: Access = 1531369, Miss = 872499, Miss_rate = 0.570, Pending_hits = 18370, Reservation_fails = 463278
	L1D_cache_core[5]: Access = 1395595, Miss = 807781, Miss_rate = 0.579, Pending_hits = 16567, Reservation_fails = 470974
	L1D_cache_core[6]: Access = 1436496, Miss = 816473, Miss_rate = 0.568, Pending_hits = 17236, Reservation_fails = 469318
	L1D_cache_core[7]: Access = 1516161, Miss = 866096, Miss_rate = 0.571, Pending_hits = 18510, Reservation_fails = 437920
	L1D_cache_core[8]: Access = 1505309, Miss = 875462, Miss_rate = 0.582, Pending_hits = 19141, Reservation_fails = 500106
	L1D_cache_core[9]: Access = 1467314, Miss = 863432, Miss_rate = 0.588, Pending_hits = 19184, Reservation_fails = 497816
	L1D_cache_core[10]: Access = 1431734, Miss = 833943, Miss_rate = 0.582, Pending_hits = 18841, Reservation_fails = 475517
	L1D_cache_core[11]: Access = 1482194, Miss = 859694, Miss_rate = 0.580, Pending_hits = 18084, Reservation_fails = 509884
	L1D_cache_core[12]: Access = 1469453, Miss = 871261, Miss_rate = 0.593, Pending_hits = 18859, Reservation_fails = 488300
	L1D_cache_core[13]: Access = 1399630, Miss = 815769, Miss_rate = 0.583, Pending_hits = 17282, Reservation_fails = 441462
	L1D_cache_core[14]: Access = 1425192, Miss = 806606, Miss_rate = 0.566, Pending_hits = 17009, Reservation_fails = 445666
	L1D_cache_core[15]: Access = 1566202, Miss = 896318, Miss_rate = 0.572, Pending_hits = 19578, Reservation_fails = 489709
	L1D_cache_core[16]: Access = 1435116, Miss = 831137, Miss_rate = 0.579, Pending_hits = 17317, Reservation_fails = 473066
	L1D_cache_core[17]: Access = 1458117, Miss = 843404, Miss_rate = 0.578, Pending_hits = 18128, Reservation_fails = 511897
	L1D_cache_core[18]: Access = 1487794, Miss = 879385, Miss_rate = 0.591, Pending_hits = 18638, Reservation_fails = 519108
	L1D_cache_core[19]: Access = 1510766, Miss = 861548, Miss_rate = 0.570, Pending_hits = 18453, Reservation_fails = 464529
	L1D_cache_core[20]: Access = 1529731, Miss = 867630, Miss_rate = 0.567, Pending_hits = 18406, Reservation_fails = 475349
	L1D_cache_core[21]: Access = 1531456, Miss = 885216, Miss_rate = 0.578, Pending_hits = 19641, Reservation_fails = 512123
	L1D_cache_core[22]: Access = 1483194, Miss = 869861, Miss_rate = 0.586, Pending_hits = 19461, Reservation_fails = 540757
	L1D_cache_core[23]: Access = 1419914, Miss = 846493, Miss_rate = 0.596, Pending_hits = 19161, Reservation_fails = 534387
	L1D_cache_core[24]: Access = 1451704, Miss = 812129, Miss_rate = 0.559, Pending_hits = 17344, Reservation_fails = 456174
	L1D_cache_core[25]: Access = 1463602, Miss = 844073, Miss_rate = 0.577, Pending_hits = 17490, Reservation_fails = 459283
	L1D_cache_core[26]: Access = 1415107, Miss = 806774, Miss_rate = 0.570, Pending_hits = 18111, Reservation_fails = 476161
	L1D_cache_core[27]: Access = 1546783, Miss = 835258, Miss_rate = 0.540, Pending_hits = 17717, Reservation_fails = 459769
	L1D_cache_core[28]: Access = 1502375, Miss = 825108, Miss_rate = 0.549, Pending_hits = 17489, Reservation_fails = 442944
	L1D_cache_core[29]: Access = 1628256, Miss = 893670, Miss_rate = 0.549, Pending_hits = 18487, Reservation_fails = 481478
	L1D_total_cache_accesses = 44830943
	L1D_total_cache_misses = 25684958
	L1D_total_cache_miss_rate = 0.5729
	L1D_total_cache_pending_hits = 550928
	L1D_total_cache_reservation_fails = 14538350
	L1D_cache_data_port_util = 0.164
	L1D_cache_fill_port_util = 0.223
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18552298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 550928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23094205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14489080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2224933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 550946
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44422364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408579

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5020498
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9453339
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49183
ctas_completed 4619, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32313, 43610, 41495, 42897, 36135, 35313, 36373, 35192, 26771, 24584, 24239, 25969, 25179, 22438, 27088, 25350, 28445, 27723, 29324, 34928, 30398, 32802, 31062, 27030, 32931, 28549, 30030, 31282, 27758, 33649, 32687, 24361, 
gpgpu_n_tot_thrd_icount = 863094976
gpgpu_n_tot_w_icount = 26971718
gpgpu_n_stall_shd_mem = 19488797
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27536478
gpgpu_n_mem_write_global = 408579
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 48603466
gpgpu_n_store_insn = 1177626
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5992966
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17393233
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2095564
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5633777	W0_Idle:35185822	W0_Scoreboard:385567491	W1:10100767	W2:3583342	W3:1996232	W4:1371344	W5:1003785	W6:807540	W7:664939	W8:563880	W9:486376	W10:418920	W11:382675	W12:339005	W13:320960	W14:306257	W15:277425	W16:263665	W17:241331	W18:227743	W19:216287	W20:200029	W21:196531	W22:193577	W23:193317	W24:196306	W25:197169	W26:186855	W27:181397	W28:178942	W29:174700	W30:174696	W31:169115	W32:1156611
single_issue_nums: WS0:6611095	WS1:6841131	WS2:6798859	WS3:6720633	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202552960 {8:25319120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16343160 {40:408579,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1012764800 {40:25319120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3268632 {8:408579,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3358 
max_icnt2sh_latency = 255 
averagemflatency = 381 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 8 
mrq_lat_table:2932995 	53551 	111250 	237091 	420053 	423215 	463493 	549627 	499061 	150341 	9874 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13671393 	10952410 	2167115 	749422 	367089 	37550 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426137 	279879 	123588 	91351 	18656718 	3311315 	1646023 	1362119 	679840 	314572 	52915 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13582972 	6437565 	4247591 	2320738 	1039301 	294378 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22081 	22939 	4569 	1520 	323 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.082832  1.086028  1.087418  1.081216  1.086967  1.087766  1.087048  1.087641  1.078306  1.080241  1.088493  1.084500  1.090092  1.087729  1.087380  1.090598 
dram[1]:  1.089614  1.098713  1.095221  1.114508  1.085996  1.091326  1.084521  1.088893  1.080650  1.083162  1.084966  1.107207  1.087929  1.098917  1.094375  1.111794 
dram[2]:  1.084201  1.082858  1.085153  1.081963  1.079970  1.082628  1.095676  1.085717  1.080717  1.074280  1.084635  1.080225  1.096351  1.095027  1.086009  1.085767 
dram[3]:  1.079620  1.085580  1.084270  1.082000  1.082891  1.080461  1.081088  1.087387  1.079194  1.073601  1.075544  1.082011  1.087980  1.088062  1.084972  1.086623 
dram[4]:  1.078077  1.081016  1.077327  1.078929  1.076813  1.077694  1.083446  1.082582  1.072760  1.075089  1.078234  1.079339  1.084152  1.082671  1.083989  1.085277 
dram[5]:  1.092937  1.084919  1.084792  1.083844  1.080103  1.077464  1.086432  1.088648  1.078665  1.074312  1.087457  1.079760  1.082817  1.078528  1.095630  1.088022 
dram[6]:  1.083511  1.085387  1.075629  1.079675  1.079185  1.077563  1.084447  1.081717  1.076596  1.074563  1.081830  1.077449  1.085775  1.084893  1.088228  1.084703 
dram[7]:  1.083339  1.084394  1.080977  1.081480  1.080307  1.080562  1.087482  1.083048  1.071643  1.075137  1.080550  1.083177  1.085439  1.085872  1.089097  1.087860 
dram[8]:  1.084951  1.085496  1.081557  1.083805  1.077591  1.079576  1.082450  1.083931  1.076206  1.082785  1.083674  1.082767  1.083336  1.083970  1.088415  1.090404 
dram[9]:  1.087589  1.085956  1.084957  1.084474  1.080405  1.079895  1.085322  1.080724  1.081042  1.074225  1.084346  1.084178  1.086458  1.084210  1.088016  1.084031 
dram[10]:  1.088871  1.084301  1.084585  1.077483  1.080308  1.081223  1.088637  1.087493  1.078133  1.075365  1.083480  1.084305  1.080634  1.084599  1.086537  1.086864 
dram[11]:  1.088220  1.085914  1.083298  1.083616  1.082432  1.084107  1.090405  1.084371  1.075888  1.079056  1.084464  1.079925  1.090780  1.086323  1.091694  1.088502 
average row locality = 5850843/5396450 = 1.084202
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27444     27356     27059     26879     27891     27845     28039     27677     27529     27144     27704     27038     28344     27797     28032     27815 
dram[1]:     27639     28907     27477     28985     27905     28029     27856     28909     27611     28805     27457     28984     27912     28840     28428     29820 
dram[2]:     27841     27886     27355     26858     27170     27713     28718     27752     27438     27240     27924     27410     28155     28243     28264     28338 
dram[3]:     27150     27868     26971     27067     27467     27267     27157     27664     27818     27408     27042     27453     27851     28172     28174     27824 
dram[4]:     27431     27367     26690     26405     27129     26443     28380     27199     26821     26821     27152     26762     27810     26982     27873     27235 
dram[5]:     28106     27275     27224     27030     27052     26331     27919     27738     27285     26850     27540     27646     28081     27833     27977     27432 
dram[6]:     27598     27450     26461     26843     27014     26473     27803     27310     26717     26697     27578     27259     27506     27851     27694     27758 
dram[7]:     27188     27841     26843     27159     26891     27010     27543     27687     26866     27534     26774     27137     27147     27070     27930     28135 
dram[8]:     27669     27479     27027     27368     26890     27430     27240     27862     26884     27418     27097     27805     27233     27700     27837     28408 
dram[9]:     27775     27510     27373     26982     27312     26932     27889     27490     27116     27094     28001     27066     27582     27961     28399     27778 
dram[10]:     27955     27856     27124     26927     27190     27073     27847     27696     27504     27487     27762     27685     27629     27505     27571     27660 
dram[11]:     27909     27494     27516     27333     27255     28121     27771     28423     27734     27586     27165     27202     27634     27944     28203     28168 
total dram reads = 5289937
bank skew: 29820/26331 = 1.13
chip skew: 453564/434500 = 1.04
number of total write accesses:
dram[0]:      4632      4550      4262      4316      4720      4735      4644      4570      4477      4457      4699      4550      4928      5011      4758      4869 
dram[1]:      4699      4452      4384      4613      4806      4564      4363      4688      4508      4464      4559      4718      4893      5001      4851      4966 
dram[2]:      4634      4607      4364      4476      4646      4717      4866      4627      4279      4266      4500      4737      5011      4926      4664      4972 
dram[3]:      4445      4744      4374      4532      4582      4704      4597      4609      4255      4388      4519      4552      4803      4842      4957      4904 
dram[4]:      4669      4585      4411      4516      4687      4592      4622      4508      4285      4482      4522      4471      5014      4979      4749      4755 
dram[5]:      4703      4539      4353      4523      4488      4444      4523      4671      4298      4309      4410      4519      4982      5004      4790      4711 
dram[6]:      4548      4563      4395      4388      4571      4665      4559      4519      4171      4350      4545      4482      4804      4932      4835      4837 
dram[7]:      4530      4640      4347      4433      4667      4641      4598      4791      4443      4352      4643      4666      4919      4861      4799      4835 
dram[8]:      4647      4659      4323      4518      4846      4733      4648      4685      4332      4485      4495      4414      4793      4881      4685      4826 
dram[9]:      4488      4623      4335      4407      4609      4605      4694      4625      4413      4251      4579      4594      4769      5095      4825      4919 
dram[10]:      4598      4678      4243      4415      4458      4711      4710      4452      4441      4453      4630      4622      4740      4938      4820      4779 
dram[11]:      4594      4554      4594      4368      4674      4770      4455      4635      4533      4507      4455      4607      4974      4832      4846      4782 
total dram writes = 886918
bank skew: 5095/4171 = 1.22
chip skew: 74529/73164 = 1.02
average mf latency per bank:
dram[0]:       1345      1303      1362      1206      1677      1592      2633      2325      1873      1758      1624      1749      1552      1533      1548      1404
dram[1]:       1693      1983      1631      1924      2455      2915      3719      4679      2234      2745      2280      2672      1868      2326      2860      2129
dram[2]:       1458      1380      1454      1388      2243      1702      2723      2369      1965      1819      1944      1747      1631      1563      1485      1440
dram[3]:       1285      1222      1222      1226      1668      1590      2576      2562      1537      1687      1578      1517      1442      1411      1273      1345
dram[4]:       1224      1281      1183      1150      3098      1682      2157      2515      1855      1577      1511      1525      1396      1439      1401      1375
dram[5]:       1618      1300      1520      1223      2282      1692      3774      2482      2603      1718      2158      1610      1824      1405      1849      1386
dram[6]:       1190      1214      1205      1164      1543      1849      2583      2364      1648      1662      1626      1745      1402      1356      1418      1294
dram[7]:       1263      1270      1157      1198      1644      1738      2274      2222      1713      1591      1572      1614      1468      1387      1282      1322
dram[8]:       1212      1280      1160      1217      1509      1588      2435      2123      1719      1740      1654      1580      1400      1360      1318      1322
dram[9]:       1356      1271      1296      1287      1782      1708      2328      2247      1924      1908      1704      1780      1471      1408      1360      1403
dram[10]:       1329      1250      1305      1217      1767      1775      2699      2381      1766      1724      1730      1627      1536      1481      1579      1401
dram[11]:       1354      1299      1271      1216      1928      1867      2500      2462      1919      1709      1613      1466      1584      1475      1365      1302
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14989749 n_nop=13693771 n_act=449748 n_pre=449732 n_ref_event=0 n_req=488386 n_rd=441593 n_rd_L2_A=0 n_write=0 n_wr_bk=74178 bw_util=0.1376
n_activity=8508580 dram_eff=0.2425
bk0: 27444a 11991618i bk1: 27356a 12002537i bk2: 27059a 12036395i bk3: 26879a 12058123i bk4: 27891a 11941040i bk5: 27845a 11940038i bk6: 28039a 11911310i bk7: 27677a 11986567i bk8: 27529a 11966552i bk9: 27144a 12044130i bk10: 27704a 11966916i bk11: 27038a 12040201i bk12: 28344a 11886050i bk13: 27797a 11933202i bk14: 28032a 11913204i bk15: 27815a 11942046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079118
Row_Buffer_Locality_read = 0.077524
Row_Buffer_Locality_write = 0.094159
Bank_Level_Parallism = 6.266893
Bank_Level_Parallism_Col = 2.099406
Bank_Level_Parallism_Ready = 1.173627
write_to_read_ratio_blp_rw_average = 0.137944
GrpLevelPara = 1.789425 

BW Util details:
bwutil = 0.137633 
total_CMD = 14989749 
util_bw = 2063084 
Wasted_Col = 4790735 
Wasted_Row = 965188 
Idle = 7170742 

BW Util Bottlenecks: 
RCDc_limit = 7033162 
RCDWRc_limit = 391415 
WTRc_limit = 1671785 
RTWc_limit = 1282948 
CCDLc_limit = 394824 
rwq = 0 
CCDLc_limit_alone = 289811 
WTRc_limit_alone = 1618260 
RTWc_limit_alone = 1231460 

Commands details: 
total_CMD = 14989749 
n_nop = 13693771 
Read = 441593 
Write = 0 
L2_Alloc = 0 
L2_WB = 74178 
n_act = 449748 
n_pre = 449732 
n_ref = 0 
n_req = 488386 
total_req = 515771 

Dual Bus Interface Util: 
issued_total_row = 899480 
issued_total_col = 515771 
Row_Bus_Util =  0.060006 
CoL_Bus_Util = 0.034408 
Either_Row_CoL_Bus_Util = 0.086458 
Issued_on_Two_Bus_Simul_Util = 0.007957 
issued_two_Eff = 0.092033 
queue_avg = 6.506644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.50664
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14989749 n_nop=13671840 n_act=458001 n_pre=457985 n_ref_event=0 n_req=500910 n_rd=453564 n_rd_L2_A=0 n_write=0 n_wr_bk=74529 bw_util=0.1409
n_activity=8535932 dram_eff=0.2475
bk0: 27639a 11802179i bk1: 28907a 11680752i bk2: 27477a 11819448i bk3: 28985a 11651823i bk4: 27905a 11767518i bk5: 28029a 11787012i bk6: 27856a 11834045i bk7: 28909a 11650545i bk8: 27611a 11807654i bk9: 28805a 11667328i bk10: 27457a 11805843i bk11: 28984a 11653028i bk12: 27912a 11758230i bk13: 28840a 11654033i bk14: 28428a 11739776i bk15: 29820a 11546996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085662
Row_Buffer_Locality_read = 0.082941
Row_Buffer_Locality_write = 0.111731
Bank_Level_Parallism = 6.742503
Bank_Level_Parallism_Col = 2.144397
Bank_Level_Parallism_Ready = 1.181203
write_to_read_ratio_blp_rw_average = 0.141915
GrpLevelPara = 1.819283 

BW Util details:
bwutil = 0.140921 
total_CMD = 14989749 
util_bw = 2112372 
Wasted_Col = 4803469 
Wasted_Row = 942605 
Idle = 7131303 

BW Util Bottlenecks: 
RCDc_limit = 7115553 
RCDWRc_limit = 385792 
WTRc_limit = 1671179 
RTWc_limit = 1387971 
CCDLc_limit = 410076 
rwq = 0 
CCDLc_limit_alone = 298381 
WTRc_limit_alone = 1616582 
RTWc_limit_alone = 1330873 

Commands details: 
total_CMD = 14989749 
n_nop = 13671840 
Read = 453564 
Write = 0 
L2_Alloc = 0 
L2_WB = 74529 
n_act = 458001 
n_pre = 457985 
n_ref = 0 
n_req = 500910 
total_req = 528093 

Dual Bus Interface Util: 
issued_total_row = 915986 
issued_total_col = 528093 
Row_Bus_Util =  0.061107 
CoL_Bus_Util = 0.035230 
Either_Row_CoL_Bus_Util = 0.087921 
Issued_on_Two_Bus_Simul_Util = 0.008417 
issued_two_Eff = 0.095735 
queue_avg = 9.446635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.44664
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14989749 n_nop=13688433 n_act=452595 n_pre=452579 n_ref_event=0 n_req=491124 n_rd=444305 n_rd_L2_A=0 n_write=0 n_wr_bk=74292 bw_util=0.1384
n_activity=8542147 dram_eff=0.2428
bk0: 27841a 11910714i bk1: 27886a 11923615i bk2: 27355a 11975556i bk3: 26858a 12008259i bk4: 27170a 11956432i bk5: 27713a 11909015i bk6: 28718a 11800081i bk7: 27752a 11923426i bk8: 27438a 11959196i bk9: 27240a 11979245i bk10: 27924a 11919907i bk11: 27410a 11940566i bk12: 28155a 11852438i bk13: 28243a 11849412i bk14: 28264a 11855815i bk15: 28338a 11834923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078453
Row_Buffer_Locality_read = 0.076949
Row_Buffer_Locality_write = 0.092719
Bank_Level_Parallism = 6.357223
Bank_Level_Parallism_Col = 2.092578
Bank_Level_Parallism_Ready = 1.168047
write_to_read_ratio_blp_rw_average = 0.138150
GrpLevelPara = 1.786546 

BW Util details:
bwutil = 0.138387 
total_CMD = 14989749 
util_bw = 2074388 
Wasted_Col = 4820707 
Wasted_Row = 965420 
Idle = 7129234 

BW Util Bottlenecks: 
RCDc_limit = 7077414 
RCDWRc_limit = 393507 
WTRc_limit = 1666592 
RTWc_limit = 1286189 
CCDLc_limit = 398851 
rwq = 0 
CCDLc_limit_alone = 292756 
WTRc_limit_alone = 1612359 
RTWc_limit_alone = 1234327 

Commands details: 
total_CMD = 14989749 
n_nop = 13688433 
Read = 444305 
Write = 0 
L2_Alloc = 0 
L2_WB = 74292 
n_act = 452595 
n_pre = 452579 
n_ref = 0 
n_req = 491124 
total_req = 518597 

Dual Bus Interface Util: 
issued_total_row = 905174 
issued_total_col = 518597 
Row_Bus_Util =  0.060386 
CoL_Bus_Util = 0.034597 
Either_Row_CoL_Bus_Util = 0.086814 
Issued_on_Two_Bus_Simul_Util = 0.008169 
issued_two_Eff = 0.094101 
queue_avg = 7.314682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.31468
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14989749 n_nop=13694169 n_act=449803 n_pre=449787 n_ref_event=0 n_req=486959 n_rd=440353 n_rd_L2_A=0 n_write=0 n_wr_bk=73807 bw_util=0.1372
n_activity=8526425 dram_eff=0.2412
bk0: 27150a 12017451i bk1: 27868a 11956245i bk2: 26971a 12058071i bk3: 27067a 12028826i bk4: 27467a 11990926i bk5: 27267a 12019191i bk6: 27157a 12009055i bk7: 27664a 11976427i bk8: 27818a 11968167i bk9: 27408a 12013807i bk10: 27042a 12065062i bk11: 27453a 11991648i bk12: 27851a 11952917i bk13: 28172a 11916978i bk14: 28174a 11924796i bk15: 27824a 11952040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076302
Row_Buffer_Locality_read = 0.074960
Row_Buffer_Locality_write = 0.088980
Bank_Level_Parallism = 6.208847
Bank_Level_Parallism_Col = 2.083869
Bank_Level_Parallism_Ready = 1.170189
write_to_read_ratio_blp_rw_average = 0.136485
GrpLevelPara = 1.779501 

BW Util details:
bwutil = 0.137203 
total_CMD = 14989749 
util_bw = 2056640 
Wasted_Col = 4812538 
Wasted_Row = 976291 
Idle = 7144280 

BW Util Bottlenecks: 
RCDc_limit = 7052245 
RCDWRc_limit = 393619 
WTRc_limit = 1657145 
RTWc_limit = 1257703 
CCDLc_limit = 390306 
rwq = 0 
CCDLc_limit_alone = 287202 
WTRc_limit_alone = 1603868 
RTWc_limit_alone = 1207876 

Commands details: 
total_CMD = 14989749 
n_nop = 13694169 
Read = 440353 
Write = 0 
L2_Alloc = 0 
L2_WB = 73807 
n_act = 449803 
n_pre = 449787 
n_ref = 0 
n_req = 486959 
total_req = 514160 

Dual Bus Interface Util: 
issued_total_row = 899590 
issued_total_col = 514160 
Row_Bus_Util =  0.060014 
CoL_Bus_Util = 0.034301 
Either_Row_CoL_Bus_Util = 0.086431 
Issued_on_Two_Bus_Simul_Util = 0.007883 
issued_two_Eff = 0.091210 
queue_avg = 6.182837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.18284
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14989749 n_nop=13702210 n_act=445681 n_pre=445665 n_ref_event=0 n_req=481276 n_rd=434500 n_rd_L2_A=0 n_write=0 n_wr_bk=73847 bw_util=0.1357
n_activity=8528210 dram_eff=0.2384
bk0: 27431a 12089302i bk1: 27367a 12114629i bk2: 26690a 12176295i bk3: 26405a 12240473i bk4: 27129a 12141936i bk5: 26443a 12198647i bk6: 28380a 11986724i bk7: 27199a 12103838i bk8: 26821a 12156104i bk9: 26821a 12158016i bk10: 27152a 12115634i bk11: 26762a 12175877i bk12: 27810a 12050558i bk13: 26982a 12124961i bk14: 27873a 12050092i bk15: 27235a 12121997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073962
Row_Buffer_Locality_read = 0.072451
Row_Buffer_Locality_write = 0.087994
Bank_Level_Parallism = 5.933982
Bank_Level_Parallism_Col = 2.063431
Bank_Level_Parallism_Ready = 1.164373
write_to_read_ratio_blp_rw_average = 0.136960
GrpLevelPara = 1.764983 

BW Util details:
bwutil = 0.135652 
total_CMD = 14989749 
util_bw = 2033388 
Wasted_Col = 4817532 
Wasted_Row = 988461 
Idle = 7150368 

BW Util Bottlenecks: 
RCDc_limit = 7012828 
RCDWRc_limit = 398268 
WTRc_limit = 1652134 
RTWc_limit = 1244052 
CCDLc_limit = 384032 
rwq = 0 
CCDLc_limit_alone = 282584 
WTRc_limit_alone = 1599503 
RTWc_limit_alone = 1195235 

Commands details: 
total_CMD = 14989749 
n_nop = 13702210 
Read = 434500 
Write = 0 
L2_Alloc = 0 
L2_WB = 73847 
n_act = 445681 
n_pre = 445665 
n_ref = 0 
n_req = 481276 
total_req = 508347 

Dual Bus Interface Util: 
issued_total_row = 891346 
issued_total_col = 508347 
Row_Bus_Util =  0.059464 
CoL_Bus_Util = 0.033913 
Either_Row_CoL_Bus_Util = 0.085895 
Issued_on_Two_Bus_Simul_Util = 0.007482 
issued_two_Eff = 0.087107 
queue_avg = 5.313361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.31336
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14989749 n_nop=13700389 n_act=447825 n_pre=447809 n_ref_event=0 n_req=485467 n_rd=439319 n_rd_L2_A=0 n_write=0 n_wr_bk=73267 bw_util=0.1368
n_activity=8537812 dram_eff=0.2401
bk0: 28106a 11925885i bk1: 27275a 12045574i bk2: 27224a 12037715i bk3: 27030a 12058224i bk4: 27052a 12069551i bk5: 26331a 12150390i bk6: 27919a 11945127i bk7: 27738a 11972848i bk8: 27285a 11992575i bk9: 26850a 12087744i bk10: 27540a 11979605i bk11: 27646a 11956458i bk12: 28081a 11914743i bk13: 27833a 11958046i bk14: 27977a 11939454i bk15: 27432a 12028678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077538
Row_Buffer_Locality_read = 0.076104
Row_Buffer_Locality_write = 0.091185
Bank_Level_Parallism = 6.183022
Bank_Level_Parallism_Col = 2.073767
Bank_Level_Parallism_Ready = 1.164275
write_to_read_ratio_blp_rw_average = 0.137111
GrpLevelPara = 1.773908 

BW Util details:
bwutil = 0.136783 
total_CMD = 14989749 
util_bw = 2050344 
Wasted_Col = 4807235 
Wasted_Row = 985928 
Idle = 7146242 

BW Util Bottlenecks: 
RCDc_limit = 7029290 
RCDWRc_limit = 391013 
WTRc_limit = 1615967 
RTWc_limit = 1251233 
CCDLc_limit = 392028 
rwq = 0 
CCDLc_limit_alone = 289476 
WTRc_limit_alone = 1563993 
RTWc_limit_alone = 1200655 

Commands details: 
total_CMD = 14989749 
n_nop = 13700389 
Read = 439319 
Write = 0 
L2_Alloc = 0 
L2_WB = 73267 
n_act = 447825 
n_pre = 447809 
n_ref = 0 
n_req = 485467 
total_req = 512586 

Dual Bus Interface Util: 
issued_total_row = 895634 
issued_total_col = 512586 
Row_Bus_Util =  0.059750 
CoL_Bus_Util = 0.034196 
Either_Row_CoL_Bus_Util = 0.086016 
Issued_on_Two_Bus_Simul_Util = 0.007929 
issued_two_Eff = 0.092185 
queue_avg = 7.020797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.0208
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14989749 n_nop=13702253 n_act=446113 n_pre=446097 n_ref_event=0 n_req=482414 n_rd=436012 n_rd_L2_A=0 n_write=0 n_wr_bk=73164 bw_util=0.1359
n_activity=8525229 dram_eff=0.2389
bk0: 27598a 12029305i bk1: 27450a 12059102i bk2: 26461a 12149265i bk3: 26843a 12130060i bk4: 27014a 12094738i bk5: 26473a 12192192i bk6: 27803a 12013267i bk7: 27310a 12065434i bk8: 26717a 12120598i bk9: 26697a 12125674i bk10: 27578a 12031806i bk11: 27259a 12054953i bk12: 27506a 12048086i bk13: 27851a 12004449i bk14: 27694a 12022844i bk15: 27758a 12028793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075249
Row_Buffer_Locality_read = 0.073748
Row_Buffer_Locality_write = 0.089350
Bank_Level_Parallism = 6.052945
Bank_Level_Parallism_Col = 2.064976
Bank_Level_Parallism_Ready = 1.165488
write_to_read_ratio_blp_rw_average = 0.135622
GrpLevelPara = 1.767493 

BW Util details:
bwutil = 0.135873 
total_CMD = 14989749 
util_bw = 2036704 
Wasted_Col = 4803625 
Wasted_Row = 985315 
Idle = 7164105 

BW Util Bottlenecks: 
RCDc_limit = 7014291 
RCDWRc_limit = 392724 
WTRc_limit = 1645825 
RTWc_limit = 1222791 
CCDLc_limit = 383689 
rwq = 0 
CCDLc_limit_alone = 283345 
WTRc_limit_alone = 1593243 
RTWc_limit_alone = 1175029 

Commands details: 
total_CMD = 14989749 
n_nop = 13702253 
Read = 436012 
Write = 0 
L2_Alloc = 0 
L2_WB = 73164 
n_act = 446113 
n_pre = 446097 
n_ref = 0 
n_req = 482414 
total_req = 509176 

Dual Bus Interface Util: 
issued_total_row = 892210 
issued_total_col = 509176 
Row_Bus_Util =  0.059521 
CoL_Bus_Util = 0.033968 
Either_Row_CoL_Bus_Util = 0.085892 
Issued_on_Two_Bus_Simul_Util = 0.007598 
issued_two_Eff = 0.088459 
queue_avg = 5.804678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.80468
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14989749 n_nop=13699514 n_act=446608 n_pre=446592 n_ref_event=0 n_req=483473 n_rd=436755 n_rd_L2_A=0 n_write=0 n_wr_bk=74165 bw_util=0.1363
n_activity=8542704 dram_eff=0.2392
bk0: 27188a 12067320i bk1: 27841a 12011905i bk2: 26843a 12125509i bk3: 27159a 12083832i bk4: 26891a 12146913i bk5: 27010a 12101545i bk6: 27543a 12020403i bk7: 27687a 12027125i bk8: 26866a 12086230i bk9: 27534a 12008370i bk10: 26774a 12122588i bk11: 27137a 12071129i bk12: 27147a 12088141i bk13: 27070a 12115928i bk14: 27930a 12021695i bk15: 28135a 11980286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076252
Row_Buffer_Locality_read = 0.074809
Row_Buffer_Locality_write = 0.089751
Bank_Level_Parallism = 6.056982
Bank_Level_Parallism_Col = 2.074220
Bank_Level_Parallism_Ready = 1.168163
write_to_read_ratio_blp_rw_average = 0.137242
GrpLevelPara = 1.772912 

BW Util details:
bwutil = 0.136339 
total_CMD = 14989749 
util_bw = 2043680 
Wasted_Col = 4806698 
Wasted_Row = 985925 
Idle = 7153446 

BW Util Bottlenecks: 
RCDc_limit = 7010961 
RCDWRc_limit = 395330 
WTRc_limit = 1661908 
RTWc_limit = 1248886 
CCDLc_limit = 387022 
rwq = 0 
CCDLc_limit_alone = 284131 
WTRc_limit_alone = 1608429 
RTWc_limit_alone = 1199474 

Commands details: 
total_CMD = 14989749 
n_nop = 13699514 
Read = 436755 
Write = 0 
L2_Alloc = 0 
L2_WB = 74165 
n_act = 446608 
n_pre = 446592 
n_ref = 0 
n_req = 483473 
total_req = 510920 

Dual Bus Interface Util: 
issued_total_row = 893200 
issued_total_col = 510920 
Row_Bus_Util =  0.059587 
CoL_Bus_Util = 0.034085 
Either_Row_CoL_Bus_Util = 0.086074 
Issued_on_Two_Bus_Simul_Util = 0.007598 
issued_two_Eff = 0.088267 
queue_avg = 5.673188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.67319
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14989749 n_nop=13695994 n_act=448889 n_pre=448873 n_ref_event=0 n_req=486240 n_rd=439347 n_rd_L2_A=0 n_write=0 n_wr_bk=73970 bw_util=0.137
n_activity=8548860 dram_eff=0.2402
bk0: 27669a 11993216i bk1: 27479a 11986649i bk2: 27027a 12068912i bk3: 27368a 12016261i bk4: 26890a 12096048i bk5: 27430a 12011610i bk6: 27240a 12052444i bk7: 27862a 11970055i bk8: 26884a 12058639i bk9: 27418a 12012156i bk10: 27097a 12061138i bk11: 27805a 11969784i bk12: 27233a 12040986i bk13: 27700a 11969672i bk14: 27837a 11986775i bk15: 28408a 11908237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076818
Row_Buffer_Locality_read = 0.075517
Row_Buffer_Locality_write = 0.089011
Bank_Level_Parallism = 6.147907
Bank_Level_Parallism_Col = 2.075174
Bank_Level_Parallism_Ready = 1.167436
write_to_read_ratio_blp_rw_average = 0.137927
GrpLevelPara = 1.774349 

BW Util details:
bwutil = 0.136978 
total_CMD = 14989749 
util_bw = 2053268 
Wasted_Col = 4825283 
Wasted_Row = 985512 
Idle = 7125686 

BW Util Bottlenecks: 
RCDc_limit = 7043239 
RCDWRc_limit = 397758 
WTRc_limit = 1662887 
RTWc_limit = 1264105 
CCDLc_limit = 391546 
rwq = 0 
CCDLc_limit_alone = 287649 
WTRc_limit_alone = 1609090 
RTWc_limit_alone = 1214005 

Commands details: 
total_CMD = 14989749 
n_nop = 13695994 
Read = 439347 
Write = 0 
L2_Alloc = 0 
L2_WB = 73970 
n_act = 448889 
n_pre = 448873 
n_ref = 0 
n_req = 486240 
total_req = 513317 

Dual Bus Interface Util: 
issued_total_row = 897762 
issued_total_col = 513317 
Row_Bus_Util =  0.059892 
CoL_Bus_Util = 0.034245 
Either_Row_CoL_Bus_Util = 0.086309 
Issued_on_Two_Bus_Simul_Util = 0.007827 
issued_two_Eff = 0.090685 
queue_avg = 6.197219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.19722
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14989749 n_nop=13693951 n_act=449391 n_pre=449375 n_ref_event=0 n_req=486919 n_rd=440260 n_rd_L2_A=0 n_write=0 n_wr_bk=73831 bw_util=0.1372
n_activity=8546203 dram_eff=0.2406
bk0: 27775a 11946564i bk1: 27510a 11973193i bk2: 27373a 11974393i bk3: 26982a 12022974i bk4: 27312a 11996454i bk5: 26932a 12044382i bk6: 27889a 11913435i bk7: 27490a 11998572i bk8: 27116a 12003111i bk9: 27094a 12020902i bk10: 28001a 11911748i bk11: 27066a 12021309i bk12: 27582a 11978609i bk13: 27961a 11924262i bk14: 28399a 11878200i bk15: 27778a 11924418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077074
Row_Buffer_Locality_read = 0.075551
Row_Buffer_Locality_write = 0.091451
Bank_Level_Parallism = 6.242584
Bank_Level_Parallism_Col = 2.082409
Bank_Level_Parallism_Ready = 1.169297
write_to_read_ratio_blp_rw_average = 0.137541
GrpLevelPara = 1.780555 

BW Util details:
bwutil = 0.137185 
total_CMD = 14989749 
util_bw = 2056364 
Wasted_Col = 4813606 
Wasted_Row = 983964 
Idle = 7135815 

BW Util Bottlenecks: 
RCDc_limit = 7044124 
RCDWRc_limit = 394915 
WTRc_limit = 1650758 
RTWc_limit = 1263765 
CCDLc_limit = 389620 
rwq = 0 
CCDLc_limit_alone = 286627 
WTRc_limit_alone = 1597239 
RTWc_limit_alone = 1214291 

Commands details: 
total_CMD = 14989749 
n_nop = 13693951 
Read = 440260 
Write = 0 
L2_Alloc = 0 
L2_WB = 73831 
n_act = 449391 
n_pre = 449375 
n_ref = 0 
n_req = 486919 
total_req = 514091 

Dual Bus Interface Util: 
issued_total_row = 898766 
issued_total_col = 514091 
Row_Bus_Util =  0.059959 
CoL_Bus_Util = 0.034296 
Either_Row_CoL_Bus_Util = 0.086446 
Issued_on_Two_Bus_Simul_Util = 0.007809 
issued_two_Eff = 0.090337 
queue_avg = 6.755752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.75575
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14989749 n_nop=13695258 n_act=449702 n_pre=449686 n_ref_event=0 n_req=487169 n_rd=440471 n_rd_L2_A=0 n_write=0 n_wr_bk=73688 bw_util=0.1372
n_activity=8534222 dram_eff=0.241
bk0: 27955a 11915921i bk1: 27856a 11956128i bk2: 27124a 12001110i bk3: 26927a 12052607i bk4: 27190a 12029033i bk5: 27073a 12031846i bk6: 27847a 11928866i bk7: 27696a 11952355i bk8: 27504a 11969192i bk9: 27487a 11975904i bk10: 27762a 11927475i bk11: 27685a 11947569i bk12: 27629a 11943382i bk13: 27505a 11975639i bk14: 27571a 11962827i bk15: 27660a 11974932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076908
Row_Buffer_Locality_read = 0.075415
Row_Buffer_Locality_write = 0.090989
Bank_Level_Parallism = 6.257450
Bank_Level_Parallism_Col = 2.081760
Bank_Level_Parallism_Ready = 1.165939
write_to_read_ratio_blp_rw_average = 0.137480
GrpLevelPara = 1.780033 

BW Util details:
bwutil = 0.137203 
total_CMD = 14989749 
util_bw = 2056636 
Wasted_Col = 4806643 
Wasted_Row = 970770 
Idle = 7155700 

BW Util Bottlenecks: 
RCDc_limit = 7046346 
RCDWRc_limit = 394649 
WTRc_limit = 1642712 
RTWc_limit = 1263701 
CCDLc_limit = 391977 
rwq = 0 
CCDLc_limit_alone = 288942 
WTRc_limit_alone = 1589932 
RTWc_limit_alone = 1213446 

Commands details: 
total_CMD = 14989749 
n_nop = 13695258 
Read = 440471 
Write = 0 
L2_Alloc = 0 
L2_WB = 73688 
n_act = 449702 
n_pre = 449686 
n_ref = 0 
n_req = 487169 
total_req = 514159 

Dual Bus Interface Util: 
issued_total_row = 899388 
issued_total_col = 514159 
Row_Bus_Util =  0.060000 
CoL_Bus_Util = 0.034301 
Either_Row_CoL_Bus_Util = 0.086358 
Issued_on_Two_Bus_Simul_Util = 0.007942 
issued_two_Eff = 0.091971 
queue_avg = 6.688598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.6886
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14989749 n_nop=13686752 n_act=452101 n_pre=452085 n_ref_event=0 n_req=490506 n_rd=443458 n_rd_L2_A=0 n_write=0 n_wr_bk=74180 bw_util=0.1381
n_activity=8533815 dram_eff=0.2426
bk0: 27909a 11923222i bk1: 27494a 11967872i bk2: 27516a 11972439i bk3: 27333a 12013802i bk4: 27255a 12000112i bk5: 28121a 11886826i bk6: 27771a 11931850i bk7: 28423a 11881973i bk8: 27734a 11944080i bk9: 27586a 11962995i bk10: 27165a 12002014i bk11: 27202a 12021453i bk12: 27634a 11949854i bk13: 27944a 11899378i bk14: 28203a 11879168i bk15: 28168a 11891524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078297
Row_Buffer_Locality_read = 0.076512
Row_Buffer_Locality_write = 0.095116
Bank_Level_Parallism = 6.299497
Bank_Level_Parallism_Col = 2.101524
Bank_Level_Parallism_Ready = 1.170603
write_to_read_ratio_blp_rw_average = 0.139938
GrpLevelPara = 1.790455 

BW Util details:
bwutil = 0.138131 
total_CMD = 14989749 
util_bw = 2070552 
Wasted_Col = 4818278 
Wasted_Row = 958415 
Idle = 7142504 

BW Util Bottlenecks: 
RCDc_limit = 7075341 
RCDWRc_limit = 394396 
WTRc_limit = 1671645 
RTWc_limit = 1313610 
CCDLc_limit = 397762 
rwq = 0 
CCDLc_limit_alone = 290528 
WTRc_limit_alone = 1617076 
RTWc_limit_alone = 1260945 

Commands details: 
total_CMD = 14989749 
n_nop = 13686752 
Read = 443458 
Write = 0 
L2_Alloc = 0 
L2_WB = 74180 
n_act = 452101 
n_pre = 452085 
n_ref = 0 
n_req = 490506 
total_req = 517638 

Dual Bus Interface Util: 
issued_total_row = 904186 
issued_total_col = 517638 
Row_Bus_Util =  0.060320 
CoL_Bus_Util = 0.034533 
Either_Row_CoL_Bus_Util = 0.086926 
Issued_on_Two_Bus_Simul_Util = 0.007927 
issued_two_Eff = 0.091195 
queue_avg = 6.969548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.96955

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1165858, Miss = 228178, Miss_rate = 0.196, Pending_hits = 1333, Reservation_fails = 8280
L2_cache_bank[1]: Access = 1161777, Miss = 225681, Miss_rate = 0.194, Pending_hits = 1308, Reservation_fails = 4339
L2_cache_bank[2]: Access = 1371584, Miss = 228410, Miss_rate = 0.167, Pending_hits = 1554, Reservation_fails = 7825
L2_cache_bank[3]: Access = 1161889, Miss = 237403, Miss_rate = 0.204, Pending_hits = 1717, Reservation_fails = 7332
L2_cache_bank[4]: Access = 1168553, Miss = 228989, Miss_rate = 0.196, Pending_hits = 1450, Reservation_fails = 6864
L2_cache_bank[5]: Access = 1108488, Miss = 227565, Miss_rate = 0.205, Pending_hits = 1346, Reservation_fails = 4383
L2_cache_bank[6]: Access = 1138313, Miss = 225754, Miss_rate = 0.198, Pending_hits = 1308, Reservation_fails = 7124
L2_cache_bank[7]: Access = 1130315, Miss = 226847, Miss_rate = 0.201, Pending_hits = 1309, Reservation_fails = 6373
L2_cache_bank[8]: Access = 1326941, Miss = 225410, Miss_rate = 0.170, Pending_hits = 1322, Reservation_fails = 6440
L2_cache_bank[9]: Access = 1142331, Miss = 221338, Miss_rate = 0.194, Pending_hits = 1283, Reservation_fails = 7291
L2_cache_bank[10]: Access = 1183093, Miss = 227321, Miss_rate = 0.192, Pending_hits = 1428, Reservation_fails = 7090
L2_cache_bank[11]: Access = 1131549, Miss = 224269, Miss_rate = 0.198, Pending_hits = 1269, Reservation_fails = 5965
L2_cache_bank[12]: Access = 1146637, Miss = 224507, Miss_rate = 0.196, Pending_hits = 1270, Reservation_fails = 10119
L2_cache_bank[13]: Access = 1172605, Miss = 223777, Miss_rate = 0.191, Pending_hits = 1327, Reservation_fails = 8461
L2_cache_bank[14]: Access = 1143183, Miss = 223313, Miss_rate = 0.195, Pending_hits = 1301, Reservation_fails = 8080
L2_cache_bank[15]: Access = 1122295, Miss = 225703, Miss_rate = 0.201, Pending_hits = 1213, Reservation_fails = 6363
L2_cache_bank[16]: Access = 1143292, Miss = 224021, Miss_rate = 0.196, Pending_hits = 1336, Reservation_fails = 7176
L2_cache_bank[17]: Access = 1088898, Miss = 227615, Miss_rate = 0.209, Pending_hits = 1270, Reservation_fails = 5471
L2_cache_bank[18]: Access = 1135786, Miss = 227589, Miss_rate = 0.200, Pending_hits = 1324, Reservation_fails = 7422
L2_cache_bank[19]: Access = 1138313, Miss = 224953, Miss_rate = 0.198, Pending_hits = 1325, Reservation_fails = 8970
L2_cache_bank[20]: Access = 1189550, Miss = 226723, Miss_rate = 0.191, Pending_hits = 1446, Reservation_fails = 8726
L2_cache_bank[21]: Access = 1130719, Miss = 226029, Miss_rate = 0.200, Pending_hits = 1416, Reservation_fails = 6979
L2_cache_bank[22]: Access = 1157327, Miss = 227327, Miss_rate = 0.196, Pending_hits = 1324, Reservation_fails = 6263
L2_cache_bank[23]: Access = 1185761, Miss = 228407, Miss_rate = 0.193, Pending_hits = 1366, Reservation_fails = 7162
L2_total_cache_accesses = 27945057
L2_total_cache_misses = 5437129
L2_total_cache_miss_rate = 0.1946
L2_total_cache_pending_hits = 32545
L2_total_cache_reservation_fails = 170498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22213996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3273111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2016826
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32545
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36810
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110382
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27536478
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408579
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8055
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162391
L2_cache_data_port_util = 0.160
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=27945057
icnt_total_pkts_simt_to_mem=27945057
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27945057
Req_Network_cycles = 5845192
Req_Network_injected_packets_per_cycle =       4.7809 
Req_Network_conflicts_per_cycle =       2.9181
Req_Network_conflicts_per_cycle_util =       4.6203
Req_Bank_Level_Parallism =       7.5697
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.1224
Req_Network_out_buffer_full_per_cycle =       0.0461
Req_Network_out_buffer_avg_util =       4.8450

Reply_Network_injected_packets_num = 27945057
Reply_Network_cycles = 5845192
Reply_Network_injected_packets_per_cycle =        4.7809
Reply_Network_conflicts_per_cycle =        3.5118
Reply_Network_conflicts_per_cycle_util =       5.5604
Reply_Bank_Level_Parallism =       7.5697
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2586
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1594
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 39 min, 58 sec (23998 sec)
gpgpu_simulation_rate = 7563 (inst/sec)
gpgpu_simulation_rate = 243 (cycle/sec)
gpgpu_silicon_slowdown = 5617283x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c754360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754290..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 31: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 31 
gpu_sim_cycle = 18453
gpu_sim_insn = 7642
gpu_ipc =       0.4141
gpu_tot_sim_cycle = 5863645
gpu_tot_sim_insn = 181526916
gpu_tot_ipc =      30.9580
gpu_tot_issued_cta = 4620
gpu_occupancy = 3.3009% 
gpu_tot_occupancy = 68.4001% 
max_total_param_size = 0
gpu_stall_dramfull = 2591024
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0177
partiton_level_parallism_total  =       4.7659
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.8190
L2_BW  =       0.7717 GB/Sec
L2_BW_total  =     208.1733 GB/Sec
gpu_total_sim_rate=7559

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1625135, Miss = 909335, Miss_rate = 0.560, Pending_hits = 18839, Reservation_fails = 450240
	L1D_cache_core[1]: Access = 1561976, Miss = 887478, Miss_rate = 0.568, Pending_hits = 19415, Reservation_fails = 556966
	L1D_cache_core[2]: Access = 1634710, Miss = 910066, Miss_rate = 0.557, Pending_hits = 19138, Reservation_fails = 477371
	L1D_cache_core[3]: Access = 1518558, Miss = 891059, Miss_rate = 0.587, Pending_hits = 19032, Reservation_fails = 556798
	L1D_cache_core[4]: Access = 1531369, Miss = 872499, Miss_rate = 0.570, Pending_hits = 18370, Reservation_fails = 463278
	L1D_cache_core[5]: Access = 1396109, Miss = 808076, Miss_rate = 0.579, Pending_hits = 16591, Reservation_fails = 471039
	L1D_cache_core[6]: Access = 1436496, Miss = 816473, Miss_rate = 0.568, Pending_hits = 17236, Reservation_fails = 469318
	L1D_cache_core[7]: Access = 1516161, Miss = 866096, Miss_rate = 0.571, Pending_hits = 18510, Reservation_fails = 437920
	L1D_cache_core[8]: Access = 1505309, Miss = 875462, Miss_rate = 0.582, Pending_hits = 19141, Reservation_fails = 500106
	L1D_cache_core[9]: Access = 1467314, Miss = 863432, Miss_rate = 0.588, Pending_hits = 19184, Reservation_fails = 497816
	L1D_cache_core[10]: Access = 1431734, Miss = 833943, Miss_rate = 0.582, Pending_hits = 18841, Reservation_fails = 475517
	L1D_cache_core[11]: Access = 1482194, Miss = 859694, Miss_rate = 0.580, Pending_hits = 18084, Reservation_fails = 509884
	L1D_cache_core[12]: Access = 1469453, Miss = 871261, Miss_rate = 0.593, Pending_hits = 18859, Reservation_fails = 488300
	L1D_cache_core[13]: Access = 1399630, Miss = 815769, Miss_rate = 0.583, Pending_hits = 17282, Reservation_fails = 441462
	L1D_cache_core[14]: Access = 1425192, Miss = 806606, Miss_rate = 0.566, Pending_hits = 17009, Reservation_fails = 445666
	L1D_cache_core[15]: Access = 1566202, Miss = 896318, Miss_rate = 0.572, Pending_hits = 19578, Reservation_fails = 489709
	L1D_cache_core[16]: Access = 1435116, Miss = 831137, Miss_rate = 0.579, Pending_hits = 17317, Reservation_fails = 473066
	L1D_cache_core[17]: Access = 1458117, Miss = 843404, Miss_rate = 0.578, Pending_hits = 18128, Reservation_fails = 511897
	L1D_cache_core[18]: Access = 1487794, Miss = 879385, Miss_rate = 0.591, Pending_hits = 18638, Reservation_fails = 519108
	L1D_cache_core[19]: Access = 1510766, Miss = 861548, Miss_rate = 0.570, Pending_hits = 18453, Reservation_fails = 464529
	L1D_cache_core[20]: Access = 1529731, Miss = 867630, Miss_rate = 0.567, Pending_hits = 18406, Reservation_fails = 475349
	L1D_cache_core[21]: Access = 1531456, Miss = 885216, Miss_rate = 0.578, Pending_hits = 19641, Reservation_fails = 512123
	L1D_cache_core[22]: Access = 1483194, Miss = 869861, Miss_rate = 0.586, Pending_hits = 19461, Reservation_fails = 540757
	L1D_cache_core[23]: Access = 1419914, Miss = 846493, Miss_rate = 0.596, Pending_hits = 19161, Reservation_fails = 534387
	L1D_cache_core[24]: Access = 1451704, Miss = 812129, Miss_rate = 0.559, Pending_hits = 17344, Reservation_fails = 456174
	L1D_cache_core[25]: Access = 1463602, Miss = 844073, Miss_rate = 0.577, Pending_hits = 17490, Reservation_fails = 459283
	L1D_cache_core[26]: Access = 1415107, Miss = 806774, Miss_rate = 0.570, Pending_hits = 18111, Reservation_fails = 476161
	L1D_cache_core[27]: Access = 1546783, Miss = 835258, Miss_rate = 0.540, Pending_hits = 17717, Reservation_fails = 459769
	L1D_cache_core[28]: Access = 1502375, Miss = 825108, Miss_rate = 0.549, Pending_hits = 17489, Reservation_fails = 442944
	L1D_cache_core[29]: Access = 1628256, Miss = 893670, Miss_rate = 0.549, Pending_hits = 18487, Reservation_fails = 481478
	L1D_total_cache_accesses = 44831457
	L1D_total_cache_misses = 25685253
	L1D_total_cache_miss_rate = 0.5729
	L1D_total_cache_pending_hits = 550952
	L1D_total_cache_reservation_fails = 14538415
	L1D_cache_data_port_util = 0.164
	L1D_cache_fill_port_util = 0.223
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18552462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 550952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23094439
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14489137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2224965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 550970
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42790
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44422818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408639

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5020555
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9453339
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49191
ctas_completed 4620, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32313, 43610, 41495, 42897, 36135, 35313, 36373, 35192, 26771, 24584, 24239, 25969, 25179, 22438, 27088, 25350, 28445, 27723, 29324, 34928, 30398, 32802, 31062, 27030, 32931, 28549, 30030, 31282, 27758, 33649, 32687, 24361, 
gpgpu_n_tot_thrd_icount = 863107808
gpgpu_n_tot_w_icount = 26972119
gpgpu_n_stall_shd_mem = 19488982
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27536744
gpgpu_n_mem_write_global = 408639
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 48603966
gpgpu_n_store_insn = 1177690
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5995270
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17393407
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2095575
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5633965	W0_Idle:35226161	W0_Scoreboard:385580371	W1:10100815	W2:3583352	W3:1996260	W4:1371372	W5:1003785	W6:807540	W7:664967	W8:563880	W9:486387	W10:418920	W11:382675	W12:339005	W13:320960	W14:306257	W15:277425	W16:263665	W17:241372	W18:227743	W19:216287	W20:200029	W21:196531	W22:193577	W23:193317	W24:196306	W25:197169	W26:186869	W27:181397	W28:178942	W29:174700	W30:174696	W31:169115	W32:1156804
single_issue_nums: WS0:6611376	WS1:6841171	WS2:6798899	WS3:6720673	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202555088 {8:25319386,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16345560 {40:408639,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1012775440 {40:25319386,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3269112 {8:408639,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3358 
max_icnt2sh_latency = 255 
averagemflatency = 381 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 8 
mrq_lat_table:2933032 	53551 	111250 	237091 	420054 	423215 	463493 	549627 	499061 	150341 	9874 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13671686 	10952443 	2167115 	749422 	367089 	37550 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426137 	279879 	123588 	91351 	18657035 	3311324 	1646023 	1362119 	679840 	314572 	52915 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13583295 	6437568 	4247591 	2320738 	1039301 	294378 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22127 	22943 	4569 	1520 	323 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.082832  1.086028  1.087418  1.081213  1.086964  1.087766  1.087048  1.087641  1.078303  1.080241  1.088493  1.084500  1.090092  1.087729  1.087380  1.090598 
dram[1]:  1.089614  1.098713  1.095221  1.114508  1.085993  1.091326  1.084521  1.088893  1.080650  1.083162  1.084963  1.107207  1.087929  1.098917  1.094372  1.111794 
dram[2]:  1.084201  1.082858  1.085147  1.081963  1.079970  1.082625  1.095676  1.085717  1.080717  1.074280  1.084635  1.080225  1.096351  1.095027  1.086006  1.085767 
dram[3]:  1.079620  1.085580  1.084270  1.082000  1.082891  1.080461  1.081088  1.087387  1.079194  1.073599  1.075544  1.082011  1.087980  1.088059  1.084972  1.086623 
dram[4]:  1.078077  1.081016  1.077327  1.078929  1.076813  1.077694  1.083443  1.082582  1.072758  1.075089  1.078234  1.079336  1.084152  1.082671  1.083989  1.085277 
dram[5]:  1.092937  1.084916  1.084792  1.083844  1.080100  1.077464  1.086432  1.088645  1.078665  1.074312  1.087457  1.079760  1.082817  1.078528  1.095630  1.088022 
dram[6]:  1.083511  1.085384  1.075626  1.079675  1.079185  1.077563  1.084447  1.081717  1.076596  1.074563  1.081830  1.077446  1.085775  1.084890  1.088228  1.084703 
dram[7]:  1.083336  1.084394  1.080977  1.081480  1.080304  1.080562  1.087482  1.083048  1.071640  1.075137  1.080550  1.083177  1.085439  1.085872  1.089097  1.087860 
dram[8]:  1.084951  1.085496  1.081557  1.083805  1.077591  1.079576  1.082450  1.083931  1.076203  1.082785  1.083671  1.082764  1.083336  1.083970  1.088415  1.090404 
dram[9]:  1.087589  1.085956  1.084954  1.084474  1.080405  1.079892  1.085322  1.080721  1.081042  1.074222  1.084346  1.084178  1.086458  1.084210  1.088016  1.084031 
dram[10]:  1.088871  1.084301  1.084585  1.077483  1.080308  1.081223  1.088637  1.087493  1.078133  1.075365  1.083480  1.084305  1.080634  1.084599  1.086537  1.086864 
dram[11]:  1.088220  1.085914  1.083298  1.083613  1.082432  1.084107  1.090405  1.084403  1.075885  1.079054  1.084464  1.079923  1.090780  1.086323  1.091694  1.088502 
average row locality = 5850881/5396487 = 1.084202
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27444     27356     27059     26880     27892     27845     28039     27677     27530     27144     27704     27038     28344     27797     28032     27815 
dram[1]:     27639     28907     27477     28985     27906     28029     27856     28909     27611     28805     27458     28984     27912     28840     28429     29820 
dram[2]:     27841     27886     27356     26858     27170     27714     28718     27752     27438     27240     27924     27410     28155     28243     28265     28338 
dram[3]:     27150     27868     26971     27067     27467     27267     27157     27664     27818     27409     27042     27453     27851     28172     28174     27824 
dram[4]:     27431     27367     26690     26405     27129     26443     28381     27199     26822     26821     27152     26763     27810     26982     27873     27235 
dram[5]:     28106     27276     27224     27030     27053     26331     27919     27739     27285     26850     27540     27646     28081     27833     27977     27432 
dram[6]:     27598     27451     26462     26843     27014     26473     27803     27310     26717     26697     27578     27260     27506     27852     27694     27758 
dram[7]:     27189     27841     26843     27159     26892     27010     27543     27687     26867     27534     26774     27137     27147     27070     27930     28135 
dram[8]:     27669     27479     27027     27368     26890     27430     27240     27862     26885     27418     27098     27806     27233     27700     27837     28408 
dram[9]:     27775     27510     27373     26982     27312     26932     27889     27491     27116     27095     28001     27066     27582     27961     28399     27778 
dram[10]:     27955     27856     27124     26927     27190     27073     27847     27696     27504     27487     27762     27685     27629     27505     27571     27660 
dram[11]:     27909     27494     27516     27333     27255     28121     27771     28425     27735     27586     27165     27203     27634     27944     28203     28168 
total dram reads = 5289969
bank skew: 29820/26331 = 1.13
chip skew: 453567/434503 = 1.04
number of total write accesses:
dram[0]:      4632      4550      4262      4316      4720      4735      4644      4570      4477      4457      4699      4550      4928      5011      4758      4869 
dram[1]:      4699      4452      4384      4613      4806      4564      4363      4688      4508      4464      4559      4718      4893      5001      4851      4966 
dram[2]:      4634      4607      4365      4476      4646      4717      4866      4627      4279      4266      4500      4737      5011      4926      4664      4972 
dram[3]:      4445      4744      4374      4532      4582      4704      4597      4609      4255      4388      4519      4552      4803      4843      4957      4904 
dram[4]:      4669      4585      4411      4516      4687      4592      4622      4508      4285      4482      4522      4471      5014      4979      4749      4755 
dram[5]:      4703      4539      4353      4523      4488      4444      4523      4671      4298      4309      4410      4519      4982      5004      4790      4711 
dram[6]:      4548      4563      4395      4388      4571      4665      4559      4519      4171      4350      4545      4482      4804      4932      4835      4837 
dram[7]:      4530      4640      4347      4433      4667      4641      4598      4791      4443      4352      4643      4666      4919      4861      4799      4835 
dram[8]:      4647      4659      4323      4518      4846      4733      4648      4685      4332      4485      4495      4414      4793      4881      4685      4826 
dram[9]:      4488      4623      4336      4407      4609      4606      4694      4625      4413      4251      4579      4594      4769      5095      4825      4919 
dram[10]:      4598      4678      4243      4415      4458      4711      4710      4452      4441      4453      4630      4622      4740      4938      4820      4779 
dram[11]:      4594      4554      4594      4369      4674      4770      4455      4635      4533      4511      4455      4607      4974      4832      4846      4782 
total dram writes = 886927
bank skew: 5095/4171 = 1.22
chip skew: 74529/73164 = 1.02
average mf latency per bank:
dram[0]:       1345      1303      1362      1206      1677      1592      2633      2325      1873      1758      1624      1749      1552      1533      1548      1404
dram[1]:       1693      1983      1631      1924      2454      2915      3719      4679      2234      2745      2280      2672      1868      2326      2860      2129
dram[2]:       1458      1380      1454      1388      2243      1702      2723      2369      1965      1819      1944      1747      1631      1563      1485      1440
dram[3]:       1285      1222      1222      1226      1668      1590      2576      2562      1537      1687      1578      1517      1442      1411      1273      1345
dram[4]:       1224      1281      1183      1150      3098      1682      2157      2515      1855      1577      1511      1525      1396      1439      1401      1375
dram[5]:       1618      1300      1520      1223      2282      1692      3774      2482      2603      1718      2158      1610      1824      1405      1849      1386
dram[6]:       1190      1214      1205      1164      1543      1849      2583      2364      1648      1662      1626      1745      1402      1356      1418      1294
dram[7]:       1263      1270      1157      1198      1644      1738      2274      2222      1713      1591      1572      1614      1468      1387      1282      1322
dram[8]:       1212      1280      1160      1217      1509      1588      2435      2123      1719      1740      1654      1580      1400      1360      1318      1322
dram[9]:       1356      1271      1296      1287      1782      1708      2328      2247      1924      1908      1704      1780      1471      1408      1360      1403
dram[10]:       1329      1250      1305      1217      1767      1775      2699      2381      1766      1724      1730      1627      1536      1481      1579      1401
dram[11]:       1354      1299      1271      1216      1928      1867      2500      2462      1919      1708      1613      1466      1584      1475      1365      1302
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15037069 n_nop=13741082 n_act=449751 n_pre=449735 n_ref_event=0 n_req=488389 n_rd=441596 n_rd_L2_A=0 n_write=0 n_wr_bk=74178 bw_util=0.1372
n_activity=8508738 dram_eff=0.2425
bk0: 27444a 12038940i bk1: 27356a 12049859i bk2: 27059a 12083717i bk3: 26880a 12105396i bk4: 27892a 11988311i bk5: 27845a 11987356i bk6: 28039a 11958629i bk7: 27677a 12033886i bk8: 27530a 12013823i bk9: 27144a 12091447i bk10: 27704a 12014234i bk11: 27038a 12087519i bk12: 28344a 11933370i bk13: 27797a 11980522i bk14: 28032a 11960526i bk15: 27815a 11989368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079117
Row_Buffer_Locality_read = 0.077523
Row_Buffer_Locality_write = 0.094159
Bank_Level_Parallism = 6.266827
Bank_Level_Parallism_Col = 2.099394
Bank_Level_Parallism_Ready = 1.173626
write_to_read_ratio_blp_rw_average = 0.137943
GrpLevelPara = 1.789417 

BW Util details:
bwutil = 0.137201 
total_CMD = 15037069 
util_bw = 2063096 
Wasted_Col = 4790804 
Wasted_Row = 965215 
Idle = 7217954 

BW Util Bottlenecks: 
RCDc_limit = 7033231 
RCDWRc_limit = 391415 
WTRc_limit = 1671785 
RTWc_limit = 1282948 
CCDLc_limit = 394826 
rwq = 0 
CCDLc_limit_alone = 289813 
WTRc_limit_alone = 1618260 
RTWc_limit_alone = 1231460 

Commands details: 
total_CMD = 15037069 
n_nop = 13741082 
Read = 441596 
Write = 0 
L2_Alloc = 0 
L2_WB = 74178 
n_act = 449751 
n_pre = 449735 
n_ref = 0 
n_req = 488389 
total_req = 515774 

Dual Bus Interface Util: 
issued_total_row = 899486 
issued_total_col = 515774 
Row_Bus_Util =  0.059818 
CoL_Bus_Util = 0.034300 
Either_Row_CoL_Bus_Util = 0.086186 
Issued_on_Two_Bus_Simul_Util = 0.007932 
issued_two_Eff = 0.092033 
queue_avg = 6.486168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.48617
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15037069 n_nop=13719151 n_act=458004 n_pre=457988 n_ref_event=0 n_req=500913 n_rd=453567 n_rd_L2_A=0 n_write=0 n_wr_bk=74529 bw_util=0.1405
n_activity=8536159 dram_eff=0.2475
bk0: 27639a 11849497i bk1: 28907a 11728070i bk2: 27477a 11866767i bk3: 28985a 11699144i bk4: 27906a 11814790i bk5: 28029a 11834331i bk6: 27856a 11881365i bk7: 28909a 11697867i bk8: 27611a 11854976i bk9: 28805a 11714650i bk10: 27458a 11853115i bk11: 28984a 11700347i bk12: 27912a 11805550i bk13: 28840a 11701353i bk14: 28429a 11787047i bk15: 29820a 11594313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085662
Row_Buffer_Locality_read = 0.082940
Row_Buffer_Locality_write = 0.111731
Bank_Level_Parallism = 6.742417
Bank_Level_Parallism_Col = 2.144385
Bank_Level_Parallism_Ready = 1.181203
write_to_read_ratio_blp_rw_average = 0.141914
GrpLevelPara = 1.819274 

BW Util details:
bwutil = 0.140478 
total_CMD = 15037069 
util_bw = 2112384 
Wasted_Col = 4803536 
Wasted_Row = 942653 
Idle = 7178496 

BW Util Bottlenecks: 
RCDc_limit = 7115621 
RCDWRc_limit = 385792 
WTRc_limit = 1671179 
RTWc_limit = 1387971 
CCDLc_limit = 410078 
rwq = 0 
CCDLc_limit_alone = 298383 
WTRc_limit_alone = 1616582 
RTWc_limit_alone = 1330873 

Commands details: 
total_CMD = 15037069 
n_nop = 13719151 
Read = 453567 
Write = 0 
L2_Alloc = 0 
L2_WB = 74529 
n_act = 458004 
n_pre = 457988 
n_ref = 0 
n_req = 500913 
total_req = 528096 

Dual Bus Interface Util: 
issued_total_row = 915992 
issued_total_col = 528096 
Row_Bus_Util =  0.060916 
CoL_Bus_Util = 0.035120 
Either_Row_CoL_Bus_Util = 0.087645 
Issued_on_Two_Bus_Simul_Util = 0.008391 
issued_two_Eff = 0.095734 
queue_avg = 9.416907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.41691
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15037069 n_nop=13735741 n_act=452599 n_pre=452583 n_ref_event=0 n_req=491128 n_rd=444308 n_rd_L2_A=0 n_write=0 n_wr_bk=74293 bw_util=0.138
n_activity=8542457 dram_eff=0.2428
bk0: 27841a 11958034i bk1: 27886a 11970936i bk2: 27356a 12022726i bk3: 26858a 12055576i bk4: 27170a 12003750i bk5: 27714a 11956284i bk6: 28718a 11847398i bk7: 27752a 11970746i bk8: 27438a 12006516i bk9: 27240a 12026565i bk10: 27924a 11967227i bk11: 27410a 11987888i bk12: 28155a 11899760i bk13: 28243a 11896734i bk14: 28265a 11903087i bk15: 28338a 11882242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078452
Row_Buffer_Locality_read = 0.076949
Row_Buffer_Locality_write = 0.092717
Bank_Level_Parallism = 6.357088
Bank_Level_Parallism_Col = 2.092565
Bank_Level_Parallism_Ready = 1.168045
write_to_read_ratio_blp_rw_average = 0.138152
GrpLevelPara = 1.786535 

BW Util details:
bwutil = 0.137953 
total_CMD = 15037069 
util_bw = 2074404 
Wasted_Col = 4820797 
Wasted_Row = 965524 
Idle = 7176344 

BW Util Bottlenecks: 
RCDc_limit = 7077486 
RCDWRc_limit = 393519 
WTRc_limit = 1666592 
RTWc_limit = 1286207 
CCDLc_limit = 398853 
rwq = 0 
CCDLc_limit_alone = 292756 
WTRc_limit_alone = 1612359 
RTWc_limit_alone = 1234343 

Commands details: 
total_CMD = 15037069 
n_nop = 13735741 
Read = 444308 
Write = 0 
L2_Alloc = 0 
L2_WB = 74293 
n_act = 452599 
n_pre = 452583 
n_ref = 0 
n_req = 491128 
total_req = 518601 

Dual Bus Interface Util: 
issued_total_row = 905182 
issued_total_col = 518601 
Row_Bus_Util =  0.060197 
CoL_Bus_Util = 0.034488 
Either_Row_CoL_Bus_Util = 0.086541 
Issued_on_Two_Bus_Simul_Util = 0.008144 
issued_two_Eff = 0.094100 
queue_avg = 7.291666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.29167
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15037069 n_nop=13741483 n_act=449805 n_pre=449789 n_ref_event=0 n_req=486961 n_rd=440354 n_rd_L2_A=0 n_write=0 n_wr_bk=73808 bw_util=0.1368
n_activity=8526539 dram_eff=0.2412
bk0: 27150a 12064769i bk1: 27868a 12003564i bk2: 26971a 12105391i bk3: 27067a 12076146i bk4: 27467a 12038246i bk5: 27267a 12066511i bk6: 27157a 12056376i bk7: 27664a 12023748i bk8: 27818a 12015488i bk9: 27409a 12061079i bk10: 27042a 12112382i bk11: 27453a 12038969i bk12: 27851a 12000238i bk13: 28172a 11964230i bk14: 28174a 11972114i bk15: 27824a 11999358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076302
Row_Buffer_Locality_read = 0.074960
Row_Buffer_Locality_write = 0.088978
Bank_Level_Parallism = 6.208806
Bank_Level_Parallism_Col = 2.083863
Bank_Level_Parallism_Ready = 1.170188
write_to_read_ratio_blp_rw_average = 0.136488
GrpLevelPara = 1.779496 

BW Util details:
bwutil = 0.136772 
total_CMD = 15037069 
util_bw = 2056648 
Wasted_Col = 4812580 
Wasted_Row = 976315 
Idle = 7191526 

BW Util Bottlenecks: 
RCDc_limit = 7052269 
RCDWRc_limit = 393631 
WTRc_limit = 1657145 
RTWc_limit = 1257721 
CCDLc_limit = 390308 
rwq = 0 
CCDLc_limit_alone = 287202 
WTRc_limit_alone = 1603868 
RTWc_limit_alone = 1207892 

Commands details: 
total_CMD = 15037069 
n_nop = 13741483 
Read = 440354 
Write = 0 
L2_Alloc = 0 
L2_WB = 73808 
n_act = 449805 
n_pre = 449789 
n_ref = 0 
n_req = 486961 
total_req = 514162 

Dual Bus Interface Util: 
issued_total_row = 899594 
issued_total_col = 514162 
Row_Bus_Util =  0.059825 
CoL_Bus_Util = 0.034193 
Either_Row_CoL_Bus_Util = 0.086159 
Issued_on_Two_Bus_Simul_Util = 0.007859 
issued_two_Eff = 0.091210 
queue_avg = 6.163381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.16338
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15037069 n_nop=13749521 n_act=445684 n_pre=445668 n_ref_event=0 n_req=481279 n_rd=434503 n_rd_L2_A=0 n_write=0 n_wr_bk=73847 bw_util=0.1352
n_activity=8528339 dram_eff=0.2384
bk0: 27431a 12136621i bk1: 27367a 12161949i bk2: 26690a 12223615i bk3: 26405a 12287793i bk4: 27129a 12189257i bk5: 26443a 12245970i bk6: 28381a 12033990i bk7: 27199a 12151159i bk8: 26822a 12203376i bk9: 26821a 12205334i bk10: 27152a 12162953i bk11: 26763a 12223149i bk12: 27810a 12097875i bk13: 26982a 12172280i bk14: 27873a 12097411i bk15: 27235a 12169316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073961
Row_Buffer_Locality_read = 0.072451
Row_Buffer_Locality_write = 0.087994
Bank_Level_Parallism = 5.933944
Bank_Level_Parallism_Col = 2.063426
Bank_Level_Parallism_Ready = 1.164372
write_to_read_ratio_blp_rw_average = 0.136959
GrpLevelPara = 1.764980 

BW Util details:
bwutil = 0.135226 
total_CMD = 15037069 
util_bw = 2033400 
Wasted_Col = 4817575 
Wasted_Row = 988485 
Idle = 7197609 

BW Util Bottlenecks: 
RCDc_limit = 7012891 
RCDWRc_limit = 398268 
WTRc_limit = 1652134 
RTWc_limit = 1244052 
CCDLc_limit = 384032 
rwq = 0 
CCDLc_limit_alone = 282584 
WTRc_limit_alone = 1599503 
RTWc_limit_alone = 1195235 

Commands details: 
total_CMD = 15037069 
n_nop = 13749521 
Read = 434503 
Write = 0 
L2_Alloc = 0 
L2_WB = 73847 
n_act = 445684 
n_pre = 445668 
n_ref = 0 
n_req = 481279 
total_req = 508350 

Dual Bus Interface Util: 
issued_total_row = 891352 
issued_total_col = 508350 
Row_Bus_Util =  0.059277 
CoL_Bus_Util = 0.033806 
Either_Row_CoL_Bus_Util = 0.085625 
Issued_on_Two_Bus_Simul_Util = 0.007459 
issued_two_Eff = 0.087107 
queue_avg = 5.296641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.29664
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15037069 n_nop=13747700 n_act=447828 n_pre=447812 n_ref_event=0 n_req=485470 n_rd=439322 n_rd_L2_A=0 n_write=0 n_wr_bk=73267 bw_util=0.1364
n_activity=8537945 dram_eff=0.2401
bk0: 28106a 11973208i bk1: 27276a 12092847i bk2: 27224a 12085036i bk3: 27030a 12105545i bk4: 27053a 12116822i bk5: 26331a 12197707i bk6: 27919a 11992446i bk7: 27739a 12020119i bk8: 27285a 12039892i bk9: 26850a 12135061i bk10: 27540a 12026923i bk11: 27646a 12003776i bk12: 28081a 11962062i bk13: 27833a 12005367i bk14: 27977a 11986777i bk15: 27432a 12076001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077537
Row_Buffer_Locality_read = 0.076104
Row_Buffer_Locality_write = 0.091185
Bank_Level_Parallism = 6.182977
Bank_Level_Parallism_Col = 2.073761
Bank_Level_Parallism_Ready = 1.164274
write_to_read_ratio_blp_rw_average = 0.137110
GrpLevelPara = 1.773905 

BW Util details:
bwutil = 0.136353 
total_CMD = 15037069 
util_bw = 2050356 
Wasted_Col = 4807282 
Wasted_Row = 985952 
Idle = 7193479 

BW Util Bottlenecks: 
RCDc_limit = 7029354 
RCDWRc_limit = 391013 
WTRc_limit = 1615967 
RTWc_limit = 1251233 
CCDLc_limit = 392028 
rwq = 0 
CCDLc_limit_alone = 289476 
WTRc_limit_alone = 1563993 
RTWc_limit_alone = 1200655 

Commands details: 
total_CMD = 15037069 
n_nop = 13747700 
Read = 439322 
Write = 0 
L2_Alloc = 0 
L2_WB = 73267 
n_act = 447828 
n_pre = 447812 
n_ref = 0 
n_req = 485470 
total_req = 512589 

Dual Bus Interface Util: 
issued_total_row = 895640 
issued_total_col = 512589 
Row_Bus_Util =  0.059562 
CoL_Bus_Util = 0.034088 
Either_Row_CoL_Bus_Util = 0.085746 
Issued_on_Two_Bus_Simul_Util = 0.007904 
issued_two_Eff = 0.092185 
queue_avg = 6.998703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.9987
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15037069 n_nop=13749562 n_act=446117 n_pre=446101 n_ref_event=0 n_req=482418 n_rd=436016 n_rd_L2_A=0 n_write=0 n_wr_bk=73164 bw_util=0.1354
n_activity=8525369 dram_eff=0.2389
bk0: 27598a 12076625i bk1: 27451a 12106363i bk2: 26462a 12196532i bk3: 26843a 12177377i bk4: 27014a 12142055i bk5: 26473a 12239510i bk6: 27803a 12060585i bk7: 27310a 12112753i bk8: 26717a 12167919i bk9: 26697a 12172997i bk10: 27578a 12079129i bk11: 27260a 12102226i bk12: 27506a 12095408i bk13: 27852a 12051722i bk14: 27694a 12070164i bk15: 27758a 12076113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075248
Row_Buffer_Locality_read = 0.073747
Row_Buffer_Locality_write = 0.089350
Bank_Level_Parallism = 6.052904
Bank_Level_Parallism_Col = 2.064971
Bank_Level_Parallism_Ready = 1.165487
write_to_read_ratio_blp_rw_average = 0.135621
GrpLevelPara = 1.767491 

BW Util details:
bwutil = 0.135447 
total_CMD = 15037069 
util_bw = 2036720 
Wasted_Col = 4803675 
Wasted_Row = 985339 
Idle = 7211335 

BW Util Bottlenecks: 
RCDc_limit = 7014369 
RCDWRc_limit = 392724 
WTRc_limit = 1645825 
RTWc_limit = 1222791 
CCDLc_limit = 383691 
rwq = 0 
CCDLc_limit_alone = 283347 
WTRc_limit_alone = 1593243 
RTWc_limit_alone = 1175029 

Commands details: 
total_CMD = 15037069 
n_nop = 13749562 
Read = 436016 
Write = 0 
L2_Alloc = 0 
L2_WB = 73164 
n_act = 446117 
n_pre = 446101 
n_ref = 0 
n_req = 482418 
total_req = 509180 

Dual Bus Interface Util: 
issued_total_row = 892218 
issued_total_col = 509180 
Row_Bus_Util =  0.059335 
CoL_Bus_Util = 0.033862 
Either_Row_CoL_Bus_Util = 0.085622 
Issued_on_Two_Bus_Simul_Util = 0.007574 
issued_two_Eff = 0.088459 
queue_avg = 5.786411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.78641
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15037069 n_nop=13746825 n_act=446611 n_pre=446595 n_ref_event=0 n_req=483476 n_rd=436758 n_rd_L2_A=0 n_write=0 n_wr_bk=74165 bw_util=0.1359
n_activity=8542926 dram_eff=0.2392
bk0: 27189a 12114593i bk1: 27841a 12059225i bk2: 26843a 12172829i bk3: 27159a 12131152i bk4: 26892a 12194184i bk5: 27010a 12148863i bk6: 27543a 12067722i bk7: 27687a 12074444i bk8: 26867a 12133501i bk9: 27534a 12055688i bk10: 26774a 12169907i bk11: 27137a 12118448i bk12: 27147a 12135461i bk13: 27070a 12163250i bk14: 27930a 12069017i bk15: 28135a 12027608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076252
Row_Buffer_Locality_read = 0.074808
Row_Buffer_Locality_write = 0.089751
Bank_Level_Parallism = 6.056910
Bank_Level_Parallism_Col = 2.074211
Bank_Level_Parallism_Ready = 1.168162
write_to_read_ratio_blp_rw_average = 0.137241
GrpLevelPara = 1.772905 

BW Util details:
bwutil = 0.135910 
total_CMD = 15037069 
util_bw = 2043692 
Wasted_Col = 4806760 
Wasted_Row = 985973 
Idle = 7200644 

BW Util Bottlenecks: 
RCDc_limit = 7011029 
RCDWRc_limit = 395330 
WTRc_limit = 1661908 
RTWc_limit = 1248886 
CCDLc_limit = 387024 
rwq = 0 
CCDLc_limit_alone = 284133 
WTRc_limit_alone = 1608429 
RTWc_limit_alone = 1199474 

Commands details: 
total_CMD = 15037069 
n_nop = 13746825 
Read = 436758 
Write = 0 
L2_Alloc = 0 
L2_WB = 74165 
n_act = 446611 
n_pre = 446595 
n_ref = 0 
n_req = 483476 
total_req = 510923 

Dual Bus Interface Util: 
issued_total_row = 893206 
issued_total_col = 510923 
Row_Bus_Util =  0.059400 
CoL_Bus_Util = 0.033978 
Either_Row_CoL_Bus_Util = 0.085804 
Issued_on_Two_Bus_Simul_Util = 0.007574 
issued_two_Eff = 0.088266 
queue_avg = 5.655335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.65533
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15037069 n_nop=13743305 n_act=448892 n_pre=448876 n_ref_event=0 n_req=486243 n_rd=439350 n_rd_L2_A=0 n_write=0 n_wr_bk=73970 bw_util=0.1365
n_activity=8548997 dram_eff=0.2402
bk0: 27669a 12040536i bk1: 27479a 12033969i bk2: 27027a 12116232i bk3: 27368a 12063581i bk4: 26890a 12143368i bk5: 27430a 12058930i bk6: 27240a 12099766i bk7: 27862a 12017377i bk8: 26885a 12105901i bk9: 27418a 12059475i bk10: 27098a 12108409i bk11: 27806a 12017055i bk12: 27233a 12088305i bk13: 27700a 12016991i bk14: 27837a 12034094i bk15: 28408a 11955557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076818
Row_Buffer_Locality_read = 0.075516
Row_Buffer_Locality_write = 0.089011
Bank_Level_Parallism = 6.147861
Bank_Level_Parallism_Col = 2.075166
Bank_Level_Parallism_Ready = 1.167435
write_to_read_ratio_blp_rw_average = 0.137926
GrpLevelPara = 1.774344 

BW Util details:
bwutil = 0.136548 
total_CMD = 15037069 
util_bw = 2053280 
Wasted_Col = 4825334 
Wasted_Row = 985536 
Idle = 7172919 

BW Util Bottlenecks: 
RCDc_limit = 7043303 
RCDWRc_limit = 397758 
WTRc_limit = 1662887 
RTWc_limit = 1264105 
CCDLc_limit = 391546 
rwq = 0 
CCDLc_limit_alone = 287649 
WTRc_limit_alone = 1609090 
RTWc_limit_alone = 1214005 

Commands details: 
total_CMD = 15037069 
n_nop = 13743305 
Read = 439350 
Write = 0 
L2_Alloc = 0 
L2_WB = 73970 
n_act = 448892 
n_pre = 448876 
n_ref = 0 
n_req = 486243 
total_req = 513320 

Dual Bus Interface Util: 
issued_total_row = 897768 
issued_total_col = 513320 
Row_Bus_Util =  0.059704 
CoL_Bus_Util = 0.034137 
Either_Row_CoL_Bus_Util = 0.086038 
Issued_on_Two_Bus_Simul_Util = 0.007802 
issued_two_Eff = 0.090684 
queue_avg = 6.177717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.17772
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15037069 n_nop=13741259 n_act=449395 n_pre=449379 n_ref_event=0 n_req=486923 n_rd=440262 n_rd_L2_A=0 n_write=0 n_wr_bk=73833 bw_util=0.1368
n_activity=8546376 dram_eff=0.2406
bk0: 27775a 11993884i bk1: 27510a 12020514i bk2: 27373a 12021676i bk3: 26982a 12070295i bk4: 27312a 12043777i bk5: 26932a 12091636i bk6: 27889a 11960755i bk7: 27491a 12045843i bk8: 27116a 12050428i bk9: 27095a 12068173i bk10: 28001a 11959064i bk11: 27066a 12068627i bk12: 27582a 12025929i bk13: 27961a 11971582i bk14: 28399a 11925520i bk15: 27778a 11971738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077074
Row_Buffer_Locality_read = 0.075550
Row_Buffer_Locality_write = 0.091447
Bank_Level_Parallism = 6.242510
Bank_Level_Parallism_Col = 2.082401
Bank_Level_Parallism_Ready = 1.169295
write_to_read_ratio_blp_rw_average = 0.137545
GrpLevelPara = 1.780548 

BW Util details:
bwutil = 0.136754 
total_CMD = 15037069 
util_bw = 2056380 
Wasted_Col = 4813672 
Wasted_Row = 984012 
Idle = 7183005 

BW Util Bottlenecks: 
RCDc_limit = 7044168 
RCDWRc_limit = 394939 
WTRc_limit = 1650758 
RTWc_limit = 1263792 
CCDLc_limit = 389622 
rwq = 0 
CCDLc_limit_alone = 286627 
WTRc_limit_alone = 1597239 
RTWc_limit_alone = 1214316 

Commands details: 
total_CMD = 15037069 
n_nop = 13741259 
Read = 440262 
Write = 0 
L2_Alloc = 0 
L2_WB = 73833 
n_act = 449395 
n_pre = 449379 
n_ref = 0 
n_req = 486923 
total_req = 514095 

Dual Bus Interface Util: 
issued_total_row = 898774 
issued_total_col = 514095 
Row_Bus_Util =  0.059771 
CoL_Bus_Util = 0.034189 
Either_Row_CoL_Bus_Util = 0.086174 
Issued_on_Two_Bus_Simul_Util = 0.007785 
issued_two_Eff = 0.090337 
queue_avg = 6.734492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.73449
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15037069 n_nop=13742578 n_act=449702 n_pre=449686 n_ref_event=0 n_req=487169 n_rd=440471 n_rd_L2_A=0 n_write=0 n_wr_bk=73688 bw_util=0.1368
n_activity=8534222 dram_eff=0.241
bk0: 27955a 11963241i bk1: 27856a 12003448i bk2: 27124a 12048430i bk3: 26927a 12099927i bk4: 27190a 12076353i bk5: 27073a 12079166i bk6: 27847a 11976186i bk7: 27696a 11999675i bk8: 27504a 12016512i bk9: 27487a 12023224i bk10: 27762a 11974795i bk11: 27685a 11994889i bk12: 27629a 11990702i bk13: 27505a 12022959i bk14: 27571a 12010147i bk15: 27660a 12022252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076908
Row_Buffer_Locality_read = 0.075415
Row_Buffer_Locality_write = 0.090989
Bank_Level_Parallism = 6.257450
Bank_Level_Parallism_Col = 2.081760
Bank_Level_Parallism_Ready = 1.165939
write_to_read_ratio_blp_rw_average = 0.137480
GrpLevelPara = 1.780033 

BW Util details:
bwutil = 0.136771 
total_CMD = 15037069 
util_bw = 2056636 
Wasted_Col = 4806643 
Wasted_Row = 970770 
Idle = 7203020 

BW Util Bottlenecks: 
RCDc_limit = 7046346 
RCDWRc_limit = 394649 
WTRc_limit = 1642712 
RTWc_limit = 1263701 
CCDLc_limit = 391977 
rwq = 0 
CCDLc_limit_alone = 288942 
WTRc_limit_alone = 1589932 
RTWc_limit_alone = 1213446 

Commands details: 
total_CMD = 15037069 
n_nop = 13742578 
Read = 440471 
Write = 0 
L2_Alloc = 0 
L2_WB = 73688 
n_act = 449702 
n_pre = 449686 
n_ref = 0 
n_req = 487169 
total_req = 514159 

Dual Bus Interface Util: 
issued_total_row = 899388 
issued_total_col = 514159 
Row_Bus_Util =  0.059811 
CoL_Bus_Util = 0.034193 
Either_Row_CoL_Bus_Util = 0.086087 
Issued_on_Two_Bus_Simul_Util = 0.007918 
issued_two_Eff = 0.091971 
queue_avg = 6.667550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.66755
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15037069 n_nop=13734053 n_act=452106 n_pre=452090 n_ref_event=0 n_req=490512 n_rd=443462 n_rd_L2_A=0 n_write=0 n_wr_bk=74185 bw_util=0.1377
n_activity=8533982 dram_eff=0.2426
bk0: 27909a 11970543i bk1: 27494a 12015193i bk2: 27516a 12019760i bk3: 27333a 12061067i bk4: 27255a 12047432i bk5: 28121a 11934146i bk6: 27771a 11979172i bk7: 28425a 11929241i bk8: 27735a 11991306i bk9: 27586a 12010223i bk10: 27165a 12049330i bk11: 27203a 12068694i bk12: 27634a 11997173i bk13: 27944a 11946698i bk14: 28203a 11926488i bk15: 28168a 11938845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078298
Row_Buffer_Locality_read = 0.076514
Row_Buffer_Locality_write = 0.095112
Bank_Level_Parallism = 6.299439
Bank_Level_Parallism_Col = 2.101524
Bank_Level_Parallism_Ready = 1.170602
write_to_read_ratio_blp_rw_average = 0.139941
GrpLevelPara = 1.790458 

BW Util details:
bwutil = 0.137699 
total_CMD = 15037069 
util_bw = 2070588 
Wasted_Col = 4818352 
Wasted_Row = 958439 
Idle = 7189690 

BW Util Bottlenecks: 
RCDc_limit = 7075394 
RCDWRc_limit = 394416 
WTRc_limit = 1671705 
RTWc_limit = 1313630 
CCDLc_limit = 397772 
rwq = 0 
CCDLc_limit_alone = 290536 
WTRc_limit_alone = 1617134 
RTWc_limit_alone = 1260965 

Commands details: 
total_CMD = 15037069 
n_nop = 13734053 
Read = 443462 
Write = 0 
L2_Alloc = 0 
L2_WB = 74185 
n_act = 452106 
n_pre = 452090 
n_ref = 0 
n_req = 490512 
total_req = 517647 

Dual Bus Interface Util: 
issued_total_row = 904196 
issued_total_col = 517647 
Row_Bus_Util =  0.060131 
CoL_Bus_Util = 0.034425 
Either_Row_CoL_Bus_Util = 0.086654 
Issued_on_Two_Bus_Simul_Util = 0.007902 
issued_two_Eff = 0.091194 
queue_avg = 6.947616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.94762

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1165867, Miss = 228181, Miss_rate = 0.196, Pending_hits = 1333, Reservation_fails = 8280
L2_cache_bank[1]: Access = 1161784, Miss = 225684, Miss_rate = 0.194, Pending_hits = 1308, Reservation_fails = 4339
L2_cache_bank[2]: Access = 1371599, Miss = 228414, Miss_rate = 0.167, Pending_hits = 1554, Reservation_fails = 7825
L2_cache_bank[3]: Access = 1161904, Miss = 237406, Miss_rate = 0.204, Pending_hits = 1717, Reservation_fails = 7332
L2_cache_bank[4]: Access = 1168567, Miss = 228993, Miss_rate = 0.196, Pending_hits = 1450, Reservation_fails = 6864
L2_cache_bank[5]: Access = 1108502, Miss = 227566, Miss_rate = 0.205, Pending_hits = 1346, Reservation_fails = 4383
L2_cache_bank[6]: Access = 1138322, Miss = 225756, Miss_rate = 0.198, Pending_hits = 1308, Reservation_fails = 7124
L2_cache_bank[7]: Access = 1130329, Miss = 226849, Miss_rate = 0.201, Pending_hits = 1309, Reservation_fails = 6373
L2_cache_bank[8]: Access = 1326952, Miss = 225412, Miss_rate = 0.170, Pending_hits = 1322, Reservation_fails = 6440
L2_cache_bank[9]: Access = 1142348, Miss = 221341, Miss_rate = 0.194, Pending_hits = 1283, Reservation_fails = 7291
L2_cache_bank[10]: Access = 1183102, Miss = 227322, Miss_rate = 0.192, Pending_hits = 1428, Reservation_fails = 7090
L2_cache_bank[11]: Access = 1131563, Miss = 224271, Miss_rate = 0.198, Pending_hits = 1269, Reservation_fails = 5965
L2_cache_bank[12]: Access = 1146649, Miss = 224509, Miss_rate = 0.196, Pending_hits = 1270, Reservation_fails = 10119
L2_cache_bank[13]: Access = 1172626, Miss = 223783, Miss_rate = 0.191, Pending_hits = 1327, Reservation_fails = 8461
L2_cache_bank[14]: Access = 1143194, Miss = 223318, Miss_rate = 0.195, Pending_hits = 1301, Reservation_fails = 8080
L2_cache_bank[15]: Access = 1122306, Miss = 225704, Miss_rate = 0.201, Pending_hits = 1213, Reservation_fails = 6363
L2_cache_bank[16]: Access = 1143313, Miss = 224025, Miss_rate = 0.196, Pending_hits = 1336, Reservation_fails = 7176
L2_cache_bank[17]: Access = 1088914, Miss = 227616, Miss_rate = 0.209, Pending_hits = 1270, Reservation_fails = 5471
L2_cache_bank[18]: Access = 1135799, Miss = 227591, Miss_rate = 0.200, Pending_hits = 1324, Reservation_fails = 7422
L2_cache_bank[19]: Access = 1138327, Miss = 224955, Miss_rate = 0.198, Pending_hits = 1325, Reservation_fails = 8970
L2_cache_bank[20]: Access = 1189564, Miss = 226723, Miss_rate = 0.191, Pending_hits = 1446, Reservation_fails = 8726
L2_cache_bank[21]: Access = 1130736, Miss = 226030, Miss_rate = 0.200, Pending_hits = 1416, Reservation_fails = 6979
L2_cache_bank[22]: Access = 1157341, Miss = 227330, Miss_rate = 0.196, Pending_hits = 1324, Reservation_fails = 6263
L2_cache_bank[23]: Access = 1185775, Miss = 228411, Miss_rate = 0.193, Pending_hits = 1366, Reservation_fails = 7162
L2_total_cache_accesses = 27945383
L2_total_cache_misses = 5437190
L2_total_cache_miss_rate = 0.1946
L2_total_cache_pending_hits = 32545
L2_total_cache_reservation_fails = 170498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22214230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3273140
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2016829
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32545
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36839
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110382
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27536744
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408639
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8055
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162391
L2_cache_data_port_util = 0.160
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=27945383
icnt_total_pkts_simt_to_mem=27945383
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27945383
Req_Network_cycles = 5863645
Req_Network_injected_packets_per_cycle =       4.7659 
Req_Network_conflicts_per_cycle =       2.9089
Req_Network_conflicts_per_cycle_util =       4.6199
Req_Bank_Level_Parallism =       7.5691
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.1031
Req_Network_out_buffer_full_per_cycle =       0.0460
Req_Network_out_buffer_avg_util =       4.8297

Reply_Network_injected_packets_num = 27945383
Reply_Network_cycles = 5863645
Reply_Network_injected_packets_per_cycle =        4.7659
Reply_Network_conflicts_per_cycle =        3.5008
Reply_Network_conflicts_per_cycle_util =       5.5599
Reply_Bank_Level_Parallism =       7.5691
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2546
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1589
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 40 min, 13 sec (24013 sec)
gpgpu_simulation_rate = 7559 (inst/sec)
gpgpu_simulation_rate = 244 (cycle/sec)
gpgpu_silicon_slowdown = 5594262x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c754360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754290..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 32: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 32 
gpu_sim_cycle = 28898
gpu_sim_insn = 21183
gpu_ipc =       0.7330
gpu_tot_sim_cycle = 5892543
gpu_tot_sim_insn = 181548099
gpu_tot_ipc =      30.8098
gpu_tot_issued_cta = 4621
gpu_occupancy = 12.4320% 
gpu_tot_occupancy = 68.3883% 
max_total_param_size = 0
gpu_stall_dramfull = 2591024
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0654
partiton_level_parallism_total  =       4.7428
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.8154
L2_BW  =       2.8553 GB/Sec
L2_BW_total  =     207.1664 GB/Sec
gpu_total_sim_rate=7552

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1625135, Miss = 909335, Miss_rate = 0.560, Pending_hits = 18839, Reservation_fails = 450240
	L1D_cache_core[1]: Access = 1561976, Miss = 887478, Miss_rate = 0.568, Pending_hits = 19415, Reservation_fails = 556966
	L1D_cache_core[2]: Access = 1634710, Miss = 910066, Miss_rate = 0.557, Pending_hits = 19138, Reservation_fails = 477371
	L1D_cache_core[3]: Access = 1518558, Miss = 891059, Miss_rate = 0.587, Pending_hits = 19032, Reservation_fails = 556798
	L1D_cache_core[4]: Access = 1531369, Miss = 872499, Miss_rate = 0.570, Pending_hits = 18370, Reservation_fails = 463278
	L1D_cache_core[5]: Access = 1396109, Miss = 808076, Miss_rate = 0.579, Pending_hits = 16591, Reservation_fails = 471039
	L1D_cache_core[6]: Access = 1440078, Miss = 818184, Miss_rate = 0.568, Pending_hits = 17404, Reservation_fails = 469873
	L1D_cache_core[7]: Access = 1516161, Miss = 866096, Miss_rate = 0.571, Pending_hits = 18510, Reservation_fails = 437920
	L1D_cache_core[8]: Access = 1505309, Miss = 875462, Miss_rate = 0.582, Pending_hits = 19141, Reservation_fails = 500106
	L1D_cache_core[9]: Access = 1467314, Miss = 863432, Miss_rate = 0.588, Pending_hits = 19184, Reservation_fails = 497816
	L1D_cache_core[10]: Access = 1431734, Miss = 833943, Miss_rate = 0.582, Pending_hits = 18841, Reservation_fails = 475517
	L1D_cache_core[11]: Access = 1482194, Miss = 859694, Miss_rate = 0.580, Pending_hits = 18084, Reservation_fails = 509884
	L1D_cache_core[12]: Access = 1469453, Miss = 871261, Miss_rate = 0.593, Pending_hits = 18859, Reservation_fails = 488300
	L1D_cache_core[13]: Access = 1399630, Miss = 815769, Miss_rate = 0.583, Pending_hits = 17282, Reservation_fails = 441462
	L1D_cache_core[14]: Access = 1425192, Miss = 806606, Miss_rate = 0.566, Pending_hits = 17009, Reservation_fails = 445666
	L1D_cache_core[15]: Access = 1566202, Miss = 896318, Miss_rate = 0.572, Pending_hits = 19578, Reservation_fails = 489709
	L1D_cache_core[16]: Access = 1435116, Miss = 831137, Miss_rate = 0.579, Pending_hits = 17317, Reservation_fails = 473066
	L1D_cache_core[17]: Access = 1458117, Miss = 843404, Miss_rate = 0.578, Pending_hits = 18128, Reservation_fails = 511897
	L1D_cache_core[18]: Access = 1487794, Miss = 879385, Miss_rate = 0.591, Pending_hits = 18638, Reservation_fails = 519108
	L1D_cache_core[19]: Access = 1510766, Miss = 861548, Miss_rate = 0.570, Pending_hits = 18453, Reservation_fails = 464529
	L1D_cache_core[20]: Access = 1529731, Miss = 867630, Miss_rate = 0.567, Pending_hits = 18406, Reservation_fails = 475349
	L1D_cache_core[21]: Access = 1531456, Miss = 885216, Miss_rate = 0.578, Pending_hits = 19641, Reservation_fails = 512123
	L1D_cache_core[22]: Access = 1483194, Miss = 869861, Miss_rate = 0.586, Pending_hits = 19461, Reservation_fails = 540757
	L1D_cache_core[23]: Access = 1419914, Miss = 846493, Miss_rate = 0.596, Pending_hits = 19161, Reservation_fails = 534387
	L1D_cache_core[24]: Access = 1451704, Miss = 812129, Miss_rate = 0.559, Pending_hits = 17344, Reservation_fails = 456174
	L1D_cache_core[25]: Access = 1463602, Miss = 844073, Miss_rate = 0.577, Pending_hits = 17490, Reservation_fails = 459283
	L1D_cache_core[26]: Access = 1415107, Miss = 806774, Miss_rate = 0.570, Pending_hits = 18111, Reservation_fails = 476161
	L1D_cache_core[27]: Access = 1546783, Miss = 835258, Miss_rate = 0.540, Pending_hits = 17717, Reservation_fails = 459769
	L1D_cache_core[28]: Access = 1502375, Miss = 825108, Miss_rate = 0.549, Pending_hits = 17489, Reservation_fails = 442944
	L1D_cache_core[29]: Access = 1628256, Miss = 893670, Miss_rate = 0.549, Pending_hits = 18487, Reservation_fails = 481478
	L1D_total_cache_accesses = 44835039
	L1D_total_cache_misses = 25686964
	L1D_total_cache_miss_rate = 0.5729
	L1D_total_cache_pending_hits = 551120
	L1D_total_cache_reservation_fails = 14538970
	L1D_cache_data_port_util = 0.164
	L1D_cache_fill_port_util = 0.223
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18553987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 551120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23095713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14489620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2225250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 551138
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44426070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408969

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5021038
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9453339
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49263
ctas_completed 4621, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32313, 43610, 41495, 42897, 36135, 35313, 36373, 35192, 26771, 24584, 24239, 25969, 25179, 22438, 27088, 25350, 28445, 27723, 29324, 34928, 30398, 32802, 31062, 27030, 32931, 28549, 30030, 31282, 27758, 33649, 32687, 24361, 
gpgpu_n_tot_thrd_icount = 863165664
gpgpu_n_tot_w_icount = 26973927
gpgpu_n_stall_shd_mem = 19490358
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27538303
gpgpu_n_mem_write_global = 408969
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 48607422
gpgpu_n_store_insn = 1178030
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5997574
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17394667
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2095691
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5634199	W0_Idle:35254555	W0_Scoreboard:385645523	W1:10101165	W2:3583469	W3:1996410	W4:1371467	W5:1003796	W6:807596	W7:665084	W8:563924	W9:486454	W10:418981	W11:382731	W12:339005	W13:321016	W14:306268	W15:277477	W16:263687	W17:241372	W18:227801	W19:216287	W20:200059	W21:196531	W22:193607	W23:193345	W24:196306	W25:197183	W26:186913	W27:181411	W28:178942	W29:174700	W30:174696	W31:169115	W32:1157129
single_issue_nums: WS0:6612108	WS1:6841627	WS2:6799172	WS3:6721020	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202567560 {8:25320945,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16358760 {40:408969,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1012837800 {40:25320945,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3271752 {8:408969,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3358 
max_icnt2sh_latency = 255 
averagemflatency = 381 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 8 
mrq_lat_table:2933219 	53551 	111250 	237096 	420054 	423216 	463493 	549627 	499061 	150341 	9874 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13673342 	10952676 	2167115 	749422 	367089 	37550 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426137 	279879 	123588 	91351 	18658837 	3311411 	1646023 	1362119 	679840 	314572 	52915 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13585179 	6437573 	4247591 	2320738 	1039301 	294378 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22282 	22967 	4569 	1520 	323 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.082829  1.086022  1.087451  1.081213  1.086961  1.087766  1.087048  1.087638  1.078303  1.080241  1.088493  1.084500  1.090124  1.087723  1.087374  1.090591 
dram[1]:  1.089611  1.098710  1.095217  1.114508  1.085990  1.091322  1.084521  1.088890  1.080650  1.083159  1.085031  1.107196  1.087922  1.098914  1.094407  1.111794 
dram[2]:  1.084201  1.082855  1.085180  1.081957  1.079967  1.082622  1.095676  1.085717  1.080711  1.074275  1.084629  1.080257  1.096345  1.095027  1.086035  1.085764 
dram[3]:  1.079620  1.085580  1.084300  1.081991  1.082888  1.080458  1.081085  1.087387  1.079191  1.073599  1.075541  1.082008  1.087980  1.088056  1.084969  1.086623 
dram[4]:  1.078110  1.081013  1.077325  1.078923  1.076810  1.077691  1.083475  1.082582  1.072755  1.075086  1.078267  1.079336  1.084149  1.082665  1.083986  1.085277 
dram[5]:  1.092934  1.084988  1.084789  1.083838  1.080100  1.077464  1.086432  1.088645  1.078696  1.074309  1.087451  1.079760  1.082817  1.078525  1.095620  1.088022 
dram[6]:  1.083511  1.085381  1.075657  1.079672  1.079182  1.077560  1.084444  1.081714  1.076594  1.074561  1.081827  1.077479  1.085772  1.084919  1.088260  1.084700 
dram[7]:  1.083330  1.084391  1.080971  1.081475  1.080304  1.080562  1.087482  1.083045  1.071640  1.075137  1.080547  1.083177  1.085436  1.085872  1.089091  1.087857 
dram[8]:  1.084945  1.085496  1.081584  1.083799  1.077582  1.079574  1.082447  1.083931  1.076234  1.082785  1.083668  1.082764  1.083336  1.083967  1.088409  1.090401 
dram[9]:  1.087589  1.085953  1.084951  1.084471  1.080402  1.079892  1.085319  1.080721  1.081036  1.074222  1.084343  1.084175  1.086455  1.084210  1.088010  1.084031 
dram[10]:  1.088868  1.084301  1.084585  1.077478  1.080308  1.081220  1.088637  1.087490  1.078131  1.075362  1.083477  1.084305  1.080634  1.084596  1.086528  1.086861 
dram[11]:  1.088217  1.085914  1.083289  1.083613  1.082429  1.084101  1.090405  1.084437  1.075885  1.079054  1.084461  1.079923  1.090812  1.086323  1.091691  1.088502 
average row locality = 5851074/5396657 = 1.084203
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27444     27358     27061     26880     27892     27845     28039     27678     27530     27144     27704     27038     28346     27799     28033     27817 
dram[1]:     27640     28908     27478     28985     27907     28030     27856     28910     27611     28806     27460     28987     27914     28840     28430     29820 
dram[2]:     27841     27887     27358     26860     27171     27715     28718     27752     27440     27242     27926     27412     28157     28243     28268     28339 
dram[3]:     27150     27868     26974     27070     27468     27268     27158     27664     27819     27409     27042     27454     27851     28173     28175     27824 
dram[4]:     27433     27368     26691     26407     27130     26444     28383     27199     26822     26822     27154     26763     27811     26984     27874     27235 
dram[5]:     28106     27278     27225     27032     27053     26331     27919     27739     27288     26851     27540     27646     28081     27834     27980     27432 
dram[6]:     27598     27452     26465     26844     27015     26474     27804     27311     26717     26698     27579     27262     27507     27855     27696     27759 
dram[7]:     27191     27842     26845     27160     26892     27010     27543     27688     26867     27534     26775     27137     27148     27070     27932     28136 
dram[8]:     27671     27479     27031     27370     26892     27431     27241     27862     26887     27418     27099     27806     27233     27701     27839     28409 
dram[9]:     27775     27511     27374     26983     27313     26932     27890     27491     27117     27095     28002     27067     27583     27961     28401     27778 
dram[10]:     27956     27856     27124     26929     27190     27073     27847     27697     27505     27487     27763     27685     27629     27506     27574     27661 
dram[11]:     27910     27494     27518     27333     27255     28123     27771     28426     27735     27586     27165     27203     27636     27944     28204     28168 
total dram reads = 5290142
bank skew: 29820/26331 = 1.13
chip skew: 453582/434520 = 1.04
number of total write accesses:
dram[0]:      4633      4550      4262      4316      4722      4735      4644      4570      4477      4457      4699      4550      4928      5011      4759      4869 
dram[1]:      4699      4452      4384      4613      4806      4564      4363      4688      4508      4464      4560      4718      4893      5002      4851      4966 
dram[2]:      4634      4607      4365      4476      4646      4717      4866      4627      4279      4266      4500      4737      5011      4926      4664      4972 
dram[3]:      4445      4744      4374      4532      4582      4704      4597      4609      4255      4388      4523      4552      4803      4843      4957      4904 
dram[4]:      4669      4585      4411      4516      4687      4592      4622      4508      4289      4482      4522      4471      5014      4979      4749      4755 
dram[5]:      4704      4539      4353      4523      4488      4444      4523      4671      4298      4309      4416      4519      4982      5004      4790      4711 
dram[6]:      4548      4563      4395      4388      4571      4665      4559      4519      4175      4350      4545      4482      4804      4932      4835      4837 
dram[7]:      4530      4640      4347      4434      4667      4641      4598      4791      4443      4352      4643      4666      4919      4861      4799      4835 
dram[8]:      4647      4659      4323      4518      4847      4733      4648      4685      4336      4485      4495      4414      4793      4881      4685      4826 
dram[9]:      4488      4623      4336      4407      4609      4606      4694      4625      4417      4251      4579      4594      4769      5095      4825      4919 
dram[10]:      4598      4678      4243      4415      4458      4712      4710      4452      4441      4454      4630      4622      4740      4938      4820      4779 
dram[11]:      4594      4554      4595      4369      4675      4770      4455      4635      4533      4511      4459      4607      4974      4832      4846      4782 
total dram writes = 886970
bank skew: 5095/4175 = 1.22
chip skew: 74531/73168 = 1.02
average mf latency per bank:
dram[0]:       1345      1303      1362      1206      1677      1592      2633      2325      1873      1758      1624      1749      1552      1533      1548      1404
dram[1]:       1693      1983      1631      1924      2454      2915      3719      4679      2234      2745      2280      2672      1868      2326      2860      2129
dram[2]:       1458      1380      1454      1388      2243      1702      2723      2369      1965      1819      1944      1747      1631      1563      1485      1440
dram[3]:       1285      1222      1222      1226      1668      1590      2576      2562      1537      1687      1577      1517      1442      1411      1274      1345
dram[4]:       1224      1281      1183      1150      3098      1682      2157      2515      1855      1577      1511      1525      1396      1439      1401      1375
dram[5]:       1618      1300      1520      1223      2282      1692      3774      2482      2603      1718      2158      1610      1824      1405      1849      1386
dram[6]:       1190      1214      1205      1164      1543      1849      2583      2364      1647      1662      1626      1745      1402      1356      1419      1294
dram[7]:       1263      1270      1157      1198      1645      1738      2274      2222      1713      1591      1572      1614      1469      1387      1282      1322
dram[8]:       1212      1280      1160      1217      1509      1588      2435      2123      1719      1741      1654      1580      1400      1360      1318      1322
dram[9]:       1357      1271      1296      1287      1782      1708      2328      2247      1923      1908      1704      1780      1471      1408      1360      1403
dram[10]:       1329      1250      1305      1217      1767      1775      2699      2381      1766      1724      1730      1627      1536      1481      1579      1401
dram[11]:       1354      1299      1271      1216      1928      1868      2500      2462      1919      1708      1613      1466      1584      1475      1365      1302
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15111175 n_nop=13815146 n_act=449764 n_pre=449748 n_ref_event=0 n_req=488404 n_rd=441608 n_rd_L2_A=0 n_write=0 n_wr_bk=74182 bw_util=0.1365
n_activity=8509790 dram_eff=0.2424
bk0: 27444a 12113005i bk1: 27358a 12123867i bk2: 27061a 12157753i bk3: 26880a 12179499i bk4: 27892a 12062370i bk5: 27845a 12061459i bk6: 28039a 12032735i bk7: 27678a 12107944i bk8: 27530a 12087928i bk9: 27144a 12165552i bk10: 27704a 12088339i bk11: 27038a 12161627i bk12: 28346a 12007432i bk13: 27799a 12054528i bk14: 28033a 12034544i bk15: 27817a 12063375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079119
Row_Buffer_Locality_read = 0.077526
Row_Buffer_Locality_write = 0.094153
Bank_Level_Parallism = 6.266458
Bank_Level_Parallism_Col = 2.099348
Bank_Level_Parallism_Ready = 1.173621
write_to_read_ratio_blp_rw_average = 0.137944
GrpLevelPara = 1.789384 

BW Util details:
bwutil = 0.136532 
total_CMD = 15111175 
util_bw = 2063160 
Wasted_Col = 4791087 
Wasted_Row = 965463 
Idle = 7291465 

BW Util Bottlenecks: 
RCDc_limit = 7033459 
RCDWRc_limit = 391460 
WTRc_limit = 1671823 
RTWc_limit = 1282948 
CCDLc_limit = 394828 
rwq = 0 
CCDLc_limit_alone = 289815 
WTRc_limit_alone = 1618298 
RTWc_limit_alone = 1231460 

Commands details: 
total_CMD = 15111175 
n_nop = 13815146 
Read = 441608 
Write = 0 
L2_Alloc = 0 
L2_WB = 74182 
n_act = 449764 
n_pre = 449748 
n_ref = 0 
n_req = 488404 
total_req = 515790 

Dual Bus Interface Util: 
issued_total_row = 899512 
issued_total_col = 515790 
Row_Bus_Util =  0.059526 
CoL_Bus_Util = 0.034133 
Either_Row_CoL_Bus_Util = 0.085766 
Issued_on_Two_Bus_Simul_Util = 0.007893 
issued_two_Eff = 0.092030 
queue_avg = 6.454360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.45436
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15111175 n_nop=13793212 n_act=458018 n_pre=458002 n_ref_event=0 n_req=500930 n_rd=453582 n_rd_L2_A=0 n_write=0 n_wr_bk=74531 bw_util=0.1398
n_activity=8537266 dram_eff=0.2474
bk0: 27640a 11923555i bk1: 28908a 11802126i bk2: 27478a 11940824i bk3: 28985a 11773248i bk4: 27907a 11888848i bk5: 28030a 11908388i bk6: 27856a 11955469i bk7: 28910a 11771926i bk8: 27611a 11929083i bk9: 28806a 11788711i bk10: 27460a 11927184i bk11: 28987a 11774311i bk12: 27914a 11879548i bk13: 28840a 11775415i bk14: 28430a 11861149i bk15: 29820a 11668417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085665
Row_Buffer_Locality_read = 0.082944
Row_Buffer_Locality_write = 0.111726
Bank_Level_Parallism = 6.741999
Bank_Level_Parallism_Col = 2.144338
Bank_Level_Parallism_Ready = 1.181197
write_to_read_ratio_blp_rw_average = 0.141912
GrpLevelPara = 1.819240 

BW Util details:
bwutil = 0.139794 
total_CMD = 15111175 
util_bw = 2112452 
Wasted_Col = 4803815 
Wasted_Row = 942920 
Idle = 7251988 

BW Util Bottlenecks: 
RCDc_limit = 7115889 
RCDWRc_limit = 385822 
WTRc_limit = 1671179 
RTWc_limit = 1387971 
CCDLc_limit = 410080 
rwq = 0 
CCDLc_limit_alone = 298385 
WTRc_limit_alone = 1616582 
RTWc_limit_alone = 1330873 

Commands details: 
total_CMD = 15111175 
n_nop = 13793212 
Read = 453582 
Write = 0 
L2_Alloc = 0 
L2_WB = 74531 
n_act = 458018 
n_pre = 458002 
n_ref = 0 
n_req = 500930 
total_req = 528113 

Dual Bus Interface Util: 
issued_total_row = 916020 
issued_total_col = 528113 
Row_Bus_Util =  0.060619 
CoL_Bus_Util = 0.034949 
Either_Row_CoL_Bus_Util = 0.087218 
Issued_on_Two_Bus_Simul_Util = 0.008349 
issued_two_Eff = 0.095731 
queue_avg = 9.370727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.37073
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15111175 n_nop=13809790 n_act=452617 n_pre=452601 n_ref_event=0 n_req=491149 n_rd=444329 n_rd_L2_A=0 n_write=0 n_wr_bk=74293 bw_util=0.1373
n_activity=8543553 dram_eff=0.2428
bk0: 27841a 12032137i bk1: 27887a 12044991i bk2: 27358a 12096782i bk3: 26860a 12129584i bk4: 27171a 12077806i bk5: 27715a 12030335i bk6: 28718a 11921506i bk7: 27752a 12044856i bk8: 27440a 12080520i bk9: 27242a 12100576i bk10: 27926a 12041236i bk11: 27412a 12061944i bk12: 28157a 11973769i bk13: 28243a 11970837i bk14: 28268a 11977060i bk15: 28339a 11956278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078455
Row_Buffer_Locality_read = 0.076952
Row_Buffer_Locality_write = 0.092717
Bank_Level_Parallism = 6.356693
Bank_Level_Parallism_Col = 2.092516
Bank_Level_Parallism_Ready = 1.168039
write_to_read_ratio_blp_rw_average = 0.138145
GrpLevelPara = 1.786501 

BW Util details:
bwutil = 0.137282 
total_CMD = 15111175 
util_bw = 2074488 
Wasted_Col = 4821134 
Wasted_Row = 965771 
Idle = 7249782 

BW Util Bottlenecks: 
RCDc_limit = 7077887 
RCDWRc_limit = 393519 
WTRc_limit = 1666592 
RTWc_limit = 1286207 
CCDLc_limit = 398856 
rwq = 0 
CCDLc_limit_alone = 292759 
WTRc_limit_alone = 1612359 
RTWc_limit_alone = 1234343 

Commands details: 
total_CMD = 15111175 
n_nop = 13809790 
Read = 444329 
Write = 0 
L2_Alloc = 0 
L2_WB = 74293 
n_act = 452617 
n_pre = 452601 
n_ref = 0 
n_req = 491149 
total_req = 518622 

Dual Bus Interface Util: 
issued_total_row = 905218 
issued_total_col = 518622 
Row_Bus_Util =  0.059904 
CoL_Bus_Util = 0.034320 
Either_Row_CoL_Bus_Util = 0.086121 
Issued_on_Two_Bus_Simul_Util = 0.008104 
issued_two_Eff = 0.094096 
queue_avg = 7.255907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.25591
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15111175 n_nop=13815547 n_act=449818 n_pre=449802 n_ref_event=0 n_req=486975 n_rd=440367 n_rd_L2_A=0 n_write=0 n_wr_bk=73812 bw_util=0.1361
n_activity=8527577 dram_eff=0.2412
bk0: 27150a 12138879i bk1: 27868a 12077674i bk2: 26974a 12179404i bk3: 27070a 12150105i bk4: 27468a 12112301i bk5: 27268a 12140565i bk6: 27158a 12130412i bk7: 27664a 12097850i bk8: 27819a 12089544i bk9: 27409a 12135183i bk10: 27042a 12186430i bk11: 27454a 12113026i bk12: 27851a 12074345i bk13: 28173a 12038289i bk14: 28175a 12046169i bk15: 27824a 12073464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076302
Row_Buffer_Locality_read = 0.074960
Row_Buffer_Locality_write = 0.088976
Bank_Level_Parallism = 6.208449
Bank_Level_Parallism_Col = 2.083818
Bank_Level_Parallism_Ready = 1.170183
write_to_read_ratio_blp_rw_average = 0.136487
GrpLevelPara = 1.779464 

BW Util details:
bwutil = 0.136106 
total_CMD = 15111175 
util_bw = 2056716 
Wasted_Col = 4812853 
Wasted_Row = 976559 
Idle = 7265047 

BW Util Bottlenecks: 
RCDc_limit = 7052541 
RCDWRc_limit = 393646 
WTRc_limit = 1657145 
RTWc_limit = 1257721 
CCDLc_limit = 390314 
rwq = 0 
CCDLc_limit_alone = 287208 
WTRc_limit_alone = 1603868 
RTWc_limit_alone = 1207892 

Commands details: 
total_CMD = 15111175 
n_nop = 13815547 
Read = 440367 
Write = 0 
L2_Alloc = 0 
L2_WB = 73812 
n_act = 449818 
n_pre = 449802 
n_ref = 0 
n_req = 486975 
total_req = 514179 

Dual Bus Interface Util: 
issued_total_row = 899620 
issued_total_col = 514179 
Row_Bus_Util =  0.059533 
CoL_Bus_Util = 0.034026 
Either_Row_CoL_Bus_Util = 0.085740 
Issued_on_Two_Bus_Simul_Util = 0.007820 
issued_two_Eff = 0.091208 
queue_avg = 6.133155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.13316
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15111175 n_nop=13823576 n_act=445699 n_pre=445683 n_ref_event=0 n_req=481297 n_rd=434520 n_rd_L2_A=0 n_write=0 n_wr_bk=73851 bw_util=0.1346
n_activity=8529327 dram_eff=0.2384
bk0: 27433a 12210682i bk1: 27368a 12236006i bk2: 26691a 12297661i bk3: 26407a 12361793i bk4: 27130a 12263311i bk5: 26444a 12320025i bk6: 28383a 12108038i bk7: 27199a 12225262i bk8: 26822a 12277417i bk9: 26822a 12279381i bk10: 27154a 12237013i bk11: 26763a 12297258i bk12: 27811a 12171938i bk13: 26984a 12246289i bk14: 27874a 12171465i bk15: 27235a 12243422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073965
Row_Buffer_Locality_read = 0.072455
Row_Buffer_Locality_write = 0.087992
Bank_Level_Parallism = 5.933626
Bank_Level_Parallism_Col = 2.063380
Bank_Level_Parallism_Ready = 1.164365
write_to_read_ratio_blp_rw_average = 0.136957
GrpLevelPara = 1.764947 

BW Util details:
bwutil = 0.134568 
total_CMD = 15111175 
util_bw = 2033484 
Wasted_Col = 4817865 
Wasted_Row = 988687 
Idle = 7271139 

BW Util Bottlenecks: 
RCDc_limit = 7013202 
RCDWRc_limit = 398280 
WTRc_limit = 1652167 
RTWc_limit = 1244070 
CCDLc_limit = 384042 
rwq = 0 
CCDLc_limit_alone = 282594 
WTRc_limit_alone = 1599536 
RTWc_limit_alone = 1195253 

Commands details: 
total_CMD = 15111175 
n_nop = 13823576 
Read = 434520 
Write = 0 
L2_Alloc = 0 
L2_WB = 73851 
n_act = 445699 
n_pre = 445683 
n_ref = 0 
n_req = 481297 
total_req = 508371 

Dual Bus Interface Util: 
issued_total_row = 891382 
issued_total_col = 508371 
Row_Bus_Util =  0.058988 
CoL_Bus_Util = 0.033642 
Either_Row_CoL_Bus_Util = 0.085208 
Issued_on_Two_Bus_Simul_Util = 0.007422 
issued_two_Eff = 0.087103 
queue_avg = 5.270667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.27067
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15111175 n_nop=13821760 n_act=447841 n_pre=447825 n_ref_event=0 n_req=485486 n_rd=439335 n_rd_L2_A=0 n_write=0 n_wr_bk=73274 bw_util=0.1357
n_activity=8538647 dram_eff=0.2401
bk0: 28106a 12047244i bk1: 27278a 12166949i bk2: 27225a 12159093i bk3: 27032a 12179551i bk4: 27053a 12190927i bk5: 26331a 12271816i bk6: 27919a 12066556i bk7: 27739a 12094230i bk8: 27288a 12113900i bk9: 26851a 12209118i bk10: 27540a 12100906i bk11: 27646a 12077878i bk12: 28081a 12036168i bk13: 27834a 12079421i bk14: 27980a 12060706i bk15: 27432a 12150099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077541
Row_Buffer_Locality_read = 0.076108
Row_Buffer_Locality_write = 0.091179
Bank_Level_Parallism = 6.182730
Bank_Level_Parallism_Col = 2.073730
Bank_Level_Parallism_Ready = 1.164269
write_to_read_ratio_blp_rw_average = 0.137115
GrpLevelPara = 1.773884 

BW Util details:
bwutil = 0.135690 
total_CMD = 15111175 
util_bw = 2050436 
Wasted_Col = 4807501 
Wasted_Row = 986099 
Idle = 7267139 

BW Util Bottlenecks: 
RCDc_limit = 7029568 
RCDWRc_limit = 391052 
WTRc_limit = 1615970 
RTWc_limit = 1251276 
CCDLc_limit = 392040 
rwq = 0 
CCDLc_limit_alone = 289486 
WTRc_limit_alone = 1563996 
RTWc_limit_alone = 1200696 

Commands details: 
total_CMD = 15111175 
n_nop = 13821760 
Read = 439335 
Write = 0 
L2_Alloc = 0 
L2_WB = 73274 
n_act = 447841 
n_pre = 447825 
n_ref = 0 
n_req = 485486 
total_req = 512609 

Dual Bus Interface Util: 
issued_total_row = 895666 
issued_total_col = 512609 
Row_Bus_Util =  0.059272 
CoL_Bus_Util = 0.033923 
Either_Row_CoL_Bus_Util = 0.085329 
Issued_on_Two_Bus_Simul_Util = 0.007866 
issued_two_Eff = 0.092181 
queue_avg = 6.964384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.96438
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15111175 n_nop=13823610 n_act=446134 n_pre=446118 n_ref_event=0 n_req=482439 n_rd=436036 n_rd_L2_A=0 n_write=0 n_wr_bk=73168 bw_util=0.1348
n_activity=8526455 dram_eff=0.2389
bk0: 27598a 12150733i bk1: 27452a 12180423i bk2: 26465a 12270535i bk3: 26844a 12251433i bk4: 27015a 12216112i bk5: 26474a 12313565i bk6: 27804a 12134644i bk7: 27311a 12186793i bk8: 26717a 12241938i bk9: 26698a 12247052i bk10: 27579a 12153185i bk11: 27262a 12176273i bk12: 27507a 12169466i bk13: 27855a 12125728i bk14: 27696a 12144220i bk15: 27759a 12150170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075253
Row_Buffer_Locality_read = 0.073753
Row_Buffer_Locality_write = 0.089348
Bank_Level_Parallism = 6.052526
Bank_Level_Parallism_Col = 2.064920
Bank_Level_Parallism_Ready = 1.165480
write_to_read_ratio_blp_rw_average = 0.135620
GrpLevelPara = 1.767453 

BW Util details:
bwutil = 0.134789 
total_CMD = 15111175 
util_bw = 2036816 
Wasted_Col = 4804011 
Wasted_Row = 985577 
Idle = 7284771 

BW Util Bottlenecks: 
RCDc_limit = 7014729 
RCDWRc_limit = 392736 
WTRc_limit = 1645825 
RTWc_limit = 1222809 
CCDLc_limit = 383701 
rwq = 0 
CCDLc_limit_alone = 283357 
WTRc_limit_alone = 1593243 
RTWc_limit_alone = 1175047 

Commands details: 
total_CMD = 15111175 
n_nop = 13823610 
Read = 436036 
Write = 0 
L2_Alloc = 0 
L2_WB = 73168 
n_act = 446134 
n_pre = 446118 
n_ref = 0 
n_req = 482439 
total_req = 509204 

Dual Bus Interface Util: 
issued_total_row = 892252 
issued_total_col = 509204 
Row_Bus_Util =  0.059046 
CoL_Bus_Util = 0.033697 
Either_Row_CoL_Bus_Util = 0.085206 
Issued_on_Two_Bus_Simul_Util = 0.007537 
issued_two_Eff = 0.088455 
queue_avg = 5.758034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.75803
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15111175 n_nop=13820892 n_act=446624 n_pre=446608 n_ref_event=0 n_req=483489 n_rd=436770 n_rd_L2_A=0 n_write=0 n_wr_bk=74166 bw_util=0.1352
n_activity=8543974 dram_eff=0.2392
bk0: 27191a 12188570i bk1: 27842a 12133281i bk2: 26845a 12246838i bk3: 27160a 12205167i bk4: 26892a 12268287i bk5: 27010a 12222969i bk6: 27543a 12141830i bk7: 27688a 12148502i bk8: 26867a 12207608i bk9: 27534a 12129795i bk10: 26775a 12243968i bk11: 27137a 12192553i bk12: 27148a 12209519i bk13: 27070a 12237355i bk14: 27932a 12143027i bk15: 28136a 12101662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076250
Row_Buffer_Locality_read = 0.074806
Row_Buffer_Locality_write = 0.089749
Bank_Level_Parallism = 6.056544
Bank_Level_Parallism_Col = 2.074165
Bank_Level_Parallism_Ready = 1.168158
write_to_read_ratio_blp_rw_average = 0.137237
GrpLevelPara = 1.772872 

BW Util details:
bwutil = 0.135247 
total_CMD = 15111175 
util_bw = 2043744 
Wasted_Col = 4807045 
Wasted_Row = 986242 
Idle = 7274144 

BW Util Bottlenecks: 
RCDc_limit = 7011309 
RCDWRc_limit = 395345 
WTRc_limit = 1661908 
RTWc_limit = 1248886 
CCDLc_limit = 387024 
rwq = 0 
CCDLc_limit_alone = 284133 
WTRc_limit_alone = 1608429 
RTWc_limit_alone = 1199474 

Commands details: 
total_CMD = 15111175 
n_nop = 13820892 
Read = 436770 
Write = 0 
L2_Alloc = 0 
L2_WB = 74166 
n_act = 446624 
n_pre = 446608 
n_ref = 0 
n_req = 483489 
total_req = 510936 

Dual Bus Interface Util: 
issued_total_row = 893232 
issued_total_col = 510936 
Row_Bus_Util =  0.059111 
CoL_Bus_Util = 0.033812 
Either_Row_CoL_Bus_Util = 0.085386 
Issued_on_Two_Bus_Simul_Util = 0.007536 
issued_two_Eff = 0.088264 
queue_avg = 5.627604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.6276
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15111175 n_nop=13817349 n_act=448911 n_pre=448895 n_ref_event=0 n_req=486264 n_rd=439369 n_rd_L2_A=0 n_write=0 n_wr_bk=73975 bw_util=0.1359
n_activity=8549975 dram_eff=0.2402
bk0: 27671a 12114505i bk1: 27479a 12108075i bk2: 27031a 12190161i bk3: 27370a 12137588i bk4: 26892a 12217299i bk5: 27431a 12132962i bk6: 27241a 12173758i bk7: 27862a 12091478i bk8: 26887a 12179870i bk9: 27418a 12133578i bk10: 27099a 12182467i bk11: 27806a 12091163i bk12: 27233a 12162415i bk13: 27701a 12091054i bk14: 27839a 12108082i bk15: 28409a 12029568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076818
Row_Buffer_Locality_read = 0.075517
Row_Buffer_Locality_write = 0.089007
Bank_Level_Parallism = 6.147540
Bank_Level_Parallism_Col = 2.075133
Bank_Level_Parallism_Ready = 1.167430
write_to_read_ratio_blp_rw_average = 0.137923
GrpLevelPara = 1.774328 

BW Util details:
bwutil = 0.135885 
total_CMD = 15111175 
util_bw = 2053376 
Wasted_Col = 4825673 
Wasted_Row = 985734 
Idle = 7246392 

BW Util Bottlenecks: 
RCDc_limit = 7043667 
RCDWRc_limit = 397781 
WTRc_limit = 1662971 
RTWc_limit = 1264151 
CCDLc_limit = 391560 
rwq = 0 
CCDLc_limit_alone = 287659 
WTRc_limit_alone = 1609172 
RTWc_limit_alone = 1214049 

Commands details: 
total_CMD = 15111175 
n_nop = 13817349 
Read = 439369 
Write = 0 
L2_Alloc = 0 
L2_WB = 73975 
n_act = 448911 
n_pre = 448895 
n_ref = 0 
n_req = 486264 
total_req = 513344 

Dual Bus Interface Util: 
issued_total_row = 897806 
issued_total_col = 513344 
Row_Bus_Util =  0.059413 
CoL_Bus_Util = 0.033971 
Either_Row_CoL_Bus_Util = 0.085620 
Issued_on_Two_Bus_Simul_Util = 0.007764 
issued_two_Eff = 0.090680 
queue_avg = 6.147432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.14743
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15111175 n_nop=13815327 n_act=449407 n_pre=449391 n_ref_event=0 n_req=486935 n_rd=440273 n_rd_L2_A=0 n_write=0 n_wr_bk=73837 bw_util=0.1361
n_activity=8547199 dram_eff=0.2406
bk0: 27775a 12067989i bk1: 27511a 12094571i bk2: 27374a 12095733i bk3: 26983a 12144349i bk4: 27313a 12117832i bk5: 26932a 12165740i bk6: 27890a 12034812i bk7: 27491a 12119949i bk8: 27117a 12124400i bk9: 27095a 12142277i bk10: 28002a 12033124i bk11: 27067a 12142685i bk12: 27583a 12099987i bk13: 27961a 12045689i bk14: 28401a 11999474i bk15: 27778a 12045842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077072
Row_Buffer_Locality_read = 0.075549
Row_Buffer_Locality_write = 0.091445
Bank_Level_Parallism = 6.242210
Bank_Level_Parallism_Col = 2.082361
Bank_Level_Parallism_Ready = 1.169291
write_to_read_ratio_blp_rw_average = 0.137543
GrpLevelPara = 1.780522 

BW Util details:
bwutil = 0.136087 
total_CMD = 15111175 
util_bw = 2056440 
Wasted_Col = 4813939 
Wasted_Row = 984190 
Idle = 7256606 

BW Util Bottlenecks: 
RCDc_limit = 7044418 
RCDWRc_limit = 394951 
WTRc_limit = 1650782 
RTWc_limit = 1263810 
CCDLc_limit = 389630 
rwq = 0 
CCDLc_limit_alone = 286635 
WTRc_limit_alone = 1597263 
RTWc_limit_alone = 1214334 

Commands details: 
total_CMD = 15111175 
n_nop = 13815327 
Read = 440273 
Write = 0 
L2_Alloc = 0 
L2_WB = 73837 
n_act = 449407 
n_pre = 449391 
n_ref = 0 
n_req = 486935 
total_req = 514110 

Dual Bus Interface Util: 
issued_total_row = 898798 
issued_total_col = 514110 
Row_Bus_Util =  0.059479 
CoL_Bus_Util = 0.034022 
Either_Row_CoL_Bus_Util = 0.085754 
Issued_on_Two_Bus_Simul_Util = 0.007747 
issued_two_Eff = 0.090335 
queue_avg = 6.701466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.70147
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15111175 n_nop=13816645 n_act=449715 n_pre=449699 n_ref_event=0 n_req=487182 n_rd=440482 n_rd_L2_A=0 n_write=0 n_wr_bk=73690 bw_util=0.1361
n_activity=8535015 dram_eff=0.241
bk0: 27956a 12037294i bk1: 27856a 12077549i bk2: 27124a 12122534i bk3: 26929a 12173934i bk4: 27190a 12150454i bk5: 27073a 12153203i bk6: 27847a 12050294i bk7: 27697a 12073707i bk8: 27505a 12090543i bk9: 27487a 12097265i bk10: 27763a 12048853i bk11: 27685a 12068995i bk12: 27629a 12064809i bk13: 27506a 12097019i bk14: 27574a 12084099i bk15: 27661a 12096306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076906
Row_Buffer_Locality_read = 0.075413
Row_Buffer_Locality_write = 0.090985
Bank_Level_Parallism = 6.257188
Bank_Level_Parallism_Col = 2.081731
Bank_Level_Parallism_Ready = 1.165937
write_to_read_ratio_blp_rw_average = 0.137481
GrpLevelPara = 1.780014 

BW Util details:
bwutil = 0.136104 
total_CMD = 15111175 
util_bw = 2056688 
Wasted_Col = 4806887 
Wasted_Row = 970938 
Idle = 7276662 

BW Util Bottlenecks: 
RCDc_limit = 7046592 
RCDWRc_limit = 394673 
WTRc_limit = 1642748 
RTWc_limit = 1263737 
CCDLc_limit = 391979 
rwq = 0 
CCDLc_limit_alone = 288942 
WTRc_limit_alone = 1589968 
RTWc_limit_alone = 1213480 

Commands details: 
total_CMD = 15111175 
n_nop = 13816645 
Read = 440482 
Write = 0 
L2_Alloc = 0 
L2_WB = 73690 
n_act = 449715 
n_pre = 449699 
n_ref = 0 
n_req = 487182 
total_req = 514172 

Dual Bus Interface Util: 
issued_total_row = 899414 
issued_total_col = 514172 
Row_Bus_Util =  0.059520 
CoL_Bus_Util = 0.034026 
Either_Row_CoL_Bus_Util = 0.085667 
Issued_on_Two_Bus_Simul_Util = 0.007879 
issued_two_Eff = 0.091969 
queue_avg = 6.634851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.63485
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15111175 n_nop=13808124 n_act=452116 n_pre=452100 n_ref_event=0 n_req=490524 n_rd=443471 n_rd_L2_A=0 n_write=0 n_wr_bk=74191 bw_util=0.137
n_activity=8534849 dram_eff=0.2426
bk0: 27910a 12044604i bk1: 27494a 12089302i bk2: 27518a 12093721i bk3: 27333a 12135170i bk4: 27255a 12121496i bk5: 28123a 12008154i bk6: 27771a 12053271i bk7: 28426a 12003344i bk8: 27735a 12065411i bk9: 27586a 12084329i bk10: 27165a 12123380i bk11: 27203a 12142800i bk12: 27636a 12071231i bk13: 27944a 12020805i bk14: 28204a 12000546i bk15: 28168a 12012952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078300
Row_Buffer_Locality_read = 0.076517
Row_Buffer_Locality_write = 0.095106
Bank_Level_Parallism = 6.299169
Bank_Level_Parallism_Col = 2.101493
Bank_Level_Parallism_Ready = 1.170597
write_to_read_ratio_blp_rw_average = 0.139946
GrpLevelPara = 1.790436 

BW Util details:
bwutil = 0.137028 
total_CMD = 15111175 
util_bw = 2070648 
Wasted_Col = 4818542 
Wasted_Row = 958629 
Idle = 7263356 

BW Util Bottlenecks: 
RCDc_limit = 7075554 
RCDWRc_limit = 394461 
WTRc_limit = 1671705 
RTWc_limit = 1313630 
CCDLc_limit = 397778 
rwq = 0 
CCDLc_limit_alone = 290542 
WTRc_limit_alone = 1617134 
RTWc_limit_alone = 1260965 

Commands details: 
total_CMD = 15111175 
n_nop = 13808124 
Read = 443471 
Write = 0 
L2_Alloc = 0 
L2_WB = 74191 
n_act = 452116 
n_pre = 452100 
n_ref = 0 
n_req = 490524 
total_req = 517662 

Dual Bus Interface Util: 
issued_total_row = 904216 
issued_total_col = 517662 
Row_Bus_Util =  0.059838 
CoL_Bus_Util = 0.034257 
Either_Row_CoL_Bus_Util = 0.086231 
Issued_on_Two_Bus_Simul_Util = 0.007864 
issued_two_Eff = 0.091191 
queue_avg = 6.913545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.91354

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1165932, Miss = 228193, Miss_rate = 0.196, Pending_hits = 1333, Reservation_fails = 8280
L2_cache_bank[1]: Access = 1161844, Miss = 225697, Miss_rate = 0.194, Pending_hits = 1308, Reservation_fails = 4339
L2_cache_bank[2]: Access = 1371691, Miss = 228430, Miss_rate = 0.167, Pending_hits = 1554, Reservation_fails = 7825
L2_cache_bank[3]: Access = 1161982, Miss = 237421, Miss_rate = 0.204, Pending_hits = 1717, Reservation_fails = 7332
L2_cache_bank[4]: Access = 1168656, Miss = 229011, Miss_rate = 0.196, Pending_hits = 1450, Reservation_fails = 6864
L2_cache_bank[5]: Access = 1108581, Miss = 227578, Miss_rate = 0.205, Pending_hits = 1346, Reservation_fails = 4383
L2_cache_bank[6]: Access = 1138406, Miss = 225775, Miss_rate = 0.198, Pending_hits = 1308, Reservation_fails = 7124
L2_cache_bank[7]: Access = 1130402, Miss = 226860, Miss_rate = 0.201, Pending_hits = 1309, Reservation_fails = 6373
L2_cache_bank[8]: Access = 1327037, Miss = 225428, Miss_rate = 0.170, Pending_hits = 1322, Reservation_fails = 6440
L2_cache_bank[9]: Access = 1142421, Miss = 221351, Miss_rate = 0.194, Pending_hits = 1283, Reservation_fails = 7291
L2_cache_bank[10]: Access = 1183183, Miss = 227335, Miss_rate = 0.192, Pending_hits = 1428, Reservation_fails = 7090
L2_cache_bank[11]: Access = 1131627, Miss = 224281, Miss_rate = 0.198, Pending_hits = 1269, Reservation_fails = 5965
L2_cache_bank[12]: Access = 1146732, Miss = 224522, Miss_rate = 0.196, Pending_hits = 1270, Reservation_fails = 10119
L2_cache_bank[13]: Access = 1172710, Miss = 223796, Miss_rate = 0.191, Pending_hits = 1327, Reservation_fails = 8461
L2_cache_bank[14]: Access = 1143265, Miss = 223330, Miss_rate = 0.195, Pending_hits = 1301, Reservation_fails = 8080
L2_cache_bank[15]: Access = 1122377, Miss = 225713, Miss_rate = 0.201, Pending_hits = 1213, Reservation_fails = 6363
L2_cache_bank[16]: Access = 1143414, Miss = 224046, Miss_rate = 0.196, Pending_hits = 1336, Reservation_fails = 7176
L2_cache_bank[17]: Access = 1088972, Miss = 227625, Miss_rate = 0.209, Pending_hits = 1270, Reservation_fails = 5471
L2_cache_bank[18]: Access = 1135881, Miss = 227609, Miss_rate = 0.200, Pending_hits = 1324, Reservation_fails = 7422
L2_cache_bank[19]: Access = 1138402, Miss = 224967, Miss_rate = 0.198, Pending_hits = 1325, Reservation_fails = 8970
L2_cache_bank[20]: Access = 1189651, Miss = 226734, Miss_rate = 0.191, Pending_hits = 1446, Reservation_fails = 8726
L2_cache_bank[21]: Access = 1130809, Miss = 226040, Miss_rate = 0.200, Pending_hits = 1416, Reservation_fails = 6979
L2_cache_bank[22]: Access = 1157437, Miss = 227346, Miss_rate = 0.196, Pending_hits = 1324, Reservation_fails = 6263
L2_cache_bank[23]: Access = 1185860, Miss = 228419, Miss_rate = 0.193, Pending_hits = 1366, Reservation_fails = 7162
L2_total_cache_accesses = 27947272
L2_total_cache_misses = 5437507
L2_total_cache_miss_rate = 0.1946
L2_total_cache_pending_hits = 32545
L2_total_cache_reservation_fails = 170498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22215616
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3273279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2016863
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32545
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261604
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27538303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408969
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8055
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162391
L2_cache_data_port_util = 0.159
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=27947272
icnt_total_pkts_simt_to_mem=27947272
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27947272
Req_Network_cycles = 5892543
Req_Network_injected_packets_per_cycle =       4.7428 
Req_Network_conflicts_per_cycle =       2.8947
Req_Network_conflicts_per_cycle_util =       4.6176
Req_Bank_Level_Parallism =       7.5657
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.0732
Req_Network_out_buffer_full_per_cycle =       0.0458
Req_Network_out_buffer_avg_util =       4.8061

Reply_Network_injected_packets_num = 27947272
Reply_Network_cycles = 5892543
Reply_Network_injected_packets_per_cycle =        4.7428
Reply_Network_conflicts_per_cycle =        3.4836
Reply_Network_conflicts_per_cycle_util =       5.5570
Reply_Bank_Level_Parallism =       7.5657
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2484
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1581
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 40 min, 37 sec (24037 sec)
gpgpu_simulation_rate = 7552 (inst/sec)
gpgpu_simulation_rate = 245 (cycle/sec)
gpgpu_silicon_slowdown = 5571428x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c754360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754290..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
Destroy streams for kernel 33: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 33 
gpu_sim_cycle = 40030
gpu_sim_insn = 124387
gpu_ipc =       3.1073
gpu_tot_sim_cycle = 5932573
gpu_tot_sim_insn = 181672486
gpu_tot_ipc =      30.6229
gpu_tot_issued_cta = 4626
gpu_occupancy = 14.3850% 
gpu_tot_occupancy = 68.3232% 
max_total_param_size = 0
gpu_stall_dramfull = 2591024
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2936
partiton_level_parallism_total  =       4.7128
partiton_level_parallism_util =       1.3948
partiton_level_parallism_util_total  =       7.8003
L2_BW  =      12.8247 GB/Sec
L2_BW_total  =     205.8551 GB/Sec
gpu_total_sim_rate=7545

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1625135, Miss = 909335, Miss_rate = 0.560, Pending_hits = 18839, Reservation_fails = 450240
	L1D_cache_core[1]: Access = 1561976, Miss = 887478, Miss_rate = 0.568, Pending_hits = 19415, Reservation_fails = 556966
	L1D_cache_core[2]: Access = 1634710, Miss = 910066, Miss_rate = 0.557, Pending_hits = 19138, Reservation_fails = 477371
	L1D_cache_core[3]: Access = 1518558, Miss = 891059, Miss_rate = 0.587, Pending_hits = 19032, Reservation_fails = 556798
	L1D_cache_core[4]: Access = 1531369, Miss = 872499, Miss_rate = 0.570, Pending_hits = 18370, Reservation_fails = 463278
	L1D_cache_core[5]: Access = 1396109, Miss = 808076, Miss_rate = 0.579, Pending_hits = 16591, Reservation_fails = 471039
	L1D_cache_core[6]: Access = 1440078, Miss = 818184, Miss_rate = 0.568, Pending_hits = 17404, Reservation_fails = 469873
	L1D_cache_core[7]: Access = 1520657, Miss = 868462, Miss_rate = 0.571, Pending_hits = 18731, Reservation_fails = 439022
	L1D_cache_core[8]: Access = 1510290, Miss = 877883, Miss_rate = 0.581, Pending_hits = 19384, Reservation_fails = 501148
	L1D_cache_core[9]: Access = 1472653, Miss = 865903, Miss_rate = 0.588, Pending_hits = 19426, Reservation_fails = 498811
	L1D_cache_core[10]: Access = 1437692, Miss = 836712, Miss_rate = 0.582, Pending_hits = 19112, Reservation_fails = 476523
	L1D_cache_core[11]: Access = 1483355, Miss = 860301, Miss_rate = 0.580, Pending_hits = 18120, Reservation_fails = 509992
	L1D_cache_core[12]: Access = 1469453, Miss = 871261, Miss_rate = 0.593, Pending_hits = 18859, Reservation_fails = 488300
	L1D_cache_core[13]: Access = 1399630, Miss = 815769, Miss_rate = 0.583, Pending_hits = 17282, Reservation_fails = 441462
	L1D_cache_core[14]: Access = 1425192, Miss = 806606, Miss_rate = 0.566, Pending_hits = 17009, Reservation_fails = 445666
	L1D_cache_core[15]: Access = 1566202, Miss = 896318, Miss_rate = 0.572, Pending_hits = 19578, Reservation_fails = 489709
	L1D_cache_core[16]: Access = 1435116, Miss = 831137, Miss_rate = 0.579, Pending_hits = 17317, Reservation_fails = 473066
	L1D_cache_core[17]: Access = 1458117, Miss = 843404, Miss_rate = 0.578, Pending_hits = 18128, Reservation_fails = 511897
	L1D_cache_core[18]: Access = 1487794, Miss = 879385, Miss_rate = 0.591, Pending_hits = 18638, Reservation_fails = 519108
	L1D_cache_core[19]: Access = 1510766, Miss = 861548, Miss_rate = 0.570, Pending_hits = 18453, Reservation_fails = 464529
	L1D_cache_core[20]: Access = 1529731, Miss = 867630, Miss_rate = 0.567, Pending_hits = 18406, Reservation_fails = 475349
	L1D_cache_core[21]: Access = 1531456, Miss = 885216, Miss_rate = 0.578, Pending_hits = 19641, Reservation_fails = 512123
	L1D_cache_core[22]: Access = 1483194, Miss = 869861, Miss_rate = 0.586, Pending_hits = 19461, Reservation_fails = 540757
	L1D_cache_core[23]: Access = 1419914, Miss = 846493, Miss_rate = 0.596, Pending_hits = 19161, Reservation_fails = 534387
	L1D_cache_core[24]: Access = 1451704, Miss = 812129, Miss_rate = 0.559, Pending_hits = 17344, Reservation_fails = 456174
	L1D_cache_core[25]: Access = 1463602, Miss = 844073, Miss_rate = 0.577, Pending_hits = 17490, Reservation_fails = 459283
	L1D_cache_core[26]: Access = 1415107, Miss = 806774, Miss_rate = 0.570, Pending_hits = 18111, Reservation_fails = 476161
	L1D_cache_core[27]: Access = 1546783, Miss = 835258, Miss_rate = 0.540, Pending_hits = 17717, Reservation_fails = 459769
	L1D_cache_core[28]: Access = 1502375, Miss = 825108, Miss_rate = 0.549, Pending_hits = 17489, Reservation_fails = 442944
	L1D_cache_core[29]: Access = 1628256, Miss = 893670, Miss_rate = 0.549, Pending_hits = 18487, Reservation_fails = 481478
	L1D_total_cache_accesses = 44856974
	L1D_total_cache_misses = 25697598
	L1D_total_cache_miss_rate = 0.5729
	L1D_total_cache_pending_hits = 552133
	L1D_total_cache_reservation_fails = 14543223
	L1D_cache_data_port_util = 0.164
	L1D_cache_fill_port_util = 0.223
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18563156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 552133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23103671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14493602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2226911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 552151
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44445871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 411103

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5024963
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9453396
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49534
ctas_completed 4626, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32313, 43610, 41495, 42897, 36135, 35313, 36373, 35192, 26771, 24584, 24239, 25969, 25179, 22438, 27088, 25350, 28445, 27723, 29324, 34928, 30398, 32802, 31062, 27030, 32931, 28549, 30030, 31282, 27758, 33649, 32687, 24361, 
gpgpu_n_tot_thrd_icount = 863556832
gpgpu_n_tot_w_icount = 26986151
gpgpu_n_stall_shd_mem = 19498841
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27547922
gpgpu_n_mem_write_global = 411103
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 48628398
gpgpu_n_store_insn = 1180168
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6009094
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17402580
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2096261
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5635374	W0_Idle:35433205	W0_Scoreboard:386000838	W1:10104828	W2:3584677	W3:1997079	W4:1372199	W5:1004091	W6:807947	W7:665441	W8:564239	W9:486654	W10:419199	W11:382823	W12:339149	W13:321138	W14:306488	W15:277518	W16:263759	W17:241571	W18:227856	W19:216438	W20:200190	W21:196747	W22:193755	W23:193463	W24:196438	W25:197269	W26:186999	W27:181599	W28:179012	W29:174728	W30:174724	W31:169115	W32:1159018
single_issue_nums: WS0:6615099	WS1:6844380	WS2:6802276	WS3:6724396	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202644512 {8:25330564,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16444120 {40:411103,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1013222560 {40:25330564,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3288824 {8:411103,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3358 
max_icnt2sh_latency = 255 
averagemflatency = 381 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 8 
mrq_lat_table:2934389 	53551 	111255 	237114 	420062 	423219 	463493 	549627 	499061 	150341 	9874 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13682959 	10954812 	2167115 	749422 	367089 	37550 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426137 	279879 	123588 	91351 	18669641 	3312345 	1646038 	1362119 	679840 	314572 	52915 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13595329 	6438505 	4248083 	2320905 	1039313 	294378 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22523 	23020 	4569 	1520 	323 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.082859  1.086015  1.087429  1.081277  1.086987  1.087929  1.087080  1.087839  1.078360  1.080290  1.088481  1.084533  1.090114  1.087730  1.087374  1.090585 
dram[1]:  1.089679  1.098700  1.095273  1.114562  1.085981  1.091447  1.084512  1.089028  1.080619  1.083134  1.085055  1.107254  1.088012  1.099031  1.094488  1.111779 
dram[2]:  1.084222  1.082841  1.085201  1.081985  1.079956  1.082713  1.095729  1.085776  1.080732  1.074305  1.084675  1.080276  1.096391  1.095077  1.086051  1.085764 
dram[3]:  1.079686  1.085779  1.084358  1.082130  1.082879  1.080512  1.081223  1.087445  1.079313  1.073621  1.075550  1.081996  1.088070  1.088035  1.085009  1.086681 
dram[4]:  1.078102  1.081011  1.077384  1.078985  1.076951  1.077713  1.083463  1.082606  1.072775  1.075184  1.078333  1.079352  1.084166  1.082755  1.083969  1.085366 
dram[5]:  1.092924  1.085119  1.084849  1.083828  1.080130  1.077495  1.086419  1.088780  1.078717  1.074391  1.087435  1.079790  1.082809  1.078541  1.095716  1.088114 
dram[6]:  1.083544  1.085408  1.075872  1.079697  1.079237  1.077551  1.084470  1.081774  1.076605  1.074799  1.081809  1.077542  1.085828  1.084968  1.088466  1.084679 
dram[7]:  1.083363  1.084424  1.081005  1.081568  1.080507  1.080625  1.087577  1.083095  1.071694  1.075154  1.080563  1.083195  1.085460  1.085896  1.089108  1.087854 
dram[8]:  1.085069  1.085487  1.081797  1.083856  1.077640  1.079592  1.082513  1.084025  1.076262  1.082949  1.083759  1.082755  1.083351  1.083987  1.088432  1.090429 
dram[9]:  1.087654  1.085953  1.084936  1.084495  1.080427  1.079883  1.085374  1.080745  1.081163  1.074278  1.084507  1.084236  1.086559  1.084337  1.088029  1.084017 
dram[10]:  1.088855  1.084327  1.084679  1.077623  1.080432  1.081280  1.088625  1.087643  1.078185  1.075463  1.083486  1.084334  1.080658  1.084685  1.086596  1.086842 
dram[11]:  1.088310  1.085983  1.083313  1.083709  1.082557  1.084092  1.090395  1.084489  1.075861  1.079034  1.084542  1.079908  1.090787  1.086366  1.091707  1.088518 
average row locality = 5852278/5397531 = 1.084251
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27447     27360     27068     26885     27896     27853     28041     27687     27536     27152     27708     27050     28349     27807     28033     27818 
dram[1]:     27643     28911     27483     28990     27910     28038     27859     28924     27621     28812     27465     28992     27921     28850     28440     29823 
dram[2]:     27846     27891     27363     26864     27174     27720     28725     27757     27445     27244     27932     27418     28166     28251     28274     28339 
dram[3]:     27154     27876     26981     27075     27471     27275     27164     27669     27830     27414     27052     27457     27857     28180     28185     27829 
dram[4]:     27436     27369     26697     26413     27135     26450     28387     27202     26829     26829     27158     26770     27817     26991     27879     27243 
dram[5]:     28109     27285     27231     27034     27055     26334     27923     27745     27293     26862     27545     27649     28083     27841     27986     27439 
dram[6]:     27600     27456     26473     26848     27020     26476     27808     27317     26726     26708     27582     27267     27514     27861     27704     27766 
dram[7]:     27192     27844     26847     27167     26902     27015     27550     27694     26873     27542     26782     27144     27152     27073     27939     28137 
dram[8]:     27681     27480     27039     27377     26897     27437     27245     27869     26891     27426     27105     27808     27241     27707     27844     28411 
dram[9]:     27779     27511     27378     26988     27318     26934     27897     27495     27127     27103     28011     27073     27587     27969     28407     27782 
dram[10]:     27959     27860     27132     26933     27200     27078     27850     27709     27510     27492     27769     27688     27634     27514     27577     27666 
dram[11]:     27916     27497     27523     27339     27263     28125     27773     28432     27743     27591     27175     27208     27642     27954     28211     28175 
total dram reads = 5291203
bank skew: 29823/26334 = 1.13
chip skew: 453682/434605 = 1.04
number of total write accesses:
dram[0]:      4633      4550      4262      4316      4722      4736      4644      4571      4478      4462      4699      4557      4928      5013      4759      4870 
dram[1]:      4699      4452      4387      4614      4806      4568      4363      4690      4509      4467      4560      4718      4895      5002      4851      4967 
dram[2]:      4635      4608      4366      4476      4648      4720      4866      4628      4283      4267      4510      4741      5011      4926      4665      4972 
dram[3]:      4445      4746      4374      4533      4582      4705      4597      4610      4255      4392      4524      4553      4806      4843      4959      4905 
dram[4]:      4669      4585      4412      4516      4687      4592      4622      4510      4289      4482      4522      4475      5017      4982      4750      4756 
dram[5]:      4704      4540      4353      4524      4492      4444      4523      4671      4302      4317      4416      4519      4983      5005      4790      4712 
dram[6]:      4548      4563      4395      4390      4575      4667      4559      4519      4179      4356      4551      4482      4804      4935      4835      4837 
dram[7]:      4531      4640      4347      4435      4668      4641      4598      4794      4455      4352      4644      4666      4920      4863      4799      4835 
dram[8]:      4647      4661      4323      4518      4849      4737      4648      4685      4336      4493      4502      4415      4793      4881      4685      4827 
dram[9]:      4488      4623      4337      4407      4609      4607      4694      4626      4417      4251      4579      4594      4769      5095      4825      4920 
dram[10]:      4599      4678      4243      4415      4462      4713      4711      4453      4453      4454      4637      4622      4740      4939      4820      4780 
dram[11]:      4595      4554      4595      4370      4679      4774      4456      4637      4534      4519      4461      4607      4977      4833      4846      4782 
total dram writes = 887222
bank skew: 5095/4179 = 1.22
chip skew: 74548/73195 = 1.02
average mf latency per bank:
dram[0]:       1346      1304      1363      1206      1677      1592      2633      2325      1874      1757      1624      1749      1553      1533      1549      1405
dram[1]:       1693      1984      1631      1924      2455      2915      3719      4677      2234      2745      2281      2672      1868      2325      2859      2130
dram[2]:       1458      1380      1454      1388      2243      1702      2723      2369      1965      1820      1943      1747      1631      1563      1485      1440
dram[3]:       1286      1222      1222      1226      1668      1590      2576      2562      1537      1687      1578      1518      1442      1411      1274      1345
dram[4]:       1224      1281      1183      1150      3098      1682      2157      2516      1855      1577      1511      1525      1396      1439      1401      1375
dram[5]:       1618      1300      1520      1223      2282      1692      3775      2483      2603      1718      2158      1610      1824      1405      1849      1386
dram[6]:       1190      1214      1205      1164      1543      1850      2583      2364      1647      1662      1626      1746      1402      1356      1419      1294
dram[7]:       1263      1270      1157      1198      1645      1738      2274      2222      1712      1591      1572      1614      1469      1387      1282      1322
dram[8]:       1212      1280      1160      1217      1509      1588      2435      2124      1719      1740      1654      1580      1400      1360      1318      1323
dram[9]:       1357      1271      1296      1287      1783      1709      2328      2247      1923      1908      1704      1780      1471      1409      1360      1403
dram[10]:       1329      1250      1305      1217      1767      1776      2699      2381      1766      1724      1730      1628      1536      1481      1580      1401
dram[11]:       1354      1299      1271      1216      1928      1868      2501      2462      1919      1708      1613      1466      1584      1475      1365      1303
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15213829 n_nop=13917563 n_act=449834 n_pre=449818 n_ref_event=0 n_req=488497 n_rd=441690 n_rd_L2_A=0 n_write=0 n_wr_bk=74200 bw_util=0.1356
n_activity=8514760 dram_eff=0.2424
bk0: 27447a 12215552i bk1: 27360a 12226394i bk2: 27068a 12260058i bk3: 26885a 12281998i bk4: 27896a 12164879i bk5: 27853a 12163923i bk6: 28041a 12135341i bk7: 27687a 12210419i bk8: 27536a 12190332i bk9: 27152a 12267751i bk10: 27708a 12190802i bk11: 27050a 12263529i bk12: 28349a 12109925i bk13: 27807a 12156695i bk14: 28033a 12137174i bk15: 27818a 12165928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079151
Row_Buffer_Locality_read = 0.077563
Row_Buffer_Locality_write = 0.094131
Bank_Level_Parallism = 6.264760
Bank_Level_Parallism_Col = 2.099129
Bank_Level_Parallism_Ready = 1.173591
write_to_read_ratio_blp_rw_average = 0.137948
GrpLevelPara = 1.789228 

BW Util details:
bwutil = 0.135637 
total_CMD = 15213829 
util_bw = 2063560 
Wasted_Col = 4792482 
Wasted_Row = 966524 
Idle = 7391263 

BW Util Bottlenecks: 
RCDc_limit = 7034785 
RCDWRc_limit = 391603 
WTRc_limit = 1671902 
RTWc_limit = 1283082 
CCDLc_limit = 394864 
rwq = 0 
CCDLc_limit_alone = 289841 
WTRc_limit_alone = 1618371 
RTWc_limit_alone = 1231590 

Commands details: 
total_CMD = 15213829 
n_nop = 13917563 
Read = 441690 
Write = 0 
L2_Alloc = 0 
L2_WB = 74200 
n_act = 449834 
n_pre = 449818 
n_ref = 0 
n_req = 488497 
total_req = 515890 

Dual Bus Interface Util: 
issued_total_row = 899652 
issued_total_col = 515890 
Row_Bus_Util =  0.059134 
CoL_Bus_Util = 0.033909 
Either_Row_CoL_Bus_Util = 0.085203 
Issued_on_Two_Bus_Simul_Util = 0.007840 
issued_two_Eff = 0.092015 
queue_avg = 6.410813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.41081
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15213829 n_nop=13895584 n_act=458102 n_pre=458086 n_ref_event=0 n_req=501042 n_rd=453682 n_rd_L2_A=0 n_write=0 n_wr_bk=74548 bw_util=0.1389
n_activity=8542665 dram_eff=0.2473
bk0: 27643a 12026150i bk1: 28911a 11904564i bk2: 27483a 12043225i bk3: 28990a 11875723i bk4: 27910a 11991362i bk5: 28038a 12010754i bk6: 27859a 12057954i bk7: 28924a 11874010i bk8: 27621a 12031166i bk9: 28812a 11890945i bk10: 27465a 12029627i bk11: 28992a 11876767i bk12: 27921a 11981923i bk13: 28850a 11877738i bk14: 28440a 11963390i bk15: 29823a 11770872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085701
Row_Buffer_Locality_read = 0.082988
Row_Buffer_Locality_write = 0.111698
Bank_Level_Parallism = 6.739958
Bank_Level_Parallism_Col = 2.144109
Bank_Level_Parallism_Ready = 1.181169
write_to_read_ratio_blp_rw_average = 0.141910
GrpLevelPara = 1.819083 

BW Util details:
bwutil = 0.138882 
total_CMD = 15213829 
util_bw = 2112920 
Wasted_Col = 4805336 
Wasted_Row = 944140 
Idle = 7351433 

BW Util Bottlenecks: 
RCDc_limit = 7117450 
RCDWRc_limit = 385982 
WTRc_limit = 1671341 
RTWc_limit = 1388066 
CCDLc_limit = 410108 
rwq = 0 
CCDLc_limit_alone = 298405 
WTRc_limit_alone = 1616738 
RTWc_limit_alone = 1330966 

Commands details: 
total_CMD = 15213829 
n_nop = 13895584 
Read = 453682 
Write = 0 
L2_Alloc = 0 
L2_WB = 74548 
n_act = 458102 
n_pre = 458086 
n_ref = 0 
n_req = 501042 
total_req = 528230 

Dual Bus Interface Util: 
issued_total_row = 916188 
issued_total_col = 528230 
Row_Bus_Util =  0.060221 
CoL_Bus_Util = 0.034720 
Either_Row_CoL_Bus_Util = 0.086648 
Issued_on_Two_Bus_Simul_Util = 0.008293 
issued_two_Eff = 0.095713 
queue_avg = 9.307502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.3075
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15213829 n_nop=13912183 n_act=452693 n_pre=452677 n_ref_event=0 n_req=491245 n_rd=444409 n_rd_L2_A=0 n_write=0 n_wr_bk=74322 bw_util=0.1364
n_activity=8548665 dram_eff=0.2427
bk0: 27846a 12134560i bk1: 27891a 12147415i bk2: 27363a 12199173i bk3: 26864a 12232087i bk4: 27174a 12180273i bk5: 27720a 12132762i bk6: 28725a 12023918i bk7: 27757a 12147322i bk8: 27445a 12182916i bk9: 27244a 12203085i bk10: 27932a 12143456i bk11: 27418a 12164295i bk12: 28166a 12075986i bk13: 28251a 12073162i bk14: 28274a 12079423i bk15: 28339a 12058927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078480
Row_Buffer_Locality_read = 0.076981
Row_Buffer_Locality_write = 0.092706
Bank_Level_Parallism = 6.354668
Bank_Level_Parallism_Col = 2.092255
Bank_Level_Parallism_Ready = 1.168005
write_to_read_ratio_blp_rw_average = 0.138157
GrpLevelPara = 1.786317 

BW Util details:
bwutil = 0.136384 
total_CMD = 15213829 
util_bw = 2074924 
Wasted_Col = 4822702 
Wasted_Row = 967014 
Idle = 7349189 

BW Util Bottlenecks: 
RCDc_limit = 7079263 
RCDWRc_limit = 393738 
WTRc_limit = 1666635 
RTWc_limit = 1286258 
CCDLc_limit = 398898 
rwq = 0 
CCDLc_limit_alone = 292799 
WTRc_limit_alone = 1612402 
RTWc_limit_alone = 1234392 

Commands details: 
total_CMD = 15213829 
n_nop = 13912183 
Read = 444409 
Write = 0 
L2_Alloc = 0 
L2_WB = 74322 
n_act = 452693 
n_pre = 452677 
n_ref = 0 
n_req = 491245 
total_req = 518731 

Dual Bus Interface Util: 
issued_total_row = 905370 
issued_total_col = 518731 
Row_Bus_Util =  0.059510 
CoL_Bus_Util = 0.034096 
Either_Row_CoL_Bus_Util = 0.085557 
Issued_on_Two_Bus_Simul_Util = 0.008049 
issued_two_Eff = 0.094077 
queue_avg = 7.206963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.20696
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15213829 n_nop=13917924 n_act=449898 n_pre=449882 n_ref_event=0 n_req=487090 n_rd=440469 n_rd_L2_A=0 n_write=0 n_wr_bk=73829 bw_util=0.1352
n_activity=8532784 dram_eff=0.2411
bk0: 27154a 12241424i bk1: 27876a 12180050i bk2: 26981a 12281782i bk3: 27075a 12252607i bk4: 27471a 12214810i bk5: 27275a 12242936i bk6: 27164a 12232978i bk7: 27669a 12200291i bk8: 27830a 12191785i bk9: 27414a 12237553i bk10: 27052a 12288583i bk11: 27457a 12215431i bk12: 27857a 12176671i bk13: 28180a 12140571i bk14: 28185a 12148254i bk15: 27829a 12175868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076356
Row_Buffer_Locality_read = 0.075018
Row_Buffer_Locality_write = 0.088994
Bank_Level_Parallism = 6.206645
Bank_Level_Parallism_Col = 2.083596
Bank_Level_Parallism_Ready = 1.170154
write_to_read_ratio_blp_rw_average = 0.136496
GrpLevelPara = 1.779316 

BW Util details:
bwutil = 0.135219 
total_CMD = 15213829 
util_bw = 2057192 
Wasted_Col = 4814433 
Wasted_Row = 977665 
Idle = 7364539 

BW Util Bottlenecks: 
RCDc_limit = 7054038 
RCDWRc_limit = 393790 
WTRc_limit = 1657314 
RTWc_limit = 1257922 
CCDLc_limit = 390349 
rwq = 0 
CCDLc_limit_alone = 287231 
WTRc_limit_alone = 1604029 
RTWc_limit_alone = 1208089 

Commands details: 
total_CMD = 15213829 
n_nop = 13917924 
Read = 440469 
Write = 0 
L2_Alloc = 0 
L2_WB = 73829 
n_act = 449898 
n_pre = 449882 
n_ref = 0 
n_req = 487090 
total_req = 514298 

Dual Bus Interface Util: 
issued_total_row = 899780 
issued_total_col = 514298 
Row_Bus_Util =  0.059142 
CoL_Bus_Util = 0.033805 
Either_Row_CoL_Bus_Util = 0.085179 
Issued_on_Two_Bus_Simul_Util = 0.007767 
issued_two_Eff = 0.091190 
queue_avg = 6.091779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.09178
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15213829 n_nop=13925992 n_act=445769 n_pre=445753 n_ref_event=0 n_req=481391 n_rd=434605 n_rd_L2_A=0 n_write=0 n_wr_bk=73866 bw_util=0.1337
n_activity=8533846 dram_eff=0.2383
bk0: 27436a 12313170i bk1: 27369a 12338602i bk2: 26697a 12400035i bk3: 26413a 12464249i bk4: 27135a 12365911i bk5: 26450a 12422444i bk6: 28387a 12210504i bk7: 27202a 12327711i bk8: 26829a 12379778i bk9: 26829a 12381840i bk10: 27158a 12339571i bk11: 26770a 12399533i bk12: 27817a 12274280i bk13: 26991a 12348601i bk14: 27879a 12273760i bk15: 27243a 12345777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074000
Row_Buffer_Locality_read = 0.072496
Row_Buffer_Locality_write = 0.087975
Bank_Level_Parallism = 5.932150
Bank_Level_Parallism_Col = 2.063173
Bank_Level_Parallism_Ready = 1.164336
write_to_read_ratio_blp_rw_average = 0.136958
GrpLevelPara = 1.764794 

BW Util details:
bwutil = 0.133687 
total_CMD = 15213829 
util_bw = 2033884 
Wasted_Col = 4819233 
Wasted_Row = 989624 
Idle = 7371088 

BW Util Bottlenecks: 
RCDc_limit = 7014536 
RCDWRc_limit = 398395 
WTRc_limit = 1652267 
RTWc_limit = 1244168 
CCDLc_limit = 384076 
rwq = 0 
CCDLc_limit_alone = 282622 
WTRc_limit_alone = 1599636 
RTWc_limit_alone = 1195345 

Commands details: 
total_CMD = 15213829 
n_nop = 13925992 
Read = 434605 
Write = 0 
L2_Alloc = 0 
L2_WB = 73866 
n_act = 445769 
n_pre = 445753 
n_ref = 0 
n_req = 481391 
total_req = 508471 

Dual Bus Interface Util: 
issued_total_row = 891522 
issued_total_col = 508471 
Row_Bus_Util =  0.058599 
CoL_Bus_Util = 0.033422 
Either_Row_CoL_Bus_Util = 0.084649 
Issued_on_Two_Bus_Simul_Util = 0.007372 
issued_two_Eff = 0.087089 
queue_avg = 5.235107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.23511
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15213829 n_nop=13924187 n_act=447905 n_pre=447889 n_ref_event=0 n_req=485574 n_rd=439414 n_rd_L2_A=0 n_write=0 n_wr_bk=73295 bw_util=0.1348
n_activity=8543479 dram_eff=0.24
bk0: 28109a 12149742i bk1: 27285a 12269406i bk2: 27231a 12261524i bk3: 27034a 12282040i bk4: 27055a 12293474i bk5: 26334a 12374335i bk6: 27923a 12169010i bk7: 27745a 12196772i bk8: 27293a 12216248i bk9: 26862a 12311270i bk10: 27545a 12203309i bk11: 27649a 12180435i bk12: 28083a 12138669i bk13: 27841a 12181716i bk14: 27986a 12163201i bk15: 27439a 12252482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077576
Row_Buffer_Locality_read = 0.076149
Row_Buffer_Locality_write = 0.091161
Bank_Level_Parallism = 6.181003
Bank_Level_Parallism_Col = 2.073512
Bank_Level_Parallism_Ready = 1.164241
write_to_read_ratio_blp_rw_average = 0.137117
GrpLevelPara = 1.773727 

BW Util details:
bwutil = 0.134801 
total_CMD = 15213829 
util_bw = 2050836 
Wasted_Col = 4808860 
Wasted_Row = 987224 
Idle = 7366909 

BW Util Bottlenecks: 
RCDc_limit = 7030825 
RCDWRc_limit = 391174 
WTRc_limit = 1615997 
RTWc_limit = 1251368 
CCDLc_limit = 392078 
rwq = 0 
CCDLc_limit_alone = 289520 
WTRc_limit_alone = 1564023 
RTWc_limit_alone = 1200784 

Commands details: 
total_CMD = 15213829 
n_nop = 13924187 
Read = 439414 
Write = 0 
L2_Alloc = 0 
L2_WB = 73295 
n_act = 447905 
n_pre = 447889 
n_ref = 0 
n_req = 485574 
total_req = 512709 

Dual Bus Interface Util: 
issued_total_row = 895794 
issued_total_col = 512709 
Row_Bus_Util =  0.058880 
CoL_Bus_Util = 0.033700 
Either_Row_CoL_Bus_Util = 0.084768 
Issued_on_Two_Bus_Simul_Util = 0.007813 
issued_two_Eff = 0.092166 
queue_avg = 6.917392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.91739
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15213829 n_nop=13926007 n_act=446205 n_pre=446189 n_ref_event=0 n_req=482544 n_rd=436126 n_rd_L2_A=0 n_write=0 n_wr_bk=73195 bw_util=0.1339
n_activity=8531298 dram_eff=0.2388
bk0: 27600a 12253328i bk1: 27456a 12282930i bk2: 26473a 12373095i bk3: 26848a 12353870i bk4: 27020a 12318449i bk5: 26476a 12416035i bk6: 27808a 12237156i bk7: 27317a 12289186i bk8: 26726a 12344043i bk9: 26708a 12349284i bk10: 27582a 12255508i bk11: 27267a 12278775i bk12: 27514a 12271879i bk13: 27861a 12228010i bk14: 27704a 12246744i bk15: 27766a 12252478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075307
Row_Buffer_Locality_read = 0.073816
Row_Buffer_Locality_write = 0.089319
Bank_Level_Parallism = 6.050908
Bank_Level_Parallism_Col = 2.064707
Bank_Level_Parallism_Ready = 1.165455
write_to_read_ratio_blp_rw_average = 0.135637
GrpLevelPara = 1.767295 

BW Util details:
bwutil = 0.133910 
total_CMD = 15213829 
util_bw = 2037284 
Wasted_Col = 4805453 
Wasted_Row = 986560 
Idle = 7384532 

BW Util Bottlenecks: 
RCDc_limit = 7015976 
RCDWRc_limit = 392928 
WTRc_limit = 1645935 
RTWc_limit = 1223014 
CCDLc_limit = 383745 
rwq = 0 
CCDLc_limit_alone = 283391 
WTRc_limit_alone = 1593353 
RTWc_limit_alone = 1175242 

Commands details: 
total_CMD = 15213829 
n_nop = 13926007 
Read = 436126 
Write = 0 
L2_Alloc = 0 
L2_WB = 73195 
n_act = 446205 
n_pre = 446189 
n_ref = 0 
n_req = 482544 
total_req = 509321 

Dual Bus Interface Util: 
issued_total_row = 892394 
issued_total_col = 509321 
Row_Bus_Util =  0.058657 
CoL_Bus_Util = 0.033478 
Either_Row_CoL_Bus_Util = 0.084648 
Issued_on_Two_Bus_Simul_Util = 0.007486 
issued_two_Eff = 0.088438 
queue_avg = 5.719191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.71919
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15213829 n_nop=13923303 n_act=446693 n_pre=446677 n_ref_event=0 n_req=483585 n_rd=436853 n_rd_L2_A=0 n_write=0 n_wr_bk=74188 bw_util=0.1344
n_activity=8548473 dram_eff=0.2391
bk0: 27192a 12291153i bk1: 27844a 12235891i bk2: 26847a 12349453i bk3: 27167a 12307560i bk4: 26902a 12370674i bk5: 27015a 12325474i bk6: 27550a 12244280i bk7: 27694a 12250768i bk8: 26873a 12309818i bk9: 27542a 12232098i bk10: 26782a 12346270i bk11: 27144a 12294877i bk12: 27152a 12311951i bk13: 27073a 12339787i bk14: 27939a 12245372i bk15: 28137a 12204248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076291
Row_Buffer_Locality_read = 0.074854
Row_Buffer_Locality_write = 0.089724
Bank_Level_Parallism = 6.055001
Bank_Level_Parallism_Col = 2.073957
Bank_Level_Parallism_Ready = 1.168125
write_to_read_ratio_blp_rw_average = 0.137257
GrpLevelPara = 1.772726 

BW Util details:
bwutil = 0.134362 
total_CMD = 15213829 
util_bw = 2044164 
Wasted_Col = 4808381 
Wasted_Row = 987222 
Idle = 7374062 

BW Util Bottlenecks: 
RCDc_limit = 7012534 
RCDWRc_limit = 395503 
WTRc_limit = 1661991 
RTWc_limit = 1249083 
CCDLc_limit = 387069 
rwq = 0 
CCDLc_limit_alone = 284166 
WTRc_limit_alone = 1608512 
RTWc_limit_alone = 1199659 

Commands details: 
total_CMD = 15213829 
n_nop = 13923303 
Read = 436853 
Write = 0 
L2_Alloc = 0 
L2_WB = 74188 
n_act = 446693 
n_pre = 446677 
n_ref = 0 
n_req = 483585 
total_req = 511041 

Dual Bus Interface Util: 
issued_total_row = 893370 
issued_total_col = 511041 
Row_Bus_Util =  0.058721 
CoL_Bus_Util = 0.033591 
Either_Row_CoL_Bus_Util = 0.084826 
Issued_on_Two_Bus_Simul_Util = 0.007486 
issued_two_Eff = 0.088247 
queue_avg = 5.589635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.58964
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15213829 n_nop=13919754 n_act=448979 n_pre=448963 n_ref_event=0 n_req=486365 n_rd=439458 n_rd_L2_A=0 n_write=0 n_wr_bk=74000 bw_util=0.135
n_activity=8554901 dram_eff=0.2401
bk0: 27681a 12216860i bk1: 27480a 12210533i bk2: 27039a 12292707i bk3: 27377a 12239990i bk4: 26897a 12319682i bk5: 27437a 12235297i bk6: 27245a 12276307i bk7: 27869a 12193905i bk8: 26891a 12282378i bk9: 27426a 12235926i bk10: 27105a 12284820i bk11: 27808a 12193636i bk12: 27241a 12264710i bk13: 27707a 12193453i bk14: 27844a 12210528i bk15: 28411a 12132100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076870
Row_Buffer_Locality_read = 0.075575
Row_Buffer_Locality_write = 0.089006
Bank_Level_Parallism = 6.145822
Bank_Level_Parallism_Col = 2.074924
Bank_Level_Parallism_Ready = 1.167397
write_to_read_ratio_blp_rw_average = 0.137935
GrpLevelPara = 1.774185 

BW Util details:
bwutil = 0.134998 
total_CMD = 15213829 
util_bw = 2053832 
Wasted_Col = 4827018 
Wasted_Row = 986878 
Idle = 7346101 

BW Util Bottlenecks: 
RCDc_limit = 7044907 
RCDWRc_limit = 397933 
WTRc_limit = 1663019 
RTWc_limit = 1264250 
CCDLc_limit = 391600 
rwq = 0 
CCDLc_limit_alone = 287697 
WTRc_limit_alone = 1609220 
RTWc_limit_alone = 1214146 

Commands details: 
total_CMD = 15213829 
n_nop = 13919754 
Read = 439458 
Write = 0 
L2_Alloc = 0 
L2_WB = 74000 
n_act = 448979 
n_pre = 448963 
n_ref = 0 
n_req = 486365 
total_req = 513458 

Dual Bus Interface Util: 
issued_total_row = 897942 
issued_total_col = 513458 
Row_Bus_Util =  0.059021 
CoL_Bus_Util = 0.033749 
Either_Row_CoL_Bus_Util = 0.085059 
Issued_on_Two_Bus_Simul_Util = 0.007712 
issued_two_Eff = 0.090663 
queue_avg = 6.105958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.10596
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15213829 n_nop=13917767 n_act=449469 n_pre=449453 n_ref_event=0 n_req=487025 n_rd=440359 n_rd_L2_A=0 n_write=0 n_wr_bk=73841 bw_util=0.1352
n_activity=8551699 dram_eff=0.2405
bk0: 27779a 12170544i bk1: 27511a 12197230i bk2: 27378a 12198129i bk3: 26988a 12246814i bk4: 27318a 12220290i bk5: 26934a 12268253i bk6: 27897a 12137221i bk7: 27495a 12222413i bk8: 27127a 12226753i bk9: 27103a 12244610i bk10: 28011a 12135551i bk11: 27073a 12245126i bk12: 27587a 12202585i bk13: 27969a 12148140i bk14: 28407a 12101868i bk15: 27782a 12148259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077115
Row_Buffer_Locality_read = 0.075597
Row_Buffer_Locality_write = 0.091437
Bank_Level_Parallism = 6.240755
Bank_Level_Parallism_Col = 2.082175
Bank_Level_Parallism_Ready = 1.169263
write_to_read_ratio_blp_rw_average = 0.137525
GrpLevelPara = 1.780390 

BW Util details:
bwutil = 0.135193 
total_CMD = 15213829 
util_bw = 2056800 
Wasted_Col = 4815146 
Wasted_Row = 985112 
Idle = 7356771 

BW Util Bottlenecks: 
RCDc_limit = 7045709 
RCDWRc_limit = 395008 
WTRc_limit = 1650818 
RTWc_limit = 1263835 
CCDLc_limit = 389642 
rwq = 0 
CCDLc_limit_alone = 286645 
WTRc_limit_alone = 1597299 
RTWc_limit_alone = 1214357 

Commands details: 
total_CMD = 15213829 
n_nop = 13917767 
Read = 440359 
Write = 0 
L2_Alloc = 0 
L2_WB = 73841 
n_act = 449469 
n_pre = 449453 
n_ref = 0 
n_req = 487025 
total_req = 514200 

Dual Bus Interface Util: 
issued_total_row = 898922 
issued_total_col = 514200 
Row_Bus_Util =  0.059086 
CoL_Bus_Util = 0.033798 
Either_Row_CoL_Bus_Util = 0.085190 
Issued_on_Two_Bus_Simul_Util = 0.007694 
issued_two_Eff = 0.090320 
queue_avg = 6.656251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.65625
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15213829 n_nop=13919041 n_act=449786 n_pre=449770 n_ref_event=0 n_req=487285 n_rd=440571 n_rd_L2_A=0 n_write=0 n_wr_bk=73719 bw_util=0.1352
n_activity=8540054 dram_eff=0.2409
bk0: 27959a 12139736i bk1: 27860a 12180050i bk2: 27132a 12224940i bk3: 26933a 12276569i bk4: 27200a 12252724i bk5: 27078a 12255667i bk6: 27850a 12152740i bk7: 27709a 12175951i bk8: 27510a 12192733i bk9: 27492a 12199817i bk10: 27769a 12151031i bk11: 27688a 12171541i bk12: 27634a 12167266i bk13: 27514a 12199386i bk14: 27577a 12186699i bk15: 27666a 12198665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076955
Row_Buffer_Locality_read = 0.075468
Row_Buffer_Locality_write = 0.090979
Bank_Level_Parallism = 6.255331
Bank_Level_Parallism_Col = 2.081490
Bank_Level_Parallism_Ready = 1.165903
write_to_read_ratio_blp_rw_average = 0.137494
GrpLevelPara = 1.779844 

BW Util details:
bwutil = 0.135216 
total_CMD = 15213829 
util_bw = 2057160 
Wasted_Col = 4808343 
Wasted_Row = 972096 
Idle = 7376230 

BW Util Bottlenecks: 
RCDc_limit = 7047896 
RCDWRc_limit = 394856 
WTRc_limit = 1642843 
RTWc_limit = 1263820 
CCDLc_limit = 392017 
rwq = 0 
CCDLc_limit_alone = 288976 
WTRc_limit_alone = 1590061 
RTWc_limit_alone = 1213561 

Commands details: 
total_CMD = 15213829 
n_nop = 13919041 
Read = 440571 
Write = 0 
L2_Alloc = 0 
L2_WB = 73719 
n_act = 449786 
n_pre = 449770 
n_ref = 0 
n_req = 487285 
total_req = 514290 

Dual Bus Interface Util: 
issued_total_row = 899556 
issued_total_col = 514290 
Row_Bus_Util =  0.059128 
CoL_Bus_Util = 0.033804 
Either_Row_CoL_Bus_Util = 0.085106 
Issued_on_Two_Bus_Simul_Util = 0.007826 
issued_two_Eff = 0.091952 
queue_avg = 6.590107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.59011
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15213829 n_nop=13910481 n_act=452205 n_pre=452189 n_ref_event=0 n_req=490635 n_rd=443567 n_rd_L2_A=0 n_write=0 n_wr_bk=74219 bw_util=0.1361
n_activity=8540368 dram_eff=0.2425
bk0: 27916a 12147048i bk1: 27497a 12191868i bk2: 27523a 12196160i bk3: 27339a 12237627i bk4: 27263a 12223906i bk5: 28125a 12110628i bk6: 27773a 12155796i bk7: 28432a 12105685i bk8: 27743a 12167579i bk9: 27591a 12186619i bk10: 27175a 12225538i bk11: 27208a 12245181i bk12: 27642a 12173409i bk13: 27954a 12122978i bk14: 28211a 12102888i bk15: 28175a 12115291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078327
Row_Buffer_Locality_read = 0.076550
Row_Buffer_Locality_write = 0.095075
Bank_Level_Parallism = 6.297231
Bank_Level_Parallism_Col = 2.101243
Bank_Level_Parallism_Ready = 1.170558
write_to_read_ratio_blp_rw_average = 0.139959
GrpLevelPara = 1.790254 

BW Util details:
bwutil = 0.136136 
total_CMD = 15213829 
util_bw = 2071144 
Wasted_Col = 4820166 
Wasted_Row = 959835 
Idle = 7362684 

BW Util Bottlenecks: 
RCDc_limit = 7077135 
RCDWRc_limit = 394666 
WTRc_limit = 1671790 
RTWc_limit = 1313718 
CCDLc_limit = 397841 
rwq = 0 
CCDLc_limit_alone = 290597 
WTRc_limit_alone = 1617215 
RTWc_limit_alone = 1261049 

Commands details: 
total_CMD = 15213829 
n_nop = 13910481 
Read = 443567 
Write = 0 
L2_Alloc = 0 
L2_WB = 74219 
n_act = 452205 
n_pre = 452189 
n_ref = 0 
n_req = 490635 
total_req = 517786 

Dual Bus Interface Util: 
issued_total_row = 904394 
issued_total_col = 517786 
Row_Bus_Util =  0.059446 
CoL_Bus_Util = 0.034034 
Either_Row_CoL_Bus_Util = 0.085669 
Issued_on_Two_Bus_Simul_Util = 0.007811 
issued_two_Eff = 0.091174 
queue_avg = 6.866910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.86691

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1166370, Miss = 228249, Miss_rate = 0.196, Pending_hits = 1333, Reservation_fails = 8280
L2_cache_bank[1]: Access = 1162343, Miss = 225792, Miss_rate = 0.194, Pending_hits = 1308, Reservation_fails = 4339
L2_cache_bank[2]: Access = 1372223, Miss = 228518, Miss_rate = 0.167, Pending_hits = 1554, Reservation_fails = 7825
L2_cache_bank[3]: Access = 1162443, Miss = 237517, Miss_rate = 0.204, Pending_hits = 1717, Reservation_fails = 7332
L2_cache_bank[4]: Access = 1169147, Miss = 229097, Miss_rate = 0.196, Pending_hits = 1450, Reservation_fails = 6864
L2_cache_bank[5]: Access = 1109002, Miss = 227646, Miss_rate = 0.205, Pending_hits = 1346, Reservation_fails = 4383
L2_cache_bank[6]: Access = 1138937, Miss = 225875, Miss_rate = 0.198, Pending_hits = 1308, Reservation_fails = 7124
L2_cache_bank[7]: Access = 1130918, Miss = 226940, Miss_rate = 0.201, Pending_hits = 1309, Reservation_fails = 6373
L2_cache_bank[8]: Access = 1327549, Miss = 225507, Miss_rate = 0.170, Pending_hits = 1322, Reservation_fails = 6440
L2_cache_bank[9]: Access = 1142939, Miss = 221424, Miss_rate = 0.194, Pending_hits = 1283, Reservation_fails = 7291
L2_cache_bank[10]: Access = 1183669, Miss = 227406, Miss_rate = 0.192, Pending_hits = 1428, Reservation_fails = 7090
L2_cache_bank[11]: Access = 1132087, Miss = 224368, Miss_rate = 0.198, Pending_hits = 1269, Reservation_fails = 5965
L2_cache_bank[12]: Access = 1147228, Miss = 224610, Miss_rate = 0.196, Pending_hits = 1270, Reservation_fails = 10119
L2_cache_bank[13]: Access = 1173198, Miss = 223879, Miss_rate = 0.191, Pending_hits = 1327, Reservation_fails = 8461
L2_cache_bank[14]: Access = 1143734, Miss = 223396, Miss_rate = 0.195, Pending_hits = 1301, Reservation_fails = 8080
L2_cache_bank[15]: Access = 1122820, Miss = 225799, Miss_rate = 0.201, Pending_hits = 1213, Reservation_fails = 6363
L2_cache_bank[16]: Access = 1143913, Miss = 224134, Miss_rate = 0.196, Pending_hits = 1336, Reservation_fails = 7176
L2_cache_bank[17]: Access = 1089423, Miss = 227710, Miss_rate = 0.209, Pending_hits = 1270, Reservation_fails = 5471
L2_cache_bank[18]: Access = 1136356, Miss = 227698, Miss_rate = 0.200, Pending_hits = 1324, Reservation_fails = 7422
L2_cache_bank[19]: Access = 1138891, Miss = 225035, Miss_rate = 0.198, Pending_hits = 1326, Reservation_fails = 8970
L2_cache_bank[20]: Access = 1190208, Miss = 226822, Miss_rate = 0.191, Pending_hits = 1446, Reservation_fails = 8726
L2_cache_bank[21]: Access = 1131305, Miss = 226126, Miss_rate = 0.200, Pending_hits = 1416, Reservation_fails = 6979
L2_cache_bank[22]: Access = 1157972, Miss = 227432, Miss_rate = 0.196, Pending_hits = 1324, Reservation_fails = 6263
L2_cache_bank[23]: Access = 1186350, Miss = 228505, Miss_rate = 0.193, Pending_hits = 1366, Reservation_fails = 7162
L2_total_cache_accesses = 27959025
L2_total_cache_misses = 5439485
L2_total_cache_miss_rate = 0.1946
L2_total_cache_pending_hits = 32546
L2_total_cache_reservation_fails = 170498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22224173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3274122
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2017081
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32546
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 262821
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37821
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110461
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27547922
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 411103
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8055
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162391
L2_cache_data_port_util = 0.158
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=27959025
icnt_total_pkts_simt_to_mem=27959025
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27959025
Req_Network_cycles = 5932573
Req_Network_injected_packets_per_cycle =       4.7128 
Req_Network_conflicts_per_cycle =       2.8752
Req_Network_conflicts_per_cycle_util =       4.6071
Req_Bank_Level_Parallism =       7.5517
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.0322
Req_Network_out_buffer_full_per_cycle =       0.0454
Req_Network_out_buffer_avg_util =       4.7737

Reply_Network_injected_packets_num = 27959025
Reply_Network_cycles = 5932573
Reply_Network_injected_packets_per_cycle =        4.7128
Reply_Network_conflicts_per_cycle =        3.4610
Reply_Network_conflicts_per_cycle_util =       5.5458
Reply_Bank_Level_Parallism =       7.5516
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2401
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1571
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 41 min, 18 sec (24078 sec)
gpgpu_simulation_rate = 7545 (inst/sec)
gpgpu_simulation_rate = 246 (cycle/sec)
gpgpu_silicon_slowdown = 5548780x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c754360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754290..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (25,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 13 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 16 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 17 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 18 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 20 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 21 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 22 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 23 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 24 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 25 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 26 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 27 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 28 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 29 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
Destroy streams for kernel 34: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 34 
gpu_sim_cycle = 53948
gpu_sim_insn = 744454
gpu_ipc =      13.7995
gpu_tot_sim_cycle = 5986521
gpu_tot_sim_insn = 182416940
gpu_tot_ipc =      30.4713
gpu_tot_issued_cta = 4651
gpu_occupancy = 17.7775% 
gpu_tot_occupancy = 67.9575% 
max_total_param_size = 0
gpu_stall_dramfull = 2591024
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3660
partiton_level_parallism_total  =       4.6826
partiton_level_parallism_util =       2.6786
partiton_level_parallism_util_total  =       7.7613
L2_BW  =      59.6685 GB/Sec
L2_BW_total  =     204.5377 GB/Sec
gpu_total_sim_rate=7534

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1631407, Miss = 912183, Miss_rate = 0.559, Pending_hits = 19081, Reservation_fails = 451107
	L1D_cache_core[1]: Access = 1568808, Miss = 890535, Miss_rate = 0.568, Pending_hits = 19662, Reservation_fails = 557867
	L1D_cache_core[2]: Access = 1641315, Miss = 912998, Miss_rate = 0.556, Pending_hits = 19386, Reservation_fails = 478091
	L1D_cache_core[3]: Access = 1525496, Miss = 894036, Miss_rate = 0.586, Pending_hits = 19287, Reservation_fails = 557803
	L1D_cache_core[4]: Access = 1537027, Miss = 875210, Miss_rate = 0.569, Pending_hits = 18634, Reservation_fails = 464163
	L1D_cache_core[5]: Access = 1402143, Miss = 810738, Miss_rate = 0.578, Pending_hits = 16841, Reservation_fails = 471839
	L1D_cache_core[6]: Access = 1442190, Miss = 819177, Miss_rate = 0.568, Pending_hits = 17467, Reservation_fails = 470060
	L1D_cache_core[7]: Access = 1520657, Miss = 868462, Miss_rate = 0.571, Pending_hits = 18731, Reservation_fails = 439022
	L1D_cache_core[8]: Access = 1510290, Miss = 877883, Miss_rate = 0.581, Pending_hits = 19384, Reservation_fails = 501148
	L1D_cache_core[9]: Access = 1472653, Miss = 865903, Miss_rate = 0.588, Pending_hits = 19426, Reservation_fails = 498811
	L1D_cache_core[10]: Access = 1437692, Miss = 836712, Miss_rate = 0.582, Pending_hits = 19112, Reservation_fails = 476523
	L1D_cache_core[11]: Access = 1483355, Miss = 860301, Miss_rate = 0.580, Pending_hits = 18120, Reservation_fails = 509992
	L1D_cache_core[12]: Access = 1473847, Miss = 873699, Miss_rate = 0.593, Pending_hits = 19069, Reservation_fails = 489181
	L1D_cache_core[13]: Access = 1404337, Miss = 818303, Miss_rate = 0.583, Pending_hits = 17499, Reservation_fails = 442348
	L1D_cache_core[14]: Access = 1430125, Miss = 809134, Miss_rate = 0.566, Pending_hits = 17248, Reservation_fails = 446422
	L1D_cache_core[15]: Access = 1571757, Miss = 899152, Miss_rate = 0.572, Pending_hits = 19801, Reservation_fails = 490790
	L1D_cache_core[16]: Access = 1440650, Miss = 833927, Miss_rate = 0.579, Pending_hits = 17553, Reservation_fails = 474010
	L1D_cache_core[17]: Access = 1463508, Miss = 846097, Miss_rate = 0.578, Pending_hits = 18355, Reservation_fails = 512862
	L1D_cache_core[18]: Access = 1492937, Miss = 882005, Miss_rate = 0.591, Pending_hits = 18878, Reservation_fails = 520006
	L1D_cache_core[19]: Access = 1516055, Miss = 864162, Miss_rate = 0.570, Pending_hits = 18683, Reservation_fails = 465395
	L1D_cache_core[20]: Access = 1534894, Miss = 870231, Miss_rate = 0.567, Pending_hits = 18641, Reservation_fails = 476332
	L1D_cache_core[21]: Access = 1536849, Miss = 887829, Miss_rate = 0.578, Pending_hits = 19877, Reservation_fails = 513241
	L1D_cache_core[22]: Access = 1489461, Miss = 872790, Miss_rate = 0.586, Pending_hits = 19715, Reservation_fails = 541709
	L1D_cache_core[23]: Access = 1426103, Miss = 849409, Miss_rate = 0.596, Pending_hits = 19384, Reservation_fails = 535313
	L1D_cache_core[24]: Access = 1457977, Miss = 815112, Miss_rate = 0.559, Pending_hits = 17585, Reservation_fails = 456993
	L1D_cache_core[25]: Access = 1469585, Miss = 846951, Miss_rate = 0.576, Pending_hits = 17720, Reservation_fails = 460254
	L1D_cache_core[26]: Access = 1420440, Miss = 809449, Miss_rate = 0.570, Pending_hits = 18336, Reservation_fails = 477121
	L1D_cache_core[27]: Access = 1552982, Miss = 838124, Miss_rate = 0.540, Pending_hits = 17959, Reservation_fails = 460660
	L1D_cache_core[28]: Access = 1508291, Miss = 827950, Miss_rate = 0.549, Pending_hits = 17739, Reservation_fails = 444009
	L1D_cache_core[29]: Access = 1634111, Miss = 896449, Miss_rate = 0.549, Pending_hits = 18716, Reservation_fails = 482309
	L1D_total_cache_accesses = 44996942
	L1D_total_cache_misses = 25764911
	L1D_total_cache_miss_rate = 0.5726
	L1D_total_cache_pending_hits = 557889
	L1D_total_cache_reservation_fails = 14565381
	L1D_cache_data_port_util = 0.163
	L1D_cache_fill_port_util = 0.222
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18623673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 557889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23154479
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14513819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2237372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 557907
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50469
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 214088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 51562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44573413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 423529

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5044674
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9453902
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 51475
ctas_completed 4651, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32748, 44123, 41822, 43328, 36564, 35640, 36898, 35463, 26771, 24584, 24239, 25969, 25179, 22438, 27088, 25350, 28445, 27723, 29324, 34928, 30398, 32802, 31062, 27030, 32931, 28549, 30030, 31282, 27758, 33649, 32687, 24361, 
gpgpu_n_tot_thrd_icount = 866023872
gpgpu_n_tot_w_icount = 27063246
gpgpu_n_stall_shd_mem = 19552030
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27609191
gpgpu_n_mem_write_global = 423529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 48762599
gpgpu_n_store_insn = 1192608
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6066694
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17451508
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2100522
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5641022	W0_Idle:36094325	W0_Scoreboard:388566387	W1:10130048	W2:3592890	W3:2001183	W4:1375430	W5:1006583	W6:809733	W7:666956	W8:565757	W9:488284	W10:420433	W11:383834	W12:340304	W13:321963	W14:307531	W15:278444	W16:264678	W17:242263	W18:228439	W19:217312	W20:200850	W21:197406	W22:194568	W23:194505	W24:197537	W25:198438	W26:187999	W27:182237	W28:179326	W29:175014	W30:174752	W31:169129	W32:1169420
single_issue_nums: WS0:6634628	WS1:6863095	WS2:6822219	WS3:6743304	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 203134664 {8:25391833,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16941160 {40:423529,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1015673320 {40:25391833,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3388232 {8:423529,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 3358 
max_icnt2sh_latency = 255 
averagemflatency = 380 
avg_icnt2mem_latency = 104 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 8 
mrq_lat_table:2948587 	53673 	111526 	237773 	421128 	423923 	464196 	550185 	499257 	150356 	9874 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13734384 	10975679 	2168516 	749424 	367089 	37550 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426137 	279879 	123588 	91351 	18734264 	3318770 	1648683 	1362121 	679840 	314572 	52915 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13658505 	6446997 	4249778 	2321219 	1039331 	294378 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22682 	23297 	4569 	1520 	323 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        60        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        44        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        44        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        48        48        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        36        48        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        52        48        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.083017  1.086557  1.087651  1.081835  1.087387  1.088346  1.087544  1.087978  1.078788  1.081211  1.088784  1.085622  1.090252  1.088213  1.087535  1.090899 
dram[1]:  1.089898  1.099006  1.095825  1.114638  1.086384  1.091558  1.084764  1.089331  1.081083  1.083433  1.085936  1.107831  1.088232  1.099105  1.094802  1.111867 
dram[2]:  1.084459  1.083216  1.085348  1.082415  1.080430  1.082891  1.095939  1.086371  1.081069  1.074608  1.085038  1.080661  1.096439  1.095915  1.086511  1.086047 
dram[3]:  1.079867  1.086068  1.085510  1.082461  1.083564  1.080932  1.081998  1.087495  1.080001  1.074516  1.076276  1.082663  1.088238  1.088112  1.085162  1.086940 
dram[4]:  1.078444  1.081357  1.078150  1.079704  1.077315  1.078076  1.083910  1.082965  1.073091  1.075616  1.079114  1.080127  1.084254  1.082993  1.084565  1.085577 
dram[5]:  1.093215  1.085415  1.085407  1.084219  1.080278  1.077977  1.086941  1.088991  1.079841  1.075124  1.087796  1.080177  1.082986  1.078885  1.095936  1.088220 
dram[6]:  1.083960  1.085561  1.076258  1.080262  1.079517  1.077662  1.084831  1.082005  1.077195  1.075312  1.082402  1.078343  1.086055  1.085083  1.088550  1.084926 
dram[7]:  1.083513  1.084852  1.081215  1.081894  1.081005  1.080937  1.087671  1.083723  1.072841  1.075769  1.081107  1.083647  1.085556  1.086043  1.089416  1.088040 
dram[8]:  1.085483  1.086182  1.082248  1.084051  1.078086  1.079818  1.082828  1.084192  1.076956  1.083841  1.084446  1.082892  1.083734  1.084085  1.088689  1.090736 
dram[9]:  1.087925  1.086270  1.085456  1.085337  1.080924  1.080623  1.085935  1.081216  1.082318  1.075202  1.085054  1.084537  1.086969  1.084871  1.088257  1.084361 
dram[10]:  1.089463  1.084865  1.084988  1.078190  1.081326  1.081960  1.088837  1.088028  1.079116  1.076441  1.084237  1.084807  1.080797  1.085050  1.086873  1.087271 
dram[11]:  1.088352  1.086197  1.084110  1.084193  1.083137  1.084434  1.090625  1.084652  1.076417  1.080069  1.084867  1.080129  1.090948  1.086824  1.091922  1.088689 
average row locality = 5870770/5412518 = 1.084665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27516     27451     27151     26966     27956     27965     28117     27777     27629     27288     27793     27151     28427     27911     28108     27905 
dram[1]:     27710     28982     27566     29063     27981     28110     27947     28984     27712     28913     27544     29078     27989     28915     28526     29888 
dram[2]:     27926     27983     27410     26934     27234     27798     28780     27852     27520     27329     28014     27511     28243     28343     28322     28423 
dram[3]:     27232     27945     27092     27159     27567     27349     27299     27753     27940     27513     27156     27546     27941     28250     28282     27896 
dram[4]:     27522     27428     26777     26495     27223     26500     28503     27282     26932     26917     27276     26856     27893     27060     27976     27301 
dram[5]:     28156     27342     27305     27108     27112     26392     27994     27811     27368     26936     27628     27707     28154     27915     28066     27521 
dram[6]:     27660     27510     26565     26940     27089     26554     27894     27417     26836     26815     27668     27380     27593     27952     27777     27849 
dram[7]:     27265     27925     26930     27259     26985     27086     27610     27795     26989     27631     26877     27239     27225     27134     28029     28230 
dram[8]:     27785     27580     27127     27470     26975     27524     27338     27955     27012     27532     27205     27892     27332     27776     27934     28489 
dram[9]:     27878     27613     27457     27067     27416     27033     28006     27586     27261     27205     28115     27164     27681     28046     28483     27863 
dram[10]:     28068     27939     27225     27029     27306     27153     27951     27806     27631     27597     27882     27797     27708     27618     27665     27744 
dram[11]:     27994     27559     27605     27413     27354     28205     27864     28508     27841     27688     27256     27279     27726     28028     28307     28246 
total dram reads = 5307517
bank skew: 29888/26392 = 1.13
chip skew: 454908/435941 = 1.04
number of total write accesses:
dram[0]:      4645      4561      4274      4326      4734      4749      4653      4586      4504      4484      4730      4585      4940      5027      4773      4878 
dram[1]:      4711      4459      4397      4632      4816      4584      4372      4701      4536      4493      4579      4749      4905      5017      4869      4978 
dram[2]:      4643      4625      4373      4487      4655      4725      4873      4642      4305      4298      4533      4769      5024      4940      4681      4986 
dram[3]:      4455      4758      4390      4548      4597      4713      4611      4623      4276      4409      4546      4575      4816      4861      4978      4918 
dram[4]:      4680      4594      4424      4528      4707      4595      4637      4522      4303      4497      4549      4501      5028      4990      4763      4770 
dram[5]:      4709      4554      4368      4528      4512      4463      4532      4687      4312      4338      4444      4538      4996      5011      4807      4720 
dram[6]:      4555      4573      4406      4402      4590      4681      4571      4541      4203      4384      4575      4507      4817      4947      4847      4851 
dram[7]:      4539      4647      4354      4446      4688      4656      4607      4804      4466      4367      4665      4692      4930      4868      4808      4842 
dram[8]:      4662      4678      4337      4530      4865      4747      4658      4698      4370      4509      4531      4443      4808      4895      4701      4833 
dram[9]:      4500      4633      4344      4414      4621      4618      4703      4640      4446      4276      4613      4617      4780      5107      4835      4929 
dram[10]:      4614      4688      4255      4423      4477      4729      4730      4472      4469      4474      4673      4653      4751      4958      4830      4789 
dram[11]:      4603      4561      4611      4381      4699      4788      4462      4647      4567      4532      4491      4635      4987      4848      4863      4791 
total dram writes = 890108
bank skew: 5107/4203 = 1.22
chip skew: 74798/73450 = 1.02
average mf latency per bank:
dram[0]:       1345      1303      1361      1205      1677      1589      2631      2321      1870      1753      1621      1746      1551      1531      1547      1404
dram[1]:       1692      1981      1629      1921      2453      2910      3713      4671      2229      2737      2279      2667      1866      2322      2854      2127
dram[2]:       1457      1378      1455      1387      2242      1701      2722      2365      1962      1816      1940      1743      1629      1561      1484      1439
dram[3]:       1285      1221      1221      1225      1666      1589      2569      2559      1534      1684      1575      1516      1441      1410      1272      1345
dram[4]:       1224      1281      1183      1150      3091      1684      2153      2512      1852      1575      1508      1523      1395      1438      1399      1375
dram[5]:       1618      1299      1519      1223      2279      1691      3770      2480      2600      1716      2154      1608      1822      1404      1846      1385
dram[6]:       1190      1214      1204      1163      1542      1849      2581      2360      1644      1658      1624      1742      1401      1354      1418      1293
dram[7]:       1262      1270      1156      1197      1644      1737      2273      2219      1709      1588      1570      1612      1468      1387      1281      1322
dram[8]:       1211      1279      1159      1216      1507      1586      2432      2121      1714      1738      1651      1577      1399      1359      1317      1322
dram[9]:       1356      1270      1295      1287      1780      1707      2324      2244      1918      1904      1700      1777      1470      1407      1359      1402
dram[10]:       1327      1250      1304      1215      1764      1775      2694      2377      1761      1721      1726      1624      1535      1479      1580      1401
dram[11]:       1353      1299      1270      1215      1925      1867      2497      2460      1915      1706      1610      1465      1583      1475      1363      1302
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15352175 n_nop=14051777 n_act=451138 n_pre=451122 n_ref_event=0 n_req=490102 n_rd=443111 n_rd_L2_A=0 n_write=0 n_wr_bk=74449 bw_util=0.1348
n_activity=8568452 dram_eff=0.2416
bk0: 27516a 12349011i bk1: 27451a 12358184i bk2: 27151a 12393241i bk3: 26966a 12415981i bk4: 27956a 12298937i bk5: 27965a 12295049i bk6: 28117a 12268893i bk7: 27777a 12342357i bk8: 27629a 12322405i bk9: 27288a 12397814i bk10: 27793a 12323204i bk11: 27151a 12395600i bk12: 28427a 12242892i bk13: 27911a 12288217i bk14: 28108a 12270066i bk15: 27905a 12298830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079506
Row_Buffer_Locality_read = 0.077958
Row_Buffer_Locality_write = 0.094103
Bank_Level_Parallism = 6.246329
Bank_Level_Parallism_Col = 2.096753
Bank_Level_Parallism_Ready = 1.173255
write_to_read_ratio_blp_rw_average = 0.138008
GrpLevelPara = 1.787570 

BW Util details:
bwutil = 0.134850 
total_CMD = 15352175 
util_bw = 2070240 
Wasted_Col = 4813367 
Wasted_Row = 978213 
Idle = 7490355 

BW Util Bottlenecks: 
RCDc_limit = 7057291 
RCDWRc_limit = 393503 
WTRc_limit = 1675020 
RTWc_limit = 1286496 
CCDLc_limit = 395731 
rwq = 0 
CCDLc_limit_alone = 290491 
WTRc_limit_alone = 1621416 
RTWc_limit_alone = 1234860 

Commands details: 
total_CMD = 15352175 
n_nop = 14051777 
Read = 443111 
Write = 0 
L2_Alloc = 0 
L2_WB = 74449 
n_act = 451138 
n_pre = 451122 
n_ref = 0 
n_req = 490102 
total_req = 517560 

Dual Bus Interface Util: 
issued_total_row = 902260 
issued_total_col = 517560 
Row_Bus_Util =  0.058771 
CoL_Bus_Util = 0.033712 
Either_Row_CoL_Bus_Util = 0.084704 
Issued_on_Two_Bus_Simul_Util = 0.007779 
issued_two_Eff = 0.091835 
queue_avg = 6.356891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.35689
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15352175 n_nop=14030232 n_act=459260 n_pre=459244 n_ref_event=0 n_req=502455 n_rd=454908 n_rd_L2_A=0 n_write=0 n_wr_bk=74798 bw_util=0.138
n_activity=8594551 dram_eff=0.2465
bk0: 27710a 12160312i bk1: 28982a 12038431i bk2: 27566a 12176826i bk3: 29063a 12009212i bk4: 27981a 12125656i bk5: 28110a 12144531i bk6: 27947a 12191262i bk7: 28984a 12008432i bk8: 27712a 12163588i bk9: 28913a 12022401i bk10: 27544a 12163180i bk11: 29078a 12009617i bk12: 27989a 12115876i bk13: 28915a 12011101i bk14: 28526a 12096318i bk15: 29888a 11905143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085968
Row_Buffer_Locality_read = 0.083298
Row_Buffer_Locality_write = 0.111511
Bank_Level_Parallism = 6.719064
Bank_Level_Parallism_Col = 2.141587
Bank_Level_Parallism_Ready = 1.180849
write_to_read_ratio_blp_rw_average = 0.142023
GrpLevelPara = 1.817310 

BW Util details:
bwutil = 0.138015 
total_CMD = 15352175 
util_bw = 2118824 
Wasted_Col = 4824896 
Wasted_Row = 955855 
Idle = 7452600 

BW Util Bottlenecks: 
RCDc_limit = 7137651 
RCDWRc_limit = 388008 
WTRc_limit = 1673853 
RTWc_limit = 1391199 
CCDLc_limit = 410849 
rwq = 0 
CCDLc_limit_alone = 298946 
WTRc_limit_alone = 1619185 
RTWc_limit_alone = 1333964 

Commands details: 
total_CMD = 15352175 
n_nop = 14030232 
Read = 454908 
Write = 0 
L2_Alloc = 0 
L2_WB = 74798 
n_act = 459260 
n_pre = 459244 
n_ref = 0 
n_req = 502455 
total_req = 529706 

Dual Bus Interface Util: 
issued_total_row = 918504 
issued_total_col = 529706 
Row_Bus_Util =  0.059829 
CoL_Bus_Util = 0.034504 
Either_Row_CoL_Bus_Util = 0.086108 
Issued_on_Two_Bus_Simul_Util = 0.008225 
issued_two_Eff = 0.095516 
queue_avg = 9.226051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.22605
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15352175 n_nop=14046939 n_act=453817 n_pre=453801 n_ref_event=0 n_req=492625 n_rd=445622 n_rd_L2_A=0 n_write=0 n_wr_bk=74559 bw_util=0.1355
n_activity=8598646 dram_eff=0.242
bk0: 27926a 12268009i bk1: 27983a 12279268i bk2: 27410a 12334649i bk3: 26934a 12366036i bk4: 27234a 12315612i bk5: 27798a 12266122i bk6: 28780a 12159205i bk7: 27852a 12280434i bk8: 27520a 12316966i bk9: 27329a 12335318i bk10: 28014a 12276588i bk11: 27511a 12296393i bk12: 28243a 12209310i bk13: 28343a 12206358i bk14: 28322a 12214877i bk15: 28423a 12191992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078780
Row_Buffer_Locality_read = 0.077314
Row_Buffer_Locality_write = 0.092675
Bank_Level_Parallism = 6.336434
Bank_Level_Parallism_Col = 2.090106
Bank_Level_Parallism_Ready = 1.167738
write_to_read_ratio_blp_rw_average = 0.138227
GrpLevelPara = 1.784764 

BW Util details:
bwutil = 0.135533 
total_CMD = 15352175 
util_bw = 2080724 
Wasted_Col = 4841285 
Wasted_Row = 978259 
Idle = 7451907 

BW Util Bottlenecks: 
RCDc_limit = 7098876 
RCDWRc_limit = 395562 
WTRc_limit = 1669006 
RTWc_limit = 1288995 
CCDLc_limit = 399688 
rwq = 0 
CCDLc_limit_alone = 293382 
WTRc_limit_alone = 1614699 
RTWc_limit_alone = 1236996 

Commands details: 
total_CMD = 15352175 
n_nop = 14046939 
Read = 445622 
Write = 0 
L2_Alloc = 0 
L2_WB = 74559 
n_act = 453817 
n_pre = 453801 
n_ref = 0 
n_req = 492625 
total_req = 520181 

Dual Bus Interface Util: 
issued_total_row = 907618 
issued_total_col = 520181 
Row_Bus_Util =  0.059120 
CoL_Bus_Util = 0.033883 
Either_Row_CoL_Bus_Util = 0.085020 
Issued_on_Two_Bus_Simul_Util = 0.007983 
issued_two_Eff = 0.093901 
queue_avg = 7.144084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.14408
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15352175 n_nop=14052060 n_act=451221 n_pre=451205 n_ref_event=0 n_req=488733 n_rd=441920 n_rd_L2_A=0 n_write=0 n_wr_bk=74074 bw_util=0.1344
n_activity=8586651 dram_eff=0.2404
bk0: 27232a 12374418i bk1: 27945a 12313844i bk2: 27092a 12413338i bk3: 27159a 12384746i bk4: 27567a 12346692i bk5: 27349a 12376533i bk6: 27299a 12363469i bk7: 27753a 12332312i bk8: 27940a 12323060i bk9: 27513a 12369821i bk10: 27156a 12420020i bk11: 27546a 12347775i bk12: 27941a 12309861i bk13: 28250a 12272915i bk14: 28282a 12279596i bk15: 27896a 12309418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076754
Row_Buffer_Locality_read = 0.075466
Row_Buffer_Locality_write = 0.088907
Bank_Level_Parallism = 6.188412
Bank_Level_Parallism_Col = 2.081345
Bank_Level_Parallism_Ready = 1.169882
write_to_read_ratio_blp_rw_average = 0.136568
GrpLevelPara = 1.777667 

BW Util details:
bwutil = 0.134442 
total_CMD = 15352175 
util_bw = 2063976 
Wasted_Col = 4835815 
Wasted_Row = 989472 
Idle = 7462912 

BW Util Bottlenecks: 
RCDc_limit = 7076715 
RCDWRc_limit = 395835 
WTRc_limit = 1660814 
RTWc_limit = 1261475 
CCDLc_limit = 391241 
rwq = 0 
CCDLc_limit_alone = 287892 
WTRc_limit_alone = 1607451 
RTWc_limit_alone = 1211489 

Commands details: 
total_CMD = 15352175 
n_nop = 14052060 
Read = 441920 
Write = 0 
L2_Alloc = 0 
L2_WB = 74074 
n_act = 451221 
n_pre = 451205 
n_ref = 0 
n_req = 488733 
total_req = 515994 

Dual Bus Interface Util: 
issued_total_row = 902426 
issued_total_col = 515994 
Row_Bus_Util =  0.058782 
CoL_Bus_Util = 0.033610 
Either_Row_CoL_Bus_Util = 0.084686 
Issued_on_Two_Bus_Simul_Util = 0.007706 
issued_two_Eff = 0.090996 
queue_avg = 6.043000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.043
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15352175 n_nop=14060467 n_act=446986 n_pre=446970 n_ref_event=0 n_req=482904 n_rd=435941 n_rd_L2_A=0 n_write=0 n_wr_bk=74088 bw_util=0.1329
n_activity=8586555 dram_eff=0.2376
bk0: 27522a 12445341i bk1: 27428a 12472829i bk2: 26777a 12533943i bk3: 26495a 12597393i bk4: 27223a 12498293i bk5: 26500a 12558254i bk6: 28503a 12341429i bk7: 27282a 12461324i bk8: 26932a 12511653i bk9: 26917a 12514883i bk10: 27276a 12470427i bk11: 26856a 12532496i bk12: 27893a 12407251i bk13: 27060a 12482856i bk14: 27976a 12406691i bk15: 27301a 12480046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074381
Row_Buffer_Locality_read = 0.072914
Row_Buffer_Locality_write = 0.088005
Bank_Level_Parallism = 5.914764
Bank_Level_Parallism_Col = 2.061146
Bank_Level_Parallism_Ready = 1.164103
write_to_read_ratio_blp_rw_average = 0.137034
GrpLevelPara = 1.763323 

BW Util details:
bwutil = 0.132888 
total_CMD = 15352175 
util_bw = 2040116 
Wasted_Col = 4839370 
Wasted_Row = 1001669 
Idle = 7471020 

BW Util Bottlenecks: 
RCDc_limit = 7035924 
RCDWRc_limit = 400182 
WTRc_limit = 1654996 
RTWc_limit = 1247863 
CCDLc_limit = 384928 
rwq = 0 
CCDLc_limit_alone = 283261 
WTRc_limit_alone = 1602322 
RTWc_limit_alone = 1198870 

Commands details: 
total_CMD = 15352175 
n_nop = 14060467 
Read = 435941 
Write = 0 
L2_Alloc = 0 
L2_WB = 74088 
n_act = 446986 
n_pre = 446970 
n_ref = 0 
n_req = 482904 
total_req = 510029 

Dual Bus Interface Util: 
issued_total_row = 893956 
issued_total_col = 510029 
Row_Bus_Util =  0.058230 
CoL_Bus_Util = 0.033222 
Either_Row_CoL_Bus_Util = 0.084138 
Issued_on_Two_Bus_Simul_Util = 0.007313 
issued_two_Eff = 0.086921 
queue_avg = 5.191195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.19119
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15352175 n_nop=14059276 n_act=448906 n_pre=448890 n_ref_event=0 n_req=486837 n_rd=440515 n_rd_L2_A=0 n_write=0 n_wr_bk=73519 bw_util=0.1339
n_activity=8591338 dram_eff=0.2393
bk0: 28156a 12285623i bk1: 27342a 12404330i bk2: 27305a 12395782i bk3: 27108a 12416271i bk4: 27112a 12428220i bk5: 26392a 12509631i bk6: 27994a 12303722i bk7: 27811a 12330952i bk8: 27368a 12351290i bk9: 26936a 12445684i bk10: 27628a 12336236i bk11: 27707a 12315386i bk12: 28154a 12272984i bk13: 27915a 12315880i bk14: 28066a 12296561i bk15: 27521a 12385976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077913
Row_Buffer_Locality_read = 0.076535
Row_Buffer_Locality_write = 0.091015
Bank_Level_Parallism = 6.163604
Bank_Level_Parallism_Col = 2.071364
Bank_Level_Parallism_Ready = 1.163958
write_to_read_ratio_blp_rw_average = 0.137243
GrpLevelPara = 1.772182 

BW Util details:
bwutil = 0.133931 
total_CMD = 15352175 
util_bw = 2056136 
Wasted_Col = 4826157 
Wasted_Row = 998109 
Idle = 7471773 

BW Util Bottlenecks: 
RCDc_limit = 7048361 
RCDWRc_limit = 393031 
WTRc_limit = 1618152 
RTWc_limit = 1254053 
CCDLc_limit = 392693 
rwq = 0 
CCDLc_limit_alone = 289964 
WTRc_limit_alone = 1566128 
RTWc_limit_alone = 1203348 

Commands details: 
total_CMD = 15352175 
n_nop = 14059276 
Read = 440515 
Write = 0 
L2_Alloc = 0 
L2_WB = 73519 
n_act = 448906 
n_pre = 448890 
n_ref = 0 
n_req = 486837 
total_req = 514034 

Dual Bus Interface Util: 
issued_total_row = 897796 
issued_total_col = 514034 
Row_Bus_Util =  0.058480 
CoL_Bus_Util = 0.033483 
Either_Row_CoL_Bus_Util = 0.084216 
Issued_on_Two_Bus_Simul_Util = 0.007747 
issued_two_Eff = 0.091988 
queue_avg = 6.855876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.85588
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15352175 n_nop=14060226 n_act=447510 n_pre=447494 n_ref_event=0 n_req=484113 n_rd=437499 n_rd_L2_A=0 n_write=0 n_wr_bk=73450 bw_util=0.1331
n_activity=8584456 dram_eff=0.2381
bk0: 27660a 12388110i bk1: 27510a 12417477i bk2: 26565a 12505087i bk3: 26940a 12486247i bk4: 27089a 12452491i bk5: 26554a 12549282i bk6: 27894a 12370303i bk7: 27417a 12420221i bk8: 26836a 12475272i bk9: 26815a 12480123i bk10: 27668a 12388066i bk11: 27380a 12409691i bk12: 27593a 12405016i bk13: 27952a 12359912i bk14: 27777a 12379809i bk15: 27849a 12384941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075608
Row_Buffer_Locality_read = 0.074167
Row_Buffer_Locality_write = 0.089136
Bank_Level_Parallism = 6.033146
Bank_Level_Parallism_Col = 2.062359
Bank_Level_Parallism_Ready = 1.165166
write_to_read_ratio_blp_rw_average = 0.135691
GrpLevelPara = 1.765678 

BW Util details:
bwutil = 0.133127 
total_CMD = 15352175 
util_bw = 2043796 
Wasted_Col = 4826679 
Wasted_Row = 998230 
Idle = 7483470 

BW Util Bottlenecks: 
RCDc_limit = 7038408 
RCDWRc_limit = 395092 
WTRc_limit = 1649571 
RTWc_limit = 1226347 
CCDLc_limit = 384538 
rwq = 0 
CCDLc_limit_alone = 283975 
WTRc_limit_alone = 1596912 
RTWc_limit_alone = 1178443 

Commands details: 
total_CMD = 15352175 
n_nop = 14060226 
Read = 437499 
Write = 0 
L2_Alloc = 0 
L2_WB = 73450 
n_act = 447510 
n_pre = 447494 
n_ref = 0 
n_req = 484113 
total_req = 510949 

Dual Bus Interface Util: 
issued_total_row = 895004 
issued_total_col = 510949 
Row_Bus_Util =  0.058298 
CoL_Bus_Util = 0.033282 
Either_Row_CoL_Bus_Util = 0.084154 
Issued_on_Two_Bus_Simul_Util = 0.007426 
issued_two_Eff = 0.088242 
queue_avg = 5.670990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.67099
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15352175 n_nop=14057806 n_act=447920 n_pre=447904 n_ref_event=0 n_req=485085 n_rd=438209 n_rd_L2_A=0 n_write=0 n_wr_bk=74379 bw_util=0.1336
n_activity=8600138 dram_eff=0.2384
bk0: 27265a 12424567i bk1: 27925a 12369568i bk2: 26930a 12482495i bk3: 27259a 12439975i bk4: 26985a 12503557i bk5: 27086a 12459707i bk6: 27610a 12378665i bk7: 27795a 12382842i bk8: 26989a 12441979i bk9: 27631a 12365753i bk10: 26877a 12478136i bk11: 27239a 12426552i bk12: 27225a 12445142i bk13: 27134a 12474037i bk14: 28029a 12378200i bk15: 28230a 12336712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076618
Row_Buffer_Locality_read = 0.075238
Row_Buffer_Locality_write = 0.089513
Bank_Level_Parallism = 6.038025
Bank_Level_Parallism_Col = 2.071731
Bank_Level_Parallism_Ready = 1.167824
write_to_read_ratio_blp_rw_average = 0.137259
GrpLevelPara = 1.771122 

BW Util details:
bwutil = 0.133555 
total_CMD = 15352175 
util_bw = 2050352 
Wasted_Col = 4828401 
Wasted_Row = 998322 
Idle = 7475100 

BW Util Bottlenecks: 
RCDc_limit = 7034284 
RCDWRc_limit = 397146 
WTRc_limit = 1664292 
RTWc_limit = 1252107 
CCDLc_limit = 387943 
rwq = 0 
CCDLc_limit_alone = 284823 
WTRc_limit_alone = 1610750 
RTWc_limit_alone = 1202529 

Commands details: 
total_CMD = 15352175 
n_nop = 14057806 
Read = 438209 
Write = 0 
L2_Alloc = 0 
L2_WB = 74379 
n_act = 447920 
n_pre = 447904 
n_ref = 0 
n_req = 485085 
total_req = 512588 

Dual Bus Interface Util: 
issued_total_row = 895824 
issued_total_col = 512588 
Row_Bus_Util =  0.058352 
CoL_Bus_Util = 0.033389 
Either_Row_CoL_Bus_Util = 0.084312 
Issued_on_Two_Bus_Simul_Util = 0.007428 
issued_two_Eff = 0.088107 
queue_avg = 5.542988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.54299
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15352175 n_nop=14053748 n_act=450357 n_pre=450341 n_ref_event=0 n_req=488036 n_rd=440926 n_rd_L2_A=0 n_write=0 n_wr_bk=74265 bw_util=0.1342
n_activity=8609833 dram_eff=0.2394
bk0: 27785a 12347764i bk1: 27580a 12342692i bk2: 27127a 12424756i bk3: 27470a 12371584i bk4: 26975a 12451772i bk5: 27524a 12367347i bk6: 27338a 12407820i bk7: 27955a 12326386i bk8: 27012a 12411920i bk9: 27532a 12367741i bk10: 27205a 12415991i bk11: 27892a 12325920i bk12: 27332a 12396188i bk13: 27776a 12326333i bk14: 27934a 12342577i bk15: 28489a 12265452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077207
Row_Buffer_Locality_read = 0.075961
Row_Buffer_Locality_write = 0.088877
Bank_Level_Parallism = 6.128321
Bank_Level_Parallism_Col = 2.072982
Bank_Level_Parallism_Ready = 1.167195
write_to_read_ratio_blp_rw_average = 0.138020
GrpLevelPara = 1.772676 

BW Util details:
bwutil = 0.134233 
total_CMD = 15352175 
util_bw = 2060764 
Wasted_Col = 4848702 
Wasted_Row = 998902 
Idle = 7443807 

BW Util Bottlenecks: 
RCDc_limit = 7068345 
RCDWRc_limit = 400047 
WTRc_limit = 1666770 
RTWc_limit = 1268646 
CCDLc_limit = 392569 
rwq = 0 
CCDLc_limit_alone = 288387 
WTRc_limit_alone = 1612879 
RTWc_limit_alone = 1218355 

Commands details: 
total_CMD = 15352175 
n_nop = 14053748 
Read = 440926 
Write = 0 
L2_Alloc = 0 
L2_WB = 74265 
n_act = 450357 
n_pre = 450341 
n_ref = 0 
n_req = 488036 
total_req = 515191 

Dual Bus Interface Util: 
issued_total_row = 900698 
issued_total_col = 515191 
Row_Bus_Util =  0.058669 
CoL_Bus_Util = 0.033558 
Either_Row_CoL_Bus_Util = 0.084576 
Issued_on_Two_Bus_Simul_Util = 0.007651 
issued_two_Eff = 0.090465 
queue_avg = 6.056953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.05695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15352175 n_nop=14051822 n_act=450808 n_pre=450792 n_ref_event=0 n_req=488719 n_rd=441874 n_rd_L2_A=0 n_write=0 n_wr_bk=74076 bw_util=0.1344
n_activity=8606082 dram_eff=0.2398
bk0: 27878a 12301121i bk1: 27613a 12328348i bk2: 27457a 12331452i bk3: 27067a 12380240i bk4: 27416a 12352277i bk5: 27033a 12400692i bk6: 28006a 12267941i bk7: 27586a 12354862i bk8: 27261a 12356324i bk9: 27205a 12375897i bk10: 28115a 12266060i bk11: 27164a 12377008i bk12: 27681a 12334408i bk13: 28046a 12281457i bk14: 28483a 12233635i bk15: 27863a 12280822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077574
Row_Buffer_Locality_read = 0.076124
Row_Buffer_Locality_write = 0.091258
Bank_Level_Parallism = 6.223541
Bank_Level_Parallism_Col = 2.080316
Bank_Level_Parallism_Ready = 1.169051
write_to_read_ratio_blp_rw_average = 0.137570
GrpLevelPara = 1.779038 

BW Util details:
bwutil = 0.134430 
total_CMD = 15352175 
util_bw = 2063800 
Wasted_Col = 4836121 
Wasted_Row = 996932 
Idle = 7455322 

BW Util Bottlenecks: 
RCDc_limit = 7068648 
RCDWRc_limit = 396862 
WTRc_limit = 1654091 
RTWc_limit = 1267965 
CCDLc_limit = 390625 
rwq = 0 
CCDLc_limit_alone = 287318 
WTRc_limit_alone = 1600479 
RTWc_limit_alone = 1218270 

Commands details: 
total_CMD = 15352175 
n_nop = 14051822 
Read = 441874 
Write = 0 
L2_Alloc = 0 
L2_WB = 74076 
n_act = 450808 
n_pre = 450792 
n_ref = 0 
n_req = 488719 
total_req = 515950 

Dual Bus Interface Util: 
issued_total_row = 901600 
issued_total_col = 515950 
Row_Bus_Util =  0.058728 
CoL_Bus_Util = 0.033608 
Either_Row_CoL_Bus_Util = 0.084702 
Issued_on_Two_Bus_Simul_Util = 0.007634 
issued_two_Eff = 0.090127 
queue_avg = 6.604400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.6044
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15352175 n_nop=14052900 n_act=451180 n_pre=451164 n_ref_event=0 n_req=489036 n_rd=442119 n_rd_L2_A=0 n_write=0 n_wr_bk=73985 bw_util=0.1345
n_activity=8594670 dram_eff=0.2402
bk0: 28068a 12270057i bk1: 27939a 12313050i bk2: 27225a 12356949i bk3: 27029a 12409112i bk4: 27306a 12384340i bk5: 27153a 12388281i bk6: 27951a 12283770i bk7: 27806a 12307660i bk8: 27631a 12323591i bk9: 27597a 12331780i bk10: 27882a 12280750i bk11: 27797a 12302829i bk12: 27708a 12300365i bk13: 27618a 12330110i bk14: 27665a 12319392i bk15: 27744a 12331879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077409
Row_Buffer_Locality_read = 0.075986
Row_Buffer_Locality_write = 0.090820
Bank_Level_Parallism = 6.237172
Bank_Level_Parallism_Col = 2.079505
Bank_Level_Parallism_Ready = 1.165573
write_to_read_ratio_blp_rw_average = 0.137644
GrpLevelPara = 1.778382 

BW Util details:
bwutil = 0.134471 
total_CMD = 15352175 
util_bw = 2064416 
Wasted_Col = 4830200 
Wasted_Row = 983842 
Idle = 7473717 

BW Util Bottlenecks: 
RCDc_limit = 7071521 
RCDWRc_limit = 397032 
WTRc_limit = 1646243 
RTWc_limit = 1268571 
CCDLc_limit = 393055 
rwq = 0 
CCDLc_limit_alone = 289688 
WTRc_limit_alone = 1593382 
RTWc_limit_alone = 1218065 

Commands details: 
total_CMD = 15352175 
n_nop = 14052900 
Read = 442119 
Write = 0 
L2_Alloc = 0 
L2_WB = 73985 
n_act = 451180 
n_pre = 451164 
n_ref = 0 
n_req = 489036 
total_req = 516104 

Dual Bus Interface Util: 
issued_total_row = 902344 
issued_total_col = 516104 
Row_Bus_Util =  0.058776 
CoL_Bus_Util = 0.033618 
Either_Row_CoL_Bus_Util = 0.084631 
Issued_on_Two_Bus_Simul_Util = 0.007763 
issued_two_Eff = 0.091723 
queue_avg = 6.538341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.53834
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15352175 n_nop=14044952 n_act=453422 n_pre=453406 n_ref_event=0 n_req=492125 n_rd=444873 n_rd_L2_A=0 n_write=0 n_wr_bk=74466 bw_util=0.1353
n_activity=8591608 dram_eff=0.2418
bk0: 27994a 12280027i bk1: 27559a 12325556i bk2: 27605a 12329279i bk3: 27413a 12371638i bk4: 27354a 12356505i bk5: 28205a 12244017i bk6: 27864a 12288831i bk7: 28508a 12239108i bk8: 27841a 12298919i bk9: 27688a 12320142i bk10: 27256a 12357785i bk11: 27279a 12378062i bk12: 27726a 12306127i bk13: 28028a 12256543i bk14: 28307a 12234167i bk15: 28246a 12249015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078645
Row_Buffer_Locality_read = 0.076907
Row_Buffer_Locality_write = 0.095001
Bank_Level_Parallism = 6.279315
Bank_Level_Parallism_Col = 2.099274
Bank_Level_Parallism_Ready = 1.170219
write_to_read_ratio_blp_rw_average = 0.140099
GrpLevelPara = 1.788789 

BW Util details:
bwutil = 0.135313 
total_CMD = 15352175 
util_bw = 2077356 
Wasted_Col = 4839924 
Wasted_Row = 971043 
Idle = 7463852 

BW Util Bottlenecks: 
RCDc_limit = 7098077 
RCDWRc_limit = 396610 
WTRc_limit = 1674645 
RTWc_limit = 1318148 
CCDLc_limit = 398771 
rwq = 0 
CCDLc_limit_alone = 291203 
WTRc_limit_alone = 1619994 
RTWc_limit_alone = 1265231 

Commands details: 
total_CMD = 15352175 
n_nop = 14044952 
Read = 444873 
Write = 0 
L2_Alloc = 0 
L2_WB = 74466 
n_act = 453422 
n_pre = 453406 
n_ref = 0 
n_req = 492125 
total_req = 519339 

Dual Bus Interface Util: 
issued_total_row = 906828 
issued_total_col = 519339 
Row_Bus_Util =  0.059068 
CoL_Bus_Util = 0.033828 
Either_Row_CoL_Bus_Util = 0.085149 
Issued_on_Two_Bus_Simul_Util = 0.007748 
issued_two_Eff = 0.090990 
queue_avg = 6.808351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.80835

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1169314, Miss = 229053, Miss_rate = 0.196, Pending_hits = 1337, Reservation_fails = 8280
L2_cache_bank[1]: Access = 1165350, Miss = 226795, Miss_rate = 0.195, Pending_hits = 1321, Reservation_fails = 4339
L2_cache_bank[2]: Access = 1375616, Miss = 229334, Miss_rate = 0.167, Pending_hits = 1565, Reservation_fails = 7825
L2_cache_bank[3]: Access = 1165405, Miss = 238322, Miss_rate = 0.204, Pending_hits = 1725, Reservation_fails = 7332
L2_cache_bank[4]: Access = 1172075, Miss = 229807, Miss_rate = 0.196, Pending_hits = 1452, Reservation_fails = 6864
L2_cache_bank[5]: Access = 1111826, Miss = 228547, Miss_rate = 0.206, Pending_hits = 1352, Reservation_fails = 4383
L2_cache_bank[6]: Access = 1141952, Miss = 226888, Miss_rate = 0.199, Pending_hits = 1322, Reservation_fails = 7124
L2_cache_bank[7]: Access = 1133983, Miss = 227766, Miss_rate = 0.201, Pending_hits = 1317, Reservation_fails = 6373
L2_cache_bank[8]: Access = 1330591, Miss = 226455, Miss_rate = 0.170, Pending_hits = 1335, Reservation_fails = 6440
L2_cache_bank[9]: Access = 1146073, Miss = 222208, Miss_rate = 0.194, Pending_hits = 1292, Reservation_fails = 7291
L2_cache_bank[10]: Access = 1186671, Miss = 228171, Miss_rate = 0.192, Pending_hits = 1435, Reservation_fails = 7090
L2_cache_bank[11]: Access = 1134815, Miss = 225119, Miss_rate = 0.198, Pending_hits = 1277, Reservation_fails = 5965
L2_cache_bank[12]: Access = 1150365, Miss = 225451, Miss_rate = 0.196, Pending_hits = 1275, Reservation_fails = 10119
L2_cache_bank[13]: Access = 1176391, Miss = 224779, Miss_rate = 0.191, Pending_hits = 1333, Reservation_fails = 8461
L2_cache_bank[14]: Access = 1146720, Miss = 224245, Miss_rate = 0.196, Pending_hits = 1309, Reservation_fails = 8080
L2_cache_bank[15]: Access = 1125885, Miss = 226705, Miss_rate = 0.201, Pending_hits = 1222, Reservation_fails = 6363
L2_cache_bank[16]: Access = 1147015, Miss = 225111, Miss_rate = 0.196, Pending_hits = 1344, Reservation_fails = 7176
L2_cache_bank[17]: Access = 1092459, Miss = 228615, Miss_rate = 0.209, Pending_hits = 1281, Reservation_fails = 5471
L2_cache_bank[18]: Access = 1139474, Miss = 228690, Miss_rate = 0.201, Pending_hits = 1338, Reservation_fails = 7422
L2_cache_bank[19]: Access = 1142043, Miss = 225953, Miss_rate = 0.198, Pending_hits = 1337, Reservation_fails = 8970
L2_cache_bank[20]: Access = 1193578, Miss = 227835, Miss_rate = 0.191, Pending_hits = 1457, Reservation_fails = 8726
L2_cache_bank[21]: Access = 1134463, Miss = 227054, Miss_rate = 0.200, Pending_hits = 1423, Reservation_fails = 6979
L2_cache_bank[22]: Access = 1161080, Miss = 228329, Miss_rate = 0.197, Pending_hits = 1336, Reservation_fails = 6263
L2_cache_bank[23]: Access = 1189576, Miss = 229305, Miss_rate = 0.193, Pending_hits = 1371, Reservation_fails = 7162
L2_total_cache_accesses = 28032720
L2_total_cache_misses = 5460537
L2_total_cache_miss_rate = 0.1948
L2_total_cache_pending_hits = 32756
L2_total_cache_reservation_fails = 170498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22268918
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3285410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2022107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32756
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 270509
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 111952
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27609191
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 423529
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8055
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162391
L2_cache_data_port_util = 0.157
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=28032720
icnt_total_pkts_simt_to_mem=28032720
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 28032720
Req_Network_cycles = 5986521
Req_Network_injected_packets_per_cycle =       4.6826 
Req_Network_conflicts_per_cycle =       2.8508
Req_Network_conflicts_per_cycle_util =       4.5755
Req_Bank_Level_Parallism =       7.5157
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       5.9801
Req_Network_out_buffer_full_per_cycle =       0.0450
Req_Network_out_buffer_avg_util =       4.7312

Reply_Network_injected_packets_num = 28032720
Reply_Network_cycles = 5986521
Reply_Network_injected_packets_per_cycle =        4.6826
Reply_Network_conflicts_per_cycle =        3.4340
Reply_Network_conflicts_per_cycle_util =       5.5114
Reply_Bank_Level_Parallism =       7.5153
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2293
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1561
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 43 min, 30 sec (24210 sec)
gpgpu_simulation_rate = 7534 (inst/sec)
gpgpu_simulation_rate = 247 (cycle/sec)
gpgpu_silicon_slowdown = 5526315x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c754360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754290..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (133,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 16 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 17 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 18 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 20 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 21 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 22 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 23 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 24 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 25 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 26 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 27 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 28 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 29 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
Destroy streams for kernel 35: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 35 
gpu_sim_cycle = 156448
gpu_sim_insn = 4752081
gpu_ipc =      30.3748
gpu_tot_sim_cycle = 6142969
gpu_tot_sim_insn = 187169021
gpu_tot_ipc =      30.4688
gpu_tot_issued_cta = 4784
gpu_occupancy = 73.5838% 
gpu_tot_occupancy = 68.1229% 
max_total_param_size = 0
gpu_stall_dramfull = 3000519
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.5014
partiton_level_parallism_total  =       4.6780
partiton_level_parallism_util =       6.2494
partiton_level_parallism_util_total  =       7.7155
L2_BW  =     196.6209 GB/Sec
L2_BW_total  =     204.3361 GB/Sec
gpu_total_sim_rate=7516

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1666993, Miss = 936229, Miss_rate = 0.562, Pending_hits = 20355, Reservation_fails = 498394
	L1D_cache_core[1]: Access = 1604452, Miss = 914721, Miss_rate = 0.570, Pending_hits = 21008, Reservation_fails = 604039
	L1D_cache_core[2]: Access = 1675940, Miss = 936749, Miss_rate = 0.559, Pending_hits = 20479, Reservation_fails = 524088
	L1D_cache_core[3]: Access = 1553252, Miss = 913533, Miss_rate = 0.588, Pending_hits = 20299, Reservation_fails = 603786
	L1D_cache_core[4]: Access = 1565270, Miss = 895149, Miss_rate = 0.572, Pending_hits = 19727, Reservation_fails = 509025
	L1D_cache_core[5]: Access = 1437462, Miss = 834461, Miss_rate = 0.581, Pending_hits = 18221, Reservation_fails = 518397
	L1D_cache_core[6]: Access = 1481278, Miss = 846544, Miss_rate = 0.571, Pending_hits = 18948, Reservation_fails = 521389
	L1D_cache_core[7]: Access = 1548835, Miss = 888565, Miss_rate = 0.574, Pending_hits = 19735, Reservation_fails = 482039
	L1D_cache_core[8]: Access = 1540261, Miss = 899372, Miss_rate = 0.584, Pending_hits = 20271, Reservation_fails = 546855
	L1D_cache_core[9]: Access = 1507411, Miss = 889589, Miss_rate = 0.590, Pending_hits = 20479, Reservation_fails = 543881
	L1D_cache_core[10]: Access = 1466122, Miss = 857124, Miss_rate = 0.585, Pending_hits = 20070, Reservation_fails = 522459
	L1D_cache_core[11]: Access = 1513103, Miss = 881856, Miss_rate = 0.583, Pending_hits = 19164, Reservation_fails = 555976
	L1D_cache_core[12]: Access = 1503873, Miss = 894992, Miss_rate = 0.595, Pending_hits = 20153, Reservation_fails = 538773
	L1D_cache_core[13]: Access = 1435778, Miss = 840713, Miss_rate = 0.586, Pending_hits = 18627, Reservation_fails = 488199
	L1D_cache_core[14]: Access = 1459346, Miss = 829825, Miss_rate = 0.569, Pending_hits = 18178, Reservation_fails = 490893
	L1D_cache_core[15]: Access = 1607751, Miss = 923282, Miss_rate = 0.574, Pending_hits = 21011, Reservation_fails = 538431
	L1D_cache_core[16]: Access = 1471859, Miss = 855895, Miss_rate = 0.582, Pending_hits = 18619, Reservation_fails = 520221
	L1D_cache_core[17]: Access = 1493988, Miss = 867571, Miss_rate = 0.581, Pending_hits = 19423, Reservation_fails = 561021
	L1D_cache_core[18]: Access = 1530890, Miss = 907994, Miss_rate = 0.593, Pending_hits = 20179, Reservation_fails = 567878
	L1D_cache_core[19]: Access = 1545938, Miss = 885144, Miss_rate = 0.573, Pending_hits = 19758, Reservation_fails = 509786
	L1D_cache_core[20]: Access = 1572059, Miss = 894931, Miss_rate = 0.569, Pending_hits = 20016, Reservation_fails = 521298
	L1D_cache_core[21]: Access = 1567083, Miss = 908979, Miss_rate = 0.580, Pending_hits = 20735, Reservation_fails = 557953
	L1D_cache_core[22]: Access = 1520064, Miss = 894081, Miss_rate = 0.588, Pending_hits = 20683, Reservation_fails = 587229
	L1D_cache_core[23]: Access = 1455990, Miss = 870079, Miss_rate = 0.598, Pending_hits = 20317, Reservation_fails = 580585
	L1D_cache_core[24]: Access = 1493622, Miss = 838912, Miss_rate = 0.562, Pending_hits = 18856, Reservation_fails = 503000
	L1D_cache_core[25]: Access = 1498810, Miss = 866999, Miss_rate = 0.578, Pending_hits = 18733, Reservation_fails = 503453
	L1D_cache_core[26]: Access = 1449568, Miss = 829843, Miss_rate = 0.572, Pending_hits = 19392, Reservation_fails = 523107
	L1D_cache_core[27]: Access = 1581803, Miss = 858473, Miss_rate = 0.543, Pending_hits = 18780, Reservation_fails = 508661
	L1D_cache_core[28]: Access = 1537710, Miss = 848651, Miss_rate = 0.552, Pending_hits = 18572, Reservation_fails = 488903
	L1D_cache_core[29]: Access = 1675381, Miss = 924582, Miss_rate = 0.552, Pending_hits = 20271, Reservation_fails = 530210
	L1D_total_cache_accesses = 45961892
	L1D_total_cache_misses = 26434838
	L1D_total_cache_miss_rate = 0.5751
	L1D_total_cache_pending_hits = 591059
	L1D_total_cache_reservation_fails = 15949929
	L1D_cache_data_port_util = 0.161
	L1D_cache_fill_port_util = 0.221
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18851219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 591059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23736581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15884406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2291564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 591077
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 247210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 159483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 45470423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 491469

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5182841
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10686322
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65436
ctas_completed 4784, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
33572, 44893, 42824, 44190, 37440, 36610, 38076, 36131, 27146, 25173, 24594, 26416, 25646, 22849, 27405, 26135, 28990, 29234, 29959, 35489, 30907, 33221, 31343, 27339, 33372, 28830, 30497, 32059, 28247, 33938, 33324, 24758, 
gpgpu_n_tot_thrd_icount = 882642720
gpgpu_n_tot_w_icount = 27582585
gpgpu_n_stall_shd_mem = 20375505
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28245485
gpgpu_n_mem_write_global = 491469
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 49697397
gpgpu_n_store_insn = 1260620
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6373126
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18246802
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2128703
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6882629	W0_Idle:37329854	W0_Scoreboard:399427900	W1:10303164	W2:3648069	W3:2032111	W4:1397214	W5:1024110	W6:823698	W7:679780	W8:576736	W9:497102	W10:428406	W11:391164	W12:347069	W13:328717	W14:314662	W15:284421	W16:270390	W17:247940	W18:233499	W19:222340	W20:205522	W21:201134	W22:198719	W23:199383	W24:204511	W25:205606	W26:196293	W27:188365	W28:183435	W29:177870	W30:175940	W31:169349	W32:1225866
single_issue_nums: WS0:6764666	WS1:6992937	WS2:6952241	WS3:6872741	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 208225016 {8:26028127,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19658760 {40:491469,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1041125080 {40:26028127,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3931752 {8:491469,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 5089 
max_icnt2sh_latency = 255 
averagemflatency = 386 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 82 
avg_icnt2sh_latency = 8 
mrq_lat_table:3030115 	55640 	115922 	246759 	437639 	447155 	496451 	592877 	541181 	164227 	10161 	364 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14086337 	11143904 	2239956 	824932 	398124 	43623 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426137 	279879 	123588 	91351 	19282438 	3363682 	1675270 	1393561 	714979 	328994 	56412 	663 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14186952 	6576547 	4286125 	2329280 	1040938 	294600 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22835 	24111 	4818 	1595 	393 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        64        50        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        44        64        64        64        64        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.085822  1.089951  1.093005  1.085492  1.093781  1.094537  1.095136  1.096353  1.084471  1.088734  1.093566  1.088921  1.096229  1.091591  1.091275  1.093722 
dram[1]:  1.091409  1.100319  1.097542  1.116049  1.090934  1.096652  1.089751  1.095403  1.086221  1.087828  1.088550  1.109640  1.091420  1.100699  1.097859  1.112627 
dram[2]:  1.088189  1.085977  1.087046  1.085041  1.086254  1.088019  1.103011  1.095623  1.084409  1.080502  1.088061  1.084813  1.099286  1.098972  1.088993  1.088604 
dram[3]:  1.083951  1.088486  1.088722  1.085824  1.089381  1.086869  1.090616  1.093160  1.088097  1.079122  1.079910  1.086902  1.091863  1.091537  1.088081  1.090392 
dram[4]:  1.080559  1.085986  1.081491  1.083619  1.082479  1.084908  1.089234  1.090793  1.077866  1.081192  1.082530  1.083232  1.086926  1.084617  1.087701  1.090560 
dram[5]:  1.095556  1.087366  1.088819  1.087277  1.086898  1.083375  1.091315  1.095761  1.084123  1.080318  1.091034  1.082800  1.084806  1.081829  1.098435  1.091518 
dram[6]:  1.086151  1.087558  1.079567  1.083535  1.084440  1.083014  1.091229  1.086928  1.082261  1.080144  1.086169  1.081051  1.088549  1.087421  1.090746  1.087097 
dram[7]:  1.086141  1.088298  1.084362  1.084530  1.085361  1.086568  1.093847  1.089955  1.077691  1.079495  1.083310  1.087195  1.088311  1.088715  1.092412  1.092066 
dram[8]:  1.088318  1.089569  1.085880  1.088181  1.082712  1.087350  1.089863  1.090827  1.083163  1.089557  1.086957  1.086411  1.086710  1.088264  1.093961  1.095621 
dram[9]:  1.090208  1.088282  1.087885  1.087813  1.086317  1.086229  1.092685  1.087646  1.087704  1.081296  1.089844  1.090284  1.091263  1.087912  1.091368  1.087363 
dram[10]:  1.092486  1.088352  1.089989  1.082718  1.087159  1.086452  1.096637  1.095055  1.085363  1.081885  1.087047  1.089649  1.084193  1.088019  1.093135  1.091678 
dram[11]:  1.091957  1.089478  1.086011  1.087445  1.089001  1.088571  1.095499  1.089676  1.081072  1.084271  1.087803  1.083313  1.093886  1.090409  1.095049  1.090602 
average row locality = 6138518/5637839 = 1.088807
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     28766     28682     28559     28142     29333     29325     29547     29266     29008     28701     29123     28349     29881     29225     29431     29153 
dram[1]:     28865     30129     28626     30201     29192     29352     29283     30377     29103     30263     28702     30276     29226     30119     29870     31169 
dram[2]:     29166     29299     28521     28107     28476     29043     30216     29416     28829     28768     29202     28854     29532     29680     29552     29726 
dram[3]:     28462     29134     28327     28396     28803     28604     28766     29125     29430     28830     28422     28834     29277     29512     29534     29195 
dram[4]:     28714     28735     27993     27747     28453     27742     29893     28696     28176     28251     28544     28102     29108     28279     29252     28720 
dram[5]:     29383     28487     28606     28297     28403     27631     29274     29133     28628     28335     28927     28894     29369     29104     29369     28745 
dram[6]:     28890     28658     27785     28061     28374     27764     29281     28731     28212     28131     28971     28566     28848     29165     29035     29104 
dram[7]:     28514     29107     28140     28453     28242     28269     29021     29148     28279     28839     28046     28490     28509     28316     29331     29452 
dram[8]:     29047     28920     28304     28779     28186     28925     28725     29322     28345     28911     28449     29132     28584     29079     29318     29856 
dram[9]:     29114     28742     28631     28283     28727     28404     29317     28993     28646     28598     29442     28583     28937     29372     29766     29097 
dram[10]:     29380     29183     28573     28303     28639     28423     29395     29219     29124     28977     29155     29128     28951     28836     29002     29087 
dram[11]:     29315     28823     28817     28678     28652     29409     29186     29885     29215     29001     28571     28508     28962     29319     29613     29466 
total dram reads = 5554333
bank skew: 31169/27631 = 1.13
chip skew: 474753/456405 = 1.04
number of total write accesses:
dram[0]:      4782      4710      4427      4514      4884      4947      4812      4759      4671      4659      4881      4749      5127      5185      4920      5042 
dram[1]:      4849      4601      4572      4778      4955      4770      4530      4887      4686      4659      4738      4916      5061      5185      5031      5148 
dram[2]:      4798      4797      4529      4632      4807      4869      5013      4810      4474      4461      4661      4961      5180      5111      4840      5163 
dram[3]:      4623      4898      4554      4720      4738      4865      4782      4764      4436      4569      4703      4725      4971      5047      5145      5064 
dram[4]:      4811      4759      4583      4688      4867      4767      4794      4686      4459      4668      4691      4648      5184      5151      4902      4900 
dram[5]:      4869      4716      4522      4693      4688      4637      4679      4863      4484      4498      4599      4694      5145      5181      4964      4901 
dram[6]:      4696      4714      4572      4574      4752      4879      4734      4700      4391      4570      4694      4655      4978      5145      5000      4997 
dram[7]:      4674      4813      4519      4593      4862      4845      4759      4974      4637      4507      4795      4837      5097      5038      4957      5017 
dram[8]:      4811      4831      4500      4686      5027      4911      4837      4854      4502      4683      4688      4558      4966      5030      4870      4989 
dram[9]:      4651      4785      4500      4567      4788      4790      4865      4795      4626      4453      4778      4795      4931      5273      4981      5059 
dram[10]:      4778      4827      4406      4583      4640      4876      4886      4654      4633      4644      4856      4812      4926      5121      4989      4952 
dram[11]:      4769      4703      4773      4557      4883      4948      4622      4811      4733      4691      4636      4798      5174      5014      5009      4953 
total dram writes = 920848
bank skew: 5273/4391 = 1.20
chip skew: 77366/76051 = 1.02
average mf latency per bank:
dram[0]:       1380      1312      1409      1214      1712      1588      2639      2287      1885      1748      1658      1742      1591      1531      1588      1418
dram[1]:       1674      1949      1609      1892      2410      2849      3613      4526      2183      2672      2257      2622      1842      2280      2786      2090
dram[2]:       1452      1389      1453      1398      2214      1697      2667      2347      1927      1814      1921      1742      1613      1572      1470      1446
dram[3]:       1309      1221      1244      1225      1681      1583      2560      2522      1556      1663      1594      1516      1455      1405      1292      1347
dram[4]:       1225      1297      1184      1153      3018      1686      2118      2473      1831      1561      1502      1524      1388      1434      1397      1378
dram[5]:       1607      1293      1508      1220      2246      1673      3679      2440      2555      1696      2123      1595      1800      1394      1826      1376
dram[6]:       1189      1213      1201      1163      1534      1843      2545      2321      1623      1637      1613      1733      1394      1347      1417      1291
dram[7]:       1263      1288      1153      1205      1639      1727      2239      2187      1691      1579      1559      1615      1459      1391      1282      1332
dram[8]:       1211      1302      1160      1233      1495      1602      2386      2107      1695      1734      1646      1582      1394      1371      1321      1344
dram[9]:       1361      1269      1298      1289      1784      1694      2292      2207      1906      1879      1695      1758      1479      1401      1363      1400
dram[10]:       1347      1273      1326      1241      1778      1799      2685      2382      1768      1731      1737      1642      1553      1500      1627      1433
dram[11]:       1351      1293      1266      1212      1905      1849      2449      2409      1889      1686      1597      1454      1569      1469      1361      1294
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15753379 n_nop=14399379 n_act=470250 n_pre=470234 n_ref_event=0 n_req=513248 n_rd=464491 n_rd_L2_A=0 n_write=0 n_wr_bk=77069 bw_util=0.1375
n_activity=8849604 dram_eff=0.2448
bk0: 28766a 12577821i bk1: 28682a 12593020i bk2: 28559a 12606809i bk3: 28142a 12656039i bk4: 29333a 12522895i bk5: 29325a 12514243i bk6: 29547a 12485375i bk7: 29266a 12554528i bk8: 29008a 12537274i bk9: 28701a 12616396i bk10: 29123a 12543023i bk11: 28349a 12633138i bk12: 29881a 12450822i bk13: 29225a 12509109i bk14: 29431a 12489845i bk15: 29153a 12527088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083780
Row_Buffer_Locality_read = 0.082568
Row_Buffer_Locality_write = 0.095330
Bank_Level_Parallism = 6.397184
Bank_Level_Parallism_Col = 2.106753
Bank_Level_Parallism_Ready = 1.173180
write_to_read_ratio_blp_rw_average = 0.137552
GrpLevelPara = 1.795592 

BW Util details:
bwutil = 0.137510 
total_CMD = 15753379 
util_bw = 2166240 
Wasted_Col = 4971987 
Wasted_Row = 991649 
Idle = 7623503 

BW Util Bottlenecks: 
RCDc_limit = 7323550 
RCDWRc_limit = 407026 
WTRc_limit = 1722273 
RTWc_limit = 1331568 
CCDLc_limit = 418020 
rwq = 0 
CCDLc_limit_alone = 309144 
WTRc_limit_alone = 1667265 
RTWc_limit_alone = 1277700 

Commands details: 
total_CMD = 15753379 
n_nop = 14399379 
Read = 464491 
Write = 0 
L2_Alloc = 0 
L2_WB = 77069 
n_act = 470250 
n_pre = 470234 
n_ref = 0 
n_req = 513248 
total_req = 541560 

Dual Bus Interface Util: 
issued_total_row = 940484 
issued_total_col = 541560 
Row_Bus_Util =  0.059700 
CoL_Bus_Util = 0.034377 
Either_Row_CoL_Bus_Util = 0.085950 
Issued_on_Two_Bus_Simul_Util = 0.008128 
issued_two_Eff = 0.094567 
queue_avg = 6.856590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.85659
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15753379 n_nop=14378996 n_act=477699 n_pre=477683 n_ref_event=0 n_req=524094 n_rd=474753 n_rd_L2_A=0 n_write=0 n_wr_bk=77366 bw_util=0.1402
n_activity=8873319 dram_eff=0.2489
bk0: 28865a 12427673i bk1: 30129a 12301597i bk2: 28626a 12455059i bk3: 30201a 12280376i bk4: 29192a 12393459i bk5: 29352a 12407463i bk6: 29283a 12439197i bk7: 30377a 12256545i bk8: 29103a 12407649i bk9: 30263a 12268693i bk10: 28702a 12427738i bk11: 30276a 12269131i bk12: 29226a 12374012i bk13: 30119a 12271768i bk14: 29870a 12343895i bk15: 31169a 12156749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088524
Row_Buffer_Locality_read = 0.086127
Row_Buffer_Locality_write = 0.111591
Bank_Level_Parallism = 6.783159
Bank_Level_Parallism_Col = 2.147391
Bank_Level_Parallism_Ready = 1.180719
write_to_read_ratio_blp_rw_average = 0.141365
GrpLevelPara = 1.821818 

BW Util details:
bwutil = 0.140191 
total_CMD = 15753379 
util_bw = 2208476 
Wasted_Col = 4985691 
Wasted_Row = 971229 
Idle = 7587983 

BW Util Bottlenecks: 
RCDc_limit = 7403255 
RCDWRc_limit = 401670 
WTRc_limit = 1718735 
RTWc_limit = 1435987 
CCDLc_limit = 429931 
rwq = 0 
CCDLc_limit_alone = 314649 
WTRc_limit_alone = 1662760 
RTWc_limit_alone = 1376680 

Commands details: 
total_CMD = 15753379 
n_nop = 14378996 
Read = 474753 
Write = 0 
L2_Alloc = 0 
L2_WB = 77366 
n_act = 477699 
n_pre = 477683 
n_ref = 0 
n_req = 524094 
total_req = 552119 

Dual Bus Interface Util: 
issued_total_row = 955382 
issued_total_col = 552119 
Row_Bus_Util =  0.060646 
CoL_Bus_Util = 0.035048 
Either_Row_CoL_Bus_Util = 0.087244 
Issued_on_Two_Bus_Simul_Util = 0.008450 
issued_two_Eff = 0.096857 
queue_avg = 9.368906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.36891
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15753379 n_nop=14395553 n_act=472774 n_pre=472758 n_ref_event=0 n_req=515138 n_rd=466387 n_rd_L2_A=0 n_write=0 n_wr_bk=77106 bw_util=0.138
n_activity=8879080 dram_eff=0.2448
bk0: 29166a 12500721i bk1: 29299a 12512043i bk2: 28521a 12588607i bk3: 28107a 12613869i bk4: 28476a 12555013i bk5: 29043a 12504839i bk6: 30216a 12387189i bk7: 29416a 12499324i bk8: 28829a 12549459i bk9: 28768a 12554997i bk10: 29202a 12524310i bk11: 28854a 12519141i bk12: 29532a 12440188i bk13: 29680a 12428662i bk14: 29552a 12459800i bk15: 29726a 12420176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.082240
Row_Buffer_Locality_read = 0.081064
Row_Buffer_Locality_write = 0.093496
Bank_Level_Parallism = 6.460786
Bank_Level_Parallism_Col = 2.100287
Bank_Level_Parallism_Ready = 1.168164
write_to_read_ratio_blp_rw_average = 0.137923
GrpLevelPara = 1.792629 

BW Util details:
bwutil = 0.138000 
total_CMD = 15753379 
util_bw = 2173972 
Wasted_Col = 5001357 
Wasted_Row = 992775 
Idle = 7585275 

BW Util Bottlenecks: 
RCDc_limit = 7367034 
RCDWRc_limit = 409192 
WTRc_limit = 1715780 
RTWc_limit = 1338082 
CCDLc_limit = 421307 
rwq = 0 
CCDLc_limit_alone = 311366 
WTRc_limit_alone = 1660042 
RTWc_limit_alone = 1283879 

Commands details: 
total_CMD = 15753379 
n_nop = 14395553 
Read = 466387 
Write = 0 
L2_Alloc = 0 
L2_WB = 77106 
n_act = 472774 
n_pre = 472758 
n_ref = 0 
n_req = 515138 
total_req = 543493 

Dual Bus Interface Util: 
issued_total_row = 945532 
issued_total_col = 543493 
Row_Bus_Util =  0.060021 
CoL_Bus_Util = 0.034500 
Either_Row_CoL_Bus_Util = 0.086193 
Issued_on_Two_Bus_Simul_Util = 0.008328 
issued_two_Eff = 0.096624 
queue_avg = 7.527936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.52794
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15753379 n_nop=14399510 n_act=469988 n_pre=469972 n_ref_event=0 n_req=511206 n_rd=462651 n_rd_L2_A=0 n_write=0 n_wr_bk=76604 bw_util=0.1369
n_activity=8867068 dram_eff=0.2433
bk0: 28462a 12617719i bk1: 29134a 12563949i bk2: 28327a 12656711i bk3: 28396a 12624002i bk4: 28803a 12591437i bk5: 28604a 12618657i bk6: 28766a 12587310i bk7: 29125a 12558002i bk8: 29430a 12543194i bk9: 28830a 12604828i bk10: 28422a 12657487i bk11: 28834a 12582383i bk12: 29277a 12537789i bk13: 29512a 12508270i bk14: 29534a 12517639i bk15: 29195a 12546477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.080629
Row_Buffer_Locality_read = 0.079635
Row_Buffer_Locality_write = 0.090104
Bank_Level_Parallism = 6.313674
Bank_Level_Parallism_Col = 2.089072
Bank_Level_Parallism_Ready = 1.169681
write_to_read_ratio_blp_rw_average = 0.135920
GrpLevelPara = 1.784528 

BW Util details:
bwutil = 0.136924 
total_CMD = 15753379 
util_bw = 2157020 
Wasted_Col = 4995336 
Wasted_Row = 1004281 
Idle = 7596742 

BW Util Bottlenecks: 
RCDc_limit = 7343130 
RCDWRc_limit = 409128 
WTRc_limit = 1705335 
RTWc_limit = 1303291 
CCDLc_limit = 411511 
rwq = 0 
CCDLc_limit_alone = 304921 
WTRc_limit_alone = 1650634 
RTWc_limit_alone = 1251402 

Commands details: 
total_CMD = 15753379 
n_nop = 14399510 
Read = 462651 
Write = 0 
L2_Alloc = 0 
L2_WB = 76604 
n_act = 469988 
n_pre = 469972 
n_ref = 0 
n_req = 511206 
total_req = 539255 

Dual Bus Interface Util: 
issued_total_row = 939960 
issued_total_col = 539255 
Row_Bus_Util =  0.059667 
CoL_Bus_Util = 0.034231 
Either_Row_CoL_Bus_Util = 0.085942 
Issued_on_Two_Bus_Simul_Util = 0.007957 
issued_two_Eff = 0.092584 
queue_avg = 6.436477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.43648
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15753379 n_nop=14409799 n_act=465636 n_pre=465620 n_ref_event=0 n_req=505043 n_rd=456405 n_rd_L2_A=0 n_write=0 n_wr_bk=76558 bw_util=0.1353
n_activity=8867036 dram_eff=0.2404
bk0: 28714a 12695158i bk1: 28735a 12707217i bk2: 27993a 12779025i bk3: 27747a 12840570i bk4: 28453a 12747375i bk5: 27742a 12812920i bk6: 29893a 12573106i bk7: 28696a 12694387i bk8: 28176a 12759427i bk9: 28251a 12750115i bk10: 28544a 12710827i bk11: 28102a 12773519i bk12: 29108a 12651083i bk13: 28279a 12725001i bk14: 29252a 12646760i bk15: 28720a 12705899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078029
Row_Buffer_Locality_read = 0.076855
Row_Buffer_Locality_write = 0.089046
Bank_Level_Parallism = 6.039649
Bank_Level_Parallism_Col = 2.071027
Bank_Level_Parallism_Ready = 1.163865
write_to_read_ratio_blp_rw_average = 0.136705
GrpLevelPara = 1.771227 

BW Util details:
bwutil = 0.135327 
total_CMD = 15753379 
util_bw = 2131852 
Wasted_Col = 4999015 
Wasted_Row = 1017203 
Idle = 7605309 

BW Util Bottlenecks: 
RCDc_limit = 7301509 
RCDWRc_limit = 413036 
WTRc_limit = 1699122 
RTWc_limit = 1293899 
CCDLc_limit = 405534 
rwq = 0 
CCDLc_limit_alone = 300362 
WTRc_limit_alone = 1645171 
RTWc_limit_alone = 1242678 

Commands details: 
total_CMD = 15753379 
n_nop = 14409799 
Read = 456405 
Write = 0 
L2_Alloc = 0 
L2_WB = 76558 
n_act = 465636 
n_pre = 465620 
n_ref = 0 
n_req = 505043 
total_req = 532963 

Dual Bus Interface Util: 
issued_total_row = 931256 
issued_total_col = 532963 
Row_Bus_Util =  0.059115 
CoL_Bus_Util = 0.033832 
Either_Row_CoL_Bus_Util = 0.085288 
Issued_on_Two_Bus_Simul_Util = 0.007658 
issued_two_Eff = 0.089789 
queue_avg = 5.541165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.54117
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15753379 n_nop=14408166 n_act=467419 n_pre=467403 n_ref_event=0 n_req=508657 n_rd=460585 n_rd_L2_A=0 n_write=0 n_wr_bk=76133 bw_util=0.1363
n_activity=8871646 dram_eff=0.242
bk0: 29383a 12546031i bk1: 28487a 12669363i bk2: 28606a 12651350i bk3: 28297a 12676602i bk4: 28403a 12685674i bk5: 27631a 12767229i bk6: 29274a 12562204i bk7: 29133a 12581360i bk8: 28628a 12604489i bk9: 28335a 12690539i bk10: 28927a 12586764i bk11: 28894a 12573363i bk12: 29369a 12529954i bk13: 29104a 12573159i bk14: 29369a 12544267i bk15: 28745a 12646880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.081072
Row_Buffer_Locality_read = 0.079935
Row_Buffer_Locality_write = 0.091966
Bank_Level_Parallism = 6.250288
Bank_Level_Parallism_Col = 2.079634
Bank_Level_Parallism_Ready = 1.163860
write_to_read_ratio_blp_rw_average = 0.136684
GrpLevelPara = 1.778457 

BW Util details:
bwutil = 0.136280 
total_CMD = 15753379 
util_bw = 2146872 
Wasted_Col = 4987634 
Wasted_Row = 1013363 
Idle = 7605510 

BW Util Bottlenecks: 
RCDc_limit = 7314733 
RCDWRc_limit = 406333 
WTRc_limit = 1664887 
RTWc_limit = 1297955 
CCDLc_limit = 413629 
rwq = 0 
CCDLc_limit_alone = 307225 
WTRc_limit_alone = 1611378 
RTWc_limit_alone = 1245060 

Commands details: 
total_CMD = 15753379 
n_nop = 14408166 
Read = 460585 
Write = 0 
L2_Alloc = 0 
L2_WB = 76133 
n_act = 467419 
n_pre = 467403 
n_ref = 0 
n_req = 508657 
total_req = 536718 

Dual Bus Interface Util: 
issued_total_row = 934822 
issued_total_col = 536718 
Row_Bus_Util =  0.059341 
CoL_Bus_Util = 0.034070 
Either_Row_CoL_Bus_Util = 0.085392 
Issued_on_Two_Bus_Simul_Util = 0.008019 
issued_two_Eff = 0.093909 
queue_avg = 7.082478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.08248
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15753379 n_nop=14409153 n_act=466142 n_pre=466126 n_ref_event=0 n_req=505953 n_rd=457576 n_rd_L2_A=0 n_write=0 n_wr_bk=76051 bw_util=0.1355
n_activity=8865820 dram_eff=0.2408
bk0: 28890a 12638633i bk1: 28658a 12677305i bk2: 27785a 12759992i bk3: 28061a 12752347i bk4: 28374a 12707648i bk5: 27764a 12806202i bk6: 29281a 12613290i bk7: 28731a 12668168i bk8: 28212a 12712635i bk9: 28131a 12724875i bk10: 28971a 12631802i bk11: 28566a 12667245i bk12: 28848a 12654647i bk13: 29165a 12608118i bk14: 29035a 12627601i bk15: 29104a 12635311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078685
Row_Buffer_Locality_read = 0.077506
Row_Buffer_Locality_write = 0.089836
Bank_Level_Parallism = 6.133377
Bank_Level_Parallism_Col = 2.070646
Bank_Level_Parallism_Ready = 1.164842
write_to_read_ratio_blp_rw_average = 0.135197
GrpLevelPara = 1.772302 

BW Util details:
bwutil = 0.135495 
total_CMD = 15753379 
util_bw = 2134508 
Wasted_Col = 4988851 
Wasted_Row = 1014089 
Idle = 7615931 

BW Util Bottlenecks: 
RCDc_limit = 7306066 
RCDWRc_limit = 408936 
WTRc_limit = 1697145 
RTWc_limit = 1268454 
CCDLc_limit = 404501 
rwq = 0 
CCDLc_limit_alone = 300642 
WTRc_limit_alone = 1643074 
RTWc_limit_alone = 1218666 

Commands details: 
total_CMD = 15753379 
n_nop = 14409153 
Read = 457576 
Write = 0 
L2_Alloc = 0 
L2_WB = 76051 
n_act = 466142 
n_pre = 466126 
n_ref = 0 
n_req = 505953 
total_req = 533627 

Dual Bus Interface Util: 
issued_total_row = 932268 
issued_total_col = 533627 
Row_Bus_Util =  0.059179 
CoL_Bus_Util = 0.033874 
Either_Row_CoL_Bus_Util = 0.085329 
Issued_on_Two_Bus_Simul_Util = 0.007723 
issued_two_Eff = 0.090512 
queue_avg = 5.932076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.93208
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15753379 n_nop=14406380 n_act=466285 n_pre=466269 n_ref_event=0 n_req=506755 n_rd=458156 n_rd_L2_A=0 n_write=0 n_wr_bk=76924 bw_util=0.1359
n_activity=8881262 dram_eff=0.241
bk0: 28514a 12683317i bk1: 29107a 12629916i bk2: 28140a 12743410i bk3: 28453a 12701819i bk4: 28242a 12761296i bk5: 28269a 12724089i bk6: 29021a 12622542i bk7: 29148a 12634581i bk8: 28279a 12692863i bk9: 28839a 12627281i bk10: 28046a 12741911i bk11: 28490a 12681252i bk12: 28509a 12697326i bk13: 28316a 12736398i bk14: 29331a 12626479i bk15: 29452a 12599049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079863
Row_Buffer_Locality_read = 0.078716
Row_Buffer_Locality_write = 0.090681
Bank_Level_Parallism = 6.126228
Bank_Level_Parallism_Col = 2.079740
Bank_Level_Parallism_Ready = 1.167835
write_to_read_ratio_blp_rw_average = 0.136807
GrpLevelPara = 1.777247 

BW Util details:
bwutil = 0.135864 
total_CMD = 15753379 
util_bw = 2140320 
Wasted_Col = 4990327 
Wasted_Row = 1014092 
Idle = 7608640 

BW Util Bottlenecks: 
RCDc_limit = 7300019 
RCDWRc_limit = 410366 
WTRc_limit = 1708864 
RTWc_limit = 1297829 
CCDLc_limit = 407480 
rwq = 0 
CCDLc_limit_alone = 300803 
WTRc_limit_alone = 1653906 
RTWc_limit_alone = 1246110 

Commands details: 
total_CMD = 15753379 
n_nop = 14406380 
Read = 458156 
Write = 0 
L2_Alloc = 0 
L2_WB = 76924 
n_act = 466285 
n_pre = 466269 
n_ref = 0 
n_req = 506755 
total_req = 535080 

Dual Bus Interface Util: 
issued_total_row = 932554 
issued_total_col = 535080 
Row_Bus_Util =  0.059197 
CoL_Bus_Util = 0.033966 
Either_Row_CoL_Bus_Util = 0.085505 
Issued_on_Two_Bus_Simul_Util = 0.007658 
issued_two_Eff = 0.089558 
queue_avg = 5.807128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.80713
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15753379 n_nop=14402169 n_act=469249 n_pre=469233 n_ref_event=0 n_req=510713 n_rd=461882 n_rd_L2_A=0 n_write=0 n_wr_bk=76743 bw_util=0.1368
n_activity=8892003 dram_eff=0.2423
bk0: 29047a 12578955i bk1: 28920a 12567635i bk2: 28304a 12668646i bk3: 28779a 12599685i bk4: 28186a 12698054i bk5: 28925a 12590629i bk6: 28725a 12632126i bk7: 29322a 12555787i bk8: 28345a 12645475i bk9: 28911a 12591922i bk10: 28449a 12649056i bk11: 29132a 12562180i bk12: 28584a 12627449i bk13: 29079a 12553229i bk14: 29318a 12563022i bk15: 29856a 12488880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.081190
Row_Buffer_Locality_read = 0.080274
Row_Buffer_Locality_write = 0.089861
Bank_Level_Parallism = 6.266531
Bank_Level_Parallism_Col = 2.080881
Bank_Level_Parallism_Ready = 1.166898
write_to_read_ratio_blp_rw_average = 0.137305
GrpLevelPara = 1.779716 

BW Util details:
bwutil = 0.136764 
total_CMD = 15753379 
util_bw = 2154500 
Wasted_Col = 5008285 
Wasted_Row = 1014079 
Idle = 7576515 

BW Util Bottlenecks: 
RCDc_limit = 7334615 
RCDWRc_limit = 413344 
WTRc_limit = 1710598 
RTWc_limit = 1309121 
CCDLc_limit = 413784 
rwq = 0 
CCDLc_limit_alone = 306459 
WTRc_limit_alone = 1655415 
RTWc_limit_alone = 1256979 

Commands details: 
total_CMD = 15753379 
n_nop = 14402169 
Read = 461882 
Write = 0 
L2_Alloc = 0 
L2_WB = 76743 
n_act = 469249 
n_pre = 469233 
n_ref = 0 
n_req = 510713 
total_req = 538625 

Dual Bus Interface Util: 
issued_total_row = 938482 
issued_total_col = 538625 
Row_Bus_Util =  0.059573 
CoL_Bus_Util = 0.034191 
Either_Row_CoL_Bus_Util = 0.085773 
Issued_on_Two_Bus_Simul_Util = 0.007992 
issued_two_Eff = 0.093174 
queue_avg = 6.493196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.4932
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15753379 n_nop=14399203 n_act=469722 n_pre=469706 n_ref_event=0 n_req=511242 n_rd=462652 n_rd_L2_A=0 n_write=0 n_wr_bk=76637 bw_util=0.1369
n_activity=8887841 dram_eff=0.2427
bk0: 29114a 12545821i bk1: 28742a 12586312i bk2: 28631a 12583916i bk3: 28283a 12626849i bk4: 28727a 12586907i bk5: 28404a 12633616i bk6: 29317a 12507582i bk7: 28993a 12588345i bk8: 28646a 12584599i bk9: 28598a 12604910i bk10: 29442a 12498414i bk11: 28583a 12601303i bk12: 28937a 12567075i bk13: 29372a 12515006i bk14: 29766a 12471655i bk15: 29097a 12526705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.081216
Row_Buffer_Locality_read = 0.080041
Row_Buffer_Locality_write = 0.092406
Bank_Level_Parallism = 6.342736
Bank_Level_Parallism_Col = 2.090525
Bank_Level_Parallism_Ready = 1.169628
write_to_read_ratio_blp_rw_average = 0.137429
GrpLevelPara = 1.787308 

BW Util details:
bwutil = 0.136933 
total_CMD = 15753379 
util_bw = 2157156 
Wasted_Col = 4996981 
Wasted_Row = 1011745 
Idle = 7587497 

BW Util Bottlenecks: 
RCDc_limit = 7337631 
RCDWRc_limit = 410143 
WTRc_limit = 1700261 
RTWc_limit = 1317552 
CCDLc_limit = 411401 
rwq = 0 
CCDLc_limit_alone = 304297 
WTRc_limit_alone = 1645171 
RTWc_limit_alone = 1265538 

Commands details: 
total_CMD = 15753379 
n_nop = 14399203 
Read = 462652 
Write = 0 
L2_Alloc = 0 
L2_WB = 76637 
n_act = 469722 
n_pre = 469706 
n_ref = 0 
n_req = 511242 
total_req = 539289 

Dual Bus Interface Util: 
issued_total_row = 939428 
issued_total_col = 539289 
Row_Bus_Util =  0.059633 
CoL_Bus_Util = 0.034233 
Either_Row_CoL_Bus_Util = 0.085961 
Issued_on_Two_Bus_Simul_Util = 0.007906 
issued_two_Eff = 0.091968 
queue_avg = 6.965283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.96528
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15753379 n_nop=14401478 n_act=470327 n_pre=470311 n_ref_event=0 n_req=512068 n_rd=463375 n_rd_L2_A=0 n_write=0 n_wr_bk=76583 bw_util=0.1371
n_activity=8878450 dram_eff=0.2433
bk0: 29380a 12491926i bk1: 29183a 12540974i bk2: 28573a 12576065i bk3: 28303a 12634252i bk4: 28639a 12606608i bk5: 28423a 12621801i bk6: 29395a 12498038i bk7: 29219a 12523266i bk8: 29124a 12527846i bk9: 28977a 12544707i bk10: 29155a 12507874i bk11: 29128a 12527078i bk12: 28951a 12526986i bk13: 28836a 12558733i bk14: 29002a 12539712i bk15: 29087a 12549057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.081515
Row_Buffer_Locality_read = 0.080458
Row_Buffer_Locality_write = 0.091574
Bank_Level_Parallism = 6.388626
Bank_Level_Parallism_Col = 2.089476
Bank_Level_Parallism_Ready = 1.165336
write_to_read_ratio_blp_rw_average = 0.137067
GrpLevelPara = 1.786549 

BW Util details:
bwutil = 0.137103 
total_CMD = 15753379 
util_bw = 2159832 
Wasted_Col = 4989899 
Wasted_Row = 998519 
Idle = 7605129 

BW Util Bottlenecks: 
RCDc_limit = 7338986 
RCDWRc_limit = 410720 
WTRc_limit = 1693313 
RTWc_limit = 1313553 
CCDLc_limit = 415357 
rwq = 0 
CCDLc_limit_alone = 308416 
WTRc_limit_alone = 1638932 
RTWc_limit_alone = 1260993 

Commands details: 
total_CMD = 15753379 
n_nop = 14401478 
Read = 463375 
Write = 0 
L2_Alloc = 0 
L2_WB = 76583 
n_act = 470327 
n_pre = 470311 
n_ref = 0 
n_req = 512068 
total_req = 539958 

Dual Bus Interface Util: 
issued_total_row = 940638 
issued_total_col = 539958 
Row_Bus_Util =  0.059710 
CoL_Bus_Util = 0.034276 
Either_Row_CoL_Bus_Util = 0.085817 
Issued_on_Two_Bus_Simul_Util = 0.008169 
issued_two_Eff = 0.095196 
queue_avg = 7.027676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.02768
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15753379 n_nop=14393689 n_act=472355 n_pre=472339 n_ref_event=0 n_req=514401 n_rd=465420 n_rd_L2_A=0 n_write=0 n_wr_bk=77074 bw_util=0.1377
n_activity=8872382 dram_eff=0.2446
bk0: 29315a 12516164i bk1: 28823a 12570934i bk2: 28817a 12578588i bk3: 28678a 12613760i bk4: 28652a 12604126i bk5: 29409a 12500208i bk6: 29186a 12529913i bk7: 29885a 12469746i bk8: 29215a 12530504i bk9: 29001a 12555085i bk10: 28571a 12591235i bk11: 28508a 12620480i bk12: 28962a 12547352i bk13: 29319a 12493470i bk14: 29613a 12469259i bk15: 29466a 12492469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.081738
Row_Buffer_Locality_read = 0.080246
Row_Buffer_Locality_write = 0.095915
Bank_Level_Parallism = 6.392486
Bank_Level_Parallism_Col = 2.108219
Bank_Level_Parallism_Ready = 1.170245
write_to_read_ratio_blp_rw_average = 0.139725
GrpLevelPara = 1.795754 

BW Util details:
bwutil = 0.137747 
total_CMD = 15753379 
util_bw = 2169976 
Wasted_Col = 5001053 
Wasted_Row = 985246 
Idle = 7597104 

BW Util Bottlenecks: 
RCDc_limit = 7368006 
RCDWRc_limit = 409894 
WTRc_limit = 1719414 
RTWc_limit = 1365572 
CCDLc_limit = 420331 
rwq = 0 
CCDLc_limit_alone = 309036 
WTRc_limit_alone = 1663269 
RTWc_limit_alone = 1310422 

Commands details: 
total_CMD = 15753379 
n_nop = 14393689 
Read = 465420 
Write = 0 
L2_Alloc = 0 
L2_WB = 77074 
n_act = 472355 
n_pre = 472339 
n_ref = 0 
n_req = 514401 
total_req = 542494 

Dual Bus Interface Util: 
issued_total_row = 944694 
issued_total_col = 542494 
Row_Bus_Util =  0.059968 
CoL_Bus_Util = 0.034437 
Either_Row_CoL_Bus_Util = 0.086311 
Issued_on_Two_Bus_Simul_Util = 0.008093 
issued_two_Eff = 0.093770 
queue_avg = 7.075546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.07555

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1199344, Miss = 240887, Miss_rate = 0.201, Pending_hits = 1605, Reservation_fails = 9484
L2_cache_bank[1]: Access = 1194210, Miss = 238113, Miss_rate = 0.199, Pending_hits = 1550, Reservation_fails = 4774
L2_cache_bank[2]: Access = 1407503, Miss = 240070, Miss_rate = 0.171, Pending_hits = 1815, Reservation_fails = 9892
L2_cache_bank[3]: Access = 1194228, Miss = 249157, Miss_rate = 0.209, Pending_hits = 1935, Reservation_fails = 8470
L2_cache_bank[4]: Access = 1201711, Miss = 240724, Miss_rate = 0.200, Pending_hits = 1679, Reservation_fails = 8289
L2_cache_bank[5]: Access = 1139828, Miss = 240145, Miss_rate = 0.211, Pending_hits = 1575, Reservation_fails = 5393
L2_cache_bank[6]: Access = 1170186, Miss = 238258, Miss_rate = 0.204, Pending_hits = 1552, Reservation_fails = 9309
L2_cache_bank[7]: Access = 1162882, Miss = 238843, Miss_rate = 0.205, Pending_hits = 1525, Reservation_fails = 8558
L2_cache_bank[8]: Access = 1359505, Miss = 237332, Miss_rate = 0.175, Pending_hits = 1527, Reservation_fails = 7480
L2_cache_bank[9]: Access = 1176907, Miss = 233495, Miss_rate = 0.198, Pending_hits = 1522, Reservation_fails = 8163
L2_cache_bank[10]: Access = 1215561, Miss = 239223, Miss_rate = 0.197, Pending_hits = 1675, Reservation_fails = 8487
L2_cache_bank[11]: Access = 1162456, Miss = 235874, Miss_rate = 0.203, Pending_hits = 1473, Reservation_fails = 7829
L2_cache_bank[12]: Access = 1181037, Miss = 236642, Miss_rate = 0.200, Pending_hits = 1478, Reservation_fails = 11110
L2_cache_bank[13]: Access = 1206028, Miss = 235401, Miss_rate = 0.195, Pending_hits = 1525, Reservation_fails = 9449
L2_cache_bank[14]: Access = 1175364, Miss = 235308, Miss_rate = 0.200, Pending_hits = 1551, Reservation_fails = 9213
L2_cache_bank[15]: Access = 1153828, Miss = 237361, Miss_rate = 0.206, Pending_hits = 1412, Reservation_fails = 7875
L2_cache_bank[16]: Access = 1175873, Miss = 236208, Miss_rate = 0.201, Pending_hits = 1586, Reservation_fails = 8254
L2_cache_bank[17]: Access = 1120792, Miss = 240148, Miss_rate = 0.214, Pending_hits = 1563, Reservation_fails = 7404
L2_cache_bank[18]: Access = 1168427, Miss = 239844, Miss_rate = 0.205, Pending_hits = 1594, Reservation_fails = 9854
L2_cache_bank[19]: Access = 1171408, Miss = 237308, Miss_rate = 0.203, Pending_hits = 1538, Reservation_fails = 10234
L2_cache_bank[20]: Access = 1225494, Miss = 239499, Miss_rate = 0.195, Pending_hits = 1749, Reservation_fails = 9885
L2_cache_bank[21]: Access = 1164013, Miss = 238399, Miss_rate = 0.205, Pending_hits = 1699, Reservation_fails = 8437
L2_cache_bank[22]: Access = 1190728, Miss = 239580, Miss_rate = 0.201, Pending_hits = 1542, Reservation_fails = 7490
L2_cache_bank[23]: Access = 1219641, Miss = 240341, Miss_rate = 0.197, Pending_hits = 1552, Reservation_fails = 7622
L2_total_cache_accesses = 28736954
L2_total_cache_misses = 5728160
L2_total_cache_miss_rate = 0.1993
L2_total_cache_pending_hits = 38222
L2_total_cache_reservation_fails = 202955
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22652939
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3444035
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 202955
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2110298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 38213
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 317633
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 51490
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 122337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28245485
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 491469
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 194312
L2_cache_data_port_util = 0.156
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=28736954
icnt_total_pkts_simt_to_mem=28736954
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 28736954
Req_Network_cycles = 6142969
Req_Network_injected_packets_per_cycle =       4.6780 
Req_Network_conflicts_per_cycle =       2.8011
Req_Network_conflicts_per_cycle_util =       4.4779
Req_Bank_Level_Parallism =       7.4783
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       5.8352
Req_Network_out_buffer_full_per_cycle =       0.0439
Req_Network_out_buffer_avg_util =       4.9496

Reply_Network_injected_packets_num = 28736954
Reply_Network_cycles = 6142969
Reply_Network_injected_packets_per_cycle =        4.6780
Reply_Network_conflicts_per_cycle =        3.4022
Reply_Network_conflicts_per_cycle_util =       5.4383
Reply_Bank_Level_Parallism =       7.4777
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2049
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1559
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 55 min, 2 sec (24902 sec)
gpgpu_simulation_rate = 7516 (inst/sec)
gpgpu_simulation_rate = 246 (cycle/sec)
gpgpu_silicon_slowdown = 5548780x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c754360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754290..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (470,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 23 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 24 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 25 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 26 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 27 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 28 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 29 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 16 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 17 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 18 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 20 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
Destroy streams for kernel 36: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 36 
gpu_sim_cycle = 630726
gpu_sim_insn = 25703134
gpu_ipc =      40.7517
gpu_tot_sim_cycle = 6773695
gpu_tot_sim_insn = 212872155
gpu_tot_ipc =      31.4263
gpu_tot_issued_cta = 5254
gpu_occupancy = 71.8610% 
gpu_tot_occupancy = 68.6147% 
max_total_param_size = 0
gpu_stall_dramfull = 3741275
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.0123
partiton_level_parallism_total  =       4.8954
partiton_level_parallism_util =       7.7463
partiton_level_parallism_util_total  =       7.7196
L2_BW  =     306.2992 GB/Sec
L2_BW_total  =     213.8303 GB/Sec
gpu_total_sim_rate=7458

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1863607, Miss = 1078245, Miss_rate = 0.579, Pending_hits = 25183, Reservation_fails = 628294
	L1D_cache_core[1]: Access = 1792389, Miss = 1048188, Miss_rate = 0.585, Pending_hits = 25614, Reservation_fails = 745873
	L1D_cache_core[2]: Access = 1865669, Miss = 1075756, Miss_rate = 0.577, Pending_hits = 25045, Reservation_fails = 663696
	L1D_cache_core[3]: Access = 1765540, Miss = 1066799, Miss_rate = 0.604, Pending_hits = 25570, Reservation_fails = 749884
	L1D_cache_core[4]: Access = 1764845, Miss = 1042873, Miss_rate = 0.591, Pending_hits = 24447, Reservation_fails = 665235
	L1D_cache_core[5]: Access = 1645978, Miss = 991943, Miss_rate = 0.603, Pending_hits = 23419, Reservation_fails = 697296
	L1D_cache_core[6]: Access = 1698303, Miss = 1004982, Miss_rate = 0.592, Pending_hits = 24069, Reservation_fails = 665785
	L1D_cache_core[7]: Access = 1740109, Miss = 1024150, Miss_rate = 0.589, Pending_hits = 24132, Reservation_fails = 621183
	L1D_cache_core[8]: Access = 1731130, Miss = 1035993, Miss_rate = 0.598, Pending_hits = 24829, Reservation_fails = 682836
	L1D_cache_core[9]: Access = 1717621, Miss = 1043311, Miss_rate = 0.607, Pending_hits = 25374, Reservation_fails = 695351
	L1D_cache_core[10]: Access = 1667243, Miss = 1002601, Miss_rate = 0.601, Pending_hits = 24954, Reservation_fails = 674353
	L1D_cache_core[11]: Access = 1725648, Miss = 1039136, Miss_rate = 0.602, Pending_hits = 24531, Reservation_fails = 707722
	L1D_cache_core[12]: Access = 1695733, Miss = 1034202, Miss_rate = 0.610, Pending_hits = 24625, Reservation_fails = 680093
	L1D_cache_core[13]: Access = 1638074, Miss = 984240, Miss_rate = 0.601, Pending_hits = 23516, Reservation_fails = 631154
	L1D_cache_core[14]: Access = 1664101, Miss = 982725, Miss_rate = 0.591, Pending_hits = 23134, Reservation_fails = 641589
	L1D_cache_core[15]: Access = 1809326, Miss = 1067874, Miss_rate = 0.590, Pending_hits = 25838, Reservation_fails = 680605
	L1D_cache_core[16]: Access = 1652540, Miss = 983399, Miss_rate = 0.595, Pending_hits = 22847, Reservation_fails = 654349
	L1D_cache_core[17]: Access = 1686393, Miss = 1007150, Miss_rate = 0.597, Pending_hits = 24051, Reservation_fails = 692187
	L1D_cache_core[18]: Access = 1712856, Miss = 1040881, Miss_rate = 0.608, Pending_hits = 24468, Reservation_fails = 699900
	L1D_cache_core[19]: Access = 1753009, Miss = 1034284, Miss_rate = 0.590, Pending_hits = 24593, Reservation_fails = 662646
	L1D_cache_core[20]: Access = 1768943, Miss = 1032833, Miss_rate = 0.584, Pending_hits = 24703, Reservation_fails = 656981
	L1D_cache_core[21]: Access = 1764121, Miss = 1054330, Miss_rate = 0.598, Pending_hits = 25867, Reservation_fails = 684964
	L1D_cache_core[22]: Access = 1719975, Miss = 1041622, Miss_rate = 0.606, Pending_hits = 25306, Reservation_fails = 733228
	L1D_cache_core[23]: Access = 1652673, Miss = 1009580, Miss_rate = 0.611, Pending_hits = 25015, Reservation_fails = 706839
	L1D_cache_core[24]: Access = 1708343, Miss = 995566, Miss_rate = 0.583, Pending_hits = 24055, Reservation_fails = 651021
	L1D_cache_core[25]: Access = 1681026, Miss = 995102, Miss_rate = 0.592, Pending_hits = 23190, Reservation_fails = 631367
	L1D_cache_core[26]: Access = 1643365, Miss = 964237, Miss_rate = 0.587, Pending_hits = 24155, Reservation_fails = 656810
	L1D_cache_core[27]: Access = 1782170, Miss = 1002560, Miss_rate = 0.563, Pending_hits = 23543, Reservation_fails = 647340
	L1D_cache_core[28]: Access = 1732591, Miss = 986619, Miss_rate = 0.569, Pending_hits = 23299, Reservation_fails = 613453
	L1D_cache_core[29]: Access = 1873996, Miss = 1071719, Miss_rate = 0.572, Pending_hits = 25153, Reservation_fails = 671743
	L1D_total_cache_accesses = 51917317
	L1D_total_cache_misses = 30742900
	L1D_total_cache_miss_rate = 0.5922
	L1D_total_cache_pending_hits = 734525
	L1D_total_cache_reservation_fails = 20193777
	L1D_cache_data_port_util = 0.151
	L1D_cache_fill_port_util = 0.223
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20240312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 734522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27541819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20080399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2668829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 734541
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 199580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 371589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 113378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 160663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 51185482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 731835

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6191589
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 13873567
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 113291
ctas_completed 5254, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
36154, 49207, 45716, 47914, 41118, 41250, 41666, 38667, 31060, 29267, 29384, 29524, 29110, 26045, 30983, 29143, 32176, 31916, 33209, 37851, 36905, 36511, 35181, 30903, 37378, 32462, 34725, 35489, 31895, 38426, 38346, 27872, 
gpgpu_n_tot_thrd_icount = 991509024
gpgpu_n_tot_w_icount = 30984657
gpgpu_n_stall_shd_mem = 23538919
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32427987
gpgpu_n_mem_write_global = 731835
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 55561922
gpgpu_n_store_insn = 1501250
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7456006
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21241709
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2297210
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8520123	W0_Idle:39398790	W0_Scoreboard:463709982	W1:11557198	W2:4070589	W3:2256436	W4:1552790	W5:1142805	W6:916084	W7:761247	W8:649318	W9:559477	W10:483509	W11:440071	W12:390155	W13:369429	W14:352913	W15:320679	W16:304869	W17:281130	W18:264832	W19:252802	W20:232798	W21:228806	W22:225385	W23:228201	W24:232499	W25:234511	W26:225271	W27:217404	W28:213079	W29:204434	W30:200344	W31:184851	W32:1430741
single_issue_nums: WS0:7606868	WS1:7840789	WS2:7816645	WS3:7720355	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 241685032 {8:30210629,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29273400 {40:731835,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1208425160 {40:30210629,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5854680 {8:731835,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 5089 
max_icnt2sh_latency = 255 
averagemflatency = 392 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 87 
avg_icnt2sh_latency = 7 
mrq_lat_table:3519039 	67441 	140849 	300886 	537545 	580519 	666028 	788490 	704744 	213363 	12062 	392 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16403053 	12554111 	2675150 	970353 	502910 	54167 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426137 	279879 	123588 	91351 	22898306 	3734422 	1802898 	1527698 	811650 	390500 	72722 	671 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	16658964 	7623760 	4866971 	2582916 	1104815 	299884 	22512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23018 	29110 	5174 	2115 	514 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        65        64        48        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        56        52        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        64        50        64        64        48        48        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        48        48        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        48        64        64        64        64        60        64 
dram[9]:        64        50        64        64        64        64        64        64        48        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        57        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     55426    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965     67700    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.090126  1.091635  1.096502  1.088576  1.093537  1.093755  1.096748  1.098442  1.086834  1.092935  1.095689  1.091485  1.095170  1.092467  1.090488  1.091990 
dram[1]:  1.094448  1.100125  1.098084  1.114190  1.092314  1.096444  1.092614  1.099432  1.088536  1.089959  1.089834  1.107844  1.092875  1.099728  1.095754  1.111076 
dram[2]:  1.093563  1.089501  1.091258  1.091411  1.088267  1.090667  1.107931  1.096499  1.091377  1.084350  1.089868  1.087256  1.101498  1.099042  1.093350  1.088519 
dram[3]:  1.084892  1.091090  1.092780  1.089296  1.088927  1.088148  1.090519  1.097333  1.089586  1.080413  1.082504  1.090292  1.093732  1.094238  1.089506  1.090989 
dram[4]:  1.084317  1.086523  1.084558  1.086514  1.084303  1.084470  1.089686  1.091203  1.080448  1.083561  1.087067  1.085105  1.088421  1.085474  1.089479  1.091794 
dram[5]:  1.096920  1.091326  1.091862  1.090366  1.087900  1.086351  1.092078  1.096726  1.084757  1.083686  1.092788  1.086646  1.085165  1.084299  1.095300  1.093141 
dram[6]:  1.089843  1.089769  1.082976  1.087913  1.084373  1.084368  1.093706  1.088678  1.084678  1.081821  1.088125  1.081543  1.088545  1.089961  1.092296  1.088259 
dram[7]:  1.087340  1.089553  1.088426  1.087419  1.086271  1.086292  1.092708  1.092498  1.079075  1.083526  1.085231  1.088137  1.088906  1.090411  1.094223  1.091759 
dram[8]:  1.091401  1.091774  1.088441  1.092030  1.085140  1.090157  1.093605  1.091846  1.086293  1.095015  1.089703  1.088662  1.086921  1.089780  1.094796  1.096925 
dram[9]:  1.092927  1.091894  1.090940  1.090023  1.087191  1.086792  1.094758  1.090680  1.089556  1.085267  1.090471  1.089562  1.089388  1.089701  1.093228  1.086894 
dram[10]:  1.096630  1.090190  1.093538  1.086259  1.088333  1.087912  1.100571  1.097108  1.086764  1.085557  1.089540  1.091393  1.085146  1.089713  1.093664  1.091394 
dram[11]:  1.096590  1.092143  1.088605  1.090886  1.090805  1.089752  1.094965  1.092269  1.085976  1.088932  1.089900  1.084255  1.093777  1.091404  1.095289  1.091014 
average row locality = 7531385/6905289 = 1.090669
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     35293     35268     34706     34592     35312     35303     36121     35939     35816     35654     35520     34776     36186     35730     35552     35263 
dram[1]:     35509     36673     35102     36600     35629     35698     35933     37486     36020     37136     35224     36860     35801     36768     36033     37822 
dram[2]:     36201     35834     35097     34829     34964     35531     37543     36160     36114     35487     36059     35352     36615     36196     36372     36049 
dram[3]:     34712     35679     34923     35094     35140     34897     35143     35966     36203     35433     34656     35303     35760     36266     35987     35695 
dram[4]:     35385     35064     34744     33971     34881     33750     36638     35086     34802     34827     35265     34636     35636     34722     35704     34868 
dram[5]:     35674     35087     35174     35007     34587     33766     35961     35992     35111     35111     35309     35377     35681     35917     35530     35367 
dram[6]:     35479     35004     34278     34730     34514     33837     36078     35313     34747     34407     35418     34924     35196     35661     35522     35564 
dram[7]:     34868     35479     34705     34712     34643     34402     35603     35972     34664     35661     34429     34775     34876     34904     35770     36127 
dram[8]:     35526     35332     34562     35159     34359     35364     35441     36149     35122     35963     34938     35865     34711     35423     35604     36410 
dram[9]:     35750     35322     35112     34700     34889     34591     35938     35624     35196     35267     36112     34927     35063     35810     36375     35581 
dram[10]:     36115     35686     35250     34821     34811     34771     36183     36049     35853     35791     35708     35806     35528     35291     35366     35364 
dram[11]:     35877     35226     35256     34967     35025     35796     35845     36665     36338     35984     35108     34772     35347     35852     35920     35887 
total dram reads = 6805920
bank skew: 37822/33750 = 1.12
chip skew: 580294/559979 = 1.04
number of total write accesses:
dram[0]:      5809      5740      5469      5504      5940      5928      5853      5828      5729      5661      5920      5775      6102      6227      5875      6109 
dram[1]:      5790      5571      5539      5863      6025      5809      5568      5920      5738      5713      5784      5967      6048      6217      6040      6166 
dram[2]:      5835      5800      5577      5714      5894      5904      6057      5842      5416      5463      5701      5977      6207      6080      5873      6180 
dram[3]:      5600      5914      5562      5772      5790      5877      5756      5841      5415      5623      5754      5764      6017      6077      6145      6108 
dram[4]:      5750      5753      5631      5639      5902      5787      5844      5703      5497      5634      5765      5722      6213      6124      5986      5965 
dram[5]:      5912      5737      5485      5692      5755      5736      5693      5914      5461      5455      5639      5748      6186      6167      5957      5933 
dram[6]:      5728      5777      5586      5654      5755      5883      5731      5675      5429      5606      5790      5658      5992      6147      6033      6004 
dram[7]:      5707      5840      5546      5581      5909      5881      5807      6047      5611      5606      5862      5855      6138      6022      5961      6011 
dram[8]:      5841      5820      5536      5742      6056      5906      5873      5854      5544      5772      5703      5578      5909      6086      5833      6060 
dram[9]:      5651      5802      5521      5627      5825      5852      5851      5813      5685      5495      5789      5779      5957      6286      6055      6070 
dram[10]:      5740      5904      5456      5603      5669      5961      5953      5665      5629      5687      5838      5874      5907      6121      6016      5880 
dram[11]:      5795      5703      5766      5568      5956      6000      5644      5832      5747      5735      5681      5799      6166      5939      5955      5948 
total dram writes = 1117287
bank skew: 6286/5415 = 1.16
chip skew: 93758/92448 = 1.01
average mf latency per bank:
dram[0]:       1307      1269      1339      1165      1620      1505      2429      2098      1751      1632      1566      1669      1500      1461      1499      1374
dram[1]:       1637      1811      1552      1758      2323      2628      3349      3998      2041      2423      2231      2448      1769      2081      2561      1954
dram[2]:       1556      1404      1554      1419      2337      1666      2716      2284      1954      1775      2028      1723      1675      1557      1562      1452
dram[3]:       1271      1208      1216      1208      1600      1543      2405      2392      1467      1576      1527      1487      1396      1365      1262      1343
dram[4]:       1203      1272      1142      1111      2694      1649      1968      2290      1729      1462      1438      1457      1317      1367      1357      1325
dram[5]:       1505      1277      1415      1202      2068      1620      3282      2337      2347      1639      1958      1546      1653      1360      1701      1356
dram[6]:       1146      1181      1158      1118      1471      1789      2405      2174      1541      1543      1535      1667      1343      1276      1381      1245
dram[7]:       1218      1248      1109      1155      1576      1645      2082      2026      1597      1489      1481      1551      1388      1330      1232      1305
dram[8]:       1180      1270      1122      1198      1427      1541      2217      1984      1599      1642      1619      1503      1337      1320      1293      1310
dram[9]:       1308      1225      1231      1253      1701      1621      2124      2078      1793      1784      1604      1685      1407      1344      1307      1361
dram[10]:       1306      1243      1278      1210      1703      1757      2536      2278      1669      1659      1688      1599      1487      1458      1617      1421
dram[11]:       1343      1250      1241      1180      1857      1784      2336      2233      1839      1608      1567      1400      1554      1422      1355      1264
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7545      6787      8028      7097      7583      6701      6854      7444      7213
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      6837      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17370854 n_nop=15725986 n_act=574235 n_pre=574219 n_ref_event=0 n_req=627581 n_rd=567031 n_rd_L2_A=0 n_write=0 n_wr_bk=93469 bw_util=0.1521
n_activity=10323200 dram_eff=0.2559
bk0: 35293a 13369389i bk1: 35268a 13364201i bk2: 34706a 13433799i bk3: 34592a 13461836i bk4: 35312a 13373969i bk5: 35303a 13367530i bk6: 36121a 13268907i bk7: 35939a 13322495i bk8: 35816a 13291657i bk9: 35654a 13360678i bk10: 35520a 13350180i bk11: 34776a 13426967i bk12: 36186a 13259792i bk13: 35730a 13289613i bk14: 35552a 13315637i bk15: 35263a 13350079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085006
Row_Buffer_Locality_read = 0.084052
Row_Buffer_Locality_write = 0.093939
Bank_Level_Parallism = 6.815888
Bank_Level_Parallism_Col = 2.147324
Bank_Level_Parallism_Ready = 1.172391
write_to_read_ratio_blp_rw_average = 0.138739
GrpLevelPara = 1.829742 

BW Util details:
bwutil = 0.152094 
total_CMD = 17370854 
util_bw = 2642000 
Wasted_Col = 5876564 
Wasted_Row = 1052984 
Idle = 7799306 

BW Util Bottlenecks: 
RCDc_limit = 8819690 
RCDWRc_limit = 500304 
WTRc_limit = 2122004 
RTWc_limit = 1642385 
CCDLc_limit = 518041 
rwq = 0 
CCDLc_limit_alone = 385796 
WTRc_limit_alone = 2055224 
RTWc_limit_alone = 1576920 

Commands details: 
total_CMD = 17370854 
n_nop = 15725986 
Read = 567031 
Write = 0 
L2_Alloc = 0 
L2_WB = 93469 
n_act = 574235 
n_pre = 574219 
n_ref = 0 
n_req = 627581 
total_req = 660500 

Dual Bus Interface Util: 
issued_total_row = 1148454 
issued_total_col = 660500 
Row_Bus_Util =  0.066114 
CoL_Bus_Util = 0.038023 
Either_Row_CoL_Bus_Util = 0.094691 
Issued_on_Two_Bus_Simul_Util = 0.009446 
issued_two_Eff = 0.099756 
queue_avg = 7.955638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.95564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17370854 n_nop=15701407 n_act=584276 n_pre=584260 n_ref_event=0 n_req=641384 n_rd=580294 n_rd_L2_A=0 n_write=0 n_wr_bk=93758 bw_util=0.1552
n_activity=10350425 dram_eff=0.2605
bk0: 35509a 13178496i bk1: 36673a 13057018i bk2: 35102a 13224148i bk3: 36600a 13045527i bk4: 35629a 13141270i bk5: 35698a 13172842i bk6: 35933a 13162167i bk7: 37486a 12940524i bk8: 36020a 13112426i bk9: 37136a 12972870i bk10: 35224a 13180142i bk11: 36860a 13010457i bk12: 35801a 13113863i bk13: 36768a 13003880i bk14: 36033a 13137674i bk15: 37822a 12899414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089039
Row_Buffer_Locality_read = 0.087337
Row_Buffer_Locality_write = 0.105205
Bank_Level_Parallism = 7.232856
Bank_Level_Parallism_Col = 2.182293
Bank_Level_Parallism_Ready = 1.177620
write_to_read_ratio_blp_rw_average = 0.141879
GrpLevelPara = 1.853898 

BW Util details:
bwutil = 0.155214 
total_CMD = 17370854 
util_bw = 2696208 
Wasted_Col = 5897499 
Wasted_Row = 1020916 
Idle = 7756231 

BW Util Bottlenecks: 
RCDc_limit = 8927053 
RCDWRc_limit = 496372 
WTRc_limit = 2116629 
RTWc_limit = 1749561 
CCDLc_limit = 533650 
rwq = 0 
CCDLc_limit_alone = 394790 
WTRc_limit_alone = 2048988 
RTWc_limit_alone = 1678342 

Commands details: 
total_CMD = 17370854 
n_nop = 15701407 
Read = 580294 
Write = 0 
L2_Alloc = 0 
L2_WB = 93758 
n_act = 584276 
n_pre = 584260 
n_ref = 0 
n_req = 641384 
total_req = 674052 

Dual Bus Interface Util: 
issued_total_row = 1168536 
issued_total_col = 674052 
Row_Bus_Util =  0.067270 
CoL_Bus_Util = 0.038804 
Either_Row_CoL_Bus_Util = 0.096106 
Issued_on_Two_Bus_Simul_Util = 0.009967 
issued_two_Eff = 0.103712 
queue_avg = 10.594908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.5949
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17370854 n_nop=15713575 n_act=581027 n_pre=581011 n_ref_event=0 n_req=634961 n_rd=574403 n_rd_L2_A=0 n_write=0 n_wr_bk=93520 bw_util=0.1538
n_activity=10358634 dram_eff=0.2579
bk0: 36201a 13159133i bk1: 35834a 13245231i bk2: 35097a 13310122i bk3: 34829a 13307918i bk4: 34964a 13268282i bk5: 35531a 13223300i bk6: 37543a 13017537i bk7: 36160a 13182908i bk8: 36114a 13194716i bk9: 35487a 13261635i bk10: 36059a 13208652i bk11: 35352a 13246012i bk12: 36615a 13095361i bk13: 36196a 13156358i bk14: 36372a 13145444i bk15: 36049a 13169809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084942
Row_Buffer_Locality_read = 0.084230
Row_Buffer_Locality_write = 0.091697
Bank_Level_Parallism = 7.034810
Bank_Level_Parallism_Col = 2.146526
Bank_Level_Parallism_Ready = 1.166853
write_to_read_ratio_blp_rw_average = 0.138484
GrpLevelPara = 1.833023 

BW Util details:
bwutil = 0.153803 
total_CMD = 17370854 
util_bw = 2671692 
Wasted_Col = 5908853 
Wasted_Row = 1039582 
Idle = 7750727 

BW Util Bottlenecks: 
RCDc_limit = 8902790 
RCDWRc_limit = 503073 
WTRc_limit = 2120250 
RTWc_limit = 1645720 
CCDLc_limit = 528186 
rwq = 0 
CCDLc_limit_alone = 395593 
WTRc_limit_alone = 2053143 
RTWc_limit_alone = 1580234 

Commands details: 
total_CMD = 17370854 
n_nop = 15713575 
Read = 574403 
Write = 0 
L2_Alloc = 0 
L2_WB = 93520 
n_act = 581027 
n_pre = 581011 
n_ref = 0 
n_req = 634961 
total_req = 667923 

Dual Bus Interface Util: 
issued_total_row = 1162038 
issued_total_col = 667923 
Row_Bus_Util =  0.066896 
CoL_Bus_Util = 0.038451 
Either_Row_CoL_Bus_Util = 0.095406 
Issued_on_Two_Bus_Simul_Util = 0.009941 
issued_two_Eff = 0.104196 
queue_avg = 9.337452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.33745
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17370854 n_nop=15723756 n_act=575560 n_pre=575544 n_ref_event=0 n_req=627164 n_rd=566857 n_rd_L2_A=0 n_write=0 n_wr_bk=93015 bw_util=0.1519
n_activity=10340979 dram_eff=0.2552
bk0: 34712a 13408253i bk1: 35679a 13320027i bk2: 34923a 13415874i bk3: 35094a 13366042i bk4: 35140a 13361203i bk5: 34897a 13401522i bk6: 35143a 13356751i bk7: 35966a 13265550i bk8: 36203a 13273783i bk9: 35433a 13351354i bk10: 34656a 13453564i bk11: 35303a 13335638i bk12: 35760a 13293735i bk13: 36266a 13230172i bk14: 35987a 13281108i bk15: 35695a 13298709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.082282
Row_Buffer_Locality_read = 0.081588
Row_Buffer_Locality_write = 0.088796
Bank_Level_Parallism = 6.813069
Bank_Level_Parallism_Col = 2.132510
Bank_Level_Parallism_Ready = 1.169401
write_to_read_ratio_blp_rw_average = 0.136984
GrpLevelPara = 1.821021 

BW Util details:
bwutil = 0.151949 
total_CMD = 17370854 
util_bw = 2639488 
Wasted_Col = 5904755 
Wasted_Row = 1058944 
Idle = 7767667 

BW Util Bottlenecks: 
RCDc_limit = 8857861 
RCDWRc_limit = 502536 
WTRc_limit = 2106921 
RTWc_limit = 1608992 
CCDLc_limit = 513049 
rwq = 0 
CCDLc_limit_alone = 383784 
WTRc_limit_alone = 2040798 
RTWc_limit_alone = 1545850 

Commands details: 
total_CMD = 17370854 
n_nop = 15723756 
Read = 566857 
Write = 0 
L2_Alloc = 0 
L2_WB = 93015 
n_act = 575560 
n_pre = 575544 
n_ref = 0 
n_req = 627164 
total_req = 659872 

Dual Bus Interface Util: 
issued_total_row = 1151104 
issued_total_col = 659872 
Row_Bus_Util =  0.066266 
CoL_Bus_Util = 0.037987 
Either_Row_CoL_Bus_Util = 0.094820 
Issued_on_Two_Bus_Simul_Util = 0.009434 
issued_two_Eff = 0.099495 
queue_avg = 7.791713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.79171
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17370854 n_nop=15734177 n_act=571029 n_pre=571013 n_ref_event=0 n_req=620393 n_rd=559979 n_rd_L2_A=0 n_write=0 n_wr_bk=92915 bw_util=0.1503
n_activity=10345969 dram_eff=0.2524
bk0: 35385a 13473181i bk1: 35064a 13510646i bk2: 34744a 13538371i bk3: 33971a 13677713i bk4: 34881a 13542448i bk5: 33750a 13657028i bk6: 36638a 13328717i bk7: 35086a 13498151i bk8: 34802a 13536411i bk9: 34827a 13543619i bk10: 35265a 13466034i bk11: 34636a 13544696i bk12: 35636a 13433941i bk13: 34722a 13519658i bk14: 35704a 13430585i bk15: 34868a 13532559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079571
Row_Buffer_Locality_read = 0.078658
Row_Buffer_Locality_write = 0.088026
Bank_Level_Parallism = 6.519948
Bank_Level_Parallism_Col = 2.115604
Bank_Level_Parallism_Ready = 1.164404
write_to_read_ratio_blp_rw_average = 0.137352
GrpLevelPara = 1.809065 

BW Util details:
bwutil = 0.150342 
total_CMD = 17370854 
util_bw = 2611576 
Wasted_Col = 5911793 
Wasted_Row = 1073897 
Idle = 7773588 

BW Util Bottlenecks: 
RCDc_limit = 8818077 
RCDWRc_limit = 507422 
WTRc_limit = 2103738 
RTWc_limit = 1594711 
CCDLc_limit = 505553 
rwq = 0 
CCDLc_limit_alone = 377729 
WTRc_limit_alone = 2037993 
RTWc_limit_alone = 1532632 

Commands details: 
total_CMD = 17370854 
n_nop = 15734177 
Read = 559979 
Write = 0 
L2_Alloc = 0 
L2_WB = 92915 
n_act = 571029 
n_pre = 571013 
n_ref = 0 
n_req = 620393 
total_req = 652894 

Dual Bus Interface Util: 
issued_total_row = 1142042 
issued_total_col = 652894 
Row_Bus_Util =  0.065745 
CoL_Bus_Util = 0.037586 
Either_Row_CoL_Bus_Util = 0.094220 
Issued_on_Two_Bus_Simul_Util = 0.009111 
issued_two_Eff = 0.096695 
queue_avg = 6.673932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.67393
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17370854 n_nop=15731397 n_act=572961 n_pre=572945 n_ref_event=0 n_req=624507 n_rd=564651 n_rd_L2_A=0 n_write=0 n_wr_bk=92470 bw_util=0.1513
n_activity=10346319 dram_eff=0.2541
bk0: 35674a 13349445i bk1: 35087a 13436572i bk2: 35174a 13424302i bk3: 35007a 13432108i bk4: 34587a 13501890i bk5: 33766a 13597981i bk6: 35961a 13319359i bk7: 35992a 13315936i bk8: 35111a 13374957i bk9: 35111a 13443955i bk10: 35309a 13385691i bk11: 35377a 13355314i bk12: 35681a 13318553i bk13: 35917a 13315004i bk14: 35530a 13354791i bk15: 35367a 13415044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.082539
Row_Buffer_Locality_read = 0.081826
Row_Buffer_Locality_write = 0.089264
Bank_Level_Parallism = 6.723412
Bank_Level_Parallism_Col = 2.123453
Bank_Level_Parallism_Ready = 1.164320
write_to_read_ratio_blp_rw_average = 0.137217
GrpLevelPara = 1.815534 

BW Util details:
bwutil = 0.151316 
total_CMD = 17370854 
util_bw = 2628484 
Wasted_Col = 5897140 
Wasted_Row = 1067604 
Idle = 7777626 

BW Util Bottlenecks: 
RCDc_limit = 8829428 
RCDWRc_limit = 500910 
WTRc_limit = 2070563 
RTWc_limit = 1596409 
CCDLc_limit = 514124 
rwq = 0 
CCDLc_limit_alone = 385425 
WTRc_limit_alone = 2005552 
RTWc_limit_alone = 1532721 

Commands details: 
total_CMD = 17370854 
n_nop = 15731397 
Read = 564651 
Write = 0 
L2_Alloc = 0 
L2_WB = 92470 
n_act = 572961 
n_pre = 572945 
n_ref = 0 
n_req = 624507 
total_req = 657121 

Dual Bus Interface Util: 
issued_total_row = 1145906 
issued_total_col = 657121 
Row_Bus_Util =  0.065967 
CoL_Bus_Util = 0.037829 
Either_Row_CoL_Bus_Util = 0.094380 
Issued_on_Two_Bus_Simul_Util = 0.009416 
issued_two_Eff = 0.099771 
queue_avg = 8.236510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.23651
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17370854 n_nop=15734510 n_act=570996 n_pre=570980 n_ref_event=0 n_req=620866 n_rd=560672 n_rd_L2_A=0 n_write=0 n_wr_bk=92448 bw_util=0.1504
n_activity=10337510 dram_eff=0.2527
bk0: 35479a 13421397i bk1: 35004a 13477606i bk2: 34278a 13545755i bk3: 34730a 13517966i bk4: 34514a 13536088i bk5: 33837a 13645063i bk6: 36078a 13365166i bk7: 35313a 13454976i bk8: 34747a 13499578i bk9: 34407a 13536401i bk10: 35418a 13415598i bk11: 34924a 13462911i bk12: 35196a 13449324i bk13: 35661a 13398939i bk14: 35522a 13414979i bk15: 35564a 13422096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.080323
Row_Buffer_Locality_read = 0.079433
Row_Buffer_Locality_write = 0.088613
Bank_Level_Parallism = 6.602795
Bank_Level_Parallism_Col = 2.116011
Bank_Level_Parallism_Ready = 1.165771
write_to_read_ratio_blp_rw_average = 0.136217
GrpLevelPara = 1.809845 

BW Util details:
bwutil = 0.150394 
total_CMD = 17370854 
util_bw = 2612480 
Wasted_Col = 5897188 
Wasted_Row = 1070156 
Idle = 7791030 

BW Util Bottlenecks: 
RCDc_limit = 8813882 
RCDWRc_limit = 503332 
WTRc_limit = 2102974 
RTWc_limit = 1570306 
CCDLc_limit = 504586 
rwq = 0 
CCDLc_limit_alone = 377929 
WTRc_limit_alone = 2037214 
RTWc_limit_alone = 1509409 

Commands details: 
total_CMD = 17370854 
n_nop = 15734510 
Read = 560672 
Write = 0 
L2_Alloc = 0 
L2_WB = 92448 
n_act = 570996 
n_pre = 570980 
n_ref = 0 
n_req = 620866 
total_req = 653120 

Dual Bus Interface Util: 
issued_total_row = 1141976 
issued_total_col = 653120 
Row_Bus_Util =  0.065741 
CoL_Bus_Util = 0.037599 
Either_Row_CoL_Bus_Util = 0.094201 
Issued_on_Two_Bus_Simul_Util = 0.009139 
issued_two_Eff = 0.097016 
queue_avg = 7.008276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.00828
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17370854 n_nop=15731488 n_act=571480 n_pre=571464 n_ref_event=0 n_req=621918 n_rd=561590 n_rd_L2_A=0 n_write=0 n_wr_bk=93384 bw_util=0.1508
n_activity=10361110 dram_eff=0.2529
bk0: 34868a 13506311i bk1: 35479a 13441625i bk2: 34705a 13548349i bk3: 34712a 13525064i bk4: 34643a 13565530i bk5: 34402a 13553301i bk6: 35603a 13406811i bk7: 35972a 13390308i bk8: 34664a 13487853i bk9: 35661a 13372335i bk10: 34429a 13543663i bk11: 34775a 13495043i bk12: 34876a 13498590i bk13: 34904a 13515426i bk14: 35770a 13424707i bk15: 36127a 13366176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.081102
Row_Buffer_Locality_read = 0.080171
Row_Buffer_Locality_write = 0.089776
Bank_Level_Parallism = 6.585237
Bank_Level_Parallism_Col = 2.123003
Bank_Level_Parallism_Ready = 1.167713
write_to_read_ratio_blp_rw_average = 0.137355
GrpLevelPara = 1.812683 

BW Util details:
bwutil = 0.150821 
total_CMD = 17370854 
util_bw = 2619896 
Wasted_Col = 5903661 
Wasted_Row = 1070797 
Idle = 7776500 

BW Util Bottlenecks: 
RCDc_limit = 8814660 
RCDWRc_limit = 504223 
WTRc_limit = 2110070 
RTWc_limit = 1597554 
CCDLc_limit = 508540 
rwq = 0 
CCDLc_limit_alone = 379225 
WTRc_limit_alone = 2043664 
RTWc_limit_alone = 1534645 

Commands details: 
total_CMD = 17370854 
n_nop = 15731488 
Read = 561590 
Write = 0 
L2_Alloc = 0 
L2_WB = 93384 
n_act = 571480 
n_pre = 571464 
n_ref = 0 
n_req = 621918 
total_req = 654974 

Dual Bus Interface Util: 
issued_total_row = 1142944 
issued_total_col = 654974 
Row_Bus_Util =  0.065797 
CoL_Bus_Util = 0.037705 
Either_Row_CoL_Bus_Util = 0.094375 
Issued_on_Two_Bus_Simul_Util = 0.009127 
issued_two_Eff = 0.096715 
queue_avg = 6.899425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.89943
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17370854 n_nop=15724947 n_act=574372 n_pre=574356 n_ref_event=0 n_req=626528 n_rd=565928 n_rd_L2_A=0 n_write=0 n_wr_bk=93113 bw_util=0.1518
n_activity=10366964 dram_eff=0.2543
bk0: 35526a 13335403i bk1: 35332a 13340511i bk2: 34562a 13454865i bk3: 35159a 13374362i bk4: 34359a 13485449i bk5: 35364a 13350893i bk6: 35441a 13362770i bk7: 36149a 13272800i bk8: 35122a 13369307i bk9: 35963a 13290454i bk10: 34938a 13406314i bk11: 35865a 13293878i bk12: 34711a 13435776i bk13: 35423a 13316609i bk14: 35604a 13354315i bk15: 36410a 13235466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083248
Row_Buffer_Locality_read = 0.082659
Row_Buffer_Locality_write = 0.088746
Bank_Level_Parallism = 6.772141
Bank_Level_Parallism_Col = 2.127405
Bank_Level_Parallism_Ready = 1.167433
write_to_read_ratio_blp_rw_average = 0.138330
GrpLevelPara = 1.818806 

BW Util details:
bwutil = 0.151758 
total_CMD = 17370854 
util_bw = 2636164 
Wasted_Col = 5915613 
Wasted_Row = 1070382 
Idle = 7748695 

BW Util Bottlenecks: 
RCDc_limit = 8842188 
RCDWRc_limit = 506915 
WTRc_limit = 2116977 
RTWc_limit = 1619644 
CCDLc_limit = 513474 
rwq = 0 
CCDLc_limit_alone = 383219 
WTRc_limit_alone = 2050276 
RTWc_limit_alone = 1556090 

Commands details: 
total_CMD = 17370854 
n_nop = 15724947 
Read = 565928 
Write = 0 
L2_Alloc = 0 
L2_WB = 93113 
n_act = 574372 
n_pre = 574356 
n_ref = 0 
n_req = 626528 
total_req = 659041 

Dual Bus Interface Util: 
issued_total_row = 1148728 
issued_total_col = 659041 
Row_Bus_Util =  0.066130 
CoL_Bus_Util = 0.037939 
Either_Row_CoL_Bus_Util = 0.094751 
Issued_on_Two_Bus_Simul_Util = 0.009318 
issued_two_Eff = 0.098342 
queue_avg = 7.902609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.90261
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17370854 n_nop=15723407 n_act=574993 n_pre=574977 n_ref_event=0 n_req=626722 n_rd=566257 n_rd_L2_A=0 n_write=0 n_wr_bk=93058 bw_util=0.1518
n_activity=10364139 dram_eff=0.2545
bk0: 35750a 13316156i bk1: 35322a 13359856i bk2: 35112a 13378904i bk3: 34700a 13420548i bk4: 34889a 13394038i bk5: 34591a 13434491i bk6: 35938a 13270137i bk7: 35624a 13348426i bk8: 35196a 13356328i bk9: 35267a 13359559i bk10: 36112a 13250671i bk11: 34927a 13401816i bk12: 35063a 13383430i bk13: 35810a 13297337i bk14: 36375a 13240871i bk15: 35581a 13299763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.082541
Row_Buffer_Locality_read = 0.081763
Row_Buffer_Locality_write = 0.089821
Bank_Level_Parallism = 6.796466
Bank_Level_Parallism_Col = 2.134333
Bank_Level_Parallism_Ready = 1.169433
write_to_read_ratio_blp_rw_average = 0.138609
GrpLevelPara = 1.823467 

BW Util details:
bwutil = 0.151821 
total_CMD = 17370854 
util_bw = 2637260 
Wasted_Col = 5908380 
Wasted_Row = 1067201 
Idle = 7758013 

BW Util Bottlenecks: 
RCDc_limit = 8849550 
RCDWRc_limit = 505172 
WTRc_limit = 2107219 
RTWc_limit = 1630149 
CCDLc_limit = 512003 
rwq = 0 
CCDLc_limit_alone = 381502 
WTRc_limit_alone = 2040657 
RTWc_limit_alone = 1566210 

Commands details: 
total_CMD = 17370854 
n_nop = 15723407 
Read = 566257 
Write = 0 
L2_Alloc = 0 
L2_WB = 93058 
n_act = 574993 
n_pre = 574977 
n_ref = 0 
n_req = 626722 
total_req = 659315 

Dual Bus Interface Util: 
issued_total_row = 1149970 
issued_total_col = 659315 
Row_Bus_Util =  0.066201 
CoL_Bus_Util = 0.037955 
Either_Row_CoL_Bus_Util = 0.094840 
Issued_on_Two_Bus_Simul_Util = 0.009317 
issued_two_Eff = 0.098236 
queue_avg = 8.092550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.09255
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17370854 n_nop=15725615 n_act=576441 n_pre=576425 n_ref_event=0 n_req=628821 n_rd=568393 n_rd_L2_A=0 n_write=0 n_wr_bk=92903 bw_util=0.1523
n_activity=10355588 dram_eff=0.2554
bk0: 36115a 13225739i bk1: 35686a 13290192i bk2: 35250a 13313338i bk3: 34821a 13390359i bk4: 34811a 13399596i bk5: 34771a 13383186i bk6: 36183a 13219497i bk7: 36049a 13236213i bk8: 35853a 13255566i bk9: 35791a 13261888i bk10: 35708a 13258540i bk11: 35806a 13255390i bk12: 35528a 13268553i bk13: 35291a 13321292i bk14: 35366a 13304435i bk15: 35364a 13330323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083299
Row_Buffer_Locality_read = 0.082617
Row_Buffer_Locality_write = 0.089710
Bank_Level_Parallism = 6.892057
Bank_Level_Parallism_Col = 2.132772
Bank_Level_Parallism_Ready = 1.164647
write_to_read_ratio_blp_rw_average = 0.137957
GrpLevelPara = 1.823652 

BW Util details:
bwutil = 0.152277 
total_CMD = 17370854 
util_bw = 2645184 
Wasted_Col = 5899164 
Wasted_Row = 1053174 
Idle = 7773332 

BW Util Bottlenecks: 
RCDc_limit = 8858128 
RCDWRc_limit = 504173 
WTRc_limit = 2091719 
RTWc_limit = 1620323 
CCDLc_limit = 518345 
rwq = 0 
CCDLc_limit_alone = 388272 
WTRc_limit_alone = 2025845 
RTWc_limit_alone = 1556124 

Commands details: 
total_CMD = 17370854 
n_nop = 15725615 
Read = 568393 
Write = 0 
L2_Alloc = 0 
L2_WB = 92903 
n_act = 576441 
n_pre = 576425 
n_ref = 0 
n_req = 628821 
total_req = 661296 

Dual Bus Interface Util: 
issued_total_row = 1152866 
issued_total_col = 661296 
Row_Bus_Util =  0.066368 
CoL_Bus_Util = 0.038069 
Either_Row_CoL_Bus_Util = 0.094713 
Issued_on_Two_Bus_Simul_Util = 0.009725 
issued_two_Eff = 0.102674 
queue_avg = 8.361195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.36119
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17370854 n_nop=15717530 n_act=577926 n_pre=577910 n_ref_event=0 n_req=630540 n_rd=569865 n_rd_L2_A=0 n_write=0 n_wr_bk=93234 bw_util=0.1527
n_activity=10347798 dram_eff=0.2563
bk0: 35877a 13280149i bk1: 35226a 13364682i bk2: 35256a 13362768i bk3: 34967a 13410360i bk4: 35025a 13376433i bk5: 35796a 13274822i bk6: 35845a 13270646i bk7: 36665a 13207949i bk8: 36338a 13237445i bk9: 35984a 13274439i bk10: 35108a 13359625i bk11: 34772a 13412256i bk12: 35347a 13328993i bk13: 35852a 13266753i bk14: 35920a 13251869i bk15: 35887a 13272860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083443
Row_Buffer_Locality_read = 0.082337
Row_Buffer_Locality_write = 0.093828
Bank_Level_Parallism = 6.862084
Bank_Level_Parallism_Col = 2.146636
Bank_Level_Parallism_Ready = 1.169453
write_to_read_ratio_blp_rw_average = 0.139705
GrpLevelPara = 1.830362 

BW Util details:
bwutil = 0.152692 
total_CMD = 17370854 
util_bw = 2652396 
Wasted_Col = 5911021 
Wasted_Row = 1039326 
Idle = 7768111 

BW Util Bottlenecks: 
RCDc_limit = 8884047 
RCDWRc_limit = 502926 
WTRc_limit = 2119640 
RTWc_limit = 1663451 
CCDLc_limit = 520585 
rwq = 0 
CCDLc_limit_alone = 387209 
WTRc_limit_alone = 2051984 
RTWc_limit_alone = 1597731 

Commands details: 
total_CMD = 17370854 
n_nop = 15717530 
Read = 569865 
Write = 0 
L2_Alloc = 0 
L2_WB = 93234 
n_act = 577926 
n_pre = 577910 
n_ref = 0 
n_req = 630540 
total_req = 663099 

Dual Bus Interface Util: 
issued_total_row = 1155836 
issued_total_col = 663099 
Row_Bus_Util =  0.066539 
CoL_Bus_Util = 0.038173 
Either_Row_CoL_Bus_Util = 0.095178 
Issued_on_Two_Bus_Simul_Util = 0.009534 
issued_two_Eff = 0.100169 
queue_avg = 8.340088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.34009

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1379755, Miss = 295585, Miss_rate = 0.214, Pending_hits = 1969, Reservation_fails = 10168
L2_cache_bank[1]: Access = 1374155, Miss = 293690, Miss_rate = 0.214, Pending_hits = 1974, Reservation_fails = 5311
L2_cache_bank[2]: Access = 1607766, Miss = 296351, Miss_rate = 0.184, Pending_hits = 2372, Reservation_fails = 10406
L2_cache_bank[3]: Access = 1381649, Miss = 306259, Miss_rate = 0.222, Pending_hits = 2405, Reservation_fails = 9662
L2_cache_bank[4]: Access = 1388918, Miss = 300138, Miss_rate = 0.216, Pending_hits = 2332, Reservation_fails = 10418
L2_cache_bank[5]: Access = 1315445, Miss = 296561, Miss_rate = 0.225, Pending_hits = 2122, Reservation_fails = 5832
L2_cache_bank[6]: Access = 1343629, Miss = 293610, Miss_rate = 0.219, Pending_hits = 1960, Reservation_fails = 9744
L2_cache_bank[7]: Access = 1343197, Miss = 295467, Miss_rate = 0.220, Pending_hits = 1965, Reservation_fails = 10038
L2_cache_bank[8]: Access = 1537507, Miss = 294189, Miss_rate = 0.191, Pending_hits = 1931, Reservation_fails = 9368
L2_cache_bank[9]: Access = 1365558, Miss = 287971, Miss_rate = 0.211, Pending_hits = 1922, Reservation_fails = 9995
L2_cache_bank[10]: Access = 1400315, Miss = 294194, Miss_rate = 0.210, Pending_hits = 2194, Reservation_fails = 10416
L2_cache_bank[11]: Access = 1343201, Miss = 292808, Miss_rate = 0.218, Pending_hits = 1905, Reservation_fails = 8756
L2_cache_bank[12]: Access = 1373286, Miss = 292394, Miss_rate = 0.213, Pending_hits = 1891, Reservation_fails = 14066
L2_cache_bank[13]: Access = 1398564, Miss = 290554, Miss_rate = 0.208, Pending_hits = 1940, Reservation_fails = 10362
L2_cache_bank[14]: Access = 1356041, Miss = 290658, Miss_rate = 0.214, Pending_hits = 1923, Reservation_fails = 10509
L2_cache_bank[15]: Access = 1333390, Miss = 293186, Miss_rate = 0.220, Pending_hits = 1804, Reservation_fails = 9304
L2_cache_bank[16]: Access = 1359803, Miss = 291322, Miss_rate = 0.214, Pending_hits = 2025, Reservation_fails = 9263
L2_cache_bank[17]: Access = 1290917, Miss = 296854, Miss_rate = 0.230, Pending_hits = 2062, Reservation_fails = 7981
L2_cache_bank[18]: Access = 1349936, Miss = 295609, Miss_rate = 0.219, Pending_hits = 2131, Reservation_fails = 10607
L2_cache_bank[19]: Access = 1355752, Miss = 293027, Miss_rate = 0.216, Pending_hits = 1978, Reservation_fails = 11866
L2_cache_bank[20]: Access = 1420640, Miss = 295870, Miss_rate = 0.208, Pending_hits = 2212, Reservation_fails = 11335
L2_cache_bank[21]: Access = 1350727, Miss = 294736, Miss_rate = 0.218, Pending_hits = 2155, Reservation_fails = 10108
L2_cache_bank[22]: Access = 1377072, Miss = 295827, Miss_rate = 0.215, Pending_hits = 1979, Reservation_fails = 7490
L2_cache_bank[23]: Access = 1412599, Miss = 296247, Miss_rate = 0.210, Pending_hits = 1988, Reservation_fails = 8335
L2_total_cache_accesses = 33159822
L2_total_cache_misses = 7073107
L2_total_cache_miss_rate = 0.2133
L2_total_cache_pending_hits = 49139
L2_total_cache_reservation_fails = 231340
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25572974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49093
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4246800
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 231340
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2559120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 49093
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 464602
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 116711
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 150476
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32427987
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 731835
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8897
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 222391
L2_cache_data_port_util = 0.160
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=33159822
icnt_total_pkts_simt_to_mem=33159822
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 33159822
Req_Network_cycles = 6773695
Req_Network_injected_packets_per_cycle =       4.8954 
Req_Network_conflicts_per_cycle =       2.8060
Req_Network_conflicts_per_cycle_util =       4.2957
Req_Bank_Level_Parallism =       7.4942
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       5.6517
Req_Network_out_buffer_full_per_cycle =       0.0444
Req_Network_out_buffer_avg_util =       5.4241

Reply_Network_injected_packets_num = 33159822
Reply_Network_cycles = 6773695
Reply_Network_injected_packets_per_cycle =        4.8954
Reply_Network_conflicts_per_cycle =        3.5472
Reply_Network_conflicts_per_cycle_util =       5.4305
Reply_Bank_Level_Parallism =       7.4944
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.1953
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1632
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 55 min, 40 sec (28540 sec)
gpgpu_simulation_rate = 7458 (inst/sec)
gpgpu_simulation_rate = 237 (cycle/sec)
gpgpu_silicon_slowdown = 5759493x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c754360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754290..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (615,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 26 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 27 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 28 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 29 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 8 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 10 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 12 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 13 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 16 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 17 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 18 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 20 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 21 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 22 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 23 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 24 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
Destroy streams for kernel 37: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 37 
gpu_sim_cycle = 1900430
gpu_sim_insn = 64978524
gpu_ipc =      34.1915
gpu_tot_sim_cycle = 8674125
gpu_tot_sim_insn = 277850679
gpu_tot_ipc =      32.0321
gpu_tot_issued_cta = 5869
gpu_occupancy = 67.9623% 
gpu_tot_occupancy = 68.4331% 
max_total_param_size = 0
gpu_stall_dramfull = 4449181
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.6357
partiton_level_parallism_total  =       5.2767
partiton_level_parallism_util =       7.8264
partiton_level_parallism_util_total  =       7.7487
L2_BW  =     289.8458 GB/Sec
L2_BW_total  =     230.4846 GB/Sec
gpu_total_sim_rate=7112

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2480780, Miss = 1553779, Miss_rate = 0.626, Pending_hits = 34076, Reservation_fails = 953176
	L1D_cache_core[1]: Access = 2368976, Miss = 1472230, Miss_rate = 0.621, Pending_hits = 33193, Reservation_fails = 1017776
	L1D_cache_core[2]: Access = 2389518, Miss = 1444432, Miss_rate = 0.604, Pending_hits = 31760, Reservation_fails = 886432
	L1D_cache_core[3]: Access = 2338282, Miss = 1496335, Miss_rate = 0.640, Pending_hits = 33540, Reservation_fails = 1044631
	L1D_cache_core[4]: Access = 2340310, Miss = 1478520, Miss_rate = 0.632, Pending_hits = 32450, Reservation_fails = 951515
	L1D_cache_core[5]: Access = 2172951, Miss = 1386263, Miss_rate = 0.638, Pending_hits = 30663, Reservation_fails = 975644
	L1D_cache_core[6]: Access = 2201995, Miss = 1365052, Miss_rate = 0.620, Pending_hits = 30503, Reservation_fails = 916466
	L1D_cache_core[7]: Access = 2269438, Miss = 1413257, Miss_rate = 0.623, Pending_hits = 31052, Reservation_fails = 867598
	L1D_cache_core[8]: Access = 2272368, Miss = 1423392, Miss_rate = 0.626, Pending_hits = 31715, Reservation_fails = 919663
	L1D_cache_core[9]: Access = 2315308, Miss = 1488576, Miss_rate = 0.643, Pending_hits = 33459, Reservation_fails = 986721
	L1D_cache_core[10]: Access = 2240821, Miss = 1432645, Miss_rate = 0.639, Pending_hits = 32652, Reservation_fails = 959375
	L1D_cache_core[11]: Access = 2276375, Miss = 1457996, Miss_rate = 0.640, Pending_hits = 32504, Reservation_fails = 978163
	L1D_cache_core[12]: Access = 2295681, Miss = 1484627, Miss_rate = 0.647, Pending_hits = 32651, Reservation_fails = 968358
	L1D_cache_core[13]: Access = 2208792, Miss = 1411355, Miss_rate = 0.639, Pending_hits = 31368, Reservation_fails = 960277
	L1D_cache_core[14]: Access = 2196148, Miss = 1364510, Miss_rate = 0.621, Pending_hits = 29836, Reservation_fails = 915181
	L1D_cache_core[15]: Access = 2380778, Miss = 1483165, Miss_rate = 0.623, Pending_hits = 33195, Reservation_fails = 959273
	L1D_cache_core[16]: Access = 2183363, Miss = 1360499, Miss_rate = 0.623, Pending_hits = 29575, Reservation_fails = 867616
	L1D_cache_core[17]: Access = 2258608, Miss = 1433612, Miss_rate = 0.635, Pending_hits = 31570, Reservation_fails = 978658
	L1D_cache_core[18]: Access = 2237988, Miss = 1424928, Miss_rate = 0.637, Pending_hits = 31609, Reservation_fails = 980678
	L1D_cache_core[19]: Access = 2296598, Miss = 1428132, Miss_rate = 0.622, Pending_hits = 31557, Reservation_fails = 927074
	L1D_cache_core[20]: Access = 2357680, Miss = 1461129, Miss_rate = 0.620, Pending_hits = 32528, Reservation_fails = 919194
	L1D_cache_core[21]: Access = 2305066, Miss = 1447509, Miss_rate = 0.628, Pending_hits = 33487, Reservation_fails = 965429
	L1D_cache_core[22]: Access = 2283674, Miss = 1459457, Miss_rate = 0.639, Pending_hits = 32815, Reservation_fails = 1029388
	L1D_cache_core[23]: Access = 2226845, Miss = 1440130, Miss_rate = 0.647, Pending_hits = 32753, Reservation_fails = 966759
	L1D_cache_core[24]: Access = 2281459, Miss = 1427528, Miss_rate = 0.626, Pending_hits = 31835, Reservation_fails = 940132
	L1D_cache_core[25]: Access = 2282150, Miss = 1448386, Miss_rate = 0.635, Pending_hits = 31611, Reservation_fails = 917151
	L1D_cache_core[26]: Access = 2203861, Miss = 1378944, Miss_rate = 0.626, Pending_hits = 31523, Reservation_fails = 958150
	L1D_cache_core[27]: Access = 2329055, Miss = 1411605, Miss_rate = 0.606, Pending_hits = 31337, Reservation_fails = 922741
	L1D_cache_core[28]: Access = 2309215, Miss = 1423792, Miss_rate = 0.617, Pending_hits = 31378, Reservation_fails = 936135
	L1D_cache_core[29]: Access = 2450311, Miss = 1496200, Miss_rate = 0.611, Pending_hits = 32960, Reservation_fails = 959207
	L1D_total_cache_accesses = 68754394
	L1D_total_cache_misses = 43197985
	L1D_total_cache_miss_rate = 0.6283
	L1D_total_cache_pending_hits = 961155
	L1D_total_cache_reservation_fails = 28528561
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.226
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24240147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 961147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38736026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 28355921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3771145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 961170
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 355107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 528396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 172640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 162418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 67708465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1045929

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15269
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8961129
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19379523
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 172553
ctas_completed 5869, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
52216, 62133, 58578, 60368, 52114, 53620, 52614, 52123, 40694, 43401, 40838, 44766, 43996, 39005, 43595, 41019, 43561, 42617, 44288, 47446, 50372, 45652, 45966, 42286, 50020, 45424, 45347, 49785, 44459, 50894, 52850, 39094, 
gpgpu_n_tot_thrd_icount = 1351556672
gpgpu_n_tot_w_icount = 42236146
gpgpu_n_stall_shd_mem = 30757730
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 44724506
gpgpu_n_mem_write_global = 1045929
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 72346408
gpgpu_n_store_insn = 1816032
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8872966
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 28018010
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2739720
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10169432	W0_Idle:45844892	W0_Scoreboard:653668170	W1:16523376	W2:5647034	W3:3015739	W4:2028227	W5:1490442	W6:1209961	W7:1004739	W8:853502	W9:737101	W10:635767	W11:579253	W12:512045	W13:486173	W14:464386	W15:423067	W16:403707	W17:366739	W18:347472	W19:331145	W20:305718	W21:299368	W22:295994	W23:298077	W24:304381	W25:304111	W26:288513	W27:280570	W28:275783	W29:266950	W30:266396	W31:254951	W32:1735459
single_issue_nums: WS0:10398150	WS1:10669475	WS2:10643739	WS3:10524782	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 340057184 {8:42507148,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41837160 {40:1045929,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1700285920 {40:42507148,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8367432 {8:1045929,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 5089 
max_icnt2sh_latency = 255 
averagemflatency = 385 
avg_icnt2mem_latency = 103 
avg_mrq_latency = 76 
avg_icnt2sh_latency = 7 
mrq_lat_table:5392860 	104612 	218616 	467229 	798184 	812667 	858188 	972968 	875464 	263785 	14714 	552 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23286444 	17126944 	3293667 	1378691 	609431 	75180 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426137 	279879 	123588 	91351 	33415381 	4622791 	2110504 	1873120 	1183545 	535161 	107860 	1118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	23142612 	10583236 	6611424 	3542919 	1499530 	366822 	23892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23692 	44876 	6018 	3256 	605 	196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        60        64        64        50        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        64        64        64        64        64        60        64 
dram[9]:        64        50        64        64        64        64        64        64        52        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    136409    148412    103311    150293    398171    179208    125319    190803    187720    131330     90483    457027    126189    174017    225149    150952 
dram[1]:    150033    232320    110312    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    145705    208679    193572 
dram[2]:    472597    409442    398368    179766     77082    422786    184363     76938    124643    150506    513861    161902    110106    455945    455059    174898 
dram[3]:    157214    390072    179300    163036    351843    427916     83058    189579     76502    201714    154625    143179    324971    122549    119616    144432 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    190982    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281     89921    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965    100539    167153    225194    449312    170727    205003    199807    193760    217341    106429    105327    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    109922    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    133354    102570    170026    399401    379620    201113    458239    133838    230192    103762    453426    196437    430175    440042    135698     92998 
dram[10]:    126097    218716    115266    166084    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    176619    155119    466020    192333    222483     95997    124628     97870    365485    167310 
average row accesses per activate:
dram[0]:  1.080338  1.081023  1.084336  1.078868  1.081267  1.082170  1.086018  1.088550  1.079693  1.083256  1.084905  1.081290  1.083022  1.081072  1.081397  1.082463 
dram[1]:  1.082293  1.087284  1.085946  1.096903  1.080579  1.083255  1.084905  1.087487  1.079262  1.080477  1.080817  1.093145  1.080579  1.088444  1.085728  1.096031 
dram[2]:  1.081480  1.079075  1.081645  1.080039  1.077158  1.079905  1.093978  1.085093  1.081188  1.075095  1.080497  1.079139  1.088830  1.086334  1.081826  1.079324 
dram[3]:  1.076398  1.080660  1.081689  1.079870  1.079291  1.078559  1.081095  1.085996  1.080777  1.074466  1.074619  1.080659  1.082397  1.083735  1.079595  1.080750 
dram[4]:  1.074224  1.076542  1.075096  1.076775  1.075479  1.074692  1.082574  1.081857  1.074124  1.075965  1.077498  1.077626  1.078822  1.077980  1.079449  1.081873 
dram[5]:  1.090483  1.079375  1.083531  1.078888  1.080862  1.076670  1.088835  1.087133  1.080518  1.075978  1.089082  1.078385  1.079727  1.075301  1.092003  1.082649 
dram[6]:  1.080034  1.079284  1.075802  1.080168  1.075095  1.074353  1.083279  1.080337  1.076721  1.074136  1.079174  1.074768  1.078493  1.080616  1.082859  1.079036 
dram[7]:  1.078688  1.079690  1.078955  1.077298  1.076713  1.076985  1.083361  1.082676  1.073749  1.077135  1.076104  1.079256  1.079336  1.079816  1.082102  1.082671 
dram[8]:  1.080118  1.081012  1.079260  1.081866  1.074542  1.079031  1.082759  1.081605  1.078172  1.084258  1.079788  1.080459  1.077905  1.080502  1.083989  1.085742 
dram[9]:  1.082920  1.081295  1.080526  1.079915  1.077145  1.077065  1.084841  1.080635  1.081770  1.076722  1.081655  1.079921  1.081074  1.080617  1.084979  1.076006 
dram[10]:  1.085808  1.080556  1.082131  1.076220  1.078874  1.077169  1.088463  1.085641  1.078656  1.077688  1.080294  1.081719  1.078092  1.079562  1.082444  1.081572 
dram[11]:  1.085155  1.081465  1.079545  1.080086  1.079163  1.078553  1.083963  1.083024  1.078504  1.081106  1.080458  1.075202  1.082303  1.080939  1.085241  1.081799 
average row locality = 10779870/9972821 = 1.080925
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     50925     50912     50549     50128     50936     51158     51551     51161     51706     51210     51979     50766     51961     51379     51718     51394 
dram[1]:     50996     52181     50019     52012     51241     50690     51616     53189     51750     53136     50712     52590     51309     52252     52189     53587 
dram[2]:     51706     51337     50816     50226     50427     51101     53629     51830     51799     51117     51814     51238     52931     52196     52152     52172 
dram[3]:     50154     51591     50139     50347     50415     50330     50689     51777     52113     51818     50518     51132     51527     51842     52436     51597 
dram[4]:     51043     50809     49864     49559     50320     48995     53199     50989     50591     50794     50665     50310     51450     50599     51681     50972 
dram[5]:     53368     50938     51578     50465     50830     49539     52965     52236     51960     50574     52423     51277     52770     51675     52789     51009 
dram[6]:     51129     50783     49713     49950     50467     48971     51995     50697     50285     49977     51650     50395     50884     51830     51438     51554 
dram[7]:     50279     51433     49587     49735     49917     49889     51322     51926     49750     51875     50105     50616     50271     50692     51456     51916 
dram[8]:     51666     51047     49928     50433     49822     50831     50959     52239     50710     52233     50672     51822     50473     51125     51408     52796 
dram[9]:     51296     51054     49845     49605     50567     50038     51906     51041     50706     50788     52188     50276     51008     51824     52844     51305 
dram[10]:     51674     52071     50202     50291     50758     50586     52033     51452     51631     51627     51560     51590     51305     51086     50810     51019 
dram[11]:     51937     50937     50905     50727     50312     51618     51028     52280     52061     51952     50420     50976     51220     51457     51679     51937 
total dram reads = 9830137
bank skew: 53629/48971 = 1.10
chip skew: 829469/810769 = 1.02
number of total write accesses:
dram[0]:      7225      7147      6877      6913      7391      7418      7277      7292      7234      7159      7401      7334      7614      7691      7354      7520 
dram[1]:      7296      7032      6947      7310      7522      7217      6986      7434      7280      7301      7307      7464      7571      7722      7505      7618 
dram[2]:      7210      7173      7065      7222      7307      7395      7530      7309      7011      7007      7173      7522      7674      7542      7294      7609 
dram[3]:      7021      7282      6959      7179      7224      7405      7227      7347      6975      7073      7238      7263      7478      7505      7508      7534 
dram[4]:      7142      7190      7021      7093      7383      7197      7309      7207      7024      7182      7245      7220      7665      7652      7385      7352 
dram[5]:      7331      7209      6973      7150      7187      7153      7207      7413      6981      6970      7107      7312      7649      7635      7427      7403 
dram[6]:      7086      7215      7021      7105      7246      7369      7261      7149      6862      7117      7338      7173      7426      7625      7513      7438 
dram[7]:      7047      7225      6982      7071      7327      7291      7273      7503      7196      7208      7346      7392      7555      7516      7367      7389 
dram[8]:      7237      7252      7029      7175      7529      7351      7382      7368      7075      7267      7207      7086      7386      7618      7303      7448 
dram[9]:      7068      7228      6960      7136      7233      7254      7330      7321      7178      6958      7282      7314      7439      7792      7513      7468 
dram[10]:      7115      7309      6958      7046      7109      7401      7414      7155      7122      7217      7356      7315      7350      7660      7452      7342 
dram[11]:      7233      7152      7218      7040      7354      7433      7127      7384      7260      7258      7202      7375      7598      7421      7398      7346 
total dram writes = 1398933
bank skew: 7792/6862 = 1.14
chip skew: 117512/115944 = 1.01
average mf latency per bank:
dram[0]:       1242      1208      1265      1120      1541      1460      2315      2038      1678      1560      1473      1601      1421      1419      1381      1315
dram[1]:       1478      1593      1401      1545      2130      2354      3030      3452      1854      2115      1989      2142      1610      1830      2141      1717
dram[2]:       1410      1311      1409      1311      2166      1577      2485      2127      1811      1666      1838      1624      1538      1450      1432      1364
dram[3]:       1218      1178      1177      1184      1543      1512      2305      2348      1404      1536      1468      1419      1338      1308      1212      1285
dram[4]:       1157      1222      1109      1085      2323      1584      1901      2217      1676      1430      1399      1407      1277      1315      1317      1297
dram[5]:       1637      1242      1521      1166      2268      1592      3560      2285      2537      1583      2131      1501      1785      1323      1878      1321
dram[6]:       1110      1143      1122      1088      1431      1767      2332      2133      1488      1495      1492      1625      1305      1251      1343      1219
dram[7]:       1175      1206      1081      1129      1546      1634      2022      1979      1551      1443      1437      1502      1362      1283      1193      1259
dram[8]:       1143      1216      1086      1154      1401      1503      2174      1917      1560      1584      1544      1457      1298      1275      1242      1255
dram[9]:       1249      1174      1182      1189      1639      1561      2034      2002      1730      1720      1532      1629      1351      1290      1263      1302
dram[10]:       1266      1185      1228      1157      1633      1695      2456      2190      1614      1591      1618      1534      1421      1387      1531      1338
dram[11]:       1266      1209      1193      1147      1788      1758      2248      2194      1773      1553      1493      1347      1472      1373      1297      1228
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      6825      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7648      6787      8028      7168      7583      6899      7099      7444      7309
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      7015      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22244446 n_nop=19884820 n_act=830075 n_pre=830059 n_ref_event=0 n_req=898538 n_rd=819433 n_rd_L2_A=0 n_write=0 n_wr_bk=116847 bw_util=0.1684
n_activity=14609161 dram_eff=0.2564
bk0: 50925a 16738285i bk1: 50912a 16742524i bk2: 50549a 16785072i bk3: 50128a 16852534i bk4: 50936a 16754480i bk5: 51158a 16719390i bk6: 51551a 16659282i bk7: 51161a 16755950i bk8: 51706a 16631011i bk9: 51210a 16757333i bk10: 51979a 16656985i bk11: 50766a 16772055i bk12: 51961a 16612590i bk13: 51379a 16670625i bk14: 51718a 16634956i bk15: 51394a 16674611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076196
Row_Buffer_Locality_read = 0.075513
Row_Buffer_Locality_write = 0.083269
Bank_Level_Parallism = 6.540261
Bank_Level_Parallism_Col = 2.073451
Bank_Level_Parallism_Ready = 1.143246
write_to_read_ratio_blp_rw_average = 0.124195
GrpLevelPara = 1.789713 

BW Util details:
bwutil = 0.168362 
total_CMD = 22244446 
util_bw = 3745120 
Wasted_Col = 8553595 
Wasted_Row = 1409389 
Idle = 8536342 

BW Util Bottlenecks: 
RCDc_limit = 12981282 
RCDWRc_limit = 670713 
WTRc_limit = 2790535 
RTWc_limit = 2106674 
CCDLc_limit = 716391 
rwq = 0 
CCDLc_limit_alone = 549890 
WTRc_limit_alone = 2706408 
RTWc_limit_alone = 2024300 

Commands details: 
total_CMD = 22244446 
n_nop = 19884820 
Read = 819433 
Write = 0 
L2_Alloc = 0 
L2_WB = 116847 
n_act = 830075 
n_pre = 830059 
n_ref = 0 
n_req = 898538 
total_req = 936280 

Dual Bus Interface Util: 
issued_total_row = 1660134 
issued_total_col = 936280 
Row_Bus_Util =  0.074631 
CoL_Bus_Util = 0.042091 
Either_Row_CoL_Bus_Util = 0.106077 
Issued_on_Two_Bus_Simul_Util = 0.010645 
issued_two_Eff = 0.100350 
queue_avg = 7.727093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.72709
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22244446 n_nop=19864591 n_act=837481 n_pre=837465 n_ref_event=0 n_req=909371 n_rd=829469 n_rd_L2_A=0 n_write=0 n_wr_bk=117512 bw_util=0.1703
n_activity=14630857 dram_eff=0.2589
bk0: 50996a 16577126i bk1: 52181a 16466483i bk2: 50019a 16704455i bk3: 52012a 16450179i bk4: 51241a 16532015i bk5: 50690a 16627741i bk6: 51616a 16564667i bk7: 53189a 16325207i bk8: 51750a 16504296i bk9: 53136a 16343956i bk10: 50712a 16597420i bk11: 52590a 16405413i bk12: 51309a 16515823i bk13: 52252a 16416794i bk14: 52189a 16502598i bk15: 53587a 16295620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079055
Row_Buffer_Locality_read = 0.077775
Row_Buffer_Locality_write = 0.092338
Bank_Level_Parallism = 6.784283
Bank_Level_Parallism_Col = 2.097307
Bank_Level_Parallism_Ready = 1.148739
write_to_read_ratio_blp_rw_average = 0.127071
GrpLevelPara = 1.805076 

BW Util details:
bwutil = 0.170286 
total_CMD = 22244446 
util_bw = 3787924 
Wasted_Col = 8574049 
Wasted_Row = 1387129 
Idle = 8495344 

BW Util Bottlenecks: 
RCDc_limit = 13057542 
RCDWRc_limit = 669058 
WTRc_limit = 2790887 
RTWc_limit = 2223329 
CCDLc_limit = 730809 
rwq = 0 
CCDLc_limit_alone = 557369 
WTRc_limit_alone = 2705892 
RTWc_limit_alone = 2134884 

Commands details: 
total_CMD = 22244446 
n_nop = 19864591 
Read = 829469 
Write = 0 
L2_Alloc = 0 
L2_WB = 117512 
n_act = 837481 
n_pre = 837465 
n_ref = 0 
n_req = 909371 
total_req = 946981 

Dual Bus Interface Util: 
issued_total_row = 1674946 
issued_total_col = 946981 
Row_Bus_Util =  0.075297 
CoL_Bus_Util = 0.042572 
Either_Row_CoL_Bus_Util = 0.106986 
Issued_on_Two_Bus_Simul_Util = 0.010882 
issued_two_Eff = 0.101717 
queue_avg = 9.711063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.71106
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22244446 n_nop=19870904 n_act=837177 n_pre=837161 n_ref_event=0 n_req=905786 n_rd=826491 n_rd_L2_A=0 n_write=0 n_wr_bk=117043 bw_util=0.1697
n_activity=14653682 dram_eff=0.2576
bk0: 51706a 16569605i bk1: 51337a 16647280i bk2: 50816a 16655752i bk3: 50226a 16702762i bk4: 50427a 16655340i bk5: 51101a 16600081i bk6: 53629a 16342164i bk7: 51830a 16546700i bk8: 51799a 16544848i bk9: 51117a 16622086i bk10: 51814a 16571111i bk11: 51238a 16593564i bk12: 52931a 16397498i bk13: 52196a 16500716i bk14: 52152a 16503080i bk15: 52172a 16498017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075746
Row_Buffer_Locality_read = 0.075156
Row_Buffer_Locality_write = 0.081897
Bank_Level_Parallism = 6.689965
Bank_Level_Parallism_Col = 2.073070
Bank_Level_Parallism_Ready = 1.140365
write_to_read_ratio_blp_rw_average = 0.124145
GrpLevelPara = 1.791741 

BW Util details:
bwutil = 0.169666 
total_CMD = 22244446 
util_bw = 3774136 
Wasted_Col = 8598955 
Wasted_Row = 1399784 
Idle = 8471571 

BW Util Bottlenecks: 
RCDc_limit = 13075504 
RCDWRc_limit = 674858 
WTRc_limit = 2789649 
RTWc_limit = 2116538 
CCDLc_limit = 725849 
rwq = 0 
CCDLc_limit_alone = 558806 
WTRc_limit_alone = 2705042 
RTWc_limit_alone = 2034102 

Commands details: 
total_CMD = 22244446 
n_nop = 19870904 
Read = 826491 
Write = 0 
L2_Alloc = 0 
L2_WB = 117043 
n_act = 837177 
n_pre = 837161 
n_ref = 0 
n_req = 905786 
total_req = 943534 

Dual Bus Interface Util: 
issued_total_row = 1674338 
issued_total_col = 943534 
Row_Bus_Util =  0.075270 
CoL_Bus_Util = 0.042417 
Either_Row_CoL_Bus_Util = 0.106703 
Issued_on_Two_Bus_Simul_Util = 0.010984 
issued_two_Eff = 0.102939 
queue_avg = 8.897441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.89744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22244446 n_nop=19884518 n_act=830731 n_pre=830715 n_ref_event=0 n_req=897224 n_rd=818425 n_rd_L2_A=0 n_write=0 n_wr_bk=116218 bw_util=0.1681
n_activity=14613010 dram_eff=0.2558
bk0: 50154a 16791335i bk1: 51591a 16662773i bk2: 50139a 16820579i bk3: 50347a 16767260i bk4: 50415a 16772777i bk5: 50330a 16786191i bk6: 50689a 16725048i bk7: 51777a 16606518i bk8: 52113a 16603339i bk9: 51818a 16653097i bk10: 50518a 16807552i bk11: 51132a 16712838i bk12: 51527a 16645228i bk13: 51842a 16611511i bk14: 52436a 16598977i bk15: 51597a 16662590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074110
Row_Buffer_Locality_read = 0.073546
Row_Buffer_Locality_write = 0.079963
Bank_Level_Parallism = 6.542648
Bank_Level_Parallism_Col = 2.064435
Bank_Level_Parallism_Ready = 1.141615
write_to_read_ratio_blp_rw_average = 0.123144
GrpLevelPara = 1.783954 

BW Util details:
bwutil = 0.168068 
total_CMD = 22244446 
util_bw = 3738572 
Wasted_Col = 8576012 
Wasted_Row = 1416212 
Idle = 8513650 

BW Util Bottlenecks: 
RCDc_limit = 13011007 
RCDWRc_limit = 672149 
WTRc_limit = 2776952 
RTWc_limit = 2076027 
CCDLc_limit = 711690 
rwq = 0 
CCDLc_limit_alone = 548119 
WTRc_limit_alone = 2693529 
RTWc_limit_alone = 1995879 

Commands details: 
total_CMD = 22244446 
n_nop = 19884518 
Read = 818425 
Write = 0 
L2_Alloc = 0 
L2_WB = 116218 
n_act = 830731 
n_pre = 830715 
n_ref = 0 
n_req = 897224 
total_req = 934643 

Dual Bus Interface Util: 
issued_total_row = 1661446 
issued_total_col = 934643 
Row_Bus_Util =  0.074690 
CoL_Bus_Util = 0.042017 
Either_Row_CoL_Bus_Util = 0.106091 
Issued_on_Two_Bus_Simul_Util = 0.010617 
issued_two_Eff = 0.100071 
queue_avg = 7.616407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.61641
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22244446 n_nop=19892825 n_act=826763 n_pre=826747 n_ref_event=0 n_req=890886 n_rd=811840 n_rd_L2_A=0 n_write=0 n_wr_bk=116267 bw_util=0.1669
n_activity=14632530 dram_eff=0.2537
bk0: 51043a 16845255i bk1: 50809a 16870872i bk2: 49864a 16967217i bk3: 49559a 17054423i bk4: 50320a 16930629i bk5: 48995a 17061816i bk6: 53199a 16611206i bk7: 50989a 16850682i bk8: 50591a 16888054i bk9: 50794a 16891365i bk10: 50665a 16852773i bk11: 50310a 16898364i bk12: 51450a 16779642i bk13: 50599a 16860613i bk14: 51681a 16768740i bk15: 50972a 16865016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.071978
Row_Buffer_Locality_read = 0.071263
Row_Buffer_Locality_write = 0.079321
Bank_Level_Parallism = 6.336187
Bank_Level_Parallism_Col = 2.051347
Bank_Level_Parallism_Ready = 1.138112
write_to_read_ratio_blp_rw_average = 0.122926
GrpLevelPara = 1.775430 

BW Util details:
bwutil = 0.166892 
total_CMD = 22244446 
util_bw = 3712428 
Wasted_Col = 8590005 
Wasted_Row = 1434236 
Idle = 8507777 

BW Util Bottlenecks: 
RCDc_limit = 12981231 
RCDWRc_limit = 678049 
WTRc_limit = 2774904 
RTWc_limit = 2055239 
CCDLc_limit = 703040 
rwq = 0 
CCDLc_limit_alone = 541148 
WTRc_limit_alone = 2691675 
RTWc_limit_alone = 1976576 

Commands details: 
total_CMD = 22244446 
n_nop = 19892825 
Read = 811840 
Write = 0 
L2_Alloc = 0 
L2_WB = 116267 
n_act = 826763 
n_pre = 826747 
n_ref = 0 
n_req = 890886 
total_req = 928107 

Dual Bus Interface Util: 
issued_total_row = 1653510 
issued_total_col = 928107 
Row_Bus_Util =  0.074334 
CoL_Bus_Util = 0.041723 
Either_Row_CoL_Bus_Util = 0.105717 
Issued_on_Two_Bus_Simul_Util = 0.010339 
issued_two_Eff = 0.097803 
queue_avg = 6.748797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.7488
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22244446 n_nop=19873481 n_act=836039 n_pre=836023 n_ref_event=0 n_req=905022 n_rd=826396 n_rd_L2_A=0 n_write=0 n_wr_bk=116107 bw_util=0.1695
n_activity=14647007 dram_eff=0.2574
bk0: 53368a 16441554i bk1: 50938a 16739147i bk2: 51578a 16645969i bk3: 50465a 16765089i bk4: 50830a 16722318i bk5: 49539a 16898921i bk6: 52965a 16447939i bk7: 52236a 16562381i bk8: 51960a 16520494i bk9: 50574a 16790607i bk10: 52423a 16512387i bk11: 51277a 16628691i bk12: 52770a 16454865i bk13: 51675a 16618742i bk14: 52789a 16470243i bk15: 51009a 16732229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076222
Row_Buffer_Locality_read = 0.075839
Row_Buffer_Locality_write = 0.080253
Bank_Level_Parallism = 6.624669
Bank_Level_Parallism_Col = 2.064500
Bank_Level_Parallism_Ready = 1.137364
write_to_read_ratio_blp_rw_average = 0.122844
GrpLevelPara = 1.787476 

BW Util details:
bwutil = 0.169481 
total_CMD = 22244446 
util_bw = 3770012 
Wasted_Col = 8586561 
Wasted_Row = 1400586 
Idle = 8487287 

BW Util Bottlenecks: 
RCDc_limit = 13062071 
RCDWRc_limit = 672550 
WTRc_limit = 2744522 
RTWc_limit = 2066597 
CCDLc_limit = 725866 
rwq = 0 
CCDLc_limit_alone = 561933 
WTRc_limit_alone = 2661623 
RTWc_limit_alone = 1985563 

Commands details: 
total_CMD = 22244446 
n_nop = 19873481 
Read = 826396 
Write = 0 
L2_Alloc = 0 
L2_WB = 116107 
n_act = 836039 
n_pre = 836023 
n_ref = 0 
n_req = 905022 
total_req = 942503 

Dual Bus Interface Util: 
issued_total_row = 1672062 
issued_total_col = 942503 
Row_Bus_Util =  0.075168 
CoL_Bus_Util = 0.042370 
Either_Row_CoL_Bus_Util = 0.106587 
Issued_on_Two_Bus_Simul_Util = 0.010951 
issued_two_Eff = 0.102743 
queue_avg = 9.059477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.05948
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22244446 n_nop=19892873 n_act=825997 n_pre=825981 n_ref_event=0 n_req=890764 n_rd=811718 n_rd_L2_A=0 n_write=0 n_wr_bk=115944 bw_util=0.1668
n_activity=14613438 dram_eff=0.2539
bk0: 51129a 16826157i bk1: 50783a 16847389i bk2: 49713a 16943892i bk3: 49950a 16946579i bk4: 50467a 16880328i bk5: 48971a 17076041i bk6: 51995a 16714771i bk7: 50697a 16857850i bk8: 50285a 16889995i bk9: 49977a 16922752i bk10: 51650a 16744882i bk11: 50395a 16836634i bk12: 50884a 16822363i bk13: 51830a 16722608i bk14: 51438a 16762220i bk15: 51554a 16786154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072709
Row_Buffer_Locality_read = 0.072023
Row_Buffer_Locality_write = 0.079764
Bank_Level_Parallism = 6.378788
Bank_Level_Parallism_Col = 2.053500
Bank_Level_Parallism_Ready = 1.139311
write_to_read_ratio_blp_rw_average = 0.123004
GrpLevelPara = 1.777371 

BW Util details:
bwutil = 0.166812 
total_CMD = 22244446 
util_bw = 3710648 
Wasted_Col = 8570765 
Wasted_Row = 1429787 
Idle = 8533246 

BW Util Bottlenecks: 
RCDc_limit = 12964369 
RCDWRc_limit = 675910 
WTRc_limit = 2775401 
RTWc_limit = 2049382 
CCDLc_limit = 701446 
rwq = 0 
CCDLc_limit_alone = 539845 
WTRc_limit_alone = 2692245 
RTWc_limit_alone = 1970937 

Commands details: 
total_CMD = 22244446 
n_nop = 19892873 
Read = 811718 
Write = 0 
L2_Alloc = 0 
L2_WB = 115944 
n_act = 825997 
n_pre = 825981 
n_ref = 0 
n_req = 890764 
total_req = 927662 

Dual Bus Interface Util: 
issued_total_row = 1651978 
issued_total_col = 927662 
Row_Bus_Util =  0.074265 
CoL_Bus_Util = 0.041703 
Either_Row_CoL_Bus_Util = 0.105715 
Issued_on_Two_Bus_Simul_Util = 0.010253 
issued_two_Eff = 0.096985 
queue_avg = 6.975074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.97507
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22244446 n_nop=19896490 n_act=824455 n_pre=824439 n_ref_event=0 n_req=889632 n_rd=810769 n_rd_L2_A=0 n_write=0 n_wr_bk=116688 bw_util=0.1668
n_activity=14631519 dram_eff=0.2536
bk0: 50279a 16937086i bk1: 51433a 16813635i bk2: 49587a 17005459i bk3: 49735a 16981356i bk4: 49917a 16999794i bk5: 49889a 16969678i bk6: 51322a 16799273i bk7: 51926a 16765149i bk8: 49750a 16940358i bk9: 51875a 16719971i bk10: 50105a 16941692i bk11: 50616a 16865532i bk12: 50271a 16913105i bk13: 50692a 16899234i bk14: 51456a 16831696i bk15: 51916a 16769103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073264
Row_Buffer_Locality_read = 0.072582
Row_Buffer_Locality_write = 0.080278
Bank_Level_Parallism = 6.334517
Bank_Level_Parallism_Col = 2.054628
Bank_Level_Parallism_Ready = 1.140530
write_to_read_ratio_blp_rw_average = 0.123260
GrpLevelPara = 1.775531 

BW Util details:
bwutil = 0.166775 
total_CMD = 22244446 
util_bw = 3709828 
Wasted_Col = 8572865 
Wasted_Row = 1433880 
Idle = 8527873 

BW Util Bottlenecks: 
RCDc_limit = 12942793 
RCDWRc_limit = 674244 
WTRc_limit = 2775138 
RTWc_limit = 2060348 
CCDLc_limit = 704757 
rwq = 0 
CCDLc_limit_alone = 541551 
WTRc_limit_alone = 2691692 
RTWc_limit_alone = 1980588 

Commands details: 
total_CMD = 22244446 
n_nop = 19896490 
Read = 810769 
Write = 0 
L2_Alloc = 0 
L2_WB = 116688 
n_act = 824455 
n_pre = 824439 
n_ref = 0 
n_req = 889632 
total_req = 927457 

Dual Bus Interface Util: 
issued_total_row = 1648894 
issued_total_col = 927457 
Row_Bus_Util =  0.074126 
CoL_Bus_Util = 0.041694 
Either_Row_CoL_Bus_Util = 0.105552 
Issued_on_Two_Bus_Simul_Util = 0.010268 
issued_two_Eff = 0.097274 
queue_avg = 6.774059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.77406
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22244446 n_nop=19882686 n_act=830487 n_pre=830471 n_ref_event=0 n_req=897515 n_rd=818164 n_rd_L2_A=0 n_write=0 n_wr_bk=116713 bw_util=0.1681
n_activity=14651658 dram_eff=0.2552
bk0: 51666a 16675259i bk1: 51047a 16718409i bk2: 49928a 16863460i bk3: 50433a 16785506i bk4: 49822a 16889476i bk5: 50831a 16752685i bk6: 50959a 16754672i bk7: 52239a 16611713i bk8: 50710a 16744797i bk9: 52233a 16611877i bk10: 50672a 16769403i bk11: 51822a 16641546i bk12: 50473a 16799867i bk13: 51125a 16686704i bk14: 51408a 16715039i bk15: 52796a 16549260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074683
Row_Buffer_Locality_read = 0.074214
Row_Buffer_Locality_write = 0.079520
Bank_Level_Parallism = 6.498553
Bank_Level_Parallism_Col = 2.058119
Bank_Level_Parallism_Ready = 1.140369
write_to_read_ratio_blp_rw_average = 0.123562
GrpLevelPara = 1.780842 

BW Util details:
bwutil = 0.168110 
total_CMD = 22244446 
util_bw = 3739508 
Wasted_Col = 8604135 
Wasted_Row = 1427448 
Idle = 8473355 

BW Util Bottlenecks: 
RCDc_limit = 13013551 
RCDWRc_limit = 678746 
WTRc_limit = 2787861 
RTWc_limit = 2078476 
CCDLc_limit = 711048 
rwq = 0 
CCDLc_limit_alone = 547251 
WTRc_limit_alone = 2704038 
RTWc_limit_alone = 1998502 

Commands details: 
total_CMD = 22244446 
n_nop = 19882686 
Read = 818164 
Write = 0 
L2_Alloc = 0 
L2_WB = 116713 
n_act = 830487 
n_pre = 830471 
n_ref = 0 
n_req = 897515 
total_req = 934877 

Dual Bus Interface Util: 
issued_total_row = 1660958 
issued_total_col = 934877 
Row_Bus_Util =  0.074668 
CoL_Bus_Util = 0.042027 
Either_Row_CoL_Bus_Util = 0.106173 
Issued_on_Two_Bus_Simul_Util = 0.010523 
issued_two_Eff = 0.099110 
queue_avg = 7.718601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.7186
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22244446 n_nop=19885928 n_act=828764 n_pre=828748 n_ref_event=0 n_req=895444 n_rd=816291 n_rd_L2_A=0 n_write=0 n_wr_bk=116474 bw_util=0.1677
n_activity=14641061 dram_eff=0.2548
bk0: 51296a 16701402i bk1: 51054a 16734401i bk2: 49845a 16832121i bk3: 49605a 16864602i bk4: 50567a 16776648i bk5: 50038a 16847543i bk6: 51906a 16625314i bk7: 51041a 16757683i bk8: 50706a 16736944i bk9: 50788a 16765986i bk10: 52188a 16595791i bk11: 50276a 16808699i bk12: 51008a 16720002i bk13: 51824a 16634568i bk14: 52844a 16544295i bk15: 51305a 16693750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074467
Row_Buffer_Locality_read = 0.073900
Row_Buffer_Locality_write = 0.080313
Bank_Level_Parallism = 6.508372
Bank_Level_Parallism_Col = 2.063974
Bank_Level_Parallism_Ready = 1.141759
write_to_read_ratio_blp_rw_average = 0.124524
GrpLevelPara = 1.784958 

BW Util details:
bwutil = 0.167730 
total_CMD = 22244446 
util_bw = 3731060 
Wasted_Col = 8577723 
Wasted_Row = 1431759 
Idle = 8503904 

BW Util Bottlenecks: 
RCDc_limit = 12983535 
RCDWRc_limit = 676862 
WTRc_limit = 2775112 
RTWc_limit = 2098106 
CCDLc_limit = 708327 
rwq = 0 
CCDLc_limit_alone = 543470 
WTRc_limit_alone = 2691161 
RTWc_limit_alone = 2017200 

Commands details: 
total_CMD = 22244446 
n_nop = 19885928 
Read = 816291 
Write = 0 
L2_Alloc = 0 
L2_WB = 116474 
n_act = 828764 
n_pre = 828748 
n_ref = 0 
n_req = 895444 
total_req = 932765 

Dual Bus Interface Util: 
issued_total_row = 1657512 
issued_total_col = 932765 
Row_Bus_Util =  0.074514 
CoL_Bus_Util = 0.041932 
Either_Row_CoL_Bus_Util = 0.106027 
Issued_on_Two_Bus_Simul_Util = 0.010419 
issued_two_Eff = 0.098265 
queue_avg = 7.859585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.85958
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22244446 n_nop=19884810 n_act=831409 n_pre=831393 n_ref_event=0 n_req=898699 n_rd=819695 n_rd_L2_A=0 n_write=0 n_wr_bk=116321 bw_util=0.1683
n_activity=14640397 dram_eff=0.2557
bk0: 51674a 16593406i bk1: 52071a 16601697i bk2: 50202a 16723611i bk3: 50291a 16766869i bk4: 50758a 16744743i bk5: 50586a 16736763i bk6: 52033a 16566116i bk7: 51452a 16624843i bk8: 51631a 16605445i bk9: 51627a 16606802i bk10: 51560a 16583652i bk11: 51590a 16626486i bk12: 51305a 16621313i bk13: 51086a 16670011i bk14: 50810a 16673745i bk15: 51019a 16719595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074875
Row_Buffer_Locality_read = 0.074325
Row_Buffer_Locality_write = 0.080578
Bank_Level_Parallism = 6.597716
Bank_Level_Parallism_Col = 2.061589
Bank_Level_Parallism_Ready = 1.138052
write_to_read_ratio_blp_rw_average = 0.123485
GrpLevelPara = 1.784499 

BW Util details:
bwutil = 0.168315 
total_CMD = 22244446 
util_bw = 3744064 
Wasted_Col = 8576712 
Wasted_Row = 1413969 
Idle = 8509701 

BW Util Bottlenecks: 
RCDc_limit = 13012943 
RCDWRc_limit = 674294 
WTRc_limit = 2756765 
RTWc_limit = 2077296 
CCDLc_limit = 714421 
rwq = 0 
CCDLc_limit_alone = 550723 
WTRc_limit_alone = 2673906 
RTWc_limit_alone = 1996457 

Commands details: 
total_CMD = 22244446 
n_nop = 19884810 
Read = 819695 
Write = 0 
L2_Alloc = 0 
L2_WB = 116321 
n_act = 831409 
n_pre = 831393 
n_ref = 0 
n_req = 898699 
total_req = 936016 

Dual Bus Interface Util: 
issued_total_row = 1662802 
issued_total_col = 936016 
Row_Bus_Util =  0.074751 
CoL_Bus_Util = 0.042079 
Either_Row_CoL_Bus_Util = 0.106078 
Issued_on_Two_Bus_Simul_Util = 0.010752 
issued_two_Eff = 0.101364 
queue_avg = 8.156310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.15631
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=22244446 n_nop=19876555 n_act=833450 n_pre=833434 n_ref_event=0 n_req=900989 n_rd=821446 n_rd_L2_A=0 n_write=0 n_wr_bk=116799 bw_util=0.1687
n_activity=14624319 dram_eff=0.2566
bk0: 51937a 16616645i bk1: 50937a 16717496i bk2: 50905a 16721257i bk3: 50727a 16757376i bk4: 50312a 16783180i bk5: 51618a 16621165i bk6: 51028a 16676644i bk7: 52280a 16578108i bk8: 52061a 16599394i bk9: 51952a 16606773i bk10: 50420a 16762549i bk11: 50976a 16723031i bk12: 51220a 16691641i bk13: 51457a 16629160i bk14: 51679a 16628141i bk15: 51937a 16619324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074961
Row_Buffer_Locality_read = 0.074084
Row_Buffer_Locality_write = 0.084017
Bank_Level_Parallism = 6.578526
Bank_Level_Parallism_Col = 2.075272
Bank_Level_Parallism_Ready = 1.141658
write_to_read_ratio_blp_rw_average = 0.125481
GrpLevelPara = 1.791750 

BW Util details:
bwutil = 0.168715 
total_CMD = 22244446 
util_bw = 3752980 
Wasted_Col = 8581479 
Wasted_Row = 1398229 
Idle = 8511758 

BW Util Bottlenecks: 
RCDc_limit = 13036552 
RCDWRc_limit = 675245 
WTRc_limit = 2790329 
RTWc_limit = 2140200 
CCDLc_limit = 719481 
rwq = 0 
CCDLc_limit_alone = 551810 
WTRc_limit_alone = 2705799 
RTWc_limit_alone = 2057059 

Commands details: 
total_CMD = 22244446 
n_nop = 19876555 
Read = 821446 
Write = 0 
L2_Alloc = 0 
L2_WB = 116799 
n_act = 833450 
n_pre = 833434 
n_ref = 0 
n_req = 900989 
total_req = 938245 

Dual Bus Interface Util: 
issued_total_row = 1666884 
issued_total_col = 938245 
Row_Bus_Util =  0.074935 
CoL_Bus_Util = 0.042179 
Either_Row_CoL_Bus_Util = 0.106449 
Issued_on_Two_Bus_Simul_Util = 0.010665 
issued_two_Eff = 0.100190 
queue_avg = 8.035544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.03554

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1900118, Miss = 427758, Miss_rate = 0.225, Pending_hits = 2466, Reservation_fails = 10535
L2_cache_bank[1]: Access = 1900361, Miss = 424549, Miss_rate = 0.223, Pending_hits = 2464, Reservation_fails = 6176
L2_cache_bank[2]: Access = 2153130, Miss = 426176, Miss_rate = 0.198, Pending_hits = 2839, Reservation_fails = 11309
L2_cache_bank[3]: Access = 1912324, Miss = 436116, Miss_rate = 0.228, Pending_hits = 2882, Reservation_fails = 10612
L2_cache_bank[4]: Access = 1916279, Miss = 431652, Miss_rate = 0.225, Pending_hits = 2891, Reservation_fails = 11407
L2_cache_bank[5]: Access = 1815858, Miss = 427662, Miss_rate = 0.236, Pending_hits = 2650, Reservation_fails = 6632
L2_cache_bank[6]: Access = 1853591, Miss = 424297, Miss_rate = 0.229, Pending_hits = 2491, Reservation_fails = 10702
L2_cache_bank[7]: Access = 1863230, Miss = 426794, Miss_rate = 0.229, Pending_hits = 2488, Reservation_fails = 11592
L2_cache_bank[8]: Access = 2049244, Miss = 425173, Miss_rate = 0.207, Pending_hits = 2387, Reservation_fails = 10345
L2_cache_bank[9]: Access = 1885414, Miss = 419290, Miss_rate = 0.222, Pending_hits = 2440, Reservation_fails = 10723
L2_cache_bank[10]: Access = 1948102, Miss = 435161, Miss_rate = 0.223, Pending_hits = 3067, Reservation_fails = 11650
L2_cache_bank[11]: Access = 1871829, Miss = 424209, Miss_rate = 0.227, Pending_hits = 2479, Reservation_fails = 9861
L2_cache_bank[12]: Access = 1902204, Miss = 424005, Miss_rate = 0.223, Pending_hits = 2469, Reservation_fails = 16517
L2_cache_bank[13]: Access = 1946543, Miss = 420579, Miss_rate = 0.216, Pending_hits = 2457, Reservation_fails = 13128
L2_cache_bank[14]: Access = 1880996, Miss = 419017, Miss_rate = 0.223, Pending_hits = 2407, Reservation_fails = 11985
L2_cache_bank[15]: Access = 1852702, Miss = 424547, Miss_rate = 0.229, Pending_hits = 2277, Reservation_fails = 10541
L2_cache_bank[16]: Access = 1876917, Miss = 422206, Miss_rate = 0.225, Pending_hits = 2539, Reservation_fails = 10979
L2_cache_bank[17]: Access = 1786057, Miss = 429102, Miss_rate = 0.240, Pending_hits = 2552, Reservation_fails = 10137
L2_cache_bank[18]: Access = 1870750, Miss = 426866, Miss_rate = 0.228, Pending_hits = 2665, Reservation_fails = 12447
L2_cache_bank[19]: Access = 1875763, Miss = 422434, Miss_rate = 0.225, Pending_hits = 2457, Reservation_fails = 14176
L2_cache_bank[20]: Access = 1962866, Miss = 426269, Miss_rate = 0.217, Pending_hits = 2773, Reservation_fails = 12859
L2_cache_bank[21]: Access = 1876832, Miss = 426110, Miss_rate = 0.227, Pending_hits = 2685, Reservation_fails = 11886
L2_cache_bank[22]: Access = 1910764, Miss = 425910, Miss_rate = 0.223, Pending_hits = 2470, Reservation_fails = 8414
L2_cache_bank[23]: Access = 1958561, Miss = 428331, Miss_rate = 0.219, Pending_hits = 2467, Reservation_fails = 9377
L2_total_cache_accesses = 45770435
L2_total_cache_misses = 10224213
L2_total_cache_miss_rate = 0.2234
L2_total_cache_pending_hits = 61762
L2_total_cache_reservation_fails = 263990
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34832716
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 61653
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6098194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 263990
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3731943
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 61653
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 651744
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 205667
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 188409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44724506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1045929
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8897
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 255041
L2_cache_data_port_util = 0.171
L2_cache_fill_port_util = 0.047

icnt_total_pkts_mem_to_simt=45770435
icnt_total_pkts_simt_to_mem=45770435
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 45770435
Req_Network_cycles = 8674125
Req_Network_injected_packets_per_cycle =       5.2767 
Req_Network_conflicts_per_cycle =       2.9364
Req_Network_conflicts_per_cycle_util =       4.1671
Req_Bank_Level_Parallism =       7.4883
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.2490
Req_Network_out_buffer_full_per_cycle =       0.0487
Req_Network_out_buffer_avg_util =       5.1307

Reply_Network_injected_packets_num = 45770435
Reply_Network_cycles = 8674125
Reply_Network_injected_packets_per_cycle =        5.2767
Reply_Network_conflicts_per_cycle =        3.9516
Reply_Network_conflicts_per_cycle_util =       5.6114
Reply_Bank_Level_Parallism =       7.4931
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2521
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1759
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 10 hrs, 51 min, 6 sec (39066 sec)
gpgpu_simulation_rate = 7112 (inst/sec)
gpgpu_simulation_rate = 222 (cycle/sec)
gpgpu_silicon_slowdown = 6148648x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c754360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754290..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (155,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 24 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 25 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 26 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 27 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 28 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 29 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 16 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 17 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 18 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 20 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 21 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 22 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
Destroy streams for kernel 38: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 38 
gpu_sim_cycle = 1760961
gpu_sim_insn = 34151977
gpu_ipc =      19.3939
gpu_tot_sim_cycle = 10435086
gpu_tot_sim_insn = 312002656
gpu_tot_ipc =      29.8994
gpu_tot_issued_cta = 6024
gpu_occupancy = 74.1056% 
gpu_tot_occupancy = 69.4744% 
max_total_param_size = 0
gpu_stall_dramfull = 5724017
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.5336
partiton_level_parallism_total  =       5.1513
partiton_level_parallism_util =       6.3809
partiton_level_parallism_util_total  =       7.5096
L2_BW  =     198.0297 GB/Sec
L2_BW_total  =     225.0077 GB/Sec
gpu_total_sim_rate=6630

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2789790, Miss = 1804039, Miss_rate = 0.647, Pending_hits = 36296, Reservation_fails = 1019518
	L1D_cache_core[1]: Access = 2682297, Miss = 1729303, Miss_rate = 0.645, Pending_hits = 35383, Reservation_fails = 1089194
	L1D_cache_core[2]: Access = 2709536, Miss = 1706631, Miss_rate = 0.630, Pending_hits = 33857, Reservation_fails = 953203
	L1D_cache_core[3]: Access = 2695066, Miss = 1792606, Miss_rate = 0.665, Pending_hits = 36062, Reservation_fails = 1117892
	L1D_cache_core[4]: Access = 2662116, Miss = 1739042, Miss_rate = 0.653, Pending_hits = 34627, Reservation_fails = 1017045
	L1D_cache_core[5]: Access = 2542269, Miss = 1692681, Miss_rate = 0.666, Pending_hits = 33271, Reservation_fails = 1053456
	L1D_cache_core[6]: Access = 2519766, Miss = 1623418, Miss_rate = 0.644, Pending_hits = 32895, Reservation_fails = 982045
	L1D_cache_core[7]: Access = 2537733, Miss = 1637136, Miss_rate = 0.645, Pending_hits = 32806, Reservation_fails = 929839
	L1D_cache_core[8]: Access = 2565161, Miss = 1656191, Miss_rate = 0.646, Pending_hits = 33614, Reservation_fails = 984868
	L1D_cache_core[9]: Access = 2677734, Miss = 1791288, Miss_rate = 0.669, Pending_hits = 36242, Reservation_fails = 1059034
	L1D_cache_core[10]: Access = 2542510, Miss = 1675777, Miss_rate = 0.659, Pending_hits = 34712, Reservation_fails = 1032660
	L1D_cache_core[11]: Access = 2632885, Miss = 1758018, Miss_rate = 0.668, Pending_hits = 34928, Reservation_fails = 1057694
	L1D_cache_core[12]: Access = 2538904, Miss = 1687097, Miss_rate = 0.664, Pending_hits = 34286, Reservation_fails = 1027272
	L1D_cache_core[13]: Access = 2518780, Miss = 1664141, Miss_rate = 0.661, Pending_hits = 33450, Reservation_fails = 1021215
	L1D_cache_core[14]: Access = 2591457, Miss = 1698490, Miss_rate = 0.655, Pending_hits = 33329, Reservation_fails = 1005737
	L1D_cache_core[15]: Access = 2685650, Miss = 1731238, Miss_rate = 0.645, Pending_hits = 35231, Reservation_fails = 1023214
	L1D_cache_core[16]: Access = 2535721, Miss = 1654843, Miss_rate = 0.653, Pending_hits = 32381, Reservation_fails = 947195
	L1D_cache_core[17]: Access = 2530525, Miss = 1660949, Miss_rate = 0.656, Pending_hits = 33560, Reservation_fails = 1048925
	L1D_cache_core[18]: Access = 2603579, Miss = 1733438, Miss_rate = 0.666, Pending_hits = 34353, Reservation_fails = 1056049
	L1D_cache_core[19]: Access = 2551253, Miss = 1643518, Miss_rate = 0.644, Pending_hits = 33560, Reservation_fails = 983906
	L1D_cache_core[20]: Access = 2724169, Miss = 1767177, Miss_rate = 0.649, Pending_hits = 35480, Reservation_fails = 998984
	L1D_cache_core[21]: Access = 2667079, Miss = 1749319, Miss_rate = 0.656, Pending_hits = 36341, Reservation_fails = 1040947
	L1D_cache_core[22]: Access = 2640395, Miss = 1755425, Miss_rate = 0.665, Pending_hits = 35644, Reservation_fails = 1100760
	L1D_cache_core[23]: Access = 2493877, Miss = 1660914, Miss_rate = 0.666, Pending_hits = 34699, Reservation_fails = 1032996
	L1D_cache_core[24]: Access = 2558590, Miss = 1655749, Miss_rate = 0.647, Pending_hits = 33827, Reservation_fails = 997879
	L1D_cache_core[25]: Access = 2615470, Miss = 1719200, Miss_rate = 0.657, Pending_hits = 33917, Reservation_fails = 987326
	L1D_cache_core[26]: Access = 2472754, Miss = 1607375, Miss_rate = 0.650, Pending_hits = 33256, Reservation_fails = 1025263
	L1D_cache_core[27]: Access = 2589575, Miss = 1634158, Miss_rate = 0.631, Pending_hits = 33181, Reservation_fails = 986557
	L1D_cache_core[28]: Access = 2617257, Miss = 1673182, Miss_rate = 0.639, Pending_hits = 33617, Reservation_fails = 1000931
	L1D_cache_core[29]: Access = 2858231, Miss = 1839262, Miss_rate = 0.643, Pending_hits = 36476, Reservation_fails = 1052418
	L1D_total_cache_accesses = 78350129
	L1D_total_cache_misses = 51141605
	L1D_total_cache_miss_rate = 0.6527
	L1D_total_cache_pending_hits = 1031281
	L1D_total_cache_reservation_fails = 30634022
	L1D_cache_data_port_util = 0.114
	L1D_cache_fill_port_util = 0.219
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25782184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1031270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 46137493
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30448916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4274905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1031293
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 395059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 565527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 185106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 163680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 77225852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1124277

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15269
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9722126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 20711521
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 185019
ctas_completed 6024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
62020, 73121, 67220, 67822, 61942, 66264, 61616, 61847, 45757, 50586, 48319, 51097, 49391, 49242, 49646, 45180, 48558, 48430, 49561, 55397, 59943, 49111, 49835, 47289, 54253, 49097, 49528, 55864, 50774, 56583, 59215, 47951, 
gpgpu_n_tot_thrd_icount = 1569514304
gpgpu_n_tot_w_icount = 49047322
gpgpu_n_stall_shd_mem = 34307152
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 52629733
gpgpu_n_mem_write_global = 1124277
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 81974509
gpgpu_n_store_insn = 1895338
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9230086
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31348097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2959055
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11073943	W0_Idle:55099568	W0_Scoreboard:805751143	W1:18821255	W2:6838882	W3:3811444	W4:2586126	W5:1860838	W6:1448879	W7:1165035	W8:970933	W9:828727	W10:709125	W11:646740	W12:571472	W13:541898	W14:518026	W15:470358	W16:447019	W17:408731	W18:386068	W19:366771	W20:339860	W21:334077	W22:329313	W23:330698	W24:336057	W25:337276	W26:319576	W27:308964	W28:304367	W29:296494	W30:296902	W31:287493	W32:1827918
single_issue_nums: WS0:12029514	WS1:12462509	WS2:12344137	WS3:12211162	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 403299000 {8:50412375,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 44971080 {40:1124277,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2016495000 {40:50412375,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8994216 {8:1124277,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 5089 
max_icnt2sh_latency = 255 
averagemflatency = 397 
avg_icnt2mem_latency = 108 
avg_mrq_latency = 84 
avg_icnt2sh_latency = 7 
mrq_lat_table:6349146 	121345 	255466 	546892 	928034 	976507 	1090025 	1304778 	1218076 	355697 	17152 	630 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27790432 	18989826 	4340970 	1715035 	809753 	107916 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426137 	279879 	123588 	91351 	39711775 	4961601 	2501625 	2362855 	1451426 	657501 	185093 	1179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29066027 	12144787 	7043253 	3603008 	1505772 	367249 	23914 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25239 	54790 	9424 	4415 	666 	229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        50        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        64        64        64        64        64        60        64 
dram[9]:        64        50        64        64        64        64        64        64        52        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    142949    148412    103311    150293    398171    226564    125319    190803    187720    139861    114438    457027    126189    174017    225149    168920 
dram[1]:    150033    232320    135421    173087     88688    128512    402138    116548    315112    199282    225447    459390    233666    164668    208679    193572 
dram[2]:    472597    409442    398368    179766    102929    422786    184363     76938    124643    150506    513861    161902    165286    455945    455059    174898 
dram[3]:    243452    390072    179300    163036    351843    427916    130109    189579     76502    201714    160100    143179    324971    122549    119616    191852 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    112719    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    176067    523826     94620    350444    123584    152001    199094    220095    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    157698    140446    206281    170292    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965    139897    167153    225194    449312    187776    205003    199807    193760    217341    162214    186144    419461    447213 
dram[8]:     95624    145569    512873    391273     94716    198978    448115    198318    150925    472331    227653    196815    166597    228012    119005    121669 
dram[9]:    151189    105608    170026    399401    379620    201113    458239    133838    230192    119869    453426    196437    430175    440042    135698    116801 
dram[10]:    126097    218716    115266    179814    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    130138    280497    214714    155119    466020    192333    222483    119072    135320    134764    365485    167310 
average row accesses per activate:
dram[0]:  1.082242  1.082661  1.084215  1.080366  1.085080  1.084884  1.085267  1.088120  1.081146  1.082516  1.084435  1.080215  1.083917  1.081634  1.082380  1.082187 
dram[1]:  1.083907  1.092720  1.091454  1.112515  1.084416  1.090848  1.083407  1.089887  1.080673  1.089163  1.083008  1.106106  1.081064  1.095786  1.085537  1.106142 
dram[2]:  1.081202  1.079867  1.082406  1.081563  1.077505  1.080611  1.090856  1.083076  1.081549  1.076369  1.079834  1.078490  1.087618  1.087699  1.081591  1.079563 
dram[3]:  1.077473  1.080996  1.082166  1.081574  1.081643  1.080584  1.079659  1.084880  1.080649  1.073348  1.073478  1.079516  1.083003  1.084177  1.078586  1.079731 
dram[4]:  1.074519  1.076804  1.076533  1.076790  1.076197  1.075778  1.080272  1.079585  1.073456  1.075525  1.076590  1.074920  1.078874  1.077402  1.078161  1.079865 
dram[5]:  1.087903  1.079399  1.081919  1.079889  1.080068  1.078125  1.085827  1.083888  1.080196  1.075666  1.085583  1.077057  1.079431  1.075390  1.088441  1.083510 
dram[6]:  1.080884  1.081799  1.077450  1.082412  1.076337  1.078329  1.082217  1.080253  1.077260  1.075947  1.078195  1.074165  1.078569  1.081063  1.081827  1.079960 
dram[7]:  1.078685  1.080774  1.080201  1.080558  1.077973  1.078091  1.083191  1.081382  1.074759  1.076996  1.074873  1.079571  1.080725  1.079872  1.082006  1.084107 
dram[8]:  1.080001  1.082325  1.081303  1.082388  1.075139  1.078341  1.081644  1.080757  1.077877  1.083235  1.078804  1.079345  1.079271  1.081266  1.083781  1.085900 
dram[9]:  1.084542  1.082113  1.084892  1.082889  1.079970  1.077962  1.087503  1.080600  1.081830  1.077172  1.081408  1.079225  1.082383  1.080135  1.085261  1.077474 
dram[10]:  1.086014  1.079946  1.085390  1.077120  1.078337  1.077753  1.085976  1.086221  1.077578  1.076287  1.079724  1.080455  1.076635  1.079187  1.081581  1.081516 
dram[11]:  1.084889  1.082128  1.082251  1.081674  1.079533  1.082065  1.088839  1.084167  1.077602  1.079177  1.080551  1.074458  1.082726  1.082244  1.086463  1.083224 
average row locality = 13163782/12171148 = 1.081556
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     63176     62927     62562     62165     64183     64184     64357     63836     63703     62835     63959     62622     64624     63609     64052     63439 
dram[1]:     63225     65910     62982     67023     64099     64403     63714     66881     63944     67069     63263     67252     63518     66089     64574     68121 
dram[2]:     63793     63906     63329     62539     62443     63659     65819     63923     63574     63162     64227     63360     64474     64348     64456     64424 
dram[3]:     62353     63521     62348     62691     62997     63026     62615     64009     64150     63536     62572     63270     63904     64548     64493     63575 
dram[4]:     62944     62672     61716     61235     62349     60864     65331     62914     62303     62371     62342     62088     63655     62105     63629     62521 
dram[5]:     65178     62843     63457     62225     62562     60804     64814     63464     63274     62148     64118     63722     64550     63488     64222     62733 
dram[6]:     62959     62911     61675     62435     62156     61093     63779     62773     62152     61913     64044     62650     62958     63912     62786     63292 
dram[7]:     62306     63641     62313     62799     61938     62537     63721     64040     61963     64078     62084     62676     62252     62309     63800     64319 
dram[8]:     63752     63144     62639     63146     62206     63038     62823     64401     62260     63794     62719     63923     62319     63682     63479     64993 
dram[9]:     63696     63161     63087     62316     62862     62093     64271     63528     62652     62911     64618     62566     63266     63867     64930     63484 
dram[10]:     64170     64104     62894     62290     62715     62308     64219     63818     63572     63422     63669     63860     63106     62856     62700     63330 
dram[11]:     63926     62845     63575     63252     62331     64666     63966     65231     64238     63941     62824     62678     63053     63628     64184     64152 
total dram reads = 12175398
bank skew: 68121/60804 = 1.12
chip skew: 1042067/1001039 = 1.04
number of total write accesses:
dram[0]:      7519      7433      7190      7256      7666      7676      7677      7659      7602      7525      7713      7626      7885      7948      7585      7736 
dram[1]:      7584      7320      7304      7678      7797      7478      7341      7757      7624      7663      7609      7756      7822      7966      7720      7844 
dram[2]:      7524      7466      7401      7547      7597      7644      7903      7644      7383      7369      7467      7830      7919      7816      7527      7829 
dram[3]:      7299      7612      7295      7514      7475      7667      7633      7679      7323      7459      7567      7588      7744      7762      7792      7781 
dram[4]:      7498      7488      7349      7419      7651      7463      7672      7575      7367      7557      7573      7511      7908      7935      7603      7592 
dram[5]:      7616      7488      7311      7474      7445      7401      7556      7729      7343      7338      7459      7620      7942      7908      7658      7626 
dram[6]:      7389      7509      7358      7436      7485      7625      7631      7524      7260      7496      7632      7495      7676      7887      7732      7675 
dram[7]:      7381      7521      7301      7396      7590      7557      7629      7850      7554      7538      7646      7717      7834      7773      7588      7618 
dram[8]:      7544      7520      7344      7511      7798      7620      7726      7700      7430      7640      7503      7396      7693      7872      7548      7694 
dram[9]:      7385      7521      7280      7434      7485      7554      7684      7684      7517      7318      7627      7609      7687      8055      7711      7700 
dram[10]:      7456      7593      7237      7349      7386      7687      7765      7514      7529      7588      7665      7589      7602      7906      7681      7588 
dram[11]:      7499      7449      7532      7371      7633      7662      7457      7736      7618      7626      7489      7669      7867      7683      7676      7601 
total dram writes = 1456886
bank skew: 8055/7190 = 1.12
chip skew: 122263/120810 = 1.01
average mf latency per bank:
dram[0]:       1250      1217      1258      1128      1533      1469      2270      2024      1657      1555      1453      1556      1421      1407      1373      1305
dram[1]:       1571      1991      1512      1959      2255      2906      3159      4259      1953      2559      2008      2532      1695      2294      2109      2114
dram[2]:       1379      1328      1365      1329      2068      1618      2397      2121      1756      1654      1753      1607      1519      1474      1401      1370
dram[3]:       1205      1159      1161      1163      1515      1472      2235      2254      1388      1506      1422      1379      1335      1302      1192      1250
dram[4]:       1131      1187      1103      1074      2143      1529      1863      2150      1621      1394      1357      1356      1274      1306      1281      1259
dram[5]:       1535      1211      1441      1148      2118      1551      3280      2208      2338      1528      1964      1450      1716      1307      1750      1285
dram[6]:       1108      1135      1119      1092      1406      1707      2239      2079      1456      1473      1442      1555      1283      1246      1312      1207
dram[7]:       1165      1186      1083      1118      1488      1579      1961      1933      1512      1413      1390      1448      1334      1264      1183      1226
dram[8]:       1130      1198      1087      1155      1380      1483      2106      1866      1522      1543      1482      1431      1284      1259      1221      1234
dram[9]:       1301      1196      1260      1222      1718      1591      2108      1983      1741      1690      1565      1595      1390      1316      1299      1313
dram[10]:       1237      1161      1209      1142      1590      1637      2334      2087      1553      1534      1541      1462      1400      1358      1452      1291
dram[11]:       1264      1203      1197      1140      1768      1718      2186      2137      1704      1514      1452      1319      1457      1352      1277      1210
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      7028      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7648      6787      8028      7168      7583      6899      7099      7444      7309
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      7015      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26760374 n_nop=23914961 n_act=1014159 n_pre=1014143 n_ref_event=0 n_req=1098548 n_rd=1016233 n_rd_L2_A=0 n_write=0 n_wr_bk=121696 bw_util=0.1701
n_activity=17886387 dram_eff=0.2545
bk0: 63176a 19807671i bk1: 62927a 19836940i bk2: 62562a 19872972i bk3: 62165a 19934241i bk4: 64183a 19713387i bk5: 64184a 19696832i bk6: 64357a 19662634i bk7: 63836a 19770817i bk8: 63703a 19731503i bk9: 62835a 19902249i bk10: 63959a 19758765i bk11: 62622a 19888960i bk12: 64624a 19627141i bk13: 63609a 19733057i bk14: 64052a 19693066i bk15: 63439a 19760703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076820
Row_Buffer_Locality_read = 0.076336
Row_Buffer_Locality_write = 0.082804
Bank_Level_Parallism = 6.778659
Bank_Level_Parallism_Col = 2.028105
Bank_Level_Parallism_Ready = 1.123240
write_to_read_ratio_blp_rw_average = 0.106597
GrpLevelPara = 1.767890 

BW Util details:
bwutil = 0.170092 
total_CMD = 26760374 
util_bw = 4551716 
Wasted_Col = 10398851 
Wasted_Row = 1761560 
Idle = 10048247 

BW Util Bottlenecks: 
RCDc_limit = 16051909 
RCDWRc_limit = 700208 
WTRc_limit = 2873818 
RTWc_limit = 2178145 
CCDLc_limit = 866782 
rwq = 0 
CCDLc_limit_alone = 694583 
WTRc_limit_alone = 2787073 
RTWc_limit_alone = 2092691 

Commands details: 
total_CMD = 26760374 
n_nop = 23914961 
Read = 1016233 
Write = 0 
L2_Alloc = 0 
L2_WB = 121696 
n_act = 1014159 
n_pre = 1014143 
n_ref = 0 
n_req = 1098548 
total_req = 1137929 

Dual Bus Interface Util: 
issued_total_row = 2028302 
issued_total_col = 1137929 
Row_Bus_Util =  0.075795 
CoL_Bus_Util = 0.042523 
Either_Row_CoL_Bus_Util = 0.106329 
Issued_on_Two_Bus_Simul_Util = 0.011989 
issued_two_Eff = 0.112749 
queue_avg = 8.802119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.80212
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26760374 n_nop=23877427 n_act=1031145 n_pre=1031129 n_ref_event=0 n_req=1125120 n_rd=1042067 n_rd_L2_A=0 n_write=0 n_wr_bk=122263 bw_util=0.174
n_activity=17935721 dram_eff=0.2597
bk0: 63225a 19484397i bk1: 65910a 19177493i bk2: 62982a 19493201i bk3: 67023a 19064290i bk4: 64099a 19359867i bk5: 64403a 19392309i bk6: 63714a 19500019i bk7: 66881a 19041576i bk8: 63944a 19400436i bk9: 67069a 19045750i bk10: 63263a 19444497i bk11: 67252a 19058746i bk12: 63518a 19433404i bk13: 66089a 19128220i bk14: 64574a 19377894i bk15: 68121a 18936986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083524
Row_Buffer_Locality_read = 0.082862
Row_Buffer_Locality_write = 0.091833
Bank_Level_Parallism = 7.230408
Bank_Level_Parallism_Col = 2.056172
Bank_Level_Parallism_Ready = 1.127197
write_to_read_ratio_blp_rw_average = 0.108456
GrpLevelPara = 1.788472 

BW Util details:
bwutil = 0.174038 
total_CMD = 26760374 
util_bw = 4657320 
Wasted_Col = 10426642 
Wasted_Row = 1709363 
Idle = 9967049 

BW Util Bottlenecks: 
RCDc_limit = 16200838 
RCDWRc_limit = 697852 
WTRc_limit = 2872389 
RTWc_limit = 2295339 
CCDLc_limit = 903787 
rwq = 0 
CCDLc_limit_alone = 724761 
WTRc_limit_alone = 2784925 
RTWc_limit_alone = 2203777 

Commands details: 
total_CMD = 26760374 
n_nop = 23877427 
Read = 1042067 
Write = 0 
L2_Alloc = 0 
L2_WB = 122263 
n_act = 1031145 
n_pre = 1031129 
n_ref = 0 
n_req = 1125120 
total_req = 1164330 

Dual Bus Interface Util: 
issued_total_row = 2062274 
issued_total_col = 1164330 
Row_Bus_Util =  0.077064 
CoL_Bus_Util = 0.043509 
Either_Row_CoL_Bus_Util = 0.107732 
Issued_on_Two_Bus_Simul_Util = 0.012842 
issued_two_Eff = 0.119203 
queue_avg = 12.212619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.2126
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26760374 n_nop=23901125 n_act=1020387 n_pre=1020371 n_ref_event=0 n_req=1103939 n_rd=1021436 n_rd_L2_A=0 n_write=0 n_wr_bk=121866 bw_util=0.1709
n_activity=17927745 dram_eff=0.2551
bk0: 63793a 19688053i bk1: 63906a 19705117i bk2: 63329a 19754925i bk3: 62539a 19806392i bk4: 62443a 19791632i bk5: 63659a 19674227i bk6: 65819a 19462785i bk7: 63923a 19675706i bk8: 63574a 19714331i bk9: 63162a 19733942i bk10: 64227a 19639411i bk11: 63360a 19702308i bk12: 64474a 19575354i bk13: 64348a 19601244i bk14: 64456a 19602573i bk15: 64424a 19608934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075686
Row_Buffer_Locality_read = 0.075184
Row_Buffer_Locality_write = 0.081900
Bank_Level_Parallism = 6.848671
Bank_Level_Parallism_Col = 2.025655
Bank_Level_Parallism_Ready = 1.120614
write_to_read_ratio_blp_rw_average = 0.106652
GrpLevelPara = 1.767555 

BW Util details:
bwutil = 0.170895 
total_CMD = 26760374 
util_bw = 4573208 
Wasted_Col = 10457727 
Wasted_Row = 1752046 
Idle = 9977393 

BW Util Bottlenecks: 
RCDc_limit = 16153836 
RCDWRc_limit = 704193 
WTRc_limit = 2873649 
RTWc_limit = 2188679 
CCDLc_limit = 872974 
rwq = 0 
CCDLc_limit_alone = 700174 
WTRc_limit_alone = 2786459 
RTWc_limit_alone = 2103069 

Commands details: 
total_CMD = 26760374 
n_nop = 23901125 
Read = 1021436 
Write = 0 
L2_Alloc = 0 
L2_WB = 121866 
n_act = 1020387 
n_pre = 1020371 
n_ref = 0 
n_req = 1103939 
total_req = 1143302 

Dual Bus Interface Util: 
issued_total_row = 2040758 
issued_total_col = 1143302 
Row_Bus_Util =  0.076260 
CoL_Bus_Util = 0.042724 
Either_Row_CoL_Bus_Util = 0.106846 
Issued_on_Two_Bus_Simul_Util = 0.012138 
issued_two_Eff = 0.113600 
queue_avg = 9.650927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.65093
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26760374 n_nop=23911112 n_act=1014478 n_pre=1014462 n_ref_event=0 n_req=1095732 n_rd=1013608 n_rd_L2_A=0 n_write=0 n_wr_bk=121190 bw_util=0.1696
n_activity=17906981 dram_eff=0.2535
bk0: 62353a 19919437i bk1: 63521a 19818891i bk2: 62348a 19959722i bk3: 62691a 19875008i bk4: 62997a 19869195i bk5: 63026a 19866869i bk6: 62615a 19891751i bk7: 64009a 19738126i bk8: 64150a 19737861i bk9: 63536a 19808764i bk10: 62572a 19937758i bk11: 63270a 19828509i bk12: 63904a 19745436i bk13: 64548a 19685780i bk14: 64493a 19761449i bk15: 63575a 19827544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074155
Row_Buffer_Locality_read = 0.073702
Row_Buffer_Locality_write = 0.079745
Bank_Level_Parallism = 6.703614
Bank_Level_Parallism_Col = 2.017900
Bank_Level_Parallism_Ready = 1.121413
write_to_read_ratio_blp_rw_average = 0.106046
GrpLevelPara = 1.760936 

BW Util details:
bwutil = 0.169624 
total_CMD = 26760374 
util_bw = 4539192 
Wasted_Col = 10447730 
Wasted_Row = 1776499 
Idle = 9996953 

BW Util Bottlenecks: 
RCDc_limit = 16102859 
RCDWRc_limit = 702638 
WTRc_limit = 2861287 
RTWc_limit = 2157517 
CCDLc_limit = 856114 
rwq = 0 
CCDLc_limit_alone = 686709 
WTRc_limit_alone = 2775271 
RTWc_limit_alone = 2074128 

Commands details: 
total_CMD = 26760374 
n_nop = 23911112 
Read = 1013608 
Write = 0 
L2_Alloc = 0 
L2_WB = 121190 
n_act = 1014478 
n_pre = 1014462 
n_ref = 0 
n_req = 1095732 
total_req = 1134798 

Dual Bus Interface Util: 
issued_total_row = 2028940 
issued_total_col = 1134798 
Row_Bus_Util =  0.075819 
CoL_Bus_Util = 0.042406 
Either_Row_CoL_Bus_Util = 0.106473 
Issued_on_Two_Bus_Simul_Util = 0.011752 
issued_two_Eff = 0.110371 
queue_avg = 8.351545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.35155
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26760374 n_nop=23927269 n_act=1005934 n_pre=1005918 n_ref_event=0 n_req=1083358 n_rd=1001039 n_rd_L2_A=0 n_write=0 n_wr_bk=121161 bw_util=0.1677
n_activity=17902348 dram_eff=0.2507
bk0: 62944a 20097302i bk1: 62672a 20113510i bk2: 61716a 20214141i bk3: 61235a 20340696i bk4: 62349a 20163592i bk5: 60864a 20313096i bk6: 65331a 19810157i bk7: 62914a 20069822i bk8: 62303a 20128066i bk9: 62371a 20154278i bk10: 62342a 20098106i bk11: 62088a 20144023i bk12: 63655a 19999046i bk13: 62105a 20160810i bk14: 63629a 20003804i bk15: 62521a 20149785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.071468
Row_Buffer_Locality_read = 0.070820
Row_Buffer_Locality_write = 0.079338
Bank_Level_Parallism = 6.432297
Bank_Level_Parallism_Col = 2.004843
Bank_Level_Parallism_Ready = 1.118814
write_to_read_ratio_blp_rw_average = 0.105925
GrpLevelPara = 1.750882 

BW Util details:
bwutil = 0.167741 
total_CMD = 26760374 
util_bw = 4488800 
Wasted_Col = 10443436 
Wasted_Row = 1801801 
Idle = 10026337 

BW Util Bottlenecks: 
RCDc_limit = 16021394 
RCDWRc_limit = 708397 
WTRc_limit = 2860443 
RTWc_limit = 2128052 
CCDLc_limit = 841225 
rwq = 0 
CCDLc_limit_alone = 673859 
WTRc_limit_alone = 2774803 
RTWc_limit_alone = 2046326 

Commands details: 
total_CMD = 26760374 
n_nop = 23927269 
Read = 1001039 
Write = 0 
L2_Alloc = 0 
L2_WB = 121161 
n_act = 1005934 
n_pre = 1005918 
n_ref = 0 
n_req = 1083358 
total_req = 1122200 

Dual Bus Interface Util: 
issued_total_row = 2011852 
issued_total_col = 1122200 
Row_Bus_Util =  0.075180 
CoL_Bus_Util = 0.041935 
Either_Row_CoL_Bus_Util = 0.105869 
Issued_on_Two_Bus_Simul_Util = 0.011246 
issued_two_Eff = 0.106225 
queue_avg = 7.146592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.14659
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26760374 n_nop=23914487 n_act=1012985 n_pre=1012969 n_ref_event=0 n_req=1095459 n_rd=1013602 n_rd_L2_A=0 n_write=0 n_wr_bk=120914 bw_util=0.1696
n_activity=17921468 dram_eff=0.2532
bk0: 65178a 19678374i bk1: 62843a 19950675i bk2: 63457a 19874638i bk3: 62225a 20010739i bk4: 62562a 19996004i bk5: 60804a 20199015i bk6: 64814a 19678132i bk7: 63464a 19847227i bk8: 63274a 19802679i bk9: 62148a 20031068i bk10: 64118a 19754739i bk11: 63722a 19774831i bk12: 64550a 19702987i bk13: 63488a 19844955i bk14: 64222a 19744527i bk15: 62733a 19979551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075287
Row_Buffer_Locality_read = 0.074907
Row_Buffer_Locality_write = 0.079993
Bank_Level_Parallism = 6.674215
Bank_Level_Parallism_Col = 2.014561
Bank_Level_Parallism_Ready = 1.118746
write_to_read_ratio_blp_rw_average = 0.105900
GrpLevelPara = 1.759942 

BW Util details:
bwutil = 0.169581 
total_CMD = 26760374 
util_bw = 4538064 
Wasted_Col = 10430639 
Wasted_Row = 1780698 
Idle = 10010973 

BW Util Bottlenecks: 
RCDc_limit = 16070634 
RCDWRc_limit = 702454 
WTRc_limit = 2829654 
RTWc_limit = 2136680 
CCDLc_limit = 862445 
rwq = 0 
CCDLc_limit_alone = 692861 
WTRc_limit_alone = 2744168 
RTWc_limit_alone = 2052582 

Commands details: 
total_CMD = 26760374 
n_nop = 23914487 
Read = 1013602 
Write = 0 
L2_Alloc = 0 
L2_WB = 120914 
n_act = 1012985 
n_pre = 1012969 
n_ref = 0 
n_req = 1095459 
total_req = 1134516 

Dual Bus Interface Util: 
issued_total_row = 2025954 
issued_total_col = 1134516 
Row_Bus_Util =  0.075707 
CoL_Bus_Util = 0.042395 
Either_Row_CoL_Bus_Util = 0.106347 
Issued_on_Two_Bus_Simul_Util = 0.011756 
issued_two_Eff = 0.110540 
queue_avg = 9.215207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.21521
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26760374 n_nop=23930011 n_act=1006083 n_pre=1006067 n_ref_event=0 n_req=1085739 n_rd=1003488 n_rd_L2_A=0 n_write=0 n_wr_bk=120810 bw_util=0.1681
n_activity=17898866 dram_eff=0.2513
bk0: 62959a 19990639i bk1: 62911a 20008947i bk2: 61675a 20120563i bk3: 62435a 20061675i bk4: 62156a 20078908i bk5: 61093a 20255218i bk6: 63779a 19877355i bk7: 62773a 19998301i bk8: 62152a 20038619i bk9: 61913a 20086963i bk10: 64044a 19836442i bk11: 62650a 19953229i bk12: 62958a 19979749i bk13: 63912a 19880175i bk14: 62786a 19982967i bk15: 63292a 19974847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073366
Row_Buffer_Locality_read = 0.072834
Row_Buffer_Locality_write = 0.079853
Bank_Level_Parallism = 6.550077
Bank_Level_Parallism_Col = 2.007216
Bank_Level_Parallism_Ready = 1.119636
write_to_read_ratio_blp_rw_average = 0.105782
GrpLevelPara = 1.753824 

BW Util details:
bwutil = 0.168054 
total_CMD = 26760374 
util_bw = 4497192 
Wasted_Col = 10421167 
Wasted_Row = 1799394 
Idle = 10042621 

BW Util Bottlenecks: 
RCDc_limit = 16000710 
RCDWRc_limit = 705281 
WTRc_limit = 2858367 
RTWc_limit = 2120732 
CCDLc_limit = 845741 
rwq = 0 
CCDLc_limit_alone = 678679 
WTRc_limit_alone = 2772633 
RTWc_limit_alone = 2039404 

Commands details: 
total_CMD = 26760374 
n_nop = 23930011 
Read = 1003488 
Write = 0 
L2_Alloc = 0 
L2_WB = 120810 
n_act = 1006083 
n_pre = 1006067 
n_ref = 0 
n_req = 1085739 
total_req = 1124298 

Dual Bus Interface Util: 
issued_total_row = 2012150 
issued_total_col = 1124298 
Row_Bus_Util =  0.075191 
CoL_Bus_Util = 0.042014 
Either_Row_CoL_Bus_Util = 0.105767 
Issued_on_Two_Bus_Simul_Util = 0.011438 
issued_two_Eff = 0.108143 
queue_avg = 7.811357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.81136
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26760374 n_nop=23924270 n_act=1008555 n_pre=1008539 n_ref_event=0 n_req=1088859 n_rd=1006776 n_rd_L2_A=0 n_write=0 n_wr_bk=121493 bw_util=0.1686
n_activity=17915585 dram_eff=0.2519
bk0: 62306a 20051340i bk1: 63641a 19933379i bk2: 62313a 20071125i bk3: 62799a 20014915i bk4: 61938a 20165779i bk5: 62537a 20058363i bk6: 63721a 19900908i bk7: 64040a 19887373i bk8: 61963a 20045798i bk9: 64078a 19832285i bk10: 62084a 20089311i bk11: 62676a 19999290i bk12: 62252a 20083552i bk13: 62309a 20111435i bk14: 63800a 19938185i bk15: 64319a 19861708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073752
Row_Buffer_Locality_read = 0.073231
Row_Buffer_Locality_write = 0.080138
Bank_Level_Parallism = 6.549004
Bank_Level_Parallism_Col = 2.010839
Bank_Level_Parallism_Ready = 1.120701
write_to_read_ratio_blp_rw_average = 0.105628
GrpLevelPara = 1.754163 

BW Util details:
bwutil = 0.168648 
total_CMD = 26760374 
util_bw = 4513076 
Wasted_Col = 10432056 
Wasted_Row = 1787671 
Idle = 10027571 

BW Util Bottlenecks: 
RCDc_limit = 16028964 
RCDWRc_limit = 703692 
WTRc_limit = 2859232 
RTWc_limit = 2129008 
CCDLc_limit = 853377 
rwq = 0 
CCDLc_limit_alone = 684472 
WTRc_limit_alone = 2773056 
RTWc_limit_alone = 2046279 

Commands details: 
total_CMD = 26760374 
n_nop = 23924270 
Read = 1006776 
Write = 0 
L2_Alloc = 0 
L2_WB = 121493 
n_act = 1008555 
n_pre = 1008539 
n_ref = 0 
n_req = 1088859 
total_req = 1128269 

Dual Bus Interface Util: 
issued_total_row = 2017094 
issued_total_col = 1128269 
Row_Bus_Util =  0.075376 
CoL_Bus_Util = 0.042162 
Either_Row_CoL_Bus_Util = 0.105981 
Issued_on_Two_Bus_Simul_Util = 0.011557 
issued_two_Eff = 0.109044 
queue_avg = 7.656343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.65634
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26760374 n_nop=23912581 n_act=1013159 n_pre=1013143 n_ref_event=0 n_req=1094944 n_rd=1012318 n_rd_L2_A=0 n_write=0 n_wr_bk=121539 bw_util=0.1695
n_activity=17941822 dram_eff=0.2528
bk0: 63752a 19824202i bk1: 63144a 19867696i bk2: 62639a 19964640i bk3: 63146a 19870958i bk4: 62206a 20020165i bk5: 63038a 19903768i bk6: 62823a 19945808i bk7: 64401a 19759405i bk8: 62260a 19959262i bk9: 63794a 19827929i bk10: 62719a 19922687i bk11: 63923a 19762437i bk12: 62319a 19992909i bk13: 63682a 19795350i bk14: 63479a 19868086i bk15: 64993a 19685629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074694
Row_Buffer_Locality_read = 0.074304
Row_Buffer_Locality_write = 0.079479
Bank_Level_Parallism = 6.647552
Bank_Level_Parallism_Col = 2.012019
Bank_Level_Parallism_Ready = 1.120881
write_to_read_ratio_blp_rw_average = 0.106070
GrpLevelPara = 1.757041 

BW Util details:
bwutil = 0.169483 
total_CMD = 26760374 
util_bw = 4535428 
Wasted_Col = 10472071 
Wasted_Row = 1791603 
Idle = 9961272 

BW Util Bottlenecks: 
RCDc_limit = 16090997 
RCDWRc_limit = 708764 
WTRc_limit = 2874244 
RTWc_limit = 2150478 
CCDLc_limit = 855996 
rwq = 0 
CCDLc_limit_alone = 686680 
WTRc_limit_alone = 2787930 
RTWc_limit_alone = 2067476 

Commands details: 
total_CMD = 26760374 
n_nop = 23912581 
Read = 1012318 
Write = 0 
L2_Alloc = 0 
L2_WB = 121539 
n_act = 1013159 
n_pre = 1013143 
n_ref = 0 
n_req = 1094944 
total_req = 1133857 

Dual Bus Interface Util: 
issued_total_row = 2026302 
issued_total_col = 1133857 
Row_Bus_Util =  0.075720 
CoL_Bus_Util = 0.042371 
Either_Row_CoL_Bus_Util = 0.106418 
Issued_on_Two_Bus_Simul_Util = 0.011673 
issued_two_Eff = 0.109687 
queue_avg = 8.371385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.37138
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26760374 n_nop=23914843 n_act=1012994 n_pre=1012978 n_ref_event=0 n_req=1095645 n_rd=1013308 n_rd_L2_A=0 n_write=0 n_wr_bk=121251 bw_util=0.1696
n_activity=17940018 dram_eff=0.253
bk0: 63696a 19739008i bk1: 63161a 19823523i bk2: 63087a 19817637i bk3: 62316a 19888126i bk4: 62862a 19856598i bk5: 62093a 19942403i bk6: 64271a 19685244i bk7: 63528a 19811319i bk8: 62652a 19834864i bk9: 62911a 19841211i bk10: 64618a 19627611i bk11: 62566a 19871626i bk12: 63266a 19816802i bk13: 63867a 19746540i bk14: 64930a 19645059i bk15: 63484a 19772552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075437
Row_Buffer_Locality_read = 0.075031
Row_Buffer_Locality_write = 0.080426
Bank_Level_Parallism = 6.734313
Bank_Level_Parallism_Col = 2.018185
Bank_Level_Parallism_Ready = 1.121136
write_to_read_ratio_blp_rw_average = 0.106775
GrpLevelPara = 1.762182 

BW Util details:
bwutil = 0.169588 
total_CMD = 26760374 
util_bw = 4538236 
Wasted_Col = 10442571 
Wasted_Row = 1791012 
Idle = 9988555 

BW Util Bottlenecks: 
RCDc_limit = 16069175 
RCDWRc_limit = 705894 
WTRc_limit = 2857498 
RTWc_limit = 2171055 
CCDLc_limit = 858498 
rwq = 0 
CCDLc_limit_alone = 687558 
WTRc_limit_alone = 2770835 
RTWc_limit_alone = 2086778 

Commands details: 
total_CMD = 26760374 
n_nop = 23914843 
Read = 1013308 
Write = 0 
L2_Alloc = 0 
L2_WB = 121251 
n_act = 1012994 
n_pre = 1012978 
n_ref = 0 
n_req = 1095645 
total_req = 1134559 

Dual Bus Interface Util: 
issued_total_row = 2025972 
issued_total_col = 1134559 
Row_Bus_Util =  0.075708 
CoL_Bus_Util = 0.042397 
Either_Row_CoL_Bus_Util = 0.106334 
Issued_on_Two_Bus_Simul_Util = 0.011771 
issued_two_Eff = 0.110700 
queue_avg = 9.042271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.04227
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26760374 n_nop=23915361 n_act=1013527 n_pre=1013511 n_ref_event=0 n_req=1095229 n_rd=1013033 n_rd_L2_A=0 n_write=0 n_wr_bk=121135 bw_util=0.1695
n_activity=17922239 dram_eff=0.2531
bk0: 64170a 19701951i bk1: 64104a 19776604i bk2: 62894a 19842696i bk3: 62290a 19937246i bk4: 62715a 19912540i bk5: 62308a 19947614i bk6: 64219a 19712959i bk7: 63818a 19745006i bk8: 63572a 19745373i bk9: 63422a 19768782i bk10: 63669a 19732242i bk11: 63860a 19752531i bk12: 63106a 19801648i bk13: 62856a 19869009i bk14: 62700a 19851689i bk15: 63330a 19846357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074598
Row_Buffer_Locality_read = 0.074084
Row_Buffer_Locality_write = 0.080929
Bank_Level_Parallism = 6.732960
Bank_Level_Parallism_Col = 2.015092
Bank_Level_Parallism_Ready = 1.118454
write_to_read_ratio_blp_rw_average = 0.105970
GrpLevelPara = 1.760398 

BW Util details:
bwutil = 0.169529 
total_CMD = 26760374 
util_bw = 4536672 
Wasted_Col = 10433250 
Wasted_Row = 1772195 
Idle = 10018257 

BW Util Bottlenecks: 
RCDc_limit = 16081868 
RCDWRc_limit = 703058 
WTRc_limit = 2839000 
RTWc_limit = 2147343 
CCDLc_limit = 858833 
rwq = 0 
CCDLc_limit_alone = 689220 
WTRc_limit_alone = 2753450 
RTWc_limit_alone = 2063280 

Commands details: 
total_CMD = 26760374 
n_nop = 23915361 
Read = 1013033 
Write = 0 
L2_Alloc = 0 
L2_WB = 121135 
n_act = 1013527 
n_pre = 1013511 
n_ref = 0 
n_req = 1095229 
total_req = 1134168 

Dual Bus Interface Util: 
issued_total_row = 2027038 
issued_total_col = 1134168 
Row_Bus_Util =  0.075748 
CoL_Bus_Util = 0.042382 
Either_Row_CoL_Bus_Util = 0.106314 
Issued_on_Two_Bus_Simul_Util = 0.011816 
issued_two_Eff = 0.111139 
queue_avg = 8.741934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.74193
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26760374 n_nop=23903392 n_act=1017749 n_pre=1017733 n_ref_event=0 n_req=1101210 n_rd=1018490 n_rd_L2_A=0 n_write=0 n_wr_bk=121568 bw_util=0.1704
n_activity=17921861 dram_eff=0.2545
bk0: 63926a 19727727i bk1: 62845a 19843036i bk2: 63575a 19766176i bk3: 63252a 19812172i bk4: 62331a 19885927i bk5: 64666a 19624096i bk6: 63966a 19707722i bk7: 65231a 19606328i bk8: 64238a 19691418i bk9: 63941a 19722783i bk10: 62824a 19838604i bk11: 62678a 19880046i bk12: 63053a 19826229i bk13: 63628a 19723338i bk14: 64184a 19696133i bk15: 64152a 19720274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075790
Row_Buffer_Locality_read = 0.075148
Row_Buffer_Locality_write = 0.083704
Bank_Level_Parallism = 6.776683
Bank_Level_Parallism_Col = 2.026998
Bank_Level_Parallism_Ready = 1.121343
write_to_read_ratio_blp_rw_average = 0.107562
GrpLevelPara = 1.767391 

BW Util details:
bwutil = 0.170410 
total_CMD = 26760374 
util_bw = 4560232 
Wasted_Col = 10446896 
Wasted_Row = 1755855 
Idle = 9997391 

BW Util Bottlenecks: 
RCDc_limit = 16125237 
RCDWRc_limit = 704814 
WTRc_limit = 2870487 
RTWc_limit = 2208595 
CCDLc_limit = 867699 
rwq = 0 
CCDLc_limit_alone = 694588 
WTRc_limit_alone = 2783396 
RTWc_limit_alone = 2122575 

Commands details: 
total_CMD = 26760374 
n_nop = 23903392 
Read = 1018490 
Write = 0 
L2_Alloc = 0 
L2_WB = 121568 
n_act = 1017749 
n_pre = 1017733 
n_ref = 0 
n_req = 1101210 
total_req = 1140058 

Dual Bus Interface Util: 
issued_total_row = 2035482 
issued_total_col = 1140058 
Row_Bus_Util =  0.076063 
CoL_Bus_Util = 0.042602 
Either_Row_CoL_Bus_Util = 0.106762 
Issued_on_Two_Bus_Simul_Util = 0.011904 
issued_two_Eff = 0.111502 
queue_avg = 9.083044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.08304

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2246013, Miss = 527687, Miss_rate = 0.235, Pending_hits = 3150, Reservation_fails = 12144
L2_cache_bank[1]: Access = 2241692, Miss = 522633, Miss_rate = 0.233, Pending_hits = 3201, Reservation_fails = 8416
L2_cache_bank[2]: Access = 2495188, Miss = 526341, Miss_rate = 0.211, Pending_hits = 3784, Reservation_fails = 12519
L2_cache_bank[3]: Access = 2253393, Miss = 549827, Miss_rate = 0.244, Pending_hits = 4375, Reservation_fails = 11854
L2_cache_bank[4]: Access = 2258147, Miss = 529171, Miss_rate = 0.234, Pending_hits = 3550, Reservation_fails = 13071
L2_cache_bank[5]: Access = 2142756, Miss = 526371, Miss_rate = 0.246, Pending_hits = 3337, Reservation_fails = 7326
L2_cache_bank[6]: Access = 2194013, Miss = 522411, Miss_rate = 0.238, Pending_hits = 3114, Reservation_fails = 12551
L2_cache_bank[7]: Access = 2198798, Miss = 525162, Miss_rate = 0.239, Pending_hits = 3144, Reservation_fails = 12238
L2_cache_bank[8]: Access = 2384854, Miss = 521246, Miss_rate = 0.219, Pending_hits = 3082, Reservation_fails = 11120
L2_cache_bank[9]: Access = 2208975, Miss = 513730, Miss_rate = 0.233, Pending_hits = 3038, Reservation_fails = 12588
L2_cache_bank[10]: Access = 2286979, Miss = 529270, Miss_rate = 0.231, Pending_hits = 3643, Reservation_fails = 12517
L2_cache_bank[11]: Access = 2196743, Miss = 518545, Miss_rate = 0.236, Pending_hits = 3029, Reservation_fails = 10512
L2_cache_bank[12]: Access = 2219236, Miss = 519591, Miss_rate = 0.234, Pending_hits = 3214, Reservation_fails = 16833
L2_cache_bank[13]: Access = 2276322, Miss = 518084, Miss_rate = 0.228, Pending_hits = 3207, Reservation_fails = 15049
L2_cache_bank[14]: Access = 2213664, Miss = 517293, Miss_rate = 0.234, Pending_hits = 3057, Reservation_fails = 13662
L2_cache_bank[15]: Access = 2179168, Miss = 523435, Miss_rate = 0.240, Pending_hits = 2889, Reservation_fails = 11817
L2_cache_bank[16]: Access = 2210217, Miss = 519334, Miss_rate = 0.235, Pending_hits = 3164, Reservation_fails = 13266
L2_cache_bank[17]: Access = 2109010, Miss = 527294, Miss_rate = 0.250, Pending_hits = 3174, Reservation_fails = 12557
L2_cache_bank[18]: Access = 2202492, Miss = 526561, Miss_rate = 0.239, Pending_hits = 3343, Reservation_fails = 15404
L2_cache_bank[19]: Access = 2203243, Miss = 521051, Miss_rate = 0.236, Pending_hits = 3160, Reservation_fails = 15839
L2_cache_bank[20]: Access = 2297027, Miss = 524021, Miss_rate = 0.228, Pending_hits = 3381, Reservation_fails = 14887
L2_cache_bank[21]: Access = 2191803, Miss = 522935, Miss_rate = 0.239, Pending_hits = 3292, Reservation_fails = 13101
L2_cache_bank[22]: Access = 2240478, Miss = 525058, Miss_rate = 0.234, Pending_hits = 3184, Reservation_fails = 9703
L2_cache_bank[23]: Access = 2303799, Miss = 527439, Miss_rate = 0.229, Pending_hits = 3152, Reservation_fails = 11298
L2_total_cache_accesses = 53754010
L2_total_cache_misses = 12584490
L2_total_cache_miss_rate = 0.2341
L2_total_cache_pending_hits = 78664
L2_total_cache_reservation_fails = 300272
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40375796
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78539
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7787206
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 300272
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4388192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 78539
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 715060
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 212054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 197038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 52629733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1124277
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9145
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 291075
L2_cache_data_port_util = 0.164
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=53754010
icnt_total_pkts_simt_to_mem=53754010
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 53754010
Req_Network_cycles = 10435086
Req_Network_injected_packets_per_cycle =       5.1513 
Req_Network_conflicts_per_cycle =       3.0555
Req_Network_conflicts_per_cycle_util =       4.2820
Req_Bank_Level_Parallism =       7.2190
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.3137
Req_Network_out_buffer_full_per_cycle =       0.0595
Req_Network_out_buffer_avg_util =       5.9192

Reply_Network_injected_packets_num = 53754010
Reply_Network_cycles = 10435086
Reply_Network_injected_packets_per_cycle =        5.1513
Reply_Network_conflicts_per_cycle =        3.6366
Reply_Network_conflicts_per_cycle_util =       5.1025
Reply_Bank_Level_Parallism =       7.2277
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0835
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1717
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 13 hrs, 4 min, 18 sec (47058 sec)
gpgpu_simulation_rate = 6630 (inst/sec)
gpgpu_simulation_rate = 221 (cycle/sec)
gpgpu_silicon_slowdown = 6176470x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c754360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754290..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (7,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
Destroy streams for kernel 39: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 39 
gpu_sim_cycle = 998225
gpu_sim_insn = 2631722
gpu_ipc =       2.6364
gpu_tot_sim_cycle = 11433311
gpu_tot_sim_insn = 314634378
gpu_tot_ipc =      27.5191
gpu_tot_issued_cta = 6031
gpu_occupancy = 16.2497% 
gpu_tot_occupancy = 68.2820% 
max_total_param_size = 0
gpu_stall_dramfull = 5724017
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4477
partiton_level_parallism_total  =       4.7406
partiton_level_parallism_util =       1.5612
partiton_level_parallism_util_total  =       7.2809
L2_BW  =      19.5551 GB/Sec
L2_BW_total  =     207.0700 GB/Sec
gpu_total_sim_rate=6527

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2789790, Miss = 1804039, Miss_rate = 0.647, Pending_hits = 36296, Reservation_fails = 1019518
	L1D_cache_core[1]: Access = 2682297, Miss = 1729303, Miss_rate = 0.645, Pending_hits = 35383, Reservation_fails = 1089194
	L1D_cache_core[2]: Access = 2709536, Miss = 1706631, Miss_rate = 0.630, Pending_hits = 33857, Reservation_fails = 953203
	L1D_cache_core[3]: Access = 2695066, Miss = 1792606, Miss_rate = 0.665, Pending_hits = 36062, Reservation_fails = 1117892
	L1D_cache_core[4]: Access = 2662116, Miss = 1739042, Miss_rate = 0.653, Pending_hits = 34627, Reservation_fails = 1017045
	L1D_cache_core[5]: Access = 2542269, Miss = 1692681, Miss_rate = 0.666, Pending_hits = 33271, Reservation_fails = 1053456
	L1D_cache_core[6]: Access = 2519766, Miss = 1623418, Miss_rate = 0.644, Pending_hits = 32895, Reservation_fails = 982045
	L1D_cache_core[7]: Access = 2537733, Miss = 1637136, Miss_rate = 0.645, Pending_hits = 32806, Reservation_fails = 929839
	L1D_cache_core[8]: Access = 2565161, Miss = 1656191, Miss_rate = 0.646, Pending_hits = 33614, Reservation_fails = 984868
	L1D_cache_core[9]: Access = 2794070, Miss = 1843785, Miss_rate = 0.660, Pending_hits = 36761, Reservation_fails = 1059739
	L1D_cache_core[10]: Access = 2678121, Miss = 1747580, Miss_rate = 0.653, Pending_hits = 35311, Reservation_fails = 1034383
	L1D_cache_core[11]: Access = 2773584, Miss = 1844189, Miss_rate = 0.665, Pending_hits = 35638, Reservation_fails = 1061630
	L1D_cache_core[12]: Access = 2635222, Miss = 1744994, Miss_rate = 0.662, Pending_hits = 34832, Reservation_fails = 1030045
	L1D_cache_core[13]: Access = 2662876, Miss = 1752928, Miss_rate = 0.658, Pending_hits = 34090, Reservation_fails = 1026787
	L1D_cache_core[14]: Access = 2711729, Miss = 1775841, Miss_rate = 0.655, Pending_hits = 33961, Reservation_fails = 1012224
	L1D_cache_core[15]: Access = 2706805, Miss = 1742089, Miss_rate = 0.644, Pending_hits = 35287, Reservation_fails = 1023273
	L1D_cache_core[16]: Access = 2535721, Miss = 1654843, Miss_rate = 0.653, Pending_hits = 32381, Reservation_fails = 947195
	L1D_cache_core[17]: Access = 2530525, Miss = 1660949, Miss_rate = 0.656, Pending_hits = 33560, Reservation_fails = 1048925
	L1D_cache_core[18]: Access = 2603579, Miss = 1733438, Miss_rate = 0.666, Pending_hits = 34353, Reservation_fails = 1056049
	L1D_cache_core[19]: Access = 2551253, Miss = 1643518, Miss_rate = 0.644, Pending_hits = 33560, Reservation_fails = 983906
	L1D_cache_core[20]: Access = 2724169, Miss = 1767177, Miss_rate = 0.649, Pending_hits = 35480, Reservation_fails = 998984
	L1D_cache_core[21]: Access = 2667079, Miss = 1749319, Miss_rate = 0.656, Pending_hits = 36341, Reservation_fails = 1040947
	L1D_cache_core[22]: Access = 2640395, Miss = 1755425, Miss_rate = 0.665, Pending_hits = 35644, Reservation_fails = 1100760
	L1D_cache_core[23]: Access = 2493877, Miss = 1660914, Miss_rate = 0.666, Pending_hits = 34699, Reservation_fails = 1032996
	L1D_cache_core[24]: Access = 2558590, Miss = 1655749, Miss_rate = 0.647, Pending_hits = 33827, Reservation_fails = 997879
	L1D_cache_core[25]: Access = 2615470, Miss = 1719200, Miss_rate = 0.657, Pending_hits = 33917, Reservation_fails = 987326
	L1D_cache_core[26]: Access = 2472754, Miss = 1607375, Miss_rate = 0.650, Pending_hits = 33256, Reservation_fails = 1025263
	L1D_cache_core[27]: Access = 2589575, Miss = 1634158, Miss_rate = 0.631, Pending_hits = 33181, Reservation_fails = 986557
	L1D_cache_core[28]: Access = 2617257, Miss = 1673182, Miss_rate = 0.639, Pending_hits = 33617, Reservation_fails = 1000931
	L1D_cache_core[29]: Access = 2858231, Miss = 1839262, Miss_rate = 0.643, Pending_hits = 36476, Reservation_fails = 1052418
	L1D_total_cache_accesses = 79124616
	L1D_total_cache_misses = 51586962
	L1D_total_cache_miss_rate = 0.6520
	L1D_total_cache_pending_hits = 1034983
	L1D_total_cache_reservation_fails = 30655277
	L1D_cache_data_port_util = 0.113
	L1D_cache_fill_port_util = 0.216
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26106074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1034972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 46506302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30469905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4350171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1034995
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 396597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 566549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 185372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 163940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 77997519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1127097

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15269
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9741535
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 20713101
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 185285
ctas_completed 6031, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
62020, 73121, 67220, 67822, 61942, 66264, 61616, 61847, 45757, 50586, 48319, 51097, 49391, 49242, 49646, 45180, 48558, 48430, 49561, 55397, 59943, 49111, 49835, 47289, 54253, 49097, 49528, 55864, 50774, 56583, 59215, 47951, 
gpgpu_n_tot_thrd_icount = 1582531232
gpgpu_n_tot_w_icount = 49454101
gpgpu_n_stall_shd_mem = 34585480
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53073808
gpgpu_n_mem_write_global = 1127097
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 82761673
gpgpu_n_store_insn = 1898554
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9246214
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31606421
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2979059
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11075636	W0_Idle:59854648	W0_Scoreboard:821692635	W1:18919967	W2:6889945	W3:3842585	W4:2615502	W5:1882147	W6:1470562	W7:1181784	W8:985714	W9:842345	W10:723390	W11:659004	W12:583916	W13:552976	W14:526665	W15:476750	W16:452814	W17:413832	W18:389967	W19:369749	W20:341824	W21:336059	W22:331637	W23:331902	W24:337751	W25:339264	W26:321186	W27:311050	W28:306047	W29:298424	W30:298392	W31:289153	W32:1831798
single_issue_nums: WS0:12114653	WS1:12563974	WS2:12465050	WS3:12310424	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 406851600 {8:50856450,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45083880 {40:1127097,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2034258000 {40:50856450,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9016776 {8:1127097,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 5089 
max_icnt2sh_latency = 255 
averagemflatency = 396 
avg_icnt2mem_latency = 108 
avg_mrq_latency = 83 
avg_icnt2sh_latency = 7 
mrq_lat_table:6408857 	121502 	255740 	547569 	929072 	976870 	1090451 	1305108 	1218127 	355697 	17152 	630 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28175967 	19050705 	4341451 	1715035 	809753 	107916 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426137 	279879 	123588 	91351 	40156415 	4963764 	2501717 	2362855 	1451426 	657501 	185093 	1179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29485153 	12170438 	7044706 	3603404 	1506037 	367253 	23914 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31440 	57711 	9426 	4415 	666 	229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        50        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        64        64        64        64        64        60        64 
dram[9]:        64        50        64        64        64        64        64        64        52        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    163553    195191    103311    150293    398171    226564    125319    194965    187720    139861    114438    457027    141187    174017    225149    168920 
dram[1]:    150033    232320    135421    173087    112436    128512    402138    116548    315112    199282    225447    459390    233666    164668    208679    193572 
dram[2]:    472597    409442    398368    179766    102929    422786    184363     88085    124643    150506    513861    161902    165286    455945    455059    334995 
dram[3]:    243452    390072    179300    163036    351843    427916    130109    189579     95369    201714    160100    143179    324971    196687    119616    191852 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    129240    414841 
dram[5]:    225148    163290    281701    292139    364546    253570    457041    249617    523826    124271    350444    130813    152001    199094    220095    410866 
dram[6]:    226688    203520    241520    422907    410423    190252    518687    164248    140446    206281    170292    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965    139897    178360    225194    449312    212864    205003    199807    193760    226710    162214    186144    419461    447213 
dram[8]:     95624    169917    512873    391273     94716    198978    448115    198318    150925    472331    227653    196815    166597    228012    119005    253295 
dram[9]:    151189    105608    170026    399401    379620    201113    458239    133838    230192    119869    453426    196437    430175    440042    135698    131538 
dram[10]:    126097    232777    115266    179814    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    168919    280497    214714    155119    466020    192333    222483    119072    135320    134764    365485    167310 
average row accesses per activate:
dram[0]:  1.082993  1.083405  1.084803  1.080838  1.085264  1.085215  1.085500  1.088620  1.081391  1.082705  1.084617  1.080491  1.084395  1.081910  1.082624  1.082457 
dram[1]:  1.084691  1.093220  1.092101  1.113013  1.084867  1.091230  1.083833  1.090529  1.080876  1.089210  1.083295  1.106179  1.081406  1.095985  1.085757  1.106315 
dram[2]:  1.081812  1.080511  1.082893  1.082024  1.077850  1.080732  1.091346  1.083603  1.081738  1.076598  1.079953  1.078678  1.087835  1.088025  1.081790  1.079783 
dram[3]:  1.077940  1.081636  1.082591  1.081923  1.081717  1.080680  1.079945  1.085333  1.080962  1.073527  1.073769  1.079600  1.083313  1.084482  1.078730  1.079786 
dram[4]:  1.075382  1.077477  1.077008  1.077313  1.076145  1.075649  1.080845  1.079921  1.073801  1.075763  1.076800  1.075342  1.079393  1.077964  1.078330  1.080043 
dram[5]:  1.088506  1.080254  1.082281  1.080305  1.080036  1.078150  1.086117  1.084395  1.080368  1.075795  1.085686  1.077245  1.079805  1.075915  1.088576  1.083893 
dram[6]:  1.081659  1.082402  1.077925  1.082668  1.076420  1.078600  1.082660  1.080789  1.077551  1.076070  1.078645  1.074229  1.078901  1.081512  1.082095  1.080145 
dram[7]:  1.079276  1.081392  1.080571  1.081025  1.077881  1.078256  1.083612  1.081698  1.074813  1.077260  1.075047  1.079766  1.081028  1.080382  1.082248  1.084375 
dram[8]:  1.080738  1.082800  1.081854  1.082919  1.075296  1.078412  1.081745  1.081015  1.078094  1.083327  1.078891  1.079491  1.079760  1.081646  1.084137  1.086179 
dram[9]:  1.085248  1.082702  1.085234  1.083251  1.080158  1.078210  1.087913  1.081039  1.082115  1.077520  1.081663  1.079732  1.082993  1.080523  1.085604  1.077700 
dram[10]:  1.086730  1.080618  1.085655  1.077720  1.078817  1.078083  1.086241  1.086336  1.078031  1.076718  1.079975  1.080728  1.077161  1.079594  1.081963  1.081903 
dram[11]:  1.085533  1.083030  1.082617  1.082047  1.080047  1.082398  1.089306  1.084467  1.077891  1.079505  1.080868  1.074606  1.083178  1.082729  1.086467  1.083263 
average row locality = 13226809/12225497 = 1.081904
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     63460     63207     62904     62477     64498     64490     64708     64190     63992     63110     64200     62893     64898     63884     64306     63680 
dram[1]:     63517     66199     63316     67349     64384     64716     64041     67257     64215     67409     63557     67534     63821     66374     64802     68372 
dram[2]:     64105     64214     63628     62864     62768     63972     66195     64297     63896     63520     64521     63631     64765     64633     64695     64631 
dram[3]:     62649     63834     62672     62997     63312     63345     62958     64361     64478     63854     62835     63495     64149     64834     64722     63808 
dram[4]:     63250     62952     62021     61544     62708     61224     65688     63295     62622     62741     62609     62363     63961     62404     63873     62799 
dram[5]:     65442     63098     63777     62553     62932     61167     65166     63822     63603     62453     64426     64008     64819     63786     64496     62977 
dram[6]:     63238     63217     61990     62762     62520     61448     64153     63141     62487     62229     64296     62929     63225     64237     63032     63538 
dram[7]:     62632     63939     62643     63115     62264     62888     64064     64393     62266     64390     62367     62944     62563     62615     64047     64543 
dram[8]:     64032     63452     62975     63451     62569     63387     63191     64763     62574     64114     62998     64213     62650     64002     63701     65232 
dram[9]:     64003     63468     63399     62619     63194     62403     64625     63910     62954     63215     64905     62861     63583     64162     65161     63725 
dram[10]:     64470     64406     63199     62606     63053     62605     64561     64153     63875     63711     63981     64162     63414     63155     62964     63574 
dram[11]:     64222     63143     63884     63596     62655     64952     64326     65576     64539     64201     63129     62987     63375     63911     64442     64383 
total dram reads = 12233793
bank skew: 68372/61167 = 1.12
chip skew: 1046863/1006054 = 1.04
number of total write accesses:
dram[0]:      7546      7458      7221      7288      7694      7703      7714      7676      7635      7566      7758      7659      7925      7982      7604      7770 
dram[1]:      7615      7350      7339      7717      7818      7505      7372      7790      7655      7697      7655      7794      7860      8000      7757      7879 
dram[2]:      7551      7506      7429      7576      7629      7673      7947      7684      7417      7406      7517      7866      7949      7854      7565      7856 
dram[3]:      7333      7651      7329      7544      7510      7698      7674      7704      7358      7489      7615      7616      7782      7799      7827      7809 
dram[4]:      7537      7525      7391      7463      7688      7483      7705      7622      7409      7603      7611      7560      7946      7968      7628      7632 
dram[5]:      7643      7511      7357      7506      7471      7430      7592      7752      7396      7383      7510      7663      7982      7954      7707      7660 
dram[6]:      7423      7539      7395      7457      7517      7660      7658      7547      7315      7558      7670      7536      7722      7925      7767      7706 
dram[7]:      7422      7547      7340      7435      7623      7581      7660      7880      7594      7570      7687      7758      7880      7810      7633      7649 
dram[8]:      7573      7549      7373      7541      7826      7648      7773      7727      7485      7677      7559      7442      7740      7898      7586      7723 
dram[9]:      7414      7541      7313      7468      7515      7574      7727      7708      7562      7359      7669      7654      7725      8096      7736      7751 
dram[10]:      7495      7618      7266      7380      7413      7712      7802      7544      7576      7632      7709      7642      7661      7948      7722      7620 
dram[11]:      7529      7483      7572      7415      7657      7693      7496      7772      7648      7655      7530      7712      7908      7724      7725      7630 
total dram writes = 1463738
bank skew: 8096/7221 = 1.12
chip skew: 122803/121395 = 1.01
average mf latency per bank:
dram[0]:       1253      1221      1260      1131      1534      1470      2269      2025      1656      1556      1454      1559      1425      1409      1373      1305
dram[1]:       1574      1991      1513      1958      2253      2901      3156      4247      1951      2552      2007      2529      1696      2292      2107      2112
dram[2]:       1382      1330      1367      1331      2066      1618      2395      2119      1755      1652      1753      1607      1521      1476      1401      1372
dram[3]:       1208      1161      1164      1164      1517      1473      2234      2252      1388      1507      1424      1381      1338      1303      1193      1250
dram[4]:       1133      1189      1105      1076      2141      1530      1863      2148      1620      1393      1360      1358      1278      1311      1282      1261
dram[5]:       1536      1215      1442      1150      2116      1551      3273      2206      2332      1527      1964      1452      1719      1311      1748      1287
dram[6]:       1111      1138      1121      1093      1407      1706      2238      2078      1455      1472      1446      1557      1287      1249      1313      1208
dram[7]:       1169      1189      1085      1120      1487      1580      1960      1933      1511      1414      1393      1449      1337      1268      1183      1226
dram[8]:       1133      1201      1089      1157      1381      1483      2106      1865      1521      1542      1484      1433      1289      1264      1221      1235
dram[9]:       1304      1199      1262      1224      1718      1592      2106      1980      1738      1689      1566      1596      1394      1320      1300      1314
dram[10]:       1241      1165      1212      1145      1590      1638      2332      2085      1552      1533      1541      1463      1403      1361      1451      1291
dram[11]:       1269      1208      1199      1142      1768      1719      2184      2136      1703      1515      1454      1320      1458      1355      1278      1211
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      7028      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7648      6787      8028      7168      7583      6899      7099      7444      7309
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      7015      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29320289 n_nop=26461228 n_act=1018436 n_pre=1018420 n_ref_event=0 n_req=1103560 n_rd=1020897 n_rd_L2_A=0 n_write=0 n_wr_bk=122199 bw_util=0.1559
n_activity=18221722 dram_eff=0.2509
bk0: 63460a 22354849i bk1: 63207a 22383973i bk2: 62904a 22416963i bk3: 62477a 22479105i bk4: 64498a 22257447i bk5: 64490a 22241815i bk6: 64708a 22204838i bk7: 64190a 22314603i bk8: 63992a 22276277i bk9: 63110a 22447304i bk10: 64200a 22305691i bk11: 62893a 22434798i bk12: 64898a 22173535i bk13: 63884a 22278655i bk14: 64306a 22239994i bk15: 63680a 22308389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077138
Row_Buffer_Locality_read = 0.076697
Row_Buffer_Locality_write = 0.082576
Bank_Level_Parallism = 6.719343
Bank_Level_Parallism_Col = 2.022051
Bank_Level_Parallism_Ready = 1.122815
write_to_read_ratio_blp_rw_average = 0.106506
GrpLevelPara = 1.763305 

BW Util details:
bwutil = 0.155946 
total_CMD = 29320289 
util_bw = 4572384 
Wasted_Col = 10491423 
Wasted_Row = 1839899 
Idle = 12416583 

BW Util Bottlenecks: 
RCDc_limit = 16142843 
RCDWRc_limit = 704203 
WTRc_limit = 2876024 
RTWc_limit = 2184302 
CCDLc_limit = 867933 
rwq = 0 
CCDLc_limit_alone = 695353 
WTRc_limit_alone = 2789204 
RTWc_limit_alone = 2098542 

Commands details: 
total_CMD = 29320289 
n_nop = 26461228 
Read = 1020897 
Write = 0 
L2_Alloc = 0 
L2_WB = 122199 
n_act = 1018436 
n_pre = 1018420 
n_ref = 0 
n_req = 1103560 
total_req = 1143096 

Dual Bus Interface Util: 
issued_total_row = 2036856 
issued_total_col = 1143096 
Row_Bus_Util =  0.069469 
CoL_Bus_Util = 0.038987 
Either_Row_CoL_Bus_Util = 0.097511 
Issued_on_Two_Bus_Simul_Util = 0.010944 
issued_two_Eff = 0.112236 
queue_avg = 8.034725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.03473
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29320289 n_nop=26423290 n_act=1035545 n_pre=1035529 n_ref_event=0 n_req=1130299 n_rd=1046863 n_rd_L2_A=0 n_write=0 n_wr_bk=122803 bw_util=0.1596
n_activity=18274112 dram_eff=0.256
bk0: 63517a 22030720i bk1: 66199a 21723705i bk2: 63316a 22037324i bk3: 67349a 21608055i bk4: 64384a 21906285i bk5: 64716a 21936801i bk6: 64041a 22044001i bk7: 67257a 21583264i bk8: 64215a 21946007i bk9: 67409a 21587196i bk10: 63557a 21987957i bk11: 67534a 21603977i bk12: 63821a 21977867i bk13: 66374a 21673281i bk14: 64802a 21925756i bk15: 68372a 21483670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083831
Row_Buffer_Locality_read = 0.083211
Row_Buffer_Locality_write = 0.091603
Bank_Level_Parallism = 7.165481
Bank_Level_Parallism_Col = 2.049947
Bank_Level_Parallism_Ready = 1.126765
write_to_read_ratio_blp_rw_average = 0.108390
GrpLevelPara = 1.783783 

BW Util details:
bwutil = 0.159571 
total_CMD = 29320289 
util_bw = 4678664 
Wasted_Col = 10521143 
Wasted_Row = 1789127 
Idle = 12331355 

BW Util Bottlenecks: 
RCDc_limit = 16293811 
RCDWRc_limit = 702126 
WTRc_limit = 2874706 
RTWc_limit = 2302224 
CCDLc_limit = 904905 
rwq = 0 
CCDLc_limit_alone = 725510 
WTRc_limit_alone = 2787192 
RTWc_limit_alone = 2210343 

Commands details: 
total_CMD = 29320289 
n_nop = 26423290 
Read = 1046863 
Write = 0 
L2_Alloc = 0 
L2_WB = 122803 
n_act = 1035545 
n_pre = 1035529 
n_ref = 0 
n_req = 1130299 
total_req = 1169666 

Dual Bus Interface Util: 
issued_total_row = 2071074 
issued_total_col = 1169666 
Row_Bus_Util =  0.070636 
CoL_Bus_Util = 0.039893 
Either_Row_CoL_Bus_Util = 0.098805 
Issued_on_Two_Bus_Simul_Util = 0.011724 
issued_two_Eff = 0.118654 
queue_avg = 11.147705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.1477
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29320289 n_nop=26446520 n_act=1024954 n_pre=1024938 n_ref_event=0 n_req=1109224 n_rd=1026335 n_rd_L2_A=0 n_write=0 n_wr_bk=122425 bw_util=0.1567
n_activity=18272483 dram_eff=0.2515
bk0: 64105a 22233324i bk1: 64214a 22250488i bk2: 63628a 22299880i bk3: 62864a 22350168i bk4: 62768a 22335213i bk5: 63972a 22217776i bk6: 66195a 22004405i bk7: 64297a 22217228i bk8: 63896a 22257652i bk9: 63520a 22274665i bk10: 64521a 22183450i bk11: 63631a 22247463i bk12: 64765a 22120614i bk13: 64633a 22146757i bk14: 64695a 22149757i bk15: 64631a 22157862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075973
Row_Buffer_Locality_read = 0.075514
Row_Buffer_Locality_write = 0.081651
Bank_Level_Parallism = 6.786206
Bank_Level_Parallism_Col = 2.019326
Bank_Level_Parallism_Ready = 1.120178
write_to_read_ratio_blp_rw_average = 0.106589
GrpLevelPara = 1.762792 

BW Util details:
bwutil = 0.156719 
total_CMD = 29320289 
util_bw = 4595040 
Wasted_Col = 10555618 
Wasted_Row = 1833099 
Idle = 12336532 

BW Util Bottlenecks: 
RCDc_limit = 16250287 
RCDWRc_limit = 708607 
WTRc_limit = 2876416 
RTWc_limit = 2195574 
CCDLc_limit = 874192 
rwq = 0 
CCDLc_limit_alone = 700999 
WTRc_limit_alone = 2789145 
RTWc_limit_alone = 2109652 

Commands details: 
total_CMD = 29320289 
n_nop = 26446520 
Read = 1026335 
Write = 0 
L2_Alloc = 0 
L2_WB = 122425 
n_act = 1024954 
n_pre = 1024938 
n_ref = 0 
n_req = 1109224 
total_req = 1148760 

Dual Bus Interface Util: 
issued_total_row = 2049892 
issued_total_col = 1148760 
Row_Bus_Util =  0.069914 
CoL_Bus_Util = 0.039180 
Either_Row_CoL_Bus_Util = 0.098013 
Issued_on_Two_Bus_Simul_Util = 0.011080 
issued_two_Eff = 0.113051 
queue_avg = 8.809508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.80951
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29320289 n_nop=26457001 n_act=1018904 n_pre=1018888 n_ref_event=0 n_req=1100797 n_rd=1018303 n_rd_L2_A=0 n_write=0 n_wr_bk=121738 bw_util=0.1555
n_activity=18246223 dram_eff=0.2499
bk0: 62649a 22464881i bk1: 63834a 22363979i bk2: 62672a 22503576i bk3: 62997a 22419703i bk4: 63312a 22412508i bk5: 63345a 22409867i bk6: 62958a 22433969i bk7: 64361a 22281002i bk8: 64478a 22280948i bk9: 63854a 22351918i bk10: 62835a 22484038i bk11: 63495a 22376474i bk12: 64149a 22292566i bk13: 64834a 22231436i bk14: 64722a 22309385i bk15: 63808a 22375021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074394
Row_Buffer_Locality_read = 0.073967
Row_Buffer_Locality_write = 0.079666
Bank_Level_Parallism = 6.643844
Bank_Level_Parallism_Col = 2.011750
Bank_Level_Parallism_Ready = 1.120966
write_to_read_ratio_blp_rw_average = 0.105966
GrpLevelPara = 1.756311 

BW Util details:
bwutil = 0.155529 
total_CMD = 29320289 
util_bw = 4560164 
Wasted_Col = 10543079 
Wasted_Row = 1856457 
Idle = 12360589 

BW Util Bottlenecks: 
RCDc_limit = 16196863 
RCDWRc_limit = 706770 
WTRc_limit = 2863769 
RTWc_limit = 2163846 
CCDLc_limit = 857280 
rwq = 0 
CCDLc_limit_alone = 687511 
WTRc_limit_alone = 2777691 
RTWc_limit_alone = 2080155 

Commands details: 
total_CMD = 29320289 
n_nop = 26457001 
Read = 1018303 
Write = 0 
L2_Alloc = 0 
L2_WB = 121738 
n_act = 1018904 
n_pre = 1018888 
n_ref = 0 
n_req = 1100797 
total_req = 1140041 

Dual Bus Interface Util: 
issued_total_row = 2037792 
issued_total_col = 1140041 
Row_Bus_Util =  0.069501 
CoL_Bus_Util = 0.038882 
Either_Row_CoL_Bus_Util = 0.097656 
Issued_on_Two_Bus_Simul_Util = 0.010728 
issued_two_Eff = 0.109854 
queue_avg = 7.623276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.62328
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29320289 n_nop=26472285 n_act=1010611 n_pre=1010595 n_ref_event=0 n_req=1088769 n_rd=1006054 n_rd_L2_A=0 n_write=0 n_wr_bk=121771 bw_util=0.1539
n_activity=18260164 dram_eff=0.2471
bk0: 63250a 22642603i bk1: 62952a 22660344i bk2: 62021a 22759183i bk3: 61544a 22885049i bk4: 62708a 22703857i bk5: 61224a 22854035i bk6: 65688a 22352988i bk7: 63295a 22609812i bk8: 62622a 22670646i bk9: 62741a 22694409i bk10: 62609a 22643484i bk11: 62363a 22689225i bk12: 63961a 22543700i bk13: 62404a 22706153i bk14: 63873a 22550733i bk15: 62799a 22694196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.071787
Row_Buffer_Locality_read = 0.071182
Row_Buffer_Locality_write = 0.079139
Bank_Level_Parallism = 6.372610
Bank_Level_Parallism_Col = 1.998570
Bank_Level_Parallism_Ready = 1.118398
write_to_read_ratio_blp_rw_average = 0.105865
GrpLevelPara = 1.746091 

BW Util details:
bwutil = 0.153863 
total_CMD = 29320289 
util_bw = 4511300 
Wasted_Col = 10543494 
Wasted_Row = 1886523 
Idle = 12378972 

BW Util Bottlenecks: 
RCDc_limit = 16120068 
RCDWRc_limit = 712872 
WTRc_limit = 2862937 
RTWc_limit = 2134956 
CCDLc_limit = 842559 
rwq = 0 
CCDLc_limit_alone = 674768 
WTRc_limit_alone = 2777211 
RTWc_limit_alone = 2052891 

Commands details: 
total_CMD = 29320289 
n_nop = 26472285 
Read = 1006054 
Write = 0 
L2_Alloc = 0 
L2_WB = 121771 
n_act = 1010611 
n_pre = 1010595 
n_ref = 0 
n_req = 1088769 
total_req = 1127825 

Dual Bus Interface Util: 
issued_total_row = 2021206 
issued_total_col = 1127825 
Row_Bus_Util =  0.068935 
CoL_Bus_Util = 0.038466 
Either_Row_CoL_Bus_Util = 0.097134 
Issued_on_Two_Bus_Simul_Util = 0.010267 
issued_two_Eff = 0.105698 
queue_avg = 6.524612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.52461
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29320289 n_nop=26459697 n_act=1017619 n_pre=1017603 n_ref_event=0 n_req=1100791 n_rd=1018525 n_rd_L2_A=0 n_write=0 n_wr_bk=121517 bw_util=0.1555
n_activity=18277178 dram_eff=0.2495
bk0: 65442a 22226095i bk1: 63098a 22499308i bk2: 63777a 22418280i bk3: 62553a 22554673i bk4: 62932a 22536845i bk5: 61167a 22740104i bk6: 65166a 22219860i bk7: 63822a 22389970i bk8: 63603a 22344583i bk9: 62453a 22574270i bk10: 64426a 22297582i bk11: 64008a 22319247i bk12: 64819a 22249319i bk13: 63786a 22390173i bk14: 64496a 22289257i bk15: 62977a 22527310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075557
Row_Buffer_Locality_read = 0.075215
Row_Buffer_Locality_write = 0.079790
Bank_Level_Parallism = 6.611700
Bank_Level_Parallism_Col = 2.008181
Bank_Level_Parallism_Ready = 1.118301
write_to_read_ratio_blp_rw_average = 0.105880
GrpLevelPara = 1.755104 

BW Util details:
bwutil = 0.155529 
total_CMD = 29320289 
util_bw = 4560168 
Wasted_Col = 10530929 
Wasted_Row = 1864709 
Idle = 12364483 

BW Util Bottlenecks: 
RCDc_limit = 16168557 
RCDWRc_limit = 707062 
WTRc_limit = 2832080 
RTWc_limit = 2144280 
CCDLc_limit = 863762 
rwq = 0 
CCDLc_limit_alone = 693748 
WTRc_limit_alone = 2746529 
RTWc_limit_alone = 2059817 

Commands details: 
total_CMD = 29320289 
n_nop = 26459697 
Read = 1018525 
Write = 0 
L2_Alloc = 0 
L2_WB = 121517 
n_act = 1017619 
n_pre = 1017603 
n_ref = 0 
n_req = 1100791 
total_req = 1140042 

Dual Bus Interface Util: 
issued_total_row = 2035222 
issued_total_col = 1140042 
Row_Bus_Util =  0.069413 
CoL_Bus_Util = 0.038882 
Either_Row_CoL_Bus_Util = 0.097564 
Issued_on_Two_Bus_Simul_Util = 0.010732 
issued_two_Eff = 0.110002 
queue_avg = 8.411548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.41155
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29320289 n_nop=26475230 n_act=1010704 n_pre=1010688 n_ref_event=0 n_req=1091080 n_rd=1008442 n_rd_L2_A=0 n_write=0 n_wr_bk=121395 bw_util=0.1541
n_activity=18253270 dram_eff=0.2476
bk0: 63238a 22537474i bk1: 63217a 22554081i bk2: 61990a 22664820i bk3: 62762a 22605571i bk4: 62520a 22620426i bk5: 61448a 22796975i bk6: 64153a 22419244i bk7: 63141a 22540362i bk8: 62487a 22580473i bk9: 62229a 22629009i bk10: 64296a 22383499i bk11: 62929a 22497332i bk12: 63225a 22525384i bk13: 64237a 22423701i bk14: 63032a 22530461i bk15: 63538a 22521810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073666
Row_Buffer_Locality_read = 0.073176
Row_Buffer_Locality_write = 0.079649
Bank_Level_Parallism = 6.489579
Bank_Level_Parallism_Col = 2.000957
Bank_Level_Parallism_Ready = 1.119177
write_to_read_ratio_blp_rw_average = 0.105708
GrpLevelPara = 1.749050 

BW Util details:
bwutil = 0.154137 
total_CMD = 29320289 
util_bw = 4519348 
Wasted_Col = 10520639 
Wasted_Row = 1882475 
Idle = 12397827 

BW Util Bottlenecks: 
RCDc_limit = 16098566 
RCDWRc_limit = 709608 
WTRc_limit = 2861268 
RTWc_limit = 2127706 
CCDLc_limit = 847124 
rwq = 0 
CCDLc_limit_alone = 679597 
WTRc_limit_alone = 2775433 
RTWc_limit_alone = 2046014 

Commands details: 
total_CMD = 29320289 
n_nop = 26475230 
Read = 1008442 
Write = 0 
L2_Alloc = 0 
L2_WB = 121395 
n_act = 1010704 
n_pre = 1010688 
n_ref = 0 
n_req = 1091080 
total_req = 1129837 

Dual Bus Interface Util: 
issued_total_row = 2021392 
issued_total_col = 1129837 
Row_Bus_Util =  0.068942 
CoL_Bus_Util = 0.038534 
Either_Row_CoL_Bus_Util = 0.097034 
Issued_on_Two_Bus_Simul_Util = 0.010442 
issued_two_Eff = 0.107615 
queue_avg = 7.130633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.13063
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29320289 n_nop=26469565 n_act=1013162 n_pre=1013146 n_ref_event=0 n_req=1094141 n_rd=1011673 n_rd_L2_A=0 n_write=0 n_wr_bk=122069 bw_util=0.1547
n_activity=18275295 dram_eff=0.2481
bk0: 62632a 22595441i bk1: 63939a 22479513i bk2: 62643a 22614412i bk3: 63115a 22558759i bk4: 62264a 22707697i bk5: 62888a 22600254i bk6: 64064a 22443995i bk7: 64393a 22429757i bk8: 62266a 22588860i bk9: 64390a 22376212i bk10: 62367a 22633384i bk11: 62944a 22545237i bk12: 62563a 22627471i bk13: 62615a 22656256i bk14: 64047a 22485109i bk15: 64543a 22410273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074012
Row_Buffer_Locality_read = 0.073531
Row_Buffer_Locality_write = 0.079922
Bank_Level_Parallism = 6.487298
Bank_Level_Parallism_Col = 2.004494
Bank_Level_Parallism_Ready = 1.120249
write_to_read_ratio_blp_rw_average = 0.105561
GrpLevelPara = 1.749361 

BW Util details:
bwutil = 0.154670 
total_CMD = 29320289 
util_bw = 4534968 
Wasted_Col = 10532350 
Wasted_Row = 1873359 
Idle = 12379612 

BW Util Bottlenecks: 
RCDc_limit = 16127143 
RCDWRc_limit = 708018 
WTRc_limit = 2861669 
RTWc_limit = 2136350 
CCDLc_limit = 854600 
rwq = 0 
CCDLc_limit_alone = 685303 
WTRc_limit_alone = 2775438 
RTWc_limit_alone = 2053284 

Commands details: 
total_CMD = 29320289 
n_nop = 26469565 
Read = 1011673 
Write = 0 
L2_Alloc = 0 
L2_WB = 122069 
n_act = 1013162 
n_pre = 1013146 
n_ref = 0 
n_req = 1094141 
total_req = 1133742 

Dual Bus Interface Util: 
issued_total_row = 2026308 
issued_total_col = 1133742 
Row_Bus_Util =  0.069109 
CoL_Bus_Util = 0.038667 
Either_Row_CoL_Bus_Util = 0.097227 
Issued_on_Two_Bus_Simul_Util = 0.010550 
issued_two_Eff = 0.108508 
queue_avg = 6.989162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.98916
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29320289 n_nop=26457613 n_act=1017852 n_pre=1017836 n_ref_event=0 n_req=1100328 n_rd=1017304 n_rd_L2_A=0 n_write=0 n_wr_bk=122120 bw_util=0.1554
n_activity=18302712 dram_eff=0.249
bk0: 64032a 22371284i bk1: 63452a 22412603i bk2: 62975a 22509170i bk3: 63451a 22416185i bk4: 62569a 22561561i bk5: 63387a 22445748i bk6: 63191a 22485913i bk7: 64763a 22300815i bk8: 62574a 22501437i bk9: 64114a 22370513i bk10: 62998a 22466346i bk11: 64213a 22306212i bk12: 62650a 22535466i bk13: 64002a 22339129i bk14: 63701a 22416279i bk15: 65232a 22233651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074957
Row_Buffer_Locality_read = 0.074602
Row_Buffer_Locality_write = 0.079302
Bank_Level_Parallism = 6.584978
Bank_Level_Parallism_Col = 2.005677
Bank_Level_Parallism_Ready = 1.120428
write_to_read_ratio_blp_rw_average = 0.105992
GrpLevelPara = 1.752193 

BW Util details:
bwutil = 0.155445 
total_CMD = 29320289 
util_bw = 4557696 
Wasted_Col = 10573354 
Wasted_Row = 1876760 
Idle = 12312479 

BW Util Bottlenecks: 
RCDc_limit = 16190413 
RCDWRc_limit = 713258 
WTRc_limit = 2876905 
RTWc_limit = 2157641 
CCDLc_limit = 857299 
rwq = 0 
CCDLc_limit_alone = 687522 
WTRc_limit_alone = 2790514 
RTWc_limit_alone = 2074255 

Commands details: 
total_CMD = 29320289 
n_nop = 26457613 
Read = 1017304 
Write = 0 
L2_Alloc = 0 
L2_WB = 122120 
n_act = 1017852 
n_pre = 1017836 
n_ref = 0 
n_req = 1100328 
total_req = 1139424 

Dual Bus Interface Util: 
issued_total_row = 2035688 
issued_total_col = 1139424 
Row_Bus_Util =  0.069429 
CoL_Bus_Util = 0.038861 
Either_Row_CoL_Bus_Util = 0.097635 
Issued_on_Two_Bus_Simul_Util = 0.010656 
issued_two_Eff = 0.109141 
queue_avg = 7.641657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.64166
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29320289 n_nop=26460396 n_act=1017491 n_pre=1017475 n_ref_event=0 n_req=1100906 n_rd=1018187 n_rd_L2_A=0 n_write=0 n_wr_bk=121812 bw_util=0.1555
n_activity=18287091 dram_eff=0.2494
bk0: 64003a 22284883i bk1: 63468a 22369819i bk2: 63399a 22362337i bk3: 62619a 22432424i bk4: 63194a 22399509i bk5: 62403a 22486628i bk6: 64625a 22227557i bk7: 63910a 22352472i bk8: 62954a 22378206i bk9: 63215a 22384906i bk10: 64905a 22171918i bk11: 62861a 22417118i bk12: 63583a 22360945i bk13: 64162a 22291272i bk14: 65161a 22193434i bk15: 63725a 22319276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075770
Row_Buffer_Locality_read = 0.075411
Row_Buffer_Locality_write = 0.080199
Bank_Level_Parallism = 6.673174
Bank_Level_Parallism_Col = 2.011979
Bank_Level_Parallism_Ready = 1.120658
write_to_read_ratio_blp_rw_average = 0.106704
GrpLevelPara = 1.757494 

BW Util details:
bwutil = 0.155524 
total_CMD = 29320289 
util_bw = 4559996 
Wasted_Col = 10539569 
Wasted_Row = 1872634 
Idle = 12348090 

BW Util Bottlenecks: 
RCDc_limit = 16164369 
RCDWRc_limit = 710257 
WTRc_limit = 2860254 
RTWc_limit = 2178012 
CCDLc_limit = 859637 
rwq = 0 
CCDLc_limit_alone = 688249 
WTRc_limit_alone = 2773507 
RTWc_limit_alone = 2093371 

Commands details: 
total_CMD = 29320289 
n_nop = 26460396 
Read = 1018187 
Write = 0 
L2_Alloc = 0 
L2_WB = 121812 
n_act = 1017491 
n_pre = 1017475 
n_ref = 0 
n_req = 1100906 
total_req = 1139999 

Dual Bus Interface Util: 
issued_total_row = 2034966 
issued_total_col = 1139999 
Row_Bus_Util =  0.069405 
CoL_Bus_Util = 0.038881 
Either_Row_CoL_Bus_Util = 0.097540 
Issued_on_Two_Bus_Simul_Util = 0.010746 
issued_two_Eff = 0.110169 
queue_avg = 8.253937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.25394
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29320289 n_nop=26460934 n_act=1018003 n_pre=1017987 n_ref_event=0 n_req=1100483 n_rd=1017889 n_rd_L2_A=0 n_write=0 n_wr_bk=121740 bw_util=0.1555
n_activity=18270542 dram_eff=0.2495
bk0: 64470a 22248001i bk1: 64406a 22322200i bk2: 63199a 22387615i bk3: 62606a 22481858i bk4: 63053a 22456170i bk5: 62605a 22493097i bk6: 64561a 22255883i bk7: 64153a 22287706i bk8: 63875a 22290159i bk9: 63711a 22314321i bk10: 63981a 22275981i bk11: 64162a 22296447i bk12: 63414a 22345891i bk13: 63155a 22413814i bk14: 62964a 22397818i bk15: 63574a 22394116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074949
Row_Buffer_Locality_read = 0.074485
Row_Buffer_Locality_write = 0.080672
Bank_Level_Parallism = 6.671439
Bank_Level_Parallism_Col = 2.008864
Bank_Level_Parallism_Ready = 1.118003
write_to_read_ratio_blp_rw_average = 0.105941
GrpLevelPara = 1.755688 

BW Util details:
bwutil = 0.155473 
total_CMD = 29320289 
util_bw = 4558516 
Wasted_Col = 10530069 
Wasted_Row = 1854099 
Idle = 12377605 

BW Util Bottlenecks: 
RCDc_limit = 16176355 
RCDWRc_limit = 707614 
WTRc_limit = 2841595 
RTWc_limit = 2154038 
CCDLc_limit = 860016 
rwq = 0 
CCDLc_limit_alone = 690026 
WTRc_limit_alone = 2756005 
RTWc_limit_alone = 2069638 

Commands details: 
total_CMD = 29320289 
n_nop = 26460934 
Read = 1017889 
Write = 0 
L2_Alloc = 0 
L2_WB = 121740 
n_act = 1018003 
n_pre = 1017987 
n_ref = 0 
n_req = 1100483 
total_req = 1139629 

Dual Bus Interface Util: 
issued_total_row = 2035990 
issued_total_col = 1139629 
Row_Bus_Util =  0.069440 
CoL_Bus_Util = 0.038868 
Either_Row_CoL_Bus_Util = 0.097521 
Issued_on_Two_Bus_Simul_Util = 0.010787 
issued_two_Eff = 0.110607 
queue_avg = 7.979551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.97955
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29320289 n_nop=26449020 n_act=1022223 n_pre=1022207 n_ref_event=0 n_req=1106431 n_rd=1023321 n_rd_L2_A=0 n_write=0 n_wr_bk=122149 bw_util=0.1563
n_activity=18271752 dram_eff=0.2508
bk0: 64222a 22273368i bk1: 63143a 22389578i bk2: 63884a 22310594i bk3: 63596a 22354375i bk4: 62655a 22430069i bk5: 64952a 22169960i bk6: 64326a 22249878i bk7: 65576a 22148268i bk8: 64539a 22235453i bk9: 64201a 22269946i bk10: 63129a 22383207i bk11: 62987a 22424174i bk12: 63375a 22370095i bk13: 63911a 22268880i bk14: 64442a 22241895i bk15: 64383a 22267987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076108
Row_Buffer_Locality_read = 0.075505
Row_Buffer_Locality_write = 0.083528
Bank_Level_Parallism = 6.714759
Bank_Level_Parallism_Col = 2.020759
Bank_Level_Parallism_Ready = 1.120939
write_to_read_ratio_blp_rw_average = 0.107509
GrpLevelPara = 1.762664 

BW Util details:
bwutil = 0.156270 
total_CMD = 29320289 
util_bw = 4581880 
Wasted_Col = 10543861 
Wasted_Row = 1837986 
Idle = 12356562 

BW Util Bottlenecks: 
RCDc_limit = 16219883 
RCDWRc_limit = 709156 
WTRc_limit = 2872565 
RTWc_limit = 2215370 
CCDLc_limit = 868838 
rwq = 0 
CCDLc_limit_alone = 695353 
WTRc_limit_alone = 2785393 
RTWc_limit_alone = 2129057 

Commands details: 
total_CMD = 29320289 
n_nop = 26449020 
Read = 1023321 
Write = 0 
L2_Alloc = 0 
L2_WB = 122149 
n_act = 1022223 
n_pre = 1022207 
n_ref = 0 
n_req = 1106431 
total_req = 1145470 

Dual Bus Interface Util: 
issued_total_row = 2044430 
issued_total_col = 1145470 
Row_Bus_Util =  0.069727 
CoL_Bus_Util = 0.039067 
Either_Row_CoL_Bus_Util = 0.097928 
Issued_on_Two_Bus_Simul_Util = 0.010867 
issued_two_Eff = 0.110972 
queue_avg = 8.290869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.29087

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2264817, Miss = 530039, Miss_rate = 0.234, Pending_hits = 3160, Reservation_fails = 12144
L2_cache_bank[1]: Access = 2260647, Miss = 524950, Miss_rate = 0.232, Pending_hits = 3208, Reservation_fails = 8416
L2_cache_bank[2]: Access = 2514879, Miss = 528678, Miss_rate = 0.210, Pending_hits = 3802, Reservation_fails = 12519
L2_cache_bank[3]: Access = 2272206, Miss = 552289, Miss_rate = 0.243, Pending_hits = 4383, Reservation_fails = 11854
L2_cache_bank[4]: Access = 2277528, Miss = 531630, Miss_rate = 0.233, Pending_hits = 3564, Reservation_fails = 13071
L2_cache_bank[5]: Access = 2160710, Miss = 528814, Miss_rate = 0.245, Pending_hits = 3346, Reservation_fails = 7326
L2_cache_bank[6]: Access = 2212988, Miss = 524757, Miss_rate = 0.237, Pending_hits = 3122, Reservation_fails = 12551
L2_cache_bank[7]: Access = 2215654, Miss = 527519, Miss_rate = 0.238, Pending_hits = 3153, Reservation_fails = 12238
L2_cache_bank[8]: Access = 2403467, Miss = 523713, Miss_rate = 0.218, Pending_hits = 3089, Reservation_fails = 11120
L2_cache_bank[9]: Access = 2227902, Miss = 516284, Miss_rate = 0.232, Pending_hits = 3049, Reservation_fails = 12588
L2_cache_bank[10]: Access = 2306134, Miss = 531759, Miss_rate = 0.231, Pending_hits = 3652, Reservation_fails = 12517
L2_cache_bank[11]: Access = 2215686, Miss = 520985, Miss_rate = 0.235, Pending_hits = 3040, Reservation_fails = 10512
L2_cache_bank[12]: Access = 2237979, Miss = 522025, Miss_rate = 0.233, Pending_hits = 3228, Reservation_fails = 16982
L2_cache_bank[13]: Access = 2294433, Miss = 520607, Miss_rate = 0.227, Pending_hits = 3223, Reservation_fails = 15049
L2_cache_bank[14]: Access = 2231601, Miss = 519766, Miss_rate = 0.233, Pending_hits = 3078, Reservation_fails = 13694
L2_cache_bank[15]: Access = 2197458, Miss = 525865, Miss_rate = 0.239, Pending_hits = 2900, Reservation_fails = 11817
L2_cache_bank[16]: Access = 2229347, Miss = 521832, Miss_rate = 0.234, Pending_hits = 3176, Reservation_fails = 13266
L2_cache_bank[17]: Access = 2126850, Miss = 529792, Miss_rate = 0.249, Pending_hits = 3183, Reservation_fails = 12557
L2_cache_bank[18]: Access = 2221607, Miss = 529007, Miss_rate = 0.238, Pending_hits = 3364, Reservation_fails = 15404
L2_cache_bank[19]: Access = 2221448, Miss = 523491, Miss_rate = 0.236, Pending_hits = 3171, Reservation_fails = 15839
L2_cache_bank[20]: Access = 2316294, Miss = 526498, Miss_rate = 0.227, Pending_hits = 3398, Reservation_fails = 14887
L2_cache_bank[21]: Access = 2209266, Miss = 525325, Miss_rate = 0.238, Pending_hits = 3305, Reservation_fails = 13101
L2_cache_bank[22]: Access = 2259268, Miss = 527538, Miss_rate = 0.233, Pending_hits = 3195, Reservation_fails = 9703
L2_cache_bank[23]: Access = 2322736, Miss = 529797, Miss_rate = 0.228, Pending_hits = 3167, Reservation_fails = 11298
L2_total_cache_accesses = 54200905
L2_total_cache_misses = 12642960
L2_total_cache_miss_rate = 0.2333
L2_total_cache_pending_hits = 78956
L2_total_cache_reservation_fails = 300453
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40761184
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78831
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7807704
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 300453
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4426089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 78831
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 717805
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 212084
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 197083
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 53073808
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1127097
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9145
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 291256
L2_cache_data_port_util = 0.151
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=54200905
icnt_total_pkts_simt_to_mem=54200905
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 54200905
Req_Network_cycles = 11433311
Req_Network_injected_packets_per_cycle =       4.7406 
Req_Network_conflicts_per_cycle =       2.7896
Req_Network_conflicts_per_cycle_util =       4.1248
Req_Bank_Level_Parallism =       7.0096
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       5.7625
Req_Network_out_buffer_full_per_cycle =       0.0543
Req_Network_out_buffer_avg_util =       5.4041

Reply_Network_injected_packets_num = 54200905
Reply_Network_cycles = 11433311
Reply_Network_injected_packets_per_cycle =        4.7406
Reply_Network_conflicts_per_cycle =        3.3274
Reply_Network_conflicts_per_cycle_util =       4.9249
Reply_Bank_Level_Parallism =       7.0165
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.9894
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1580
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 13 hrs, 23 min, 21 sec (48201 sec)
gpgpu_simulation_rate = 6527 (inst/sec)
gpgpu_simulation_rate = 237 (cycle/sec)
gpgpu_silicon_slowdown = 5759493x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c754360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754290..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 40: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 40 
gpu_sim_cycle = 420401
gpu_sim_insn = 42445
gpu_ipc =       0.1010
gpu_tot_sim_cycle = 11853712
gpu_tot_sim_insn = 314676823
gpu_tot_ipc =      26.5467
gpu_tot_issued_cta = 6032
gpu_occupancy = 3.1307% 
gpu_tot_occupancy = 68.1673% 
max_total_param_size = 0
gpu_stall_dramfull = 5724017
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0097
partiton_level_parallism_total  =       4.5728
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.2775
L2_BW  =       0.4239 GB/Sec
L2_BW_total  =     199.7411 GB/Sec
gpu_total_sim_rate=6483

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2789790, Miss = 1804039, Miss_rate = 0.647, Pending_hits = 36296, Reservation_fails = 1019518
	L1D_cache_core[1]: Access = 2682297, Miss = 1729303, Miss_rate = 0.645, Pending_hits = 35383, Reservation_fails = 1089194
	L1D_cache_core[2]: Access = 2709536, Miss = 1706631, Miss_rate = 0.630, Pending_hits = 33857, Reservation_fails = 953203
	L1D_cache_core[3]: Access = 2695066, Miss = 1792606, Miss_rate = 0.665, Pending_hits = 36062, Reservation_fails = 1117892
	L1D_cache_core[4]: Access = 2662116, Miss = 1739042, Miss_rate = 0.653, Pending_hits = 34627, Reservation_fails = 1017045
	L1D_cache_core[5]: Access = 2542269, Miss = 1692681, Miss_rate = 0.666, Pending_hits = 33271, Reservation_fails = 1053456
	L1D_cache_core[6]: Access = 2519766, Miss = 1623418, Miss_rate = 0.644, Pending_hits = 32895, Reservation_fails = 982045
	L1D_cache_core[7]: Access = 2537733, Miss = 1637136, Miss_rate = 0.645, Pending_hits = 32806, Reservation_fails = 929839
	L1D_cache_core[8]: Access = 2565161, Miss = 1656191, Miss_rate = 0.646, Pending_hits = 33614, Reservation_fails = 984868
	L1D_cache_core[9]: Access = 2794070, Miss = 1843785, Miss_rate = 0.660, Pending_hits = 36761, Reservation_fails = 1059739
	L1D_cache_core[10]: Access = 2678121, Miss = 1747580, Miss_rate = 0.653, Pending_hits = 35311, Reservation_fails = 1034383
	L1D_cache_core[11]: Access = 2773584, Miss = 1844189, Miss_rate = 0.665, Pending_hits = 35638, Reservation_fails = 1061630
	L1D_cache_core[12]: Access = 2635222, Miss = 1744994, Miss_rate = 0.662, Pending_hits = 34832, Reservation_fails = 1030045
	L1D_cache_core[13]: Access = 2662876, Miss = 1752928, Miss_rate = 0.658, Pending_hits = 34090, Reservation_fails = 1026787
	L1D_cache_core[14]: Access = 2711729, Miss = 1775841, Miss_rate = 0.655, Pending_hits = 33961, Reservation_fails = 1012224
	L1D_cache_core[15]: Access = 2706805, Miss = 1742089, Miss_rate = 0.644, Pending_hits = 35287, Reservation_fails = 1023273
	L1D_cache_core[16]: Access = 2545674, Miss = 1658920, Miss_rate = 0.652, Pending_hits = 32387, Reservation_fails = 947195
	L1D_cache_core[17]: Access = 2530525, Miss = 1660949, Miss_rate = 0.656, Pending_hits = 33560, Reservation_fails = 1048925
	L1D_cache_core[18]: Access = 2603579, Miss = 1733438, Miss_rate = 0.666, Pending_hits = 34353, Reservation_fails = 1056049
	L1D_cache_core[19]: Access = 2551253, Miss = 1643518, Miss_rate = 0.644, Pending_hits = 33560, Reservation_fails = 983906
	L1D_cache_core[20]: Access = 2724169, Miss = 1767177, Miss_rate = 0.649, Pending_hits = 35480, Reservation_fails = 998984
	L1D_cache_core[21]: Access = 2667079, Miss = 1749319, Miss_rate = 0.656, Pending_hits = 36341, Reservation_fails = 1040947
	L1D_cache_core[22]: Access = 2640395, Miss = 1755425, Miss_rate = 0.665, Pending_hits = 35644, Reservation_fails = 1100760
	L1D_cache_core[23]: Access = 2493877, Miss = 1660914, Miss_rate = 0.666, Pending_hits = 34699, Reservation_fails = 1032996
	L1D_cache_core[24]: Access = 2558590, Miss = 1655749, Miss_rate = 0.647, Pending_hits = 33827, Reservation_fails = 997879
	L1D_cache_core[25]: Access = 2615470, Miss = 1719200, Miss_rate = 0.657, Pending_hits = 33917, Reservation_fails = 987326
	L1D_cache_core[26]: Access = 2472754, Miss = 1607375, Miss_rate = 0.650, Pending_hits = 33256, Reservation_fails = 1025263
	L1D_cache_core[27]: Access = 2589575, Miss = 1634158, Miss_rate = 0.631, Pending_hits = 33181, Reservation_fails = 986557
	L1D_cache_core[28]: Access = 2617257, Miss = 1673182, Miss_rate = 0.639, Pending_hits = 33617, Reservation_fails = 1000931
	L1D_cache_core[29]: Access = 2858231, Miss = 1839262, Miss_rate = 0.643, Pending_hits = 36476, Reservation_fails = 1052418
	L1D_total_cache_accesses = 79134569
	L1D_total_cache_misses = 51591039
	L1D_total_cache_miss_rate = 0.6519
	L1D_total_cache_pending_hits = 1034989
	L1D_total_cache_reservation_fails = 30655277
	L1D_cache_data_port_util = 0.112
	L1D_cache_fill_port_util = 0.216
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26111941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1034978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 46509180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30469905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4351367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1035001
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 396600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 566550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 185372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 163942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 78007466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1127103

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15269
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9741535
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 20713101
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 185285
ctas_completed 6032, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
62020, 73121, 67220, 67822, 61942, 66264, 61616, 61847, 45757, 50586, 48319, 51097, 49391, 49242, 49646, 45180, 48558, 48430, 49561, 55397, 59943, 49111, 49835, 47289, 54253, 49097, 49528, 55864, 50774, 56583, 59215, 47951, 
gpgpu_n_tot_thrd_icount = 1582757184
gpgpu_n_tot_w_icount = 49461162
gpgpu_n_stall_shd_mem = 34588248
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53077882
gpgpu_n_mem_write_global = 1127103
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 82773149
gpgpu_n_store_insn = 1898598
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9248518
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31608975
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2979273
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11075824	W0_Idle:61100879	W0_Scoreboard:822100755	W1:18920239	W2:6891305	W3:3844839	W4:2615784	W5:1882701	W6:1470981	W7:1181784	W8:985782	W9:842627	W10:723458	W11:659355	W12:583984	W13:553054	W14:526937	W15:476818	W16:452834	W17:413920	W18:390259	W19:369763	W20:341852	W21:336089	W22:331670	W23:331902	W24:337751	W25:339264	W26:321186	W27:311050	W28:306047	W29:298424	W30:298392	W31:289153	W32:1831958
single_issue_nums: WS0:12121594	WS1:12564014	WS2:12465090	WS3:12310464	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 406884192 {8:50860524,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45084120 {40:1127103,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2034420960 {40:50860524,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9016824 {8:1127103,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 5089 
max_icnt2sh_latency = 255 
averagemflatency = 396 
avg_icnt2mem_latency = 108 
avg_mrq_latency = 83 
avg_icnt2sh_latency = 7 
mrq_lat_table:6409272 	121502 	255740 	547576 	929086 	976870 	1090451 	1305108 	1218127 	355697 	17152 	630 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28179616 	19051136 	4341451 	1715035 	809753 	107916 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426137 	279879 	123588 	91351 	40160495 	4963764 	2501717 	2362855 	1451426 	657501 	185093 	1179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29489224 	12170445 	7044708 	3603404 	1506037 	367253 	23914 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32620 	58022 	9426 	4415 	666 	229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        50        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        64        64        64        64        64        60        64 
dram[9]:        64        50        64        64        64        64        64        64        52        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    367138    195191    103311    150293    398171    346218    125319    194965    187720    139861    114438    457027    141187    174017    225149    168920 
dram[1]:    150033    232320    135421    173087    112436    128512    402138    116548    315112    199282    225447    459390    233666    164668    208679    193572 
dram[2]:    472597    409442    398368    179766    102929    422786    184363     88085    124643    150506    513861    161902    165286    455945    455059    334995 
dram[3]:    243452    390072    179300    163036    351843    427916    130109    193658     95369    201714    160100    143179    345127    196687    119616    191852 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    129240    414841 
dram[5]:    225148    183213    281701    292139    364546    253570    457041    249617    523826    124271    350444    130813    152001    199094    220095    410866 
dram[6]:    226688    203520    241520    422907    410423    339290    518687    164248    140446    206281    170292    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965    139897    178360    225194    449312    212864    205003    199807    193760    226710    162214    186144    419461    447213 
dram[8]:    227245    169917    512873    391273     94716    198978    448115    198318    150925    472331    227653    196815    166597    228012    119005    253295 
dram[9]:    151189    105608    170026    399401    379620    201113    458239    133838    230192    119869    453426    196437    430175    440042    135698    143557 
dram[10]:    126097    232777    115266    179814    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    168919    280497    214714    155119    466020    192333    222483    119072    135320    134764    365485    167310 
average row accesses per activate:
dram[0]:  1.083036  1.083419  1.084803  1.080838  1.085432  1.085379  1.085500  1.088618  1.081391  1.082705  1.084616  1.080489  1.084392  1.081909  1.082624  1.082457 
dram[1]:  1.084691  1.093219  1.092101  1.113013  1.085037  1.091401  1.083831  1.090529  1.080874  1.089210  1.083294  1.106179  1.081406  1.095985  1.085786  1.106315 
dram[2]:  1.081811  1.080511  1.082891  1.082024  1.078055  1.080917  1.091345  1.083603  1.081737  1.076598  1.079952  1.078677  1.087835  1.088025  1.081789  1.079783 
dram[3]:  1.077940  1.081636  1.082590  1.081923  1.081890  1.080853  1.079944  1.085331  1.080962  1.073527  1.073769  1.079600  1.083310  1.084496  1.078730  1.079786 
dram[4]:  1.075412  1.077477  1.077007  1.077313  1.076318  1.075827  1.080845  1.079919  1.073801  1.075763  1.076816  1.075342  1.079393  1.077964  1.078330  1.080041 
dram[5]:  1.088506  1.080267  1.082281  1.080305  1.080208  1.078328  1.086115  1.084395  1.080364  1.075795  1.085684  1.077245  1.079805  1.075911  1.088576  1.083893 
dram[6]:  1.081658  1.082400  1.077925  1.082666  1.076622  1.078776  1.082660  1.080788  1.077551  1.076070  1.078645  1.074229  1.078901  1.081511  1.082094  1.080145 
dram[7]:  1.079275  1.081392  1.080571  1.081025  1.078084  1.078425  1.083608  1.081712  1.074813  1.077260  1.075047  1.079766  1.081026  1.080382  1.082248  1.084373 
dram[8]:  1.080735  1.082799  1.081853  1.082917  1.075469  1.078584  1.081743  1.081015  1.078094  1.083327  1.078890  1.079491  1.079759  1.081646  1.084136  1.086179 
dram[9]:  1.085246  1.082702  1.085234  1.083249  1.080330  1.078384  1.087942  1.081055  1.082115  1.077520  1.081662  1.079732  1.082993  1.080521  1.085604  1.077698 
dram[10]:  1.086729  1.080618  1.085655  1.077719  1.078990  1.078268  1.086241  1.086350  1.078028  1.076718  1.079974  1.080727  1.077160  1.079594  1.081961  1.081903 
dram[11]:  1.085533  1.083028  1.082615  1.082047  1.080220  1.082567  1.089304  1.084467  1.077891  1.079504  1.080898  1.074652  1.083178  1.082728  1.086467  1.083263 
average row locality = 13227245/12225640 = 1.081927
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     63466     63209     62904     62477     64511     64507     64708     64192     63992     63110     64201     62895     64900     63885     64306     63680 
dram[1]:     63517     66200     63316     67349     64396     64728     64043     67257     64216     67409     63558     67534     63821     66374     64805     68372 
dram[2]:     64105     64214     63629     62864     62782     63986     66196     64297     63896     63520     64522     63632     64765     64633     64696     64631 
dram[3]:     62649     63834     62673     62997     63324     63357     62959     64363     64478     63854     62835     63495     64151     64836     64722     63808 
dram[4]:     63253     62952     62022     61544     62720     61236     65688     63296     62622     62741     62610     62363     63961     62404     63873     62801 
dram[5]:     65442     63101     63777     62553     62945     61179     65168     63822     63606     62453     64427     64008     64819     63789     64496     62977 
dram[6]:     63239     63217     61990     62763     62537     61461     64153     63142     62487     62229     64296     62929     63225     64238     63033     63538 
dram[7]:     62633     63939     62643     63115     62281     62903     64067     64395     62266     64390     62367     62944     62564     62615     64047     64545 
dram[8]:     64034     63453     62976     63452     62581     63399     63192     64763     62574     64114     62999     64213     62651     64002     63702     65232 
dram[9]:     64003     63468     63399     62620     63206     62415     64629     63911     62954     63215     64906     62861     63583     64163     65161     63727 
dram[10]:     64471     64406     63199     62607     63065     62621     64561     64155     63877     63711     63982     64163     63415     63155     62965     63574 
dram[11]:     64222     63145     63885     63596     62667     64964     64327     65576     64539     64202     63133     62991     63375     63912     64442     64383 
total dram reads = 12234224
bank skew: 68372/61179 = 1.12
chip skew: 1046895/1006086 = 1.04
number of total write accesses:
dram[0]:      7546      7458      7221      7288      7694      7703      7714      7676      7635      7566      7758      7659      7925      7982      7604      7770 
dram[1]:      7615      7350      7339      7717      7818      7505      7372      7790      7655      7697      7655      7794      7860      8000      7757      7879 
dram[2]:      7552      7506      7429      7576      7629      7673      7947      7684      7420      7406      7517      7866      7949      7854      7565      7856 
dram[3]:      7333      7651      7329      7544      7510      7698      7674      7704      7358      7489      7615      7616      7782      7799      7827      7809 
dram[4]:      7537      7525      7391      7463      7688      7483      7705      7622      7409      7603      7611      7560      7946      7968      7628      7632 
dram[5]:      7643      7511      7357      7506      7471      7430      7592      7752      7396      7383      7510      7663      7982      7954      7707      7660 
dram[6]:      7423      7541      7395      7457      7517      7660      7658      7547      7315      7558      7670      7536      7722      7925      7767      7706 
dram[7]:      7422      7547      7340      7435      7623      7581      7660      7880      7594      7570      7687      7758      7880      7810      7633      7649 
dram[8]:      7573      7549      7373      7541      7826      7648      7773      7727      7485      7677      7559      7442      7740      7898      7586      7723 
dram[9]:      7416      7541      7313      7468      7515      7574      7727      7708      7562      7359      7669      7654      7725      8096      7736      7751 
dram[10]:      7495      7618      7266      7380      7413      7712      7802      7544      7577      7632      7709      7642      7661      7948      7722      7620 
dram[11]:      7529      7483      7572      7415      7657      7693      7496      7772      7648      7655      7530      7712      7908      7724      7725      7630 
total dram writes = 1463747
bank skew: 8096/7221 = 1.12
chip skew: 122803/121397 = 1.01
average mf latency per bank:
dram[0]:       1253      1221      1260      1131      1534      1470      2269      2025      1656      1556      1454      1559      1425      1409      1373      1305
dram[1]:       1574      1991      1513      1958      2253      2901      3156      4247      1951      2552      2007      2529      1696      2292      2106      2112
dram[2]:       1382      1330      1367      1331      2066      1618      2395      2119      1755      1652      1753      1607      1521      1476      1401      1372
dram[3]:       1208      1161      1164      1164      1516      1473      2234      2252      1389      1507      1425      1381      1338      1303      1193      1250
dram[4]:       1133      1189      1105      1076      2141      1530      1863      2148      1620      1393      1360      1358      1278      1311      1282      1261
dram[5]:       1536      1215      1442      1150      2115      1551      3273      2206      2332      1527      1965      1452      1719      1311      1748      1287
dram[6]:       1111      1138      1121      1093      1407      1706      2238      2078      1455      1472      1446      1557      1287      1249      1313      1208
dram[7]:       1169      1189      1085      1120      1487      1580      1960      1933      1511      1414      1393      1450      1337      1268      1183      1226
dram[8]:       1133      1201      1089      1157      1381      1483      2106      1865      1521      1542      1484      1433      1289      1264      1221      1235
dram[9]:       1305      1199      1262      1224      1717      1592      2106      1980      1738      1689      1566      1596      1394      1320      1300      1314
dram[10]:       1241      1165      1212      1145      1590      1638      2332      2085      1552      1533      1541      1463      1403      1361      1451      1291
dram[11]:       1269      1208      1199      1142      1768      1719      2184      2136      1703      1515      1454      1320      1459      1355      1278      1211
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      7028      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7648      6787      8028      7168      7583      6899      7099      7444      7309
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      7015      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30398392 n_nop=27539245 n_act=1018456 n_pre=1018440 n_ref_event=0 n_req=1103606 n_rd=1020943 n_rd_L2_A=0 n_write=0 n_wr_bk=122199 bw_util=0.1504
n_activity=18224112 dram_eff=0.2509
bk0: 63466a 23432784i bk1: 63209a 23462021i bk2: 62904a 23495064i bk3: 62477a 23557210i bk4: 64511a 23335455i bk5: 64507a 23319624i bk6: 64708a 23282936i bk7: 64192a 23392609i bk8: 63992a 23354380i bk9: 63110a 23525409i bk10: 64201a 23383748i bk11: 62895a 23512806i bk12: 64900a 23251540i bk13: 63885a 23356705i bk14: 64306a 23318093i bk15: 63680a 23386490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077158
Row_Buffer_Locality_read = 0.076719
Row_Buffer_Locality_write = 0.082576
Bank_Level_Parallism = 6.719010
Bank_Level_Parallism_Col = 2.022017
Bank_Level_Parallism_Ready = 1.122811
write_to_read_ratio_blp_rw_average = 0.106502
GrpLevelPara = 1.763280 

BW Util details:
bwutil = 0.150421 
total_CMD = 30398392 
util_bw = 4572568 
Wasted_Col = 10491891 
Wasted_Row = 1840351 
Idle = 13493582 

BW Util Bottlenecks: 
RCDc_limit = 16143315 
RCDWRc_limit = 704203 
WTRc_limit = 2876024 
RTWc_limit = 2184302 
CCDLc_limit = 867943 
rwq = 0 
CCDLc_limit_alone = 695363 
WTRc_limit_alone = 2789204 
RTWc_limit_alone = 2098542 

Commands details: 
total_CMD = 30398392 
n_nop = 27539245 
Read = 1020943 
Write = 0 
L2_Alloc = 0 
L2_WB = 122199 
n_act = 1018456 
n_pre = 1018440 
n_ref = 0 
n_req = 1103606 
total_req = 1143142 

Dual Bus Interface Util: 
issued_total_row = 2036896 
issued_total_col = 1143142 
Row_Bus_Util =  0.067007 
CoL_Bus_Util = 0.037605 
Either_Row_CoL_Bus_Util = 0.094056 
Issued_on_Two_Bus_Simul_Util = 0.010556 
issued_two_Eff = 0.112233 
queue_avg = 7.749774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.74977
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30398392 n_nop=27501345 n_act=1035553 n_pre=1035537 n_ref_event=0 n_req=1130331 n_rd=1046895 n_rd_L2_A=0 n_write=0 n_wr_bk=122803 bw_util=0.1539
n_activity=18275412 dram_eff=0.256
bk0: 63517a 23108823i bk1: 66200a 22801760i bk2: 63316a 23115428i bk3: 67349a 22686160i bk4: 64396a 22984341i bk5: 64728a 23014855i bk6: 64043a 23122006i bk7: 67257a 22661363i bk8: 64216a 23024061i bk9: 67409a 22665298i bk10: 63558a 23066011i bk11: 67534a 22682078i bk12: 63821a 23055970i bk13: 66374a 22751385i bk14: 64805a 23003801i bk15: 68372a 22561772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083850
Row_Buffer_Locality_read = 0.083232
Row_Buffer_Locality_write = 0.091603
Bank_Level_Parallism = 7.165325
Bank_Level_Parallism_Col = 2.049931
Bank_Level_Parallism_Ready = 1.126762
write_to_read_ratio_blp_rw_average = 0.108389
GrpLevelPara = 1.783771 

BW Util details:
bwutil = 0.153916 
total_CMD = 30398392 
util_bw = 4678792 
Wasted_Col = 10521339 
Wasted_Row = 1789319 
Idle = 13408942 

BW Util Bottlenecks: 
RCDc_limit = 16294003 
RCDWRc_limit = 702126 
WTRc_limit = 2874706 
RTWc_limit = 2302224 
CCDLc_limit = 904909 
rwq = 0 
CCDLc_limit_alone = 725514 
WTRc_limit_alone = 2787192 
RTWc_limit_alone = 2210343 

Commands details: 
total_CMD = 30398392 
n_nop = 27501345 
Read = 1046895 
Write = 0 
L2_Alloc = 0 
L2_WB = 122803 
n_act = 1035553 
n_pre = 1035537 
n_ref = 0 
n_req = 1130331 
total_req = 1169698 

Dual Bus Interface Util: 
issued_total_row = 2071090 
issued_total_col = 1169698 
Row_Bus_Util =  0.068132 
CoL_Bus_Util = 0.038479 
Either_Row_CoL_Bus_Util = 0.095303 
Issued_on_Two_Bus_Simul_Util = 0.011308 
issued_two_Eff = 0.118652 
queue_avg = 10.752346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.7523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30398392 n_nop=27524566 n_act=1024964 n_pre=1024948 n_ref_event=0 n_req=1109259 n_rd=1026368 n_rd_L2_A=0 n_write=0 n_wr_bk=122429 bw_util=0.1512
n_activity=18273682 dram_eff=0.2515
bk0: 64105a 23311336i bk1: 64214a 23328591i bk2: 63629a 23377937i bk3: 62864a 23428272i bk4: 62782a 23413254i bk5: 63986a 23295766i bk6: 66196a 23082456i bk7: 64297a 23295327i bk8: 63896a 23335674i bk9: 63520a 23352765i bk10: 64522a 23261504i bk11: 63632a 23325516i bk12: 64765a 23198717i bk13: 64633a 23224860i bk14: 64696a 23227812i bk15: 64631a 23235967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075993
Row_Buffer_Locality_read = 0.075536
Row_Buffer_Locality_write = 0.081649
Bank_Level_Parallism = 6.786071
Bank_Level_Parallism_Col = 2.019315
Bank_Level_Parallism_Ready = 1.120175
write_to_read_ratio_blp_rw_average = 0.106591
GrpLevelPara = 1.762780 

BW Util details:
bwutil = 0.151166 
total_CMD = 30398392 
util_bw = 4595188 
Wasted_Col = 10555819 
Wasted_Row = 1833267 
Idle = 13414118 

BW Util Bottlenecks: 
RCDc_limit = 16250464 
RCDWRc_limit = 708624 
WTRc_limit = 2876416 
RTWc_limit = 2195624 
CCDLc_limit = 874216 
rwq = 0 
CCDLc_limit_alone = 701011 
WTRc_limit_alone = 2789145 
RTWc_limit_alone = 2109690 

Commands details: 
total_CMD = 30398392 
n_nop = 27524566 
Read = 1026368 
Write = 0 
L2_Alloc = 0 
L2_WB = 122429 
n_act = 1024964 
n_pre = 1024948 
n_ref = 0 
n_req = 1109259 
total_req = 1148797 

Dual Bus Interface Util: 
issued_total_row = 2049912 
issued_total_col = 1148797 
Row_Bus_Util =  0.067435 
CoL_Bus_Util = 0.037791 
Either_Row_CoL_Bus_Util = 0.094539 
Issued_on_Two_Bus_Simul_Util = 0.010688 
issued_two_Eff = 0.113049 
queue_avg = 8.497074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.49707
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30398392 n_nop=27535054 n_act=1018913 n_pre=1018897 n_ref_event=0 n_req=1100829 n_rd=1018335 n_rd_L2_A=0 n_write=0 n_wr_bk=121738 bw_util=0.15
n_activity=18247469 dram_eff=0.2499
bk0: 62649a 23542984i bk1: 63834a 23442083i bk2: 62673a 23581631i bk3: 62997a 23497807i bk4: 63324a 23490565i bk5: 63357a 23487905i bk6: 62959a 23512023i bk7: 64363a 23359007i bk8: 64478a 23359048i bk9: 63854a 23430021i bk10: 62835a 23562141i bk11: 63495a 23454578i bk12: 64151a 23370572i bk13: 64836a 23309488i bk14: 64722a 23387485i bk15: 63808a 23453121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074413
Row_Buffer_Locality_read = 0.073987
Row_Buffer_Locality_write = 0.079666
Bank_Level_Parallism = 6.643701
Bank_Level_Parallism_Col = 2.011735
Bank_Level_Parallism_Ready = 1.120963
write_to_read_ratio_blp_rw_average = 0.105965
GrpLevelPara = 1.756301 

BW Util details:
bwutil = 0.150018 
total_CMD = 30398392 
util_bw = 4560292 
Wasted_Col = 10543277 
Wasted_Row = 1856649 
Idle = 13438174 

BW Util Bottlenecks: 
RCDc_limit = 16197067 
RCDWRc_limit = 706770 
WTRc_limit = 2863769 
RTWc_limit = 2163846 
CCDLc_limit = 857286 
rwq = 0 
CCDLc_limit_alone = 687517 
WTRc_limit_alone = 2777691 
RTWc_limit_alone = 2080155 

Commands details: 
total_CMD = 30398392 
n_nop = 27535054 
Read = 1018335 
Write = 0 
L2_Alloc = 0 
L2_WB = 121738 
n_act = 1018913 
n_pre = 1018897 
n_ref = 0 
n_req = 1100829 
total_req = 1140073 

Dual Bus Interface Util: 
issued_total_row = 2037810 
issued_total_col = 1140073 
Row_Bus_Util =  0.067037 
CoL_Bus_Util = 0.037504 
Either_Row_CoL_Bus_Util = 0.094194 
Issued_on_Two_Bus_Simul_Util = 0.010347 
issued_two_Eff = 0.109853 
queue_avg = 7.352912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.35291
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30398392 n_nop=27550342 n_act=1010618 n_pre=1010602 n_ref_event=0 n_req=1088801 n_rd=1006086 n_rd_L2_A=0 n_write=0 n_wr_bk=121771 bw_util=0.1484
n_activity=18261428 dram_eff=0.247
bk0: 63253a 23720659i bk1: 62952a 23738448i bk2: 62022a 23837239i bk3: 61544a 23963153i bk4: 62720a 23781912i bk5: 61236a 23932088i bk6: 65688a 23431088i bk7: 63296a 23687864i bk8: 62622a 23748745i bk9: 62741a 23772510i bk10: 62610a 23721585i bk11: 62363a 23767326i bk12: 63961a 23621801i bk13: 62404a 23784257i bk14: 63873a 23628840i bk15: 62801a 23772207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.071807
Row_Buffer_Locality_read = 0.071205
Row_Buffer_Locality_write = 0.079139
Bank_Level_Parallism = 6.372492
Bank_Level_Parallism_Col = 1.998557
Bank_Level_Parallism_Ready = 1.118395
write_to_read_ratio_blp_rw_average = 0.105864
GrpLevelPara = 1.746081 

BW Util details:
bwutil = 0.148410 
total_CMD = 30398392 
util_bw = 4511428 
Wasted_Col = 10543662 
Wasted_Row = 1886691 
Idle = 13456611 

BW Util Bottlenecks: 
RCDc_limit = 16120236 
RCDWRc_limit = 712872 
WTRc_limit = 2862937 
RTWc_limit = 2134956 
CCDLc_limit = 842559 
rwq = 0 
CCDLc_limit_alone = 674768 
WTRc_limit_alone = 2777211 
RTWc_limit_alone = 2052891 

Commands details: 
total_CMD = 30398392 
n_nop = 27550342 
Read = 1006086 
Write = 0 
L2_Alloc = 0 
L2_WB = 121771 
n_act = 1010618 
n_pre = 1010602 
n_ref = 0 
n_req = 1088801 
total_req = 1127857 

Dual Bus Interface Util: 
issued_total_row = 2021220 
issued_total_col = 1127857 
Row_Bus_Util =  0.066491 
CoL_Bus_Util = 0.037103 
Either_Row_CoL_Bus_Util = 0.093691 
Issued_on_Two_Bus_Simul_Util = 0.009903 
issued_two_Eff = 0.105696 
queue_avg = 6.293211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.29321
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30398392 n_nop=27537735 n_act=1017633 n_pre=1017617 n_ref_event=0 n_req=1100828 n_rd=1018562 n_rd_L2_A=0 n_write=0 n_wr_bk=121517 bw_util=0.15
n_activity=18279112 dram_eff=0.2495
bk0: 65442a 23304198i bk1: 63101a 23577315i bk2: 63777a 23496381i bk3: 62553a 23632776i bk4: 62945a 23614853i bk5: 61179a 23818158i bk6: 65168a 23297867i bk7: 63822a 23468071i bk8: 63606a 23422540i bk9: 62453a 23652371i bk10: 64427a 23375636i bk11: 64008a 23397349i bk12: 64819a 23327422i bk13: 63789a 23468131i bk14: 64496a 23367357i bk15: 62977a 23605413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075575
Row_Buffer_Locality_read = 0.075234
Row_Buffer_Locality_write = 0.079790
Bank_Level_Parallism = 6.611463
Bank_Level_Parallism_Col = 2.008156
Bank_Level_Parallism_Ready = 1.118298
write_to_read_ratio_blp_rw_average = 0.105878
GrpLevelPara = 1.755086 

BW Util details:
bwutil = 0.150018 
total_CMD = 30398392 
util_bw = 4560316 
Wasted_Col = 10531265 
Wasted_Row = 1865045 
Idle = 13441766 

BW Util Bottlenecks: 
RCDc_limit = 16168893 
RCDWRc_limit = 707062 
WTRc_limit = 2832080 
RTWc_limit = 2144280 
CCDLc_limit = 863762 
rwq = 0 
CCDLc_limit_alone = 693748 
WTRc_limit_alone = 2746529 
RTWc_limit_alone = 2059817 

Commands details: 
total_CMD = 30398392 
n_nop = 27537735 
Read = 1018562 
Write = 0 
L2_Alloc = 0 
L2_WB = 121517 
n_act = 1017633 
n_pre = 1017617 
n_ref = 0 
n_req = 1100828 
total_req = 1140079 

Dual Bus Interface Util: 
issued_total_row = 2035250 
issued_total_col = 1140079 
Row_Bus_Util =  0.066953 
CoL_Bus_Util = 0.037505 
Either_Row_CoL_Bus_Util = 0.094106 
Issued_on_Two_Bus_Simul_Util = 0.010352 
issued_two_Eff = 0.110000 
queue_avg = 8.113225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.11322
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30398392 n_nop=27553272 n_act=1010716 n_pre=1010700 n_ref_event=0 n_req=1091116 n_rd=1008477 n_rd_L2_A=0 n_write=0 n_wr_bk=121397 bw_util=0.1487
n_activity=18254982 dram_eff=0.2476
bk0: 63239a 23615531i bk1: 63217a 23632139i bk2: 61990a 23742925i bk3: 62763a 23683628i bk4: 62537a 23698329i bk5: 61461a 23874974i bk6: 64153a 23497340i bk7: 63142a 23618410i bk8: 62487a 23658571i bk9: 62229a 23707110i bk10: 64296a 23461602i bk11: 62929a 23575437i bk12: 63225a 23603491i bk13: 64238a 23501759i bk14: 63033a 23608517i bk15: 63538a 23599915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073686
Row_Buffer_Locality_read = 0.073198
Row_Buffer_Locality_write = 0.079648
Bank_Level_Parallism = 6.489378
Bank_Level_Parallism_Col = 2.000935
Bank_Level_Parallism_Ready = 1.119174
write_to_read_ratio_blp_rw_average = 0.105707
GrpLevelPara = 1.749034 

BW Util details:
bwutil = 0.148676 
total_CMD = 30398392 
util_bw = 4519496 
Wasted_Col = 10520922 
Wasted_Row = 1882763 
Idle = 13475211 

BW Util Bottlenecks: 
RCDc_limit = 16098830 
RCDWRc_limit = 709623 
WTRc_limit = 2861268 
RTWc_limit = 2127706 
CCDLc_limit = 847128 
rwq = 0 
CCDLc_limit_alone = 679601 
WTRc_limit_alone = 2775433 
RTWc_limit_alone = 2046014 

Commands details: 
total_CMD = 30398392 
n_nop = 27553272 
Read = 1008477 
Write = 0 
L2_Alloc = 0 
L2_WB = 121397 
n_act = 1010716 
n_pre = 1010700 
n_ref = 0 
n_req = 1091116 
total_req = 1129874 

Dual Bus Interface Util: 
issued_total_row = 2021416 
issued_total_col = 1129874 
Row_Bus_Util =  0.066497 
CoL_Bus_Util = 0.037169 
Either_Row_CoL_Bus_Util = 0.093594 
Issued_on_Two_Bus_Simul_Util = 0.010072 
issued_two_Eff = 0.107612 
queue_avg = 6.877741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.87774
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30398392 n_nop=27547595 n_act=1013178 n_pre=1013162 n_ref_event=0 n_req=1094182 n_rd=1011714 n_rd_L2_A=0 n_write=0 n_wr_bk=122069 bw_util=0.1492
n_activity=18277477 dram_eff=0.2481
bk0: 62633a 23673496i bk1: 63939a 23557616i bk2: 62643a 23692518i bk3: 63115a 23636867i bk4: 62281a 23785610i bk5: 62903a 23678161i bk6: 64067a 23521945i bk7: 64395a 23507802i bk8: 62266a 23666957i bk9: 64390a 23454312i bk10: 62367a 23711486i bk11: 62944a 23623340i bk12: 62564a 23705526i bk13: 62615a 23734361i bk14: 64047a 23563216i bk15: 64545a 23488283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074032
Row_Buffer_Locality_read = 0.073552
Row_Buffer_Locality_write = 0.079922
Bank_Level_Parallism = 6.487034
Bank_Level_Parallism_Col = 2.004466
Bank_Level_Parallism_Ready = 1.120245
write_to_read_ratio_blp_rw_average = 0.105558
GrpLevelPara = 1.749340 

BW Util details:
bwutil = 0.149190 
total_CMD = 30398392 
util_bw = 4535132 
Wasted_Col = 10532734 
Wasted_Row = 1873743 
Idle = 13456783 

BW Util Bottlenecks: 
RCDc_limit = 16127527 
RCDWRc_limit = 708018 
WTRc_limit = 2861669 
RTWc_limit = 2136350 
CCDLc_limit = 854600 
rwq = 0 
CCDLc_limit_alone = 685303 
WTRc_limit_alone = 2775438 
RTWc_limit_alone = 2053284 

Commands details: 
total_CMD = 30398392 
n_nop = 27547595 
Read = 1011714 
Write = 0 
L2_Alloc = 0 
L2_WB = 122069 
n_act = 1013178 
n_pre = 1013162 
n_ref = 0 
n_req = 1094182 
total_req = 1133783 

Dual Bus Interface Util: 
issued_total_row = 2026340 
issued_total_col = 1133783 
Row_Bus_Util =  0.066659 
CoL_Bus_Util = 0.037297 
Either_Row_CoL_Bus_Util = 0.093781 
Issued_on_Two_Bus_Simul_Util = 0.010176 
issued_two_Eff = 0.108505 
queue_avg = 6.741285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.74129
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30398392 n_nop=27535661 n_act=1017863 n_pre=1017847 n_ref_event=0 n_req=1100361 n_rd=1017337 n_rd_L2_A=0 n_write=0 n_wr_bk=122120 bw_util=0.1499
n_activity=18304296 dram_eff=0.249
bk0: 64034a 23449290i bk1: 63453a 23490654i bk2: 62976a 23587221i bk3: 63452a 23494237i bk4: 62581a 23639607i bk5: 63399a 23523798i bk6: 63192a 23563964i bk7: 64763a 23378915i bk8: 62574a 23579542i bk9: 64114a 23448619i bk10: 62999a 23544404i bk11: 64213a 23384317i bk12: 62651a 23613523i bk13: 64002a 23417234i bk14: 63702a 23494336i bk15: 65232a 23311755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074974
Row_Buffer_Locality_read = 0.074621
Row_Buffer_Locality_write = 0.079302
Bank_Level_Parallism = 6.584790
Bank_Level_Parallism_Col = 2.005657
Bank_Level_Parallism_Ready = 1.120425
write_to_read_ratio_blp_rw_average = 0.105990
GrpLevelPara = 1.752178 

BW Util details:
bwutil = 0.149936 
total_CMD = 30398392 
util_bw = 4557828 
Wasted_Col = 10573620 
Wasted_Row = 1877024 
Idle = 13389920 

BW Util Bottlenecks: 
RCDc_limit = 16190677 
RCDWRc_limit = 713258 
WTRc_limit = 2876905 
RTWc_limit = 2157641 
CCDLc_limit = 857301 
rwq = 0 
CCDLc_limit_alone = 687524 
WTRc_limit_alone = 2790514 
RTWc_limit_alone = 2074255 

Commands details: 
total_CMD = 30398392 
n_nop = 27535661 
Read = 1017337 
Write = 0 
L2_Alloc = 0 
L2_WB = 122120 
n_act = 1017863 
n_pre = 1017847 
n_ref = 0 
n_req = 1100361 
total_req = 1139457 

Dual Bus Interface Util: 
issued_total_row = 2035710 
issued_total_col = 1139457 
Row_Bus_Util =  0.066968 
CoL_Bus_Util = 0.037484 
Either_Row_CoL_Bus_Util = 0.094174 
Issued_on_Two_Bus_Simul_Util = 0.010278 
issued_two_Eff = 0.109139 
queue_avg = 7.370641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.37064
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30398392 n_nop=27538443 n_act=1017501 n_pre=1017485 n_ref_event=0 n_req=1100941 n_rd=1018221 n_rd_L2_A=0 n_write=0 n_wr_bk=121814 bw_util=0.15
n_activity=18288527 dram_eff=0.2493
bk0: 64003a 23362912i bk1: 63468a 23447921i bk2: 63399a 23440442i bk3: 62620a 23510480i bk4: 63206a 23477564i bk5: 62415a 23564679i bk6: 64629a 23305549i bk7: 63911a 23430570i bk8: 62954a 23456306i bk9: 63215a 23463008i bk10: 64906a 23249973i bk11: 62861a 23495220i bk12: 63583a 23439051i bk13: 64163a 23369330i bk14: 65161a 23271539i bk15: 63727a 23397284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075791
Row_Buffer_Locality_read = 0.075433
Row_Buffer_Locality_write = 0.080198
Bank_Level_Parallism = 6.673007
Bank_Level_Parallism_Col = 2.011961
Bank_Level_Parallism_Ready = 1.120655
write_to_read_ratio_blp_rw_average = 0.106704
GrpLevelPara = 1.757480 

BW Util details:
bwutil = 0.150013 
total_CMD = 30398392 
util_bw = 4560140 
Wasted_Col = 10539809 
Wasted_Row = 1872850 
Idle = 13425593 

BW Util Bottlenecks: 
RCDc_limit = 16164585 
RCDWRc_limit = 710269 
WTRc_limit = 2860254 
RTWc_limit = 2178030 
CCDLc_limit = 859645 
rwq = 0 
CCDLc_limit_alone = 688255 
WTRc_limit_alone = 2773507 
RTWc_limit_alone = 2093387 

Commands details: 
total_CMD = 30398392 
n_nop = 27538443 
Read = 1018221 
Write = 0 
L2_Alloc = 0 
L2_WB = 121814 
n_act = 1017501 
n_pre = 1017485 
n_ref = 0 
n_req = 1100941 
total_req = 1140035 

Dual Bus Interface Util: 
issued_total_row = 2034986 
issued_total_col = 1140035 
Row_Bus_Util =  0.066944 
CoL_Bus_Util = 0.037503 
Either_Row_CoL_Bus_Util = 0.094082 
Issued_on_Two_Bus_Simul_Util = 0.010365 
issued_two_Eff = 0.110167 
queue_avg = 7.961207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.96121
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30398392 n_nop=27538968 n_act=1018018 n_pre=1018002 n_ref_event=0 n_req=1100522 n_rd=1017927 n_rd_L2_A=0 n_write=0 n_wr_bk=121741 bw_util=0.15
n_activity=18272516 dram_eff=0.2495
bk0: 64471a 23326055i bk1: 64406a 23400301i bk2: 63199a 23465718i bk3: 62607a 23559913i bk4: 63065a 23534226i bk5: 62621a 23570997i bk6: 64561a 23333985i bk7: 64155a 23365761i bk8: 63877a 23368126i bk9: 63711a 23392421i bk10: 63982a 23354036i bk11: 64163a 23374500i bk12: 63415a 23423943i bk13: 63155a 23491914i bk14: 62965a 23475874i bk15: 63574a 23472219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074968
Row_Buffer_Locality_read = 0.074505
Row_Buffer_Locality_write = 0.080671
Bank_Level_Parallism = 6.671183
Bank_Level_Parallism_Col = 2.008837
Bank_Level_Parallism_Ready = 1.117999
write_to_read_ratio_blp_rw_average = 0.105939
GrpLevelPara = 1.755668 

BW Util details:
bwutil = 0.149964 
total_CMD = 30398392 
util_bw = 4558672 
Wasted_Col = 10530424 
Wasted_Row = 1854455 
Idle = 13454841 

BW Util Bottlenecks: 
RCDc_limit = 16176691 
RCDWRc_limit = 707629 
WTRc_limit = 2841595 
RTWc_limit = 2154043 
CCDLc_limit = 860020 
rwq = 0 
CCDLc_limit_alone = 690030 
WTRc_limit_alone = 2756005 
RTWc_limit_alone = 2069643 

Commands details: 
total_CMD = 30398392 
n_nop = 27538968 
Read = 1017927 
Write = 0 
L2_Alloc = 0 
L2_WB = 121741 
n_act = 1018018 
n_pre = 1018002 
n_ref = 0 
n_req = 1100522 
total_req = 1139668 

Dual Bus Interface Util: 
issued_total_row = 2036020 
issued_total_col = 1139668 
Row_Bus_Util =  0.066978 
CoL_Bus_Util = 0.037491 
Either_Row_CoL_Bus_Util = 0.094065 
Issued_on_Two_Bus_Simul_Util = 0.010404 
issued_two_Eff = 0.110604 
queue_avg = 7.696552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.69655
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30398392 n_nop=27527063 n_act=1022234 n_pre=1022218 n_ref_event=0 n_req=1106469 n_rd=1023359 n_rd_L2_A=0 n_write=0 n_wr_bk=122149 bw_util=0.1507
n_activity=18273334 dram_eff=0.2507
bk0: 64222a 23351474i bk1: 63145a 23467586i bk2: 63885a 23388648i bk3: 63596a 23432477i bk4: 62667a 23508124i bk5: 64964a 23248014i bk6: 64327a 23327931i bk7: 65576a 23226370i bk8: 64539a 23313557i bk9: 64202a 23348001i bk10: 63133a 23461208i bk11: 62991a 23502220i bk12: 63375a 23448196i bk13: 63912a 23346934i bk14: 64442a 23319996i bk15: 64383a 23346090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076130
Row_Buffer_Locality_read = 0.075529
Row_Buffer_Locality_write = 0.083528
Bank_Level_Parallism = 6.714572
Bank_Level_Parallism_Col = 2.020738
Bank_Level_Parallism_Ready = 1.120935
write_to_read_ratio_blp_rw_average = 0.107507
GrpLevelPara = 1.762649 

BW Util details:
bwutil = 0.150733 
total_CMD = 30398392 
util_bw = 4582032 
Wasted_Col = 10544130 
Wasted_Row = 1838226 
Idle = 13434004 

BW Util Bottlenecks: 
RCDc_limit = 16220147 
RCDWRc_limit = 709156 
WTRc_limit = 2872565 
RTWc_limit = 2215370 
CCDLc_limit = 868843 
rwq = 0 
CCDLc_limit_alone = 695358 
WTRc_limit_alone = 2785393 
RTWc_limit_alone = 2129057 

Commands details: 
total_CMD = 30398392 
n_nop = 27527063 
Read = 1023359 
Write = 0 
L2_Alloc = 0 
L2_WB = 122149 
n_act = 1022234 
n_pre = 1022218 
n_ref = 0 
n_req = 1106469 
total_req = 1145508 

Dual Bus Interface Util: 
issued_total_row = 2044452 
issued_total_col = 1145508 
Row_Bus_Util =  0.067255 
CoL_Bus_Util = 0.037683 
Either_Row_CoL_Bus_Util = 0.094457 
Issued_on_Two_Bus_Simul_Util = 0.010482 
issued_two_Eff = 0.110970 
queue_avg = 7.996829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.99683

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2264981, Miss = 530061, Miss_rate = 0.234, Pending_hits = 3160, Reservation_fails = 12144
L2_cache_bank[1]: Access = 2260827, Miss = 524974, Miss_rate = 0.232, Pending_hits = 3208, Reservation_fails = 8416
L2_cache_bank[2]: Access = 2515077, Miss = 528697, Miss_rate = 0.210, Pending_hits = 3802, Reservation_fails = 12519
L2_cache_bank[3]: Access = 2272374, Miss = 552302, Miss_rate = 0.243, Pending_hits = 4383, Reservation_fails = 11854
L2_cache_bank[4]: Access = 2277689, Miss = 531648, Miss_rate = 0.233, Pending_hits = 3564, Reservation_fails = 13071
L2_cache_bank[5]: Access = 2160862, Miss = 528829, Miss_rate = 0.245, Pending_hits = 3346, Reservation_fails = 7326
L2_cache_bank[6]: Access = 2213174, Miss = 524773, Miss_rate = 0.237, Pending_hits = 3122, Reservation_fails = 12551
L2_cache_bank[7]: Access = 2215814, Miss = 527535, Miss_rate = 0.238, Pending_hits = 3153, Reservation_fails = 12238
L2_cache_bank[8]: Access = 2403632, Miss = 523732, Miss_rate = 0.218, Pending_hits = 3089, Reservation_fails = 11120
L2_cache_bank[9]: Access = 2228072, Miss = 516299, Miss_rate = 0.232, Pending_hits = 3049, Reservation_fails = 12588
L2_cache_bank[10]: Access = 2306296, Miss = 531778, Miss_rate = 0.231, Pending_hits = 3652, Reservation_fails = 12517
L2_cache_bank[11]: Access = 2215851, Miss = 521003, Miss_rate = 0.235, Pending_hits = 3040, Reservation_fails = 10512
L2_cache_bank[12]: Access = 2238158, Miss = 522044, Miss_rate = 0.233, Pending_hits = 3228, Reservation_fails = 16982
L2_cache_bank[13]: Access = 2294585, Miss = 520623, Miss_rate = 0.227, Pending_hits = 3223, Reservation_fails = 15049
L2_cache_bank[14]: Access = 2231760, Miss = 519788, Miss_rate = 0.233, Pending_hits = 3078, Reservation_fails = 13694
L2_cache_bank[15]: Access = 2197620, Miss = 525884, Miss_rate = 0.239, Pending_hits = 2900, Reservation_fails = 11817
L2_cache_bank[16]: Access = 2229545, Miss = 521851, Miss_rate = 0.234, Pending_hits = 3176, Reservation_fails = 13266
L2_cache_bank[17]: Access = 2127014, Miss = 529806, Miss_rate = 0.249, Pending_hits = 3183, Reservation_fails = 12557
L2_cache_bank[18]: Access = 2221783, Miss = 529024, Miss_rate = 0.238, Pending_hits = 3364, Reservation_fails = 15404
L2_cache_bank[19]: Access = 2221617, Miss = 523508, Miss_rate = 0.236, Pending_hits = 3171, Reservation_fails = 15839
L2_cache_bank[20]: Access = 2316471, Miss = 526516, Miss_rate = 0.227, Pending_hits = 3398, Reservation_fails = 14887
L2_cache_bank[21]: Access = 2209420, Miss = 525345, Miss_rate = 0.238, Pending_hits = 3305, Reservation_fails = 13101
L2_cache_bank[22]: Access = 2259448, Miss = 527556, Miss_rate = 0.233, Pending_hits = 3195, Reservation_fails = 9703
L2_cache_bank[23]: Access = 2322915, Miss = 529817, Miss_rate = 0.228, Pending_hits = 3167, Reservation_fails = 11298
L2_total_cache_accesses = 54204985
L2_total_cache_misses = 12643393
L2_total_cache_miss_rate = 0.2333
L2_total_cache_pending_hits = 78956
L2_total_cache_reservation_fails = 300453
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40764827
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78831
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7807820
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 300453
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4426404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 78831
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 717809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 212084
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 197085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 53077882
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1127103
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9145
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 291256
L2_cache_data_port_util = 0.146
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=54204985
icnt_total_pkts_simt_to_mem=54204985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 54204985
Req_Network_cycles = 11853712
Req_Network_injected_packets_per_cycle =       4.5728 
Req_Network_conflicts_per_cycle =       2.6907
Req_Network_conflicts_per_cycle_util =       4.1226
Req_Bank_Level_Parallism =       7.0064
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       5.5581
Req_Network_out_buffer_full_per_cycle =       0.0524
Req_Network_out_buffer_avg_util =       5.2124

Reply_Network_injected_packets_num = 54204985
Reply_Network_cycles = 11853712
Reply_Network_injected_packets_per_cycle =        4.5728
Reply_Network_conflicts_per_cycle =        3.2094
Reply_Network_conflicts_per_cycle_util =       4.9223
Reply_Bank_Level_Parallism =       7.0133
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.9543
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1524
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 13 hrs, 28 min, 54 sec (48534 sec)
gpgpu_simulation_rate = 6483 (inst/sec)
gpgpu_simulation_rate = 244 (cycle/sec)
gpgpu_silicon_slowdown = 5594262x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c7542cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c7542a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd0c754360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd0c754290..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616b9004cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 41: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 41 
gpu_sim_cycle = 14450
gpu_sim_insn = 5512
gpu_ipc =       0.3815
gpu_tot_sim_cycle = 11868162
gpu_tot_sim_insn = 314682335
gpu_tot_ipc =      26.5148
gpu_tot_issued_cta = 6033
gpu_occupancy = 3.3767% 
gpu_tot_occupancy = 68.1647% 
max_total_param_size = 0
gpu_stall_dramfull = 5724017
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0012
partiton_level_parallism_total  =       4.5673
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.2775
L2_BW  =       0.0514 GB/Sec
L2_BW_total  =     199.4980 GB/Sec
gpu_total_sim_rate=6482

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2789790, Miss = 1804039, Miss_rate = 0.647, Pending_hits = 36296, Reservation_fails = 1019518
	L1D_cache_core[1]: Access = 2682297, Miss = 1729303, Miss_rate = 0.645, Pending_hits = 35383, Reservation_fails = 1089194
	L1D_cache_core[2]: Access = 2709536, Miss = 1706631, Miss_rate = 0.630, Pending_hits = 33857, Reservation_fails = 953203
	L1D_cache_core[3]: Access = 2695066, Miss = 1792606, Miss_rate = 0.665, Pending_hits = 36062, Reservation_fails = 1117892
	L1D_cache_core[4]: Access = 2662116, Miss = 1739042, Miss_rate = 0.653, Pending_hits = 34627, Reservation_fails = 1017045
	L1D_cache_core[5]: Access = 2542269, Miss = 1692681, Miss_rate = 0.666, Pending_hits = 33271, Reservation_fails = 1053456
	L1D_cache_core[6]: Access = 2519766, Miss = 1623418, Miss_rate = 0.644, Pending_hits = 32895, Reservation_fails = 982045
	L1D_cache_core[7]: Access = 2537733, Miss = 1637136, Miss_rate = 0.645, Pending_hits = 32806, Reservation_fails = 929839
	L1D_cache_core[8]: Access = 2565161, Miss = 1656191, Miss_rate = 0.646, Pending_hits = 33614, Reservation_fails = 984868
	L1D_cache_core[9]: Access = 2794070, Miss = 1843785, Miss_rate = 0.660, Pending_hits = 36761, Reservation_fails = 1059739
	L1D_cache_core[10]: Access = 2678121, Miss = 1747580, Miss_rate = 0.653, Pending_hits = 35311, Reservation_fails = 1034383
	L1D_cache_core[11]: Access = 2773584, Miss = 1844189, Miss_rate = 0.665, Pending_hits = 35638, Reservation_fails = 1061630
	L1D_cache_core[12]: Access = 2635222, Miss = 1744994, Miss_rate = 0.662, Pending_hits = 34832, Reservation_fails = 1030045
	L1D_cache_core[13]: Access = 2662876, Miss = 1752928, Miss_rate = 0.658, Pending_hits = 34090, Reservation_fails = 1026787
	L1D_cache_core[14]: Access = 2711729, Miss = 1775841, Miss_rate = 0.655, Pending_hits = 33961, Reservation_fails = 1012224
	L1D_cache_core[15]: Access = 2706805, Miss = 1742089, Miss_rate = 0.644, Pending_hits = 35287, Reservation_fails = 1023273
	L1D_cache_core[16]: Access = 2545674, Miss = 1658920, Miss_rate = 0.652, Pending_hits = 32387, Reservation_fails = 947195
	L1D_cache_core[17]: Access = 2530641, Miss = 1660964, Miss_rate = 0.656, Pending_hits = 33561, Reservation_fails = 1048925
	L1D_cache_core[18]: Access = 2603579, Miss = 1733438, Miss_rate = 0.666, Pending_hits = 34353, Reservation_fails = 1056049
	L1D_cache_core[19]: Access = 2551253, Miss = 1643518, Miss_rate = 0.644, Pending_hits = 33560, Reservation_fails = 983906
	L1D_cache_core[20]: Access = 2724169, Miss = 1767177, Miss_rate = 0.649, Pending_hits = 35480, Reservation_fails = 998984
	L1D_cache_core[21]: Access = 2667079, Miss = 1749319, Miss_rate = 0.656, Pending_hits = 36341, Reservation_fails = 1040947
	L1D_cache_core[22]: Access = 2640395, Miss = 1755425, Miss_rate = 0.665, Pending_hits = 35644, Reservation_fails = 1100760
	L1D_cache_core[23]: Access = 2493877, Miss = 1660914, Miss_rate = 0.666, Pending_hits = 34699, Reservation_fails = 1032996
	L1D_cache_core[24]: Access = 2558590, Miss = 1655749, Miss_rate = 0.647, Pending_hits = 33827, Reservation_fails = 997879
	L1D_cache_core[25]: Access = 2615470, Miss = 1719200, Miss_rate = 0.657, Pending_hits = 33917, Reservation_fails = 987326
	L1D_cache_core[26]: Access = 2472754, Miss = 1607375, Miss_rate = 0.650, Pending_hits = 33256, Reservation_fails = 1025263
	L1D_cache_core[27]: Access = 2589575, Miss = 1634158, Miss_rate = 0.631, Pending_hits = 33181, Reservation_fails = 986557
	L1D_cache_core[28]: Access = 2617257, Miss = 1673182, Miss_rate = 0.639, Pending_hits = 33617, Reservation_fails = 1000931
	L1D_cache_core[29]: Access = 2858231, Miss = 1839262, Miss_rate = 0.643, Pending_hits = 36476, Reservation_fails = 1052418
	L1D_total_cache_accesses = 79134685
	L1D_total_cache_misses = 51591054
	L1D_total_cache_miss_rate = 0.6519
	L1D_total_cache_pending_hits = 1034990
	L1D_total_cache_reservation_fails = 30655277
	L1D_cache_data_port_util = 0.112
	L1D_cache_fill_port_util = 0.216
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26112039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1034979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 46509187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30469905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4351375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1035002
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 396602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 566550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 185372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 163942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 78007580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1127105

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15269
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9741535
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 20713101
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 185285
ctas_completed 6033, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
62020, 73121, 67220, 67822, 61942, 66264, 61616, 61847, 45757, 50586, 48319, 51097, 49391, 49242, 49646, 45180, 48558, 48430, 49561, 55397, 59943, 49111, 49835, 47289, 54253, 49097, 49528, 55864, 50774, 56583, 59215, 47951, 
gpgpu_n_tot_thrd_icount = 1582775744
gpgpu_n_tot_w_icount = 49461742
gpgpu_n_stall_shd_mem = 34588248
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53077897
gpgpu_n_mem_write_global = 1127105
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 82773263
gpgpu_n_store_insn = 1898600
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9250822
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31608975
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2979273
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11076012	W0_Idle:61129159	W0_Scoreboard:822109503	W1:18920659	W2:6891305	W3:3844839	W4:2615784	W5:1882701	W6:1470981	W7:1181784	W8:985782	W9:842627	W10:723458	W11:659355	W12:583984	W13:553054	W14:526937	W15:476818	W16:452834	W17:413920	W18:390259	W19:369763	W20:341852	W21:336089	W22:331670	W23:331902	W24:337751	W25:339264	W26:321186	W27:311050	W28:306047	W29:298424	W30:298392	W31:289153	W32:1832118
single_issue_nums: WS0:12122054	WS1:12564054	WS2:12465130	WS3:12310504	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 406884312 {8:50860539,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45084200 {40:1127105,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2034421560 {40:50860539,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9016840 {8:1127105,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 88694320 {40:2217358,}
maxmflatency = 9155 
max_icnt2mem_latency = 6396 
maxmrqlatency = 5089 
max_icnt2sh_latency = 255 
averagemflatency = 396 
avg_icnt2mem_latency = 108 
avg_mrq_latency = 83 
avg_icnt2sh_latency = 7 
mrq_lat_table:6409275 	121502 	255740 	547576 	929086 	976870 	1090451 	1305108 	1218127 	355697 	17152 	630 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28179630 	19051139 	4341451 	1715035 	809753 	107916 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1426137 	279879 	123588 	91351 	40160512 	4963764 	2501717 	2362855 	1451426 	657501 	185093 	1179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29489241 	12170445 	7044708 	3603404 	1506037 	367253 	23914 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32634 	58025 	9426 	4415 	666 	229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        52        52        60        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        50        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        60        48        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[8]:        64        64        64        64        64        48        64        65        64        64        64        64        64        64        60        64 
dram[9]:        64        50        64        64        64        64        64        64        52        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    367138    195191    103311    150293    398171    346218    125319    194965    187720    139861    114438    457027    141187    174017    225149    168920 
dram[1]:    150033    232320    135421    173087    112436    128512    402138    116548    315112    199282    225447    459390    233666    164668    208679    193572 
dram[2]:    472597    409442    398368    179766    102929    422786    184363     88085    124643    150506    513861    161902    165286    455945    455059    334995 
dram[3]:    243452    390072    179300    163036    351843    427916    130109    193658     95369    201714    160100    143179    345127    196687    119616    191852 
dram[4]:    226689    186444    186772    158757    398557    373734    182945    453222    203232    521088    232869    237251    215371    448487    129240    414841 
dram[5]:    225148    183213    281701    292139    364546    253570    457041    249617    523826    124271    350444    130813    152001    199094    220095    410866 
dram[6]:    226688    203520    241520    422907    410423    339290    518687    164248    140446    206281    170292    216802    250074    141811    233809    222588 
dram[7]:    414966    391274    409965    139897    178360    225194    449312    212864    205003    199807    193760    226710    162214    186144    419461    447213 
dram[8]:    227245    169917    512873    391273     94716    198978    448115    198318    150925    472331    227653    196815    166597    228012    119005    253295 
dram[9]:    151189    105608    170026    399401    379620    201113    458239    133838    230192    119869    453426    196437    430175    440042    135698    143557 
dram[10]:    126097    232777    115266    179814    223063    391086    146812    179551    319376    469613    148317    203091    427557    200355    219816    191690 
dram[11]:    367905    251359    179635    505945    168919    280497    214714    155119    466020    192333    222483    119072    135320    134764    365485    167310 
average row accesses per activate:
dram[0]:  1.083036  1.083419  1.084803  1.080838  1.085432  1.085379  1.085500  1.088618  1.081391  1.082705  1.084616  1.080489  1.084392  1.081909  1.082624  1.082457 
dram[1]:  1.084691  1.093219  1.092101  1.113013  1.085037  1.091401  1.083831  1.090529  1.080874  1.089210  1.083294  1.106179  1.081406  1.095985  1.085786  1.106315 
dram[2]:  1.081811  1.080511  1.082891  1.082024  1.078087  1.080917  1.091345  1.083603  1.081737  1.076598  1.079952  1.078677  1.087835  1.088025  1.081789  1.079783 
dram[3]:  1.077940  1.081636  1.082590  1.081923  1.081890  1.080853  1.079944  1.085331  1.080962  1.073527  1.073769  1.079600  1.083310  1.084496  1.078730  1.079786 
dram[4]:  1.075411  1.077477  1.077007  1.077313  1.076318  1.075827  1.080845  1.079919  1.073801  1.075763  1.076816  1.075342  1.079393  1.077964  1.078330  1.080041 
dram[5]:  1.088506  1.080267  1.082281  1.080305  1.080208  1.078328  1.086115  1.084395  1.080364  1.075795  1.085684  1.077245  1.079805  1.075911  1.088576  1.083893 
dram[6]:  1.081658  1.082400  1.077925  1.082666  1.076622  1.078776  1.082660  1.080788  1.077551  1.076070  1.078645  1.074229  1.078901  1.081511  1.082094  1.080145 
dram[7]:  1.079275  1.081392  1.080571  1.081025  1.078084  1.078425  1.083608  1.081712  1.074813  1.077260  1.075047  1.079766  1.081026  1.080382  1.082248  1.084373 
dram[8]:  1.080735  1.082799  1.081853  1.082917  1.075469  1.078584  1.081743  1.081015  1.078094  1.083327  1.078890  1.079491  1.079759  1.081646  1.084136  1.086179 
dram[9]:  1.085246  1.082702  1.085234  1.083249  1.080330  1.078384  1.087942  1.081055  1.082115  1.077520  1.081662  1.079732  1.082993  1.080521  1.085604  1.077698 
dram[10]:  1.086729  1.080618  1.085655  1.077719  1.078990  1.078268  1.086241  1.086350  1.078028  1.076718  1.079974  1.080727  1.077160  1.079594  1.081961  1.081903 
dram[11]:  1.085533  1.083028  1.082615  1.082047  1.080220  1.082567  1.089304  1.084467  1.077891  1.079504  1.080898  1.074652  1.083178  1.082728  1.086467  1.083263 
average row locality = 13227248/12225641 = 1.081927
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     63466     63209     62904     62477     64511     64507     64708     64192     63992     63110     64201     62895     64900     63885     64306     63680 
dram[1]:     63517     66200     63316     67349     64396     64728     64043     67257     64216     67409     63558     67534     63821     66374     64805     68372 
dram[2]:     64105     64214     63629     62864     62784     63986     66196     64297     63896     63520     64522     63632     64765     64633     64696     64631 
dram[3]:     62649     63834     62673     62997     63324     63357     62959     64363     64478     63854     62835     63495     64151     64836     64722     63808 
dram[4]:     63254     62952     62022     61544     62720     61236     65688     63296     62622     62741     62610     62363     63961     62404     63873     62801 
dram[5]:     65442     63101     63777     62553     62945     61179     65168     63822     63606     62453     64427     64008     64819     63789     64496     62977 
dram[6]:     63239     63217     61990     62763     62537     61461     64153     63142     62487     62229     64296     62929     63225     64238     63033     63538 
dram[7]:     62633     63939     62643     63115     62281     62903     64067     64395     62266     64390     62367     62944     62564     62615     64047     64545 
dram[8]:     64034     63453     62976     63452     62581     63399     63192     64763     62574     64114     62999     64213     62651     64002     63702     65232 
dram[9]:     64003     63468     63399     62620     63206     62415     64629     63911     62954     63215     64906     62861     63583     64163     65161     63727 
dram[10]:     64471     64406     63199     62607     63065     62621     64561     64155     63877     63711     63982     64163     63415     63155     62965     63574 
dram[11]:     64222     63145     63885     63596     62667     64964     64327     65576     64539     64202     63133     62991     63375     63912     64442     64383 
total dram reads = 12234227
bank skew: 68372/61179 = 1.12
chip skew: 1046895/1006087 = 1.04
number of total write accesses:
dram[0]:      7546      7458      7221      7288      7694      7703      7714      7676      7635      7566      7758      7659      7925      7982      7604      7770 
dram[1]:      7615      7350      7339      7717      7818      7505      7372      7790      7655      7697      7655      7794      7860      8000      7757      7879 
dram[2]:      7552      7506      7429      7576      7629      7673      7947      7684      7420      7406      7517      7866      7949      7854      7565      7856 
dram[3]:      7333      7651      7329      7544      7510      7698      7674      7704      7358      7489      7615      7616      7782      7799      7827      7809 
dram[4]:      7537      7525      7391      7463      7688      7483      7705      7622      7409      7603      7611      7560      7946      7968      7628      7632 
dram[5]:      7643      7511      7357      7506      7471      7430      7592      7752      7396      7383      7510      7663      7982      7954      7707      7660 
dram[6]:      7423      7541      7395      7457      7517      7660      7658      7547      7315      7558      7670      7536      7722      7925      7767      7706 
dram[7]:      7422      7547      7340      7435      7623      7581      7660      7880      7594      7570      7687      7758      7880      7810      7633      7649 
dram[8]:      7573      7549      7373      7541      7826      7648      7773      7727      7485      7677      7559      7442      7740      7898      7586      7723 
dram[9]:      7416      7541      7313      7468      7515      7574      7727      7708      7562      7359      7669      7654      7725      8096      7736      7751 
dram[10]:      7495      7618      7266      7380      7413      7712      7802      7544      7577      7632      7709      7642      7661      7948      7722      7620 
dram[11]:      7529      7483      7572      7415      7657      7693      7496      7772      7648      7655      7530      7712      7908      7724      7725      7630 
total dram writes = 1463747
bank skew: 8096/7221 = 1.12
chip skew: 122803/121397 = 1.01
average mf latency per bank:
dram[0]:       1253      1221      1260      1131      1534      1470      2269      2025      1656      1556      1454      1559      1425      1409      1373      1305
dram[1]:       1574      1991      1513      1958      2253      2901      3156      4247      1951      2552      2007      2529      1696      2292      2106      2112
dram[2]:       1382      1330      1367      1331      2066      1618      2395      2119      1755      1652      1753      1607      1521      1476      1401      1372
dram[3]:       1208      1161      1164      1164      1516      1473      2234      2252      1389      1507      1425      1381      1338      1303      1193      1250
dram[4]:       1133      1189      1105      1076      2141      1530      1863      2148      1620      1393      1360      1358      1278      1311      1282      1261
dram[5]:       1536      1215      1442      1150      2115      1551      3273      2206      2332      1527      1965      1452      1719      1311      1748      1287
dram[6]:       1111      1138      1121      1093      1407      1706      2238      2078      1455      1472      1446      1557      1287      1249      1313      1208
dram[7]:       1169      1189      1085      1120      1487      1580      1960      1933      1511      1414      1393      1450      1337      1268      1183      1226
dram[8]:       1133      1201      1089      1157      1381      1483      2106      1865      1521      1542      1484      1433      1289      1264      1221      1235
dram[9]:       1305      1199      1262      1224      1717      1592      2106      1980      1738      1689      1566      1596      1394      1320      1300      1314
dram[10]:       1241      1165      1212      1145      1590      1638      2332      2085      1552      1533      1541      1463      1403      1361      1451      1291
dram[11]:       1269      1208      1199      1142      1768      1719      2184      2136      1703      1515      1454      1320      1459      1355      1278      1211
maximum mf latency per bank:
dram[0]:       7494      8746      7292      8603      7935      8228      7984      8294      7890      9034      7524      8287      7566      8037      7159      8871
dram[1]:       8747      7957      8409      8808      9155      8158      8327      8219      9106      8805      8893      8023      7811      7982      8668      8231
dram[2]:       7495      7660      7580      7832      7602      8010      7466      7028      7150      7868      7216      7303      6787      8231      7327      7490
dram[3]:       7647      7475      8100      7558      7861      8745      7020      7194      7668      7355      7736      8077      7136      7284      7422      7304
dram[4]:       7045      7645      7923      7261      7580      7678      7143      7513      8720      8075      7889      7655      7090      7220      7913      7554
dram[5]:       7001      7716      6804      7907      7223      7888      7245      7648      6787      8028      7168      7583      6899      7099      7444      7309
dram[6]:       7761      7576      7474      7621      7796      7655      8340      7892      8245      7290      7453      8330      8234      8037      7356      7955
dram[7]:       6721      7642      6343      7749      6582      7845      7198      6808      6442      7206      6825      8394      6660      7504      6655      7581
dram[8]:       7272      7439      7239      8184      7692      7235      7015      7968      6866      7481      7361      7330      6851      7051      6857      7175
dram[9]:       8968      7497      7728      7083      8690      7749      8823      7607      8816      7588      7806      6907      8660      7340      8458      7018
dram[10]:       8307      7201      7718      7510      8708      7784      7966      7792      7918      7431      8237      8035      7661      7582      7540      7735
dram[11]:       7572      7333      8219      7708      7665      7724      7024      6563      7281      7125      7523      7145      7522      8030      7156      7414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30435447 n_nop=27576300 n_act=1018456 n_pre=1018440 n_ref_event=0 n_req=1103606 n_rd=1020943 n_rd_L2_A=0 n_write=0 n_wr_bk=122199 bw_util=0.1502
n_activity=18224112 dram_eff=0.2509
bk0: 63466a 23469839i bk1: 63209a 23499076i bk2: 62904a 23532119i bk3: 62477a 23594265i bk4: 64511a 23372510i bk5: 64507a 23356679i bk6: 64708a 23319991i bk7: 64192a 23429664i bk8: 63992a 23391435i bk9: 63110a 23562464i bk10: 64201a 23420803i bk11: 62895a 23549861i bk12: 64900a 23288595i bk13: 63885a 23393760i bk14: 64306a 23355148i bk15: 63680a 23423545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077158
Row_Buffer_Locality_read = 0.076719
Row_Buffer_Locality_write = 0.082576
Bank_Level_Parallism = 6.719010
Bank_Level_Parallism_Col = 2.022017
Bank_Level_Parallism_Ready = 1.122811
write_to_read_ratio_blp_rw_average = 0.106502
GrpLevelPara = 1.763280 

BW Util details:
bwutil = 0.150238 
total_CMD = 30435447 
util_bw = 4572568 
Wasted_Col = 10491891 
Wasted_Row = 1840351 
Idle = 13530637 

BW Util Bottlenecks: 
RCDc_limit = 16143315 
RCDWRc_limit = 704203 
WTRc_limit = 2876024 
RTWc_limit = 2184302 
CCDLc_limit = 867943 
rwq = 0 
CCDLc_limit_alone = 695363 
WTRc_limit_alone = 2789204 
RTWc_limit_alone = 2098542 

Commands details: 
total_CMD = 30435447 
n_nop = 27576300 
Read = 1020943 
Write = 0 
L2_Alloc = 0 
L2_WB = 122199 
n_act = 1018456 
n_pre = 1018440 
n_ref = 0 
n_req = 1103606 
total_req = 1143142 

Dual Bus Interface Util: 
issued_total_row = 2036896 
issued_total_col = 1143142 
Row_Bus_Util =  0.066925 
CoL_Bus_Util = 0.037560 
Either_Row_CoL_Bus_Util = 0.093941 
Issued_on_Two_Bus_Simul_Util = 0.010543 
issued_two_Eff = 0.112233 
queue_avg = 7.740339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.74034
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30435447 n_nop=27538400 n_act=1035553 n_pre=1035537 n_ref_event=0 n_req=1130331 n_rd=1046895 n_rd_L2_A=0 n_write=0 n_wr_bk=122803 bw_util=0.1537
n_activity=18275412 dram_eff=0.256
bk0: 63517a 23145878i bk1: 66200a 22838815i bk2: 63316a 23152483i bk3: 67349a 22723215i bk4: 64396a 23021396i bk5: 64728a 23051910i bk6: 64043a 23159061i bk7: 67257a 22698418i bk8: 64216a 23061116i bk9: 67409a 22702353i bk10: 63558a 23103066i bk11: 67534a 22719133i bk12: 63821a 23093025i bk13: 66374a 22788440i bk14: 64805a 23040856i bk15: 68372a 22598827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083850
Row_Buffer_Locality_read = 0.083232
Row_Buffer_Locality_write = 0.091603
Bank_Level_Parallism = 7.165325
Bank_Level_Parallism_Col = 2.049931
Bank_Level_Parallism_Ready = 1.126762
write_to_read_ratio_blp_rw_average = 0.108389
GrpLevelPara = 1.783771 

BW Util details:
bwutil = 0.153728 
total_CMD = 30435447 
util_bw = 4678792 
Wasted_Col = 10521339 
Wasted_Row = 1789319 
Idle = 13445997 

BW Util Bottlenecks: 
RCDc_limit = 16294003 
RCDWRc_limit = 702126 
WTRc_limit = 2874706 
RTWc_limit = 2302224 
CCDLc_limit = 904909 
rwq = 0 
CCDLc_limit_alone = 725514 
WTRc_limit_alone = 2787192 
RTWc_limit_alone = 2210343 

Commands details: 
total_CMD = 30435447 
n_nop = 27538400 
Read = 1046895 
Write = 0 
L2_Alloc = 0 
L2_WB = 122803 
n_act = 1035553 
n_pre = 1035537 
n_ref = 0 
n_req = 1130331 
total_req = 1169698 

Dual Bus Interface Util: 
issued_total_row = 2071090 
issued_total_col = 1169698 
Row_Bus_Util =  0.068049 
CoL_Bus_Util = 0.038432 
Either_Row_CoL_Bus_Util = 0.095187 
Issued_on_Two_Bus_Simul_Util = 0.011294 
issued_two_Eff = 0.118652 
queue_avg = 10.739254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.7393
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30435447 n_nop=27561619 n_act=1024964 n_pre=1024948 n_ref_event=0 n_req=1109261 n_rd=1026370 n_rd_L2_A=0 n_write=0 n_wr_bk=122429 bw_util=0.151
n_activity=18273726 dram_eff=0.2515
bk0: 64105a 23348391i bk1: 64214a 23365646i bk2: 63629a 23414992i bk3: 62864a 23465327i bk4: 62784a 23450309i bk5: 63986a 23332821i bk6: 66196a 23119511i bk7: 64297a 23332382i bk8: 63896a 23372729i bk9: 63520a 23389820i bk10: 64522a 23298559i bk11: 63632a 23362571i bk12: 64765a 23235772i bk13: 64633a 23261915i bk14: 64696a 23264867i bk15: 64631a 23273022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075995
Row_Buffer_Locality_read = 0.075538
Row_Buffer_Locality_write = 0.081649
Bank_Level_Parallism = 6.786069
Bank_Level_Parallism_Col = 2.019314
Bank_Level_Parallism_Ready = 1.120175
write_to_read_ratio_blp_rw_average = 0.106591
GrpLevelPara = 1.762780 

BW Util details:
bwutil = 0.150982 
total_CMD = 30435447 
util_bw = 4595196 
Wasted_Col = 10555819 
Wasted_Row = 1833267 
Idle = 13451165 

BW Util Bottlenecks: 
RCDc_limit = 16250464 
RCDWRc_limit = 708624 
WTRc_limit = 2876416 
RTWc_limit = 2195624 
CCDLc_limit = 874216 
rwq = 0 
CCDLc_limit_alone = 701011 
WTRc_limit_alone = 2789145 
RTWc_limit_alone = 2109690 

Commands details: 
total_CMD = 30435447 
n_nop = 27561619 
Read = 1026370 
Write = 0 
L2_Alloc = 0 
L2_WB = 122429 
n_act = 1024964 
n_pre = 1024948 
n_ref = 0 
n_req = 1109261 
total_req = 1148799 

Dual Bus Interface Util: 
issued_total_row = 2049912 
issued_total_col = 1148799 
Row_Bus_Util =  0.067353 
CoL_Bus_Util = 0.037745 
Either_Row_CoL_Bus_Util = 0.094424 
Issued_on_Two_Bus_Simul_Util = 0.010674 
issued_two_Eff = 0.113049 
queue_avg = 8.486729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.48673
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30435447 n_nop=27572109 n_act=1018913 n_pre=1018897 n_ref_event=0 n_req=1100829 n_rd=1018335 n_rd_L2_A=0 n_write=0 n_wr_bk=121738 bw_util=0.1498
n_activity=18247469 dram_eff=0.2499
bk0: 62649a 23580039i bk1: 63834a 23479138i bk2: 62673a 23618686i bk3: 62997a 23534862i bk4: 63324a 23527620i bk5: 63357a 23524960i bk6: 62959a 23549078i bk7: 64363a 23396062i bk8: 64478a 23396103i bk9: 63854a 23467076i bk10: 62835a 23599196i bk11: 63495a 23491633i bk12: 64151a 23407627i bk13: 64836a 23346543i bk14: 64722a 23424540i bk15: 63808a 23490176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074413
Row_Buffer_Locality_read = 0.073987
Row_Buffer_Locality_write = 0.079666
Bank_Level_Parallism = 6.643701
Bank_Level_Parallism_Col = 2.011735
Bank_Level_Parallism_Ready = 1.120963
write_to_read_ratio_blp_rw_average = 0.105965
GrpLevelPara = 1.756301 

BW Util details:
bwutil = 0.149835 
total_CMD = 30435447 
util_bw = 4560292 
Wasted_Col = 10543277 
Wasted_Row = 1856649 
Idle = 13475229 

BW Util Bottlenecks: 
RCDc_limit = 16197067 
RCDWRc_limit = 706770 
WTRc_limit = 2863769 
RTWc_limit = 2163846 
CCDLc_limit = 857286 
rwq = 0 
CCDLc_limit_alone = 687517 
WTRc_limit_alone = 2777691 
RTWc_limit_alone = 2080155 

Commands details: 
total_CMD = 30435447 
n_nop = 27572109 
Read = 1018335 
Write = 0 
L2_Alloc = 0 
L2_WB = 121738 
n_act = 1018913 
n_pre = 1018897 
n_ref = 0 
n_req = 1100829 
total_req = 1140073 

Dual Bus Interface Util: 
issued_total_row = 2037810 
issued_total_col = 1140073 
Row_Bus_Util =  0.066955 
CoL_Bus_Util = 0.037459 
Either_Row_CoL_Bus_Util = 0.094079 
Issued_on_Two_Bus_Simul_Util = 0.010335 
issued_two_Eff = 0.109853 
queue_avg = 7.343960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.34396
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30435447 n_nop=27587394 n_act=1010619 n_pre=1010603 n_ref_event=0 n_req=1088802 n_rd=1006087 n_rd_L2_A=0 n_write=0 n_wr_bk=121771 bw_util=0.1482
n_activity=18261530 dram_eff=0.247
bk0: 63254a 23757666i bk1: 62952a 23775503i bk2: 62022a 23874294i bk3: 61544a 24000208i bk4: 62720a 23818967i bk5: 61236a 23969143i bk6: 65688a 23468143i bk7: 63296a 23724919i bk8: 62622a 23785800i bk9: 62741a 23809565i bk10: 62610a 23758640i bk11: 62363a 23804381i bk12: 63961a 23658856i bk13: 62404a 23821312i bk14: 63873a 23665895i bk15: 62801a 23809262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.071807
Row_Buffer_Locality_read = 0.071205
Row_Buffer_Locality_write = 0.079139
Bank_Level_Parallism = 6.372477
Bank_Level_Parallism_Col = 1.998555
Bank_Level_Parallism_Ready = 1.118395
write_to_read_ratio_blp_rw_average = 0.105863
GrpLevelPara = 1.746080 

BW Util details:
bwutil = 0.148230 
total_CMD = 30435447 
util_bw = 4511432 
Wasted_Col = 10543686 
Wasted_Row = 1886715 
Idle = 13493614 

BW Util Bottlenecks: 
RCDc_limit = 16120260 
RCDWRc_limit = 712872 
WTRc_limit = 2862937 
RTWc_limit = 2134956 
CCDLc_limit = 842559 
rwq = 0 
CCDLc_limit_alone = 674768 
WTRc_limit_alone = 2777211 
RTWc_limit_alone = 2052891 

Commands details: 
total_CMD = 30435447 
n_nop = 27587394 
Read = 1006087 
Write = 0 
L2_Alloc = 0 
L2_WB = 121771 
n_act = 1010619 
n_pre = 1010603 
n_ref = 0 
n_req = 1088802 
total_req = 1127858 

Dual Bus Interface Util: 
issued_total_row = 2021222 
issued_total_col = 1127858 
Row_Bus_Util =  0.066410 
CoL_Bus_Util = 0.037057 
Either_Row_CoL_Bus_Util = 0.093577 
Issued_on_Two_Bus_Simul_Util = 0.009891 
issued_two_Eff = 0.105696 
queue_avg = 6.285549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.28555
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30435447 n_nop=27574790 n_act=1017633 n_pre=1017617 n_ref_event=0 n_req=1100828 n_rd=1018562 n_rd_L2_A=0 n_write=0 n_wr_bk=121517 bw_util=0.1498
n_activity=18279112 dram_eff=0.2495
bk0: 65442a 23341253i bk1: 63101a 23614370i bk2: 63777a 23533436i bk3: 62553a 23669831i bk4: 62945a 23651908i bk5: 61179a 23855213i bk6: 65168a 23334922i bk7: 63822a 23505126i bk8: 63606a 23459595i bk9: 62453a 23689426i bk10: 64427a 23412691i bk11: 64008a 23434404i bk12: 64819a 23364477i bk13: 63789a 23505186i bk14: 64496a 23404412i bk15: 62977a 23642468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075575
Row_Buffer_Locality_read = 0.075234
Row_Buffer_Locality_write = 0.079790
Bank_Level_Parallism = 6.611463
Bank_Level_Parallism_Col = 2.008156
Bank_Level_Parallism_Ready = 1.118298
write_to_read_ratio_blp_rw_average = 0.105878
GrpLevelPara = 1.755086 

BW Util details:
bwutil = 0.149836 
total_CMD = 30435447 
util_bw = 4560316 
Wasted_Col = 10531265 
Wasted_Row = 1865045 
Idle = 13478821 

BW Util Bottlenecks: 
RCDc_limit = 16168893 
RCDWRc_limit = 707062 
WTRc_limit = 2832080 
RTWc_limit = 2144280 
CCDLc_limit = 863762 
rwq = 0 
CCDLc_limit_alone = 693748 
WTRc_limit_alone = 2746529 
RTWc_limit_alone = 2059817 

Commands details: 
total_CMD = 30435447 
n_nop = 27574790 
Read = 1018562 
Write = 0 
L2_Alloc = 0 
L2_WB = 121517 
n_act = 1017633 
n_pre = 1017617 
n_ref = 0 
n_req = 1100828 
total_req = 1140079 

Dual Bus Interface Util: 
issued_total_row = 2035250 
issued_total_col = 1140079 
Row_Bus_Util =  0.066871 
CoL_Bus_Util = 0.037459 
Either_Row_CoL_Bus_Util = 0.093991 
Issued_on_Two_Bus_Simul_Util = 0.010339 
issued_two_Eff = 0.110000 
queue_avg = 8.103347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.10335
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30435447 n_nop=27590327 n_act=1010716 n_pre=1010700 n_ref_event=0 n_req=1091116 n_rd=1008477 n_rd_L2_A=0 n_write=0 n_wr_bk=121397 bw_util=0.1485
n_activity=18254982 dram_eff=0.2476
bk0: 63239a 23652586i bk1: 63217a 23669194i bk2: 61990a 23779980i bk3: 62763a 23720683i bk4: 62537a 23735384i bk5: 61461a 23912029i bk6: 64153a 23534395i bk7: 63142a 23655465i bk8: 62487a 23695626i bk9: 62229a 23744165i bk10: 64296a 23498657i bk11: 62929a 23612492i bk12: 63225a 23640546i bk13: 64238a 23538814i bk14: 63033a 23645572i bk15: 63538a 23636970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073686
Row_Buffer_Locality_read = 0.073198
Row_Buffer_Locality_write = 0.079648
Bank_Level_Parallism = 6.489378
Bank_Level_Parallism_Col = 2.000935
Bank_Level_Parallism_Ready = 1.119174
write_to_read_ratio_blp_rw_average = 0.105707
GrpLevelPara = 1.749034 

BW Util details:
bwutil = 0.148494 
total_CMD = 30435447 
util_bw = 4519496 
Wasted_Col = 10520922 
Wasted_Row = 1882763 
Idle = 13512266 

BW Util Bottlenecks: 
RCDc_limit = 16098830 
RCDWRc_limit = 709623 
WTRc_limit = 2861268 
RTWc_limit = 2127706 
CCDLc_limit = 847128 
rwq = 0 
CCDLc_limit_alone = 679601 
WTRc_limit_alone = 2775433 
RTWc_limit_alone = 2046014 

Commands details: 
total_CMD = 30435447 
n_nop = 27590327 
Read = 1008477 
Write = 0 
L2_Alloc = 0 
L2_WB = 121397 
n_act = 1010716 
n_pre = 1010700 
n_ref = 0 
n_req = 1091116 
total_req = 1129874 

Dual Bus Interface Util: 
issued_total_row = 2021416 
issued_total_col = 1129874 
Row_Bus_Util =  0.066417 
CoL_Bus_Util = 0.037124 
Either_Row_CoL_Bus_Util = 0.093480 
Issued_on_Two_Bus_Simul_Util = 0.010060 
issued_two_Eff = 0.107612 
queue_avg = 6.869367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.86937
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30435447 n_nop=27584650 n_act=1013178 n_pre=1013162 n_ref_event=0 n_req=1094182 n_rd=1011714 n_rd_L2_A=0 n_write=0 n_wr_bk=122069 bw_util=0.149
n_activity=18277477 dram_eff=0.2481
bk0: 62633a 23710551i bk1: 63939a 23594671i bk2: 62643a 23729573i bk3: 63115a 23673922i bk4: 62281a 23822665i bk5: 62903a 23715216i bk6: 64067a 23559000i bk7: 64395a 23544857i bk8: 62266a 23704012i bk9: 64390a 23491367i bk10: 62367a 23748541i bk11: 62944a 23660395i bk12: 62564a 23742581i bk13: 62615a 23771416i bk14: 64047a 23600271i bk15: 64545a 23525338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074032
Row_Buffer_Locality_read = 0.073552
Row_Buffer_Locality_write = 0.079922
Bank_Level_Parallism = 6.487034
Bank_Level_Parallism_Col = 2.004466
Bank_Level_Parallism_Ready = 1.120245
write_to_read_ratio_blp_rw_average = 0.105558
GrpLevelPara = 1.749340 

BW Util details:
bwutil = 0.149008 
total_CMD = 30435447 
util_bw = 4535132 
Wasted_Col = 10532734 
Wasted_Row = 1873743 
Idle = 13493838 

BW Util Bottlenecks: 
RCDc_limit = 16127527 
RCDWRc_limit = 708018 
WTRc_limit = 2861669 
RTWc_limit = 2136350 
CCDLc_limit = 854600 
rwq = 0 
CCDLc_limit_alone = 685303 
WTRc_limit_alone = 2775438 
RTWc_limit_alone = 2053284 

Commands details: 
total_CMD = 30435447 
n_nop = 27584650 
Read = 1011714 
Write = 0 
L2_Alloc = 0 
L2_WB = 122069 
n_act = 1013178 
n_pre = 1013162 
n_ref = 0 
n_req = 1094182 
total_req = 1133783 

Dual Bus Interface Util: 
issued_total_row = 2026340 
issued_total_col = 1133783 
Row_Bus_Util =  0.066578 
CoL_Bus_Util = 0.037252 
Either_Row_CoL_Bus_Util = 0.093667 
Issued_on_Two_Bus_Simul_Util = 0.010163 
issued_two_Eff = 0.108505 
queue_avg = 6.733078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.73308
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30435447 n_nop=27572716 n_act=1017863 n_pre=1017847 n_ref_event=0 n_req=1100361 n_rd=1017337 n_rd_L2_A=0 n_write=0 n_wr_bk=122120 bw_util=0.1498
n_activity=18304296 dram_eff=0.249
bk0: 64034a 23486345i bk1: 63453a 23527709i bk2: 62976a 23624276i bk3: 63452a 23531292i bk4: 62581a 23676662i bk5: 63399a 23560853i bk6: 63192a 23601019i bk7: 64763a 23415970i bk8: 62574a 23616597i bk9: 64114a 23485674i bk10: 62999a 23581459i bk11: 64213a 23421372i bk12: 62651a 23650578i bk13: 64002a 23454289i bk14: 63702a 23531391i bk15: 65232a 23348810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074974
Row_Buffer_Locality_read = 0.074621
Row_Buffer_Locality_write = 0.079302
Bank_Level_Parallism = 6.584790
Bank_Level_Parallism_Col = 2.005657
Bank_Level_Parallism_Ready = 1.120425
write_to_read_ratio_blp_rw_average = 0.105990
GrpLevelPara = 1.752178 

BW Util details:
bwutil = 0.149754 
total_CMD = 30435447 
util_bw = 4557828 
Wasted_Col = 10573620 
Wasted_Row = 1877024 
Idle = 13426975 

BW Util Bottlenecks: 
RCDc_limit = 16190677 
RCDWRc_limit = 713258 
WTRc_limit = 2876905 
RTWc_limit = 2157641 
CCDLc_limit = 857301 
rwq = 0 
CCDLc_limit_alone = 687524 
WTRc_limit_alone = 2790514 
RTWc_limit_alone = 2074255 

Commands details: 
total_CMD = 30435447 
n_nop = 27572716 
Read = 1017337 
Write = 0 
L2_Alloc = 0 
L2_WB = 122120 
n_act = 1017863 
n_pre = 1017847 
n_ref = 0 
n_req = 1100361 
total_req = 1139457 

Dual Bus Interface Util: 
issued_total_row = 2035710 
issued_total_col = 1139457 
Row_Bus_Util =  0.066886 
CoL_Bus_Util = 0.037438 
Either_Row_CoL_Bus_Util = 0.094059 
Issued_on_Two_Bus_Simul_Util = 0.010266 
issued_two_Eff = 0.109139 
queue_avg = 7.361667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.36167
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30435447 n_nop=27575498 n_act=1017501 n_pre=1017485 n_ref_event=0 n_req=1100941 n_rd=1018221 n_rd_L2_A=0 n_write=0 n_wr_bk=121814 bw_util=0.1498
n_activity=18288527 dram_eff=0.2493
bk0: 64003a 23399967i bk1: 63468a 23484976i bk2: 63399a 23477497i bk3: 62620a 23547535i bk4: 63206a 23514619i bk5: 62415a 23601734i bk6: 64629a 23342604i bk7: 63911a 23467625i bk8: 62954a 23493361i bk9: 63215a 23500063i bk10: 64906a 23287028i bk11: 62861a 23532275i bk12: 63583a 23476106i bk13: 64163a 23406385i bk14: 65161a 23308594i bk15: 63727a 23434339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075791
Row_Buffer_Locality_read = 0.075433
Row_Buffer_Locality_write = 0.080198
Bank_Level_Parallism = 6.673007
Bank_Level_Parallism_Col = 2.011961
Bank_Level_Parallism_Ready = 1.120655
write_to_read_ratio_blp_rw_average = 0.106704
GrpLevelPara = 1.757480 

BW Util details:
bwutil = 0.149830 
total_CMD = 30435447 
util_bw = 4560140 
Wasted_Col = 10539809 
Wasted_Row = 1872850 
Idle = 13462648 

BW Util Bottlenecks: 
RCDc_limit = 16164585 
RCDWRc_limit = 710269 
WTRc_limit = 2860254 
RTWc_limit = 2178030 
CCDLc_limit = 859645 
rwq = 0 
CCDLc_limit_alone = 688255 
WTRc_limit_alone = 2773507 
RTWc_limit_alone = 2093387 

Commands details: 
total_CMD = 30435447 
n_nop = 27575498 
Read = 1018221 
Write = 0 
L2_Alloc = 0 
L2_WB = 121814 
n_act = 1017501 
n_pre = 1017485 
n_ref = 0 
n_req = 1100941 
total_req = 1140035 

Dual Bus Interface Util: 
issued_total_row = 2034986 
issued_total_col = 1140035 
Row_Bus_Util =  0.066862 
CoL_Bus_Util = 0.037457 
Either_Row_CoL_Bus_Util = 0.093968 
Issued_on_Two_Bus_Simul_Util = 0.010352 
issued_two_Eff = 0.110167 
queue_avg = 7.951514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.95151
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30435447 n_nop=27576023 n_act=1018018 n_pre=1018002 n_ref_event=0 n_req=1100522 n_rd=1017927 n_rd_L2_A=0 n_write=0 n_wr_bk=121741 bw_util=0.1498
n_activity=18272516 dram_eff=0.2495
bk0: 64471a 23363110i bk1: 64406a 23437356i bk2: 63199a 23502773i bk3: 62607a 23596968i bk4: 63065a 23571281i bk5: 62621a 23608052i bk6: 64561a 23371040i bk7: 64155a 23402816i bk8: 63877a 23405181i bk9: 63711a 23429476i bk10: 63982a 23391091i bk11: 64163a 23411555i bk12: 63415a 23460998i bk13: 63155a 23528969i bk14: 62965a 23512929i bk15: 63574a 23509274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074968
Row_Buffer_Locality_read = 0.074505
Row_Buffer_Locality_write = 0.080671
Bank_Level_Parallism = 6.671183
Bank_Level_Parallism_Col = 2.008837
Bank_Level_Parallism_Ready = 1.117999
write_to_read_ratio_blp_rw_average = 0.105939
GrpLevelPara = 1.755668 

BW Util details:
bwutil = 0.149782 
total_CMD = 30435447 
util_bw = 4558672 
Wasted_Col = 10530424 
Wasted_Row = 1854455 
Idle = 13491896 

BW Util Bottlenecks: 
RCDc_limit = 16176691 
RCDWRc_limit = 707629 
WTRc_limit = 2841595 
RTWc_limit = 2154043 
CCDLc_limit = 860020 
rwq = 0 
CCDLc_limit_alone = 690030 
WTRc_limit_alone = 2756005 
RTWc_limit_alone = 2069643 

Commands details: 
total_CMD = 30435447 
n_nop = 27576023 
Read = 1017927 
Write = 0 
L2_Alloc = 0 
L2_WB = 121741 
n_act = 1018018 
n_pre = 1018002 
n_ref = 0 
n_req = 1100522 
total_req = 1139668 

Dual Bus Interface Util: 
issued_total_row = 2036020 
issued_total_col = 1139668 
Row_Bus_Util =  0.066896 
CoL_Bus_Util = 0.037445 
Either_Row_CoL_Bus_Util = 0.093950 
Issued_on_Two_Bus_Simul_Util = 0.010391 
issued_two_Eff = 0.110604 
queue_avg = 7.687181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.68718
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30435447 n_nop=27564118 n_act=1022234 n_pre=1022218 n_ref_event=0 n_req=1106469 n_rd=1023359 n_rd_L2_A=0 n_write=0 n_wr_bk=122149 bw_util=0.1505
n_activity=18273334 dram_eff=0.2507
bk0: 64222a 23388529i bk1: 63145a 23504641i bk2: 63885a 23425703i bk3: 63596a 23469532i bk4: 62667a 23545179i bk5: 64964a 23285069i bk6: 64327a 23364986i bk7: 65576a 23263425i bk8: 64539a 23350612i bk9: 64202a 23385056i bk10: 63133a 23498263i bk11: 62991a 23539275i bk12: 63375a 23485251i bk13: 63912a 23383989i bk14: 64442a 23357051i bk15: 64383a 23383145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076130
Row_Buffer_Locality_read = 0.075529
Row_Buffer_Locality_write = 0.083528
Bank_Level_Parallism = 6.714572
Bank_Level_Parallism_Col = 2.020738
Bank_Level_Parallism_Ready = 1.120935
write_to_read_ratio_blp_rw_average = 0.107507
GrpLevelPara = 1.762649 

BW Util details:
bwutil = 0.150549 
total_CMD = 30435447 
util_bw = 4582032 
Wasted_Col = 10544130 
Wasted_Row = 1838226 
Idle = 13471059 

BW Util Bottlenecks: 
RCDc_limit = 16220147 
RCDWRc_limit = 709156 
WTRc_limit = 2872565 
RTWc_limit = 2215370 
CCDLc_limit = 868843 
rwq = 0 
CCDLc_limit_alone = 695358 
WTRc_limit_alone = 2785393 
RTWc_limit_alone = 2129057 

Commands details: 
total_CMD = 30435447 
n_nop = 27564118 
Read = 1023359 
Write = 0 
L2_Alloc = 0 
L2_WB = 122149 
n_act = 1022234 
n_pre = 1022218 
n_ref = 0 
n_req = 1106469 
total_req = 1145508 

Dual Bus Interface Util: 
issued_total_row = 2044452 
issued_total_col = 1145508 
Row_Bus_Util =  0.067173 
CoL_Bus_Util = 0.037637 
Either_Row_CoL_Bus_Util = 0.094342 
Issued_on_Two_Bus_Simul_Util = 0.010469 
issued_two_Eff = 0.110970 
queue_avg = 7.987092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.98709

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2264982, Miss = 530061, Miss_rate = 0.234, Pending_hits = 3160, Reservation_fails = 12144
L2_cache_bank[1]: Access = 2260827, Miss = 524974, Miss_rate = 0.232, Pending_hits = 3208, Reservation_fails = 8416
L2_cache_bank[2]: Access = 2515078, Miss = 528697, Miss_rate = 0.210, Pending_hits = 3802, Reservation_fails = 12519
L2_cache_bank[3]: Access = 2272374, Miss = 552302, Miss_rate = 0.243, Pending_hits = 4383, Reservation_fails = 11854
L2_cache_bank[4]: Access = 2277692, Miss = 531650, Miss_rate = 0.233, Pending_hits = 3564, Reservation_fails = 13071
L2_cache_bank[5]: Access = 2160862, Miss = 528829, Miss_rate = 0.245, Pending_hits = 3346, Reservation_fails = 7326
L2_cache_bank[6]: Access = 2213174, Miss = 524773, Miss_rate = 0.237, Pending_hits = 3122, Reservation_fails = 12551
L2_cache_bank[7]: Access = 2215814, Miss = 527535, Miss_rate = 0.238, Pending_hits = 3153, Reservation_fails = 12238
L2_cache_bank[8]: Access = 2403636, Miss = 523733, Miss_rate = 0.218, Pending_hits = 3089, Reservation_fails = 11120
L2_cache_bank[9]: Access = 2228072, Miss = 516299, Miss_rate = 0.232, Pending_hits = 3049, Reservation_fails = 12588
L2_cache_bank[10]: Access = 2306296, Miss = 531778, Miss_rate = 0.231, Pending_hits = 3652, Reservation_fails = 12517
L2_cache_bank[11]: Access = 2215851, Miss = 521003, Miss_rate = 0.235, Pending_hits = 3040, Reservation_fails = 10512
L2_cache_bank[12]: Access = 2238161, Miss = 522044, Miss_rate = 0.233, Pending_hits = 3228, Reservation_fails = 16982
L2_cache_bank[13]: Access = 2294585, Miss = 520623, Miss_rate = 0.227, Pending_hits = 3223, Reservation_fails = 15049
L2_cache_bank[14]: Access = 2231760, Miss = 519788, Miss_rate = 0.233, Pending_hits = 3078, Reservation_fails = 13694
L2_cache_bank[15]: Access = 2197620, Miss = 525884, Miss_rate = 0.239, Pending_hits = 2900, Reservation_fails = 11817
L2_cache_bank[16]: Access = 2229545, Miss = 521851, Miss_rate = 0.234, Pending_hits = 3176, Reservation_fails = 13266
L2_cache_bank[17]: Access = 2127014, Miss = 529806, Miss_rate = 0.249, Pending_hits = 3183, Reservation_fails = 12557
L2_cache_bank[18]: Access = 2221785, Miss = 529024, Miss_rate = 0.238, Pending_hits = 3364, Reservation_fails = 15404
L2_cache_bank[19]: Access = 2221617, Miss = 523508, Miss_rate = 0.236, Pending_hits = 3171, Reservation_fails = 15839
L2_cache_bank[20]: Access = 2316471, Miss = 526516, Miss_rate = 0.227, Pending_hits = 3398, Reservation_fails = 14887
L2_cache_bank[21]: Access = 2209420, Miss = 525345, Miss_rate = 0.238, Pending_hits = 3305, Reservation_fails = 13101
L2_cache_bank[22]: Access = 2259451, Miss = 527556, Miss_rate = 0.233, Pending_hits = 3195, Reservation_fails = 9703
L2_cache_bank[23]: Access = 2322915, Miss = 529817, Miss_rate = 0.228, Pending_hits = 3167, Reservation_fails = 11298
L2_total_cache_accesses = 54205002
L2_total_cache_misses = 12643396
L2_total_cache_miss_rate = 0.2333
L2_total_cache_pending_hits = 78956
L2_total_cache_reservation_fails = 300453
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40764839
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78831
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7807820
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 300453
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4426407
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 78831
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 717811
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 212084
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 197085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 53077897
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1127105
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9145
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 291256
L2_cache_data_port_util = 0.146
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=54205002
icnt_total_pkts_simt_to_mem=54205002
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 54205002
Req_Network_cycles = 11868162
Req_Network_injected_packets_per_cycle =       4.5673 
Req_Network_conflicts_per_cycle =       2.6874
Req_Network_conflicts_per_cycle_util =       4.1226
Req_Bank_Level_Parallism =       7.0064
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       5.5513
Req_Network_out_buffer_full_per_cycle =       0.0523
Req_Network_out_buffer_avg_util =       5.2061

Reply_Network_injected_packets_num = 54205002
Reply_Network_cycles = 11868162
Reply_Network_injected_packets_per_cycle =        4.5673
Reply_Network_conflicts_per_cycle =        3.2055
Reply_Network_conflicts_per_cycle_util =       4.9223
Reply_Bank_Level_Parallism =       7.0133
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.9532
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1522
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 13 hrs, 29 min, 6 sec (48546 sec)
gpgpu_simulation_rate = 6482 (inst/sec)
gpgpu_simulation_rate = 244 (cycle/sec)
gpgpu_silicon_slowdown = 5594262x
