@W: FA239 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[2:1] (in view: work.Blinking_System(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[2:1] (in view: work.Blinking_System(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\timer.vhd":24:8:24:9|User-specified initial value defined for instance LED_Controller_0.timer_Comp.counter[17:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":360:2:360:3|User-specified initial value defined for instance LED_Controller_0.PWMs[5:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":337:2:337:3|User-specified initial value defined for instance LED_Controller_0.Blink_Count[18:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":360:2:360:3|User-specified initial value defined for instance LED_Controller_0.Bright_Count[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":302:2:302:3|User-specified initial value defined for instance LED_Controller_0.INT_reg[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":337:2:337:3|User-specified initial value defined for instance LED_Controller_0.Blink_Clock is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":254:2:254:3|User-specified initial value defined for instance LED_Controller_0.CH0_1_reg[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":238:2:238:3|User-specified initial value defined for instance LED_Controller_0.CH0_0_reg[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":215:2:215:3|User-specified initial value defined for instance LED_Controller_0.CTRL_reg[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":286:2:286:3|User-specified initial value defined for instance LED_Controller_0.CH1_1_reg[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":270:2:270:3|User-specified initial value defined for instance LED_Controller_0.CH1_0_reg[7:0] is being ignored due to limitations in architecture. 
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\actel\directcore\corei2c\7.2.101\rtl\vhdl\core\corei2creal.vhd":2058:8:2058:9|Removing instance COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.fsmsta[2] because it is equivalent to instance COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.fsmsta[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[17] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT246 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.vhd":110:4:110:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.
@W: MT420 |Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL1_net.
