{
   ExpandedHierarchyInLayout: "",
   comment_0: "I2S RTL Driver.  Drives PMOD pins connected to PMOD I2S Codec module.
Data_accepted triggers each rising edge of LRCLK (48kHz) to signal to the
fifo that it is ready for more data.",
   comment_1: "PWM Module to drive RGB LEDS on board.",
   comment_10: "GPIO to read out the capacity 
state of the DMA FIFO",
   comment_2: "GPIO to allow the Zynq to create interrupts
 to the MicroBlaze to trigger playback events.",
   comment_3: "Block RAM (128KB) for MicroBlaze.",
   comment_4: "Block RAM (16KB each) for audio DMA",
   comment_6: "Direct Memory Access module.
Provides direct memory read-out streaming
to FIFO buffer from DMA BRAM.",
   comment_7: "DMA FIFO Buffer.
Provides AXI Stream data buffering.
The data_count output provides a count of
how many bytes are in the buffer currently.",
   comment_9: "ADC Module for reading out various voltages.
Used by petalinux kernel for performance monitorring.",
   commentid: "comment_0|comment_1|comment_2|comment_3|comment_4|comment_6|comment_7|comment_9|comment_10|comment_10|",
   fillcolor_comment_4: "",
   font_comment_0: "14",
   font_comment_1: "14",
   font_comment_10: "14",
   font_comment_2: "14",
   font_comment_3: "14",
   font_comment_4: "14",
   font_comment_6: "14",
   font_comment_7: "14",
   font_comment_9: "14",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 640 -defaultsOSRD
preplace port vaux0 -pg 1 -y 880 -defaultsOSRD
preplace port vaux1 -pg 1 -y 900 -defaultsOSRD
preplace port vaux12 -pg 1 -y 1000 -defaultsOSRD
preplace port ja0 -pg 1 -y 210 -defaultsOSRD
preplace port vaux13 -pg 1 -y 1020 -defaultsOSRD
preplace port vaux5 -pg 1 -y 920 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 660 -defaultsOSRD
preplace port ja1 -pg 1 -y 170 -defaultsOSRD
preplace port vaux6 -pg 1 -y 940 -defaultsOSRD
preplace port ja2 -pg 1 -y 190 -defaultsOSRD
preplace port vp_vn -pg 1 -y 860 -defaultsOSRD
preplace port vaux15 -pg 1 -y 1040 -defaultsOSRD
preplace port ja3 -pg 1 -y 150 -defaultsOSRD
preplace port vaux8 -pg 1 -y 960 -defaultsOSRD
preplace port vaux9 -pg 1 -y 980 -defaultsOSRD
preplace portBus rgb_led -pg 1 -y 1200 -defaultsOSRD
preplace inst mb_memory -pg 1 -lvl 7 -y 220 -defaultsOSRD
preplace inst axi_gpio_fifo_rng_0 -pg 1 -lvl 8 -y 900 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 8 -y 380 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 6 -y 1070 -defaultsOSRD
preplace inst mb_axi_mem_interconnect_0 -pg 1 -lvl 7 -y 800 -defaultsOSRD
preplace inst i2s_output_1 -pg 1 -lvl 10 -y 170 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 8 -y 1060 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 6 -y 1160 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 4 -y 960 -defaultsOSRD
preplace inst rgb_PWM_0 -pg 1 -lvl 8 -y 1200 -defaultsOSRD
preplace inst ps7_int_axi_gpio_0 -pg 1 -lvl 4 -y 720 -defaultsOSRD
preplace inst mb_comparator_own_0 -pg 1 -lvl 6 -y 80 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 8 -y 100 -defaultsOSRD
preplace inst mb_main_0 -pg 1 -lvl 6 -y 430 -defaultsOSRD
preplace inst dma_mm2s_axi_bram_ctrl_0 -pg 1 -lvl 9 -y 280 -defaultsOSRD
preplace inst xlconcat_2 -pg 1 -lvl 7 -y 1140 -defaultsOSRD
preplace inst trng_module_0 -pg 1 -lvl 1 -y 810 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -y 650 -defaultsOSRD
preplace inst mb_dma_mm2s_axi_bram_ctrl_0 -pg 1 -lvl 8 -y 520 -defaultsOSRD
preplace inst mb_secondary_0 -pg 1 -lvl 7 -y 420 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 2 -y 380 -defaultsOSRD
preplace inst clk_wiz_25M -pg 1 -lvl 7 -y 70 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 8 -y 710 -defaultsOSRD
preplace inst dma_mm2s_blk_mem_gen_0 -pg 1 -lvl 10 -y 310 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 9 -y 110 -defaultsOSRD
preplace netloc Vp_Vn_0_1 1 0 4 NJ 860 NJ 860 NJ 860 NJ
preplace netloc processing_system7_0_DDR 1 8 3 NJ 640 NJ 640 NJ
preplace netloc mb_axi_mem_interconnect_0_M01_AXI 1 7 1 3060
preplace netloc xlconstant_1_dout 1 6 1 NJ
preplace netloc mb_axi_mem_interconnect_0_M00_AXI 1 7 1 3070
preplace netloc rst_ps7_0_100M_mb_reset 1 2 5 NJ 340 NJ 340 NJ 340 1570 520 2340J
preplace netloc i2s_output_1_i2s_sd 1 10 1 NJ
preplace netloc Vaux8_0_1 1 0 4 NJ 960 NJ 960 NJ 960 NJ
preplace netloc Vaux5_0_1 1 0 4 NJ 920 NJ 920 NJ 920 NJ
preplace netloc dma_mm2s_axi_bram_ctrl_0_BRAM_PORTA 1 9 1 4020
preplace netloc rst_ps7_0_100M_bus_struct_reset 1 2 5 690J 250 NJ 250 NJ 250 NJ 250 2350
preplace netloc i2s_output_1_i2s_mclk 1 10 1 NJ
preplace netloc clk_wiz_25M_locked 1 7 1 3060
preplace netloc axis_data_fifo_0_axis_data_count 1 8 2 NJ 890 4000
preplace netloc mb_dma_mm2s_axi_bram_ctrl_0_BRAM_PORTA 1 8 2 3630J 350 4010
preplace netloc processing_system7_0_M_AXI_GP0 1 2 7 720 210 NJ 210 NJ 210 NJ 210 2340J -20 NJ -20 3570
preplace netloc microblaze_0_ILMB 1 6 1 2370
preplace netloc mb_axi_mem_interconnect_0_M02_AXI 1 7 1 3100
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 2 7 690 800 1020 650 N 650 NJ 650 2360 1030 3080 300 N
preplace netloc i2s_output_1_i2s_lrclk 1 10 1 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 8 240 480 NJ 480 NJ 480 NJ 480 1560J 540 NJ 540 3070 590 3560
preplace netloc xadc_wiz_0_ip2intc_irpt 1 4 3 NJ 840 NJ 840 2330
preplace netloc axis_data_fifo_0_m_axis_tdata 1 9 1 4020
preplace netloc Vaux6_0_1 1 0 4 NJ 940 NJ 940 NJ 940 NJ
preplace netloc microblaze_0_M_AXI_DP 1 6 1 2380
preplace netloc microblaze_0_LOCKSTEP_Out 1 5 2 1580 230 2320
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 1000
preplace netloc Vaux15_0_1 1 0 4 NJ 1040 NJ 1040 NJ 1040 NJ
preplace netloc mb_axi_mem_interconnect_0_M05_AXI 1 7 1 3090
preplace netloc rgb_PWM_0_pwm 1 8 3 NJ 1200 NJ 1200 NJ
preplace netloc Vaux9_0_1 1 0 4 NJ 980 NJ 980 NJ 980 NJ
preplace netloc axi_dma_0_M_AXI_MM2S 1 8 1 3610
preplace netloc xlconstant_0_dout 1 6 1 2320J
preplace netloc i2s_output_1_i2s_sclk 1 10 1 NJ
preplace netloc axi_gpio_0_gpio_io_o 1 4 4 NJ 730 NJ 730 2340J 1060 3040
preplace netloc Vaux1_0_1 1 0 4 NJ 900 NJ 900 NJ 900 NJ
preplace netloc processing_system7_0_FIXED_IO 1 8 3 NJ 660 NJ 660 NJ
preplace netloc mb_axi_mem_interconnect_0_M04_AXI 1 7 1 3070
preplace netloc clk_wiz_0_clk_out1 1 7 3 3060 0 3610 210 4010
preplace netloc Vaux12_0_1 1 0 4 NJ 1000 NJ 1000 NJ 1000 NJ
preplace netloc mb_comparator_own_0_mb_error 1 1 6 230 240 N 240 N 240 N 240 N 240 2330J
preplace netloc trng_module_0_randout 1 1 8 230J 790 NJ 790 NJ 790 NJ 790 NJ 790 2350J 1020 3130J 980 3560
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 8 1 3580
preplace netloc i2s_output_1_data_accepted 1 9 2 NJ 80 4370
preplace netloc Vaux0_0_1 1 0 4 NJ 880 NJ 880 NJ 880 NJ
preplace netloc mb_axi_mem_interconnect_0_M03_AXI 1 7 1 3100
preplace netloc microblaze_1_LOCKSTEP_Out 1 5 3 1590 220 2360J 130 3040
preplace netloc processing_system7_0_FCLK_CLK0 1 0 9 -80 500 220 500 710 500 1010 440 N 440 1550 260 2390 560 3110 280 3620
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 1030
preplace netloc Vaux13_0_1 1 0 4 NJ 1020 NJ 1020 NJ 1020 NJ
preplace netloc axi_dma_0_M_AXIS_MM2S 1 8 1 3590
preplace netloc axi_intc_0_irq 1 5 4 1590 340 2400 300 3060J 290 3580
preplace netloc xlconcat_2_dout 1 7 1 3120
preplace netloc microblaze_0_DLMB 1 6 1 2380
preplace netloc microblaze_0_LOCKSTEP_Master_Out 1 6 1 2360
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 2 7 700 510 NJ 510 NJ 510 1550J 550 2370 550 3050J 10 3600J
preplace cgraphic comment_3 place top 1951 117 textcolor 4 linecolor 3
preplace cgraphic comment_2 place top 522 152 textcolor 4 linecolor 3
preplace cgraphic comment_1 place right -517 823 textcolor 4 linecolor 3
preplace cgraphic comment_0 place bot 3529 -219 textcolor 4 linecolor 3
preplace cgraphic comment_7 place bot 2054 -348 textcolor 4 linecolor 3
preplace cgraphic comment_6 place top 2206 625 textcolor 4 linecolor 3
preplace cgraphic comment_4 place top 2608 310 textcolor 4 linecolor 3
preplace cgraphic comment_10 place top 1207 121 textcolor 4 linecolor 3
preplace cgraphic comment_9 place left 653 1452 textcolor 4 linecolor 3
levelinfo -pg 1 -100 120 510 860 1200 1530 2030 2730 3360 3830 4200 4400 -top -50 -bot 1270
",
   linecolor_comment_4: "",
   linktoobj_comment_0: "",
   linktoobj_comment_1: "",
   linktoobj_comment_10: "",
   linktoobj_comment_2: "",
   linktoobj_comment_3: "",
   linktoobj_comment_6: "",
   linktoobj_comment_7: "",
   linktoobj_comment_9: "",
   linktotype_comment_0: "bd_design",
   linktotype_comment_1: "bd_design",
   linktotype_comment_10: "bd_design",
   linktotype_comment_2: "bd_design",
   linktotype_comment_3: "bd_design",
   linktotype_comment_6: "bd_design",
   linktotype_comment_7: "bd_design",
   linktotype_comment_9: "bd_design",
   textcolor_comment_4: "",
}
{
   da_axi4_cnt: "3",
   da_clkrst_cnt: "2",
}
{
   /comment_0: "comment_0",
   /comment_1: "comment_1",
   /comment_10: "comment_2",
   /comment_2: "comment_3",
   /comment_3: "comment_4",
   /comment_4: "comment_10",
   /comment_5: "comment_6",
   /comment_6: "comment_7",
   /comment_8: "comment_9",
   /comment_9: "comment_10",
}