#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jan 12 23:01:11 2021
# Process ID: 3520363
# Current directory: /home/niklas/dev/8bitCpu/vivado/8bitCPU.runs/synth_1
# Command line: vivado -log datapath.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source datapath.tcl
# Log file: /home/niklas/dev/8bitCpu/vivado/8bitCPU.runs/synth_1/datapath.vds
# Journal file: /home/niklas/dev/8bitCpu/vivado/8bitCPU.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source datapath.tcl -notrace
Command: synth_design -top datapath -part xc7s6cpga196-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Device 21-403] Loading part xc7s6cpga196-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3521245
WARNING: [Synth 8-6901] identifier 's_ctrlHlt' is used before its declaration [/home/niklas/dev/8bitCpu/_src/datapath.sv:12]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2084.266 ; gain = 0.000 ; free physical = 10047 ; free virtual = 19602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/niklas/dev/8bitCpu/_src/datapath.sv:1]
INFO: [Synth 8-6157] synthesizing module 'control' [/home/niklas/dev/8bitCpu/_src/control.sv:1]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_1' [/home/niklas/dev/8bitCpu/vivado/8bitCPU.runs/synth_1/.Xil/Vivado-3520363-niklasPC/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_1' (1#1) [/home/niklas/dev/8bitCpu/vivado/8bitCPU.runs/synth_1/.Xil/Vivado-3520363-niklasPC/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [/home/niklas/dev/8bitCpu/_src/transmitter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (2#1) [/home/niklas/dev/8bitCpu/_src/transmitter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'control' (3#1) [/home/niklas/dev/8bitCpu/_src/control.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/niklas/dev/8bitCpu/_src/alu.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [/home/niklas/dev/8bitCpu/_src/alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'regset' [/home/niklas/dev/8bitCpu/_src/regset.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'regset' (5#1) [/home/niklas/dev/8bitCpu/_src/regset.sv:1]
INFO: [Synth 8-6157] synthesizing module 'io' [/home/niklas/dev/8bitCpu/_src/io.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'io' (6#1) [/home/niklas/dev/8bitCpu/_src/io.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ram' [/home/niklas/dev/8bitCpu/_src/ram.sv:1]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [/home/niklas/dev/8bitCpu/vivado/8bitCPU.runs/synth_1/.Xil/Vivado-3520363-niklasPC/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (7#1) [/home/niklas/dev/8bitCpu/vivado/8bitCPU.runs/synth_1/.Xil/Vivado-3520363-niklasPC/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'asyncRam' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'asyncRam' (8#1) [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ram' (9#1) [/home/niklas/dev/8bitCpu/_src/ram.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pc' [/home/niklas/dev/8bitCpu/_src/pc.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pc' (10#1) [/home/niklas/dev/8bitCpu/_src/pc.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (11#1) [/home/niklas/dev/8bitCpu/_src/datapath.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2084.266 ; gain = 0.000 ; free physical = 10018 ; free virtual = 19570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2086.957 ; gain = 2.691 ; free physical = 10016 ; free virtual = 19569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2086.957 ; gain = 2.691 ; free physical = 10016 ; free virtual = 19569
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2086.957 ; gain = 0.000 ; free physical = 10009 ; free virtual = 19561
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/niklas/dev/8bitCpu/vivado/8bitCPU.runs/synth_1/.Xil/Vivado-3520363-niklasPC/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'inst_control/inst_controlStore'
Finished Parsing XDC File [/home/niklas/dev/8bitCpu/vivado/8bitCPU.runs/synth_1/.Xil/Vivado-3520363-niklasPC/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'inst_control/inst_controlStore'
Parsing XDC File [/home/niklas/dev/8bitCpu/vivado/8bitCPU.runs/synth_1/.Xil/Vivado-3520363-niklasPC/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'inst_ram/inst_instrRom'
Finished Parsing XDC File [/home/niklas/dev/8bitCpu/vivado/8bitCPU.runs/synth_1/.Xil/Vivado-3520363-niklasPC/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'inst_ram/inst_instrRom'
Parsing XDC File [/home/niklas/dev/8bitCpu/_src/constraints.xdc]
Finished Parsing XDC File [/home/niklas/dev/8bitCpu/_src/constraints.xdc]
Parsing XDC File [/home/niklas/dev/8bitCpu/vivado/8bitCPU.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/niklas/dev/8bitCpu/vivado/8bitCPU.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.801 ; gain = 0.000 ; free physical = 9921 ; free virtual = 19480
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2217.801 ; gain = 0.000 ; free physical = 9905 ; free virtual = 19464
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2217.801 ; gain = 133.535 ; free physical = 10008 ; free virtual = 19564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s6cpga196-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2217.801 ; gain = 133.535 ; free physical = 10008 ; free virtual = 19564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst_control/inst_controlStore. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_ram/inst_instrRom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2217.801 ; gain = 133.535 ; free physical = 9991 ; free virtual = 19546
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[255]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[254]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[253]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[252]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[251]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[250]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[249]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[248]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[247]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[246]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[245]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[244]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[243]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[242]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[241]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[240]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[239]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[238]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[237]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[236]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[235]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[234]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[233]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[232]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[231]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[230]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[229]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[228]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[227]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[226]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[225]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[224]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[223]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[222]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[221]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[220]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[219]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[218]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[217]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[216]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[215]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[214]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[213]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[212]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[211]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[210]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[209]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[208]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[207]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[206]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[205]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[204]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[203]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[202]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[201]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[200]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[199]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[198]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[197]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[196]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[195]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[194]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[193]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[192]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[191]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[190]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[189]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[188]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[187]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[186]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[185]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[184]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[183]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[182]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[181]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[180]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[179]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[178]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[177]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[176]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[175]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[174]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[173]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[172]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[171]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[170]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[169]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[168]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[167]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[166]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[165]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[164]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[163]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[162]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[161]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[160]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[159]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[158]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[157]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 's_ram_reg[156]' [/home/niklas/dev/8bitCpu/_src/asyncRam.sv:13]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2217.801 ; gain = 133.535 ; free physical = 9976 ; free virtual = 19537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 7     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 15    
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 10 (col length:20)
BRAMs: 10 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2217.801 ; gain = 133.535 ; free physical = 9987 ; free virtual = 19545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2217.801 ; gain = 133.535 ; free physical = 9876 ; free virtual = 19434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2217.801 ; gain = 133.535 ; free physical = 9869 ; free virtual = 19427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2217.801 ; gain = 133.535 ; free physical = 9871 ; free virtual = 19429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2217.801 ; gain = 133.535 ; free physical = 9849 ; free virtual = 19411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2217.801 ; gain = 133.535 ; free physical = 9849 ; free virtual = 19411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2217.801 ; gain = 133.535 ; free physical = 9851 ; free virtual = 19412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2217.801 ; gain = 133.535 ; free physical = 9851 ; free virtual = 19412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2217.801 ; gain = 133.535 ; free physical = 9851 ; free virtual = 19413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2217.801 ; gain = 133.535 ; free physical = 9851 ; free virtual = 19413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_1 |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |dist_mem_gen |     2|
|3     |BUFG         |     1|
|4     |CARRY4       |     2|
|5     |LUT1         |    13|
|6     |LUT2         |    63|
|7     |LUT3         |    61|
|8     |LUT4         |    35|
|9     |LUT5         |    33|
|10    |LUT6         |   855|
|11    |MUXF7        |   256|
|12    |MUXF8        |   128|
|13    |FDRE         |    76|
|14    |LD           |  2048|
|15    |LDC          |     1|
|16    |IBUF         |     3|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2217.801 ; gain = 133.535 ; free physical = 9851 ; free virtual = 19413
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 257 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2217.801 ; gain = 2.691 ; free physical = 9899 ; free virtual = 19461
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2217.801 ; gain = 133.535 ; free physical = 9895 ; free virtual = 19457
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2217.801 ; gain = 0.000 ; free physical = 9978 ; free virtual = 19539
INFO: [Netlist 29-17] Analyzing 2435 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'datapath' is not ideal for floorplanning, since the cellview 'asyncRam' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.801 ; gain = 0.000 ; free physical = 9922 ; free virtual = 19483
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2049 instances were transformed.
  LD => LDCE: 2048 instances
  LDC => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2217.801 ; gain = 133.812 ; free physical = 10054 ; free virtual = 19613
INFO: [Common 17-1381] The checkpoint '/home/niklas/dev/8bitCpu/vivado/8bitCPU.runs/synth_1/datapath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file datapath_utilization_synth.rpt -pb datapath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 12 23:01:49 2021...
