<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::R600InstrInfo Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::R600InstrInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::R600InstrInfo" --><!-- doxytag: inherits="llvm::AMDGPUInstrInfo" -->
<p><code>#include &lt;<a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::R600InstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1R600InstrInfo__inherit__graph.png" border="0" usemap="#llvm_1_1R600InstrInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1R600InstrInfo_inherit__map" id="llvm_1_1R600InstrInfo_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1AMDGPUInstrInfo.html" title="llvm::AMDGPUInstrInfo" alt="" coords="5,83,171,112"/><area shape="rect" id="node4" href="classAMDGPUGenInstrInfo.html" title="AMDGPUGenInstrInfo" alt="" coords="9,5,167,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::R600InstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1R600InstrInfo__coll__graph.png" border="0" usemap="#llvm_1_1R600InstrInfo_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1R600InstrInfo_coll__map" id="llvm_1_1R600InstrInfo_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1AMDGPUInstrInfo.html" title="llvm::AMDGPUInstrInfo" alt="" coords="60,181,225,211"/><area shape="rect" id="node4" href="classAMDGPUGenInstrInfo.html" title="AMDGPUGenInstrInfo" alt="" coords="5,85,163,115"/><area shape="rect" id="node6" href="classllvm_1_1AMDGPUSubtarget.html" title="llvm::AMDGPUSubtarget" alt="" coords="187,85,365,115"/><area shape="rect" id="node8" href="classAMDGPUGenSubtargetInfo.html" title="AMDGPUGenSubtargetInfo" alt="" coords="180,5,372,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1R600InstrInfo-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> { <br/>
&#160;&#160;<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">ALU_VEC_012_SCL_210</a> =  0, 
<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">ALU_VEC_021_SCL_122</a>, 
<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">ALU_VEC_120_SCL_212</a>, 
<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">ALU_VEC_102_SCL_221</a>, 
<br/>
&#160;&#160;<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">ALU_VEC_201</a>, 
<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">ALU_VEC_210</a>
<br/>
 }</td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a8df3e5fa9ff0bb771c8607a72cc69f5c">R600InstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;st)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a9cb7643a62153d0049c0f9da6a5b3e2e">getRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a599adc2398206c815a2c1fa0d2f458b3">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> KillSrc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a50503e8c79cfae86f42c25b30c4dee2d">isLegalToSplitMBBAt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a53dddf32a33d6570134a6864e4add034">isTrig</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1fc6641e5ec1428e507a60f29afb6fae">isPlaceHolderOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a520bbb1242cd198cb0e5b3d157870f32">isReductionOp</a> (<a class="el" href="classunsigned.html">unsigned</a> opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a75f287b5a8a0375ca8a96ebfee2dd90c">isCubeOp</a> (<a class="el" href="classunsigned.html">unsigned</a> opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">isALUInstr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae980cc9f29a054fbb25fa7f115c007c7">hasInstrModifiers</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a567a6676662ac8d89a37818491f96f3d">isLDSInstr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a4b39400c798e317e9525d46fc8221012">isLDSNoRetInstr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aff4929f96b07058beefbcb3097a7da7f">isLDSRetInstr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a92f6df613d52302f1a53f4ff4881c64b">canBeConsideredALU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">isTransOnly</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ac73525c8fa86113a1eaec4162167fe48">isTransOnly</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">isVectorOnly</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a06e2e4717324b4ae879cc266a87925a3">isVectorOnly</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a77846ac8ec94d5174217aa30016bf1b6">isExport</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">usesVertexCache</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0bc3ea57a381540e109688f135d2dfe8">usesVertexCache</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">usesTextureCache</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a16f2739df0a4f591637df744371aa4e5">usesTextureCache</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a62318be18f9fc4ffb5247c9bae6befb4">mustBeLastInClause</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6b2205f736365a9d76695a91376b7ac4">usesAddressRegister</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aa4ec3d27914ec6ec1495dcf58d66599e">definesAddressRegister</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#adbb7558feda98e76dc116e0bf4a26222">readsLDSSrcReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a5415539cc75acfd63a95de2707ce2b55">getSrcIdx</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> SrcNum) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0a1cf472c1334619a363dfcb9f377649">getSelIdx</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> SrcIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; std::pair<br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *, int64_t &gt;, 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#af6055deb7ab8c9eb563d8b3ea3220c4e">getSrcs</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1a5b9275f43c09965817c3a9645852c4">isLegalUpTo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::vector&lt; std::pair&lt; <a class="el" href="classint.html">int</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &gt; &amp;IGSrcs, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp;Swz, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::pair&lt; <a class="el" href="classint.html">int</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &amp;TransSrcs, <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">returns how many MIs (whose inputs are represented by IGSrcs) can be packed in the same <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Group while meeting read port limitations given a Swz swizzle sequence.  <a href="#a1a5b9275f43c09965817c3a9645852c4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0baaa57666a845a35e579bfa1c94aad9">FindSwizzleForVectorSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::vector&lt; std::pair&lt; <a class="el" href="classint.html">int</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &gt; &amp;IGSrcs, std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp;SwzCandidate, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::pair&lt; <a class="el" href="classint.html">int</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &amp;TransSrcs, <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerate all possible Swizzle sequence to find one that can meet all read port requirements.  <a href="#a0baaa57666a845a35e579bfa1c94aad9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ac9087763ca81614578fd3b20271a5f38">fitsReadPortLimitations</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;MIs, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;PV, std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> &gt; &amp;BS, <a class="el" href="classbool.html">bool</a> isLastAluTrans) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Given the order VEC_012 &lt; VEC_021 &lt; VEC_120 &lt; VEC_102 &lt; VEC_201 &lt; VEC_210 returns true and the first (in lexical order) BankSwizzle affectation starting from the one already provided in the <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Group MIs that fits Read Port limitations in BS if available.  <a href="#ac9087763ca81614578fd3b20271a5f38"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">fitsConstReadLimitations</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">An instruction group can only access 2 channel pair (either [XY] or [ZW]) from KCache bank on R700+.  <a href="#adac9d699d7dcdfb4f5f92432cb7ac4b4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a725f268bb265a9d71d7303f9db46e9ce">fitsConstReadLimitations</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Same but using const index set instead of MI set.  <a href="#a725f268bb265a9d71d7303f9db46e9ce"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a74f5793375f2d6bd33bd6ebfc4ca2eb5">isVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector instructions are instructions that must fill all instruction slots within an instruction group.  <a href="#a74f5793375f2d6bd33bd6ebfc4ca2eb5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a4b44e7526ae3bf9c756cdc388c8474cb">isMov</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a74e6aef88dec63b3e87ab2a3fc6f9c78">CreateTargetScheduleState</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a8d77580c3fd8844988d1ffcb47751122">ReverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a11a11f0b789f9003f403b2b530668e7d">AnalyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, <a class="el" href="classbool.html">bool</a> AllowModify) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aa5dbda02ca207f09b6b6277f13a4f557">InsertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Cond, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aaa24defe09b79b2f25819db5be6195af">RemoveBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a5a4273e17ec0b03bb17b17bb60ec0088">isPredicated</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a12ce0ba98614a925e235867c5daa8704">isPredicable</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a93d0aac43e6315310b2779dfc6543fbb">isProfitableToDupForIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classunsigned.html">unsigned</a> NumCyles, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aab64e19bf919ca3df834bb25aa45f1f3">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classunsigned.html">unsigned</a> NumCyles, <a class="el" href="classunsigned.html">unsigned</a> ExtraPredCycles, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#afa61e4b1f587f663e79526dc5e0cae62">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="classunsigned.html">unsigned</a> NumTCycles, <a class="el" href="classunsigned.html">unsigned</a> ExtraTCycles, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB, <a class="el" href="classunsigned.html">unsigned</a> NumFCycles, <a class="el" href="classunsigned.html">unsigned</a> ExtraFCycles, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a75c1bb389eb51dbe8bce7e6c97b763f3">DefinesPredicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aa14e73420a078ca560b5d19c01260c30">SubsumesPredicate</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred1, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a508277c4ff138f71ec87b10f00063586">isProfitableToUnpredicate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a2f9dc05095dd0b0a2cbc192afb0c61b6">PredicateInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a073457264b2606a30709c332e1cc0014">getPredicationCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#af973bb087e13f62becdffac8956ab912">getInstrLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> *PredCost=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a3dfe6de3f804ee4777d9015e9ecf4fd6">getInstrLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Node) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad3a34e6be8b800a187c3fd9f41a99520">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a60dbe072b2564dd885c0273a1ddae5c5">reserveIndirectRegisters</a> (<a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="el" href="namespacellvm.html#a1ffa34d7b99b8f8336ba02b32b24bdfaad0ae5ea885b260eb3a1267f84dad0cf5">Reserved</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserve the registers that may be accesed using indirect addressing.  <a href="#a60dbe072b2564dd885c0273a1ddae5c5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad3a72d91739cdb52828db3cecf906040">calculateIndirectAddress</a> (<a class="el" href="classunsigned.html">unsigned</a> RegIndex, <a class="el" href="classunsigned.html">unsigned</a> Channel) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculate the "Indirect Address" for the given <code>RegIndex</code> and <code>Channel</code>.  <a href="#ad3a72d91739cdb52828db3cecf906040"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad1ea0336c94444719e319d463fe9e40d">getIndirectAddrRegClass</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a66bd77a6c30d00ee1b9c2c297a8a5933">buildIndirectWrite</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> ValueReg, <a class="el" href="classunsigned.html">unsigned</a> Address, <a class="el" href="classunsigned.html">unsigned</a> OffsetReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Build instruction(s) for an indirect register write.  <a href="#a66bd77a6c30d00ee1b9c2c297a8a5933"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a35a4255052a36d9667f8db93ae079271">buildIndirectRead</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> ValueReg, <a class="el" href="classunsigned.html">unsigned</a> Address, <a class="el" href="classunsigned.html">unsigned</a> OffsetReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Build instruction(s) for an indirect register read.  <a href="#a35a4255052a36d9667f8db93ae079271"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#abb29912c607d99a0dbc42453b3fdeadf">getMaxAlusPerClause</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> DstReg, <a class="el" href="classunsigned.html">unsigned</a> Src0Reg, <a class="el" href="classunsigned.html">unsigned</a> Src1Reg=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">buildDefaultInstruction - This function returns a <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> with all the instruction modifiers initialized to their default values.  <a href="#a6c959d12d983263ee65720ec2004b030"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a7d9097347d4de52acbe81850951651e5">buildSlotOfVectorInstruction</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#abe2fff98d8cf445df1b69495f2435cc7a249c350bd4daa4d82d4f0e35b2a2b508">Slot</a>, <a class="el" href="classunsigned.html">unsigned</a> DstReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae4b65c4d557e278d52ff6e39616a6184">buildMovImm</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;BB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> DstReg, uint64_t Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a91b82759fd1ec99710c0f148296c2fd8">buildMovInstr</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> DstReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Build a MOV instruction.  <a href="#a91b82759fd1ec99710c0f148296c2fd8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> Op) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the index of Op in the <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>.  <a href="#a1804b7629c6b7dfd42443e6e429dbc12"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#af878de35e24d39ed75443c4e2be8aabd">getOperandIdx</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> Op) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the index of <code>Op</code> for the given Opcode.  <a href="#af878de35e24d39ed75443c4e2be8aabd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> Op, int64_t Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function for setting instruction flag values.  <a href="#a31dcaab13280a54270c4ebb93d65383a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab5ce59b75b4fc3e8d75d6ec2cfce1140">hasFlagOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">addFlag</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> Operand, <a class="el" href="classunsigned.html">unsigned</a> Flag) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Add one of the MO_FLAG* flags to the specified <code>Operand</code>.  <a href="#ab47bdd7d4e6c3fe1c04ad4c006f13ecc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6b3f73606d1639b3c2c02b42af38b466">isFlagSet</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> Operand, <a class="el" href="classunsigned.html">unsigned</a> Flag) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if the specified <code>Flag</code> is set on this <code>Operand</code>.  <a href="#a6b3f73606d1639b3c2c02b42af38b466"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">getFlagOp</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> SrcIdx=0, <a class="el" href="classunsigned.html">unsigned</a> Flag=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">clearFlag</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> Operand, <a class="el" href="classunsigned.html">unsigned</a> Flag) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the specified flag on the instruction.  <a href="#ae5609377ee9fdd461062a7f91de4c192"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="R600InstrInfo_8h_source.html#l00032">32</a> of file <a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>.</p>
</div><hr/><h2>Member Enumeration Documentation</h2>
<a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73"></a><!-- doxytag: member="llvm::R600InstrInfo::BankSwizzle" ref="a684a33b88b11aeed1300272bb4cf9f73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">llvm::R600InstrInfo::BankSwizzle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e"></a><!-- doxytag: member="ALU_VEC_012_SCL_210" ref="a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e" args="" -->ALU_VEC_012_SCL_210</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c"></a><!-- doxytag: member="ALU_VEC_021_SCL_122" ref="a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c" args="" -->ALU_VEC_021_SCL_122</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335"></a><!-- doxytag: member="ALU_VEC_120_SCL_212" ref="a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335" args="" -->ALU_VEC_120_SCL_212</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35"></a><!-- doxytag: member="ALU_VEC_102_SCL_221" ref="a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35" args="" -->ALU_VEC_102_SCL_221</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703"></a><!-- doxytag: member="ALU_VEC_201" ref="a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703" args="" -->ALU_VEC_201</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669"></a><!-- doxytag: member="ALU_VEC_210" ref="a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669" args="" -->ALU_VEC_210</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8h_source.html#l00052">52</a> of file <a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a8df3e5fa9ff0bb771c8607a72cc69f5c"></a><!-- doxytag: member="llvm::R600InstrInfo::R600InstrInfo" ref="a8df3e5fa9ff0bb771c8607a72cc69f5c" args="(const AMDGPUSubtarget &amp;st)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1R600InstrInfo.html#a8df3e5fa9ff0bb771c8607a72cc69f5c">R600InstrInfo::R600InstrInfo</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>st</em></td><td>)</td>
          <td><code> [explicit]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00031">31</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="ab47bdd7d4e6c3fe1c04ad4c006f13ecc"></a><!-- doxytag: member="llvm::R600InstrInfo::addFlag" ref="ab47bdd7d4e6c3fe1c04ad4c006f13ecc" args="(MachineInstr *MI, unsigned Operand, unsigned Flag) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">R600InstrInfo::addFlag</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Add one of the MO_FLAG* flags to the specified <code>Operand</code>. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01402">1402</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01423">clearFlag()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01347">getFlagOp()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="R600Defines_8h_source.html#l00053">HAS_NATIVE_OPERANDS</a>, <a class="el" href="R600Defines_8h_source.html#l00023">MO_FLAG_LAST</a>, <a class="el" href="R600Defines_8h_source.html#l00020">MO_FLAG_MASK</a>, <a class="el" href="R600Defines_8h_source.html#l00022">MO_FLAG_NOT_LAST</a>, <a class="el" href="R600Defines_8h_source.html#l00024">NUM_MO_FLAGS</a>, and <a class="el" href="MachineOperand_8h_source.html#l00505">llvm::MachineOperand::setImm()</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00193">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00781">InsertBranch()</a>.</p>

</div>
</div>
<a class="anchor" id="a11a11f0b789f9003f403b2b530668e7d"></a><!-- doxytag: member="llvm::R600InstrInfo::AnalyzeBranch" ref="a11a11f0b789f9003f403b2b530668e7d" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a11a11f0b789f9003f403b2b530668e7d">R600InstrInfo::AnalyzeBranch</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowModify</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00692">692</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineOperand_8h_source.html#l00594">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineOperand_8h_source.html#l00422">llvm::MachineOperand::getMBB()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00686">isBranch()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00682">isJump()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00659">isPredicateSetter()</a>, and <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

</div>
</div>
<a class="anchor" id="a6c959d12d983263ee65720ec2004b030"></a><!-- doxytag: member="llvm::R600InstrInfo::buildDefaultInstruction" ref="a6c959d12d983263ee65720ec2004b030" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">R600InstrInfo::buildDefaultInstruction</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Src0Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Src1Reg</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>buildDefaultInstruction - This function returns a <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> with all the instruction modifiers initialized to their default values. </p>
<p>You can use this function to avoid manually specifying each instruction modifier operand when building a new instruction.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>a <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> with all the instruction modifiers initialized to their default values. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01180">1180</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l01057">llvm::MachineBasicBlock::findDebugLoc()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01307">buildMovImm()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01317">buildMovInstr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01259">buildSlotOfVectorInstruction()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00047">copyPhysReg()</a>, and <a class="el" href="R600ISelLowering_8cpp_source.html#l00193">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a class="anchor" id="a35a4255052a36d9667f8db93ae079271"></a><!-- doxytag: member="llvm::R600InstrInfo::buildIndirectRead" ref="a35a4255052a36d9667f8db93ae079271" args="(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> R600InstrInfo::buildIndirectRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OffsetReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Build instruction(s) for an indirect register read. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>The instruction that performs the indirect register read </dd></dl>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ac206a9e05497ffaa6378d1a152953ab7">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01142">1142</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a66bd77a6c30d00ee1b9c2c297a8a5933"></a><!-- doxytag: member="llvm::R600InstrInfo::buildIndirectWrite" ref="a66bd77a6c30d00ee1b9c2c297a8a5933" args="(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> R600InstrInfo::buildIndirectWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OffsetReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Build instruction(s) for an indirect register write. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>The instruction that performs the indirect register write </dd></dl>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a512b0ea372fdcec9afe4a47f376b63ce">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01110">1110</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ae4b65c4d557e278d52ff6e39616a6184"></a><!-- doxytag: member="llvm::R600InstrInfo::buildMovImm" ref="ae4b65c4d557e278d52ff6e39616a6184" args="(MachineBasicBlock &amp;BB, MachineBasicBlock::iterator I, unsigned DstReg, uint64_t Imm) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * <a class="el" href="classllvm_1_1R600InstrInfo.html#ae4b65c4d557e278d52ff6e39616a6184">R600InstrInfo::buildMovImm</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>BB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01307">1307</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01180">buildDefaultInstruction()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l01331">setImmOperand()</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00193">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a class="anchor" id="a91b82759fd1ec99710c0f148296c2fd8"></a><!-- doxytag: member="llvm::R600InstrInfo::buildMovInstr" ref="a91b82759fd1ec99710c0f148296c2fd8" args="(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned DstReg, unsigned SrcReg) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * <a class="el" href="classllvm_1_1R600InstrInfo.html#a91b82759fd1ec99710c0f148296c2fd8">R600InstrInfo::buildMovInstr</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Build a MOV instruction. </p>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4dd3274adf847c8498e68477749de20d">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01317">1317</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01180">buildDefaultInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="a7d9097347d4de52acbe81850951651e5"></a><!-- doxytag: member="llvm::R600InstrInfo::buildSlotOfVectorInstruction" ref="a7d9097347d4de52acbe81850951651e5" args="(MachineBasicBlock &amp;MBB, MachineInstr *MI, unsigned Slot, unsigned DstReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * <a class="el" href="classllvm_1_1R600InstrInfo.html#a7d9097347d4de52acbe81850951651e5">R600InstrInfo::buildSlotOfVectorInstruction</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Slot</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01259">1259</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01180">buildDefaultInstruction()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00123">llvm::AMDGPUSubtarget::getGeneration()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01323">getOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01233">getSlotedOps()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00081">Operands</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00039">llvm::AMDGPUSubtarget::R700</a>, <a class="el" href="MachineOperand_8h_source.html#l00505">llvm::MachineOperand::setImm()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01331">setImmOperand()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00045">llvm::AMDGPUInstrInfo::ST</a>, and <a class="el" href="Endian_8h_source.html#l00073">llvm::support::endian::write()</a>.</p>

</div>
</div>
<a class="anchor" id="ad3a72d91739cdb52828db3cecf906040"></a><!-- doxytag: member="llvm::R600InstrInfo::calculateIndirectAddress" ref="ad3a72d91739cdb52828db3cecf906040" args="(unsigned RegIndex, unsigned Channel) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#ad3a72d91739cdb52828db3cecf906040">R600InstrInfo::calculateIndirectAddress</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Calculate the "Indirect Address" for the given <code>RegIndex</code> and <code>Channel</code>. </p>
<p>We model indirect addressing using a virtual address space that can be accesed with loads and stores. The "Indirect Address" is the memory address in this virtual address space that maps to the given <code>RegIndex</code> and <code>Channel</code>. </p>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad568e7cafe11152d84bc91da24e1fa20">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01099">1099</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a92f6df613d52302f1a53f4ff4881c64b"></a><!-- doxytag: member="llvm::R600InstrInfo::canBeConsideredALU" ref="a92f6df613d52302f1a53f4ff4881c64b" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a92f6df613d52302f1a53f4ff4881c64b">R600InstrInfo::canBeConsideredALU</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if this <code>Opcode</code> represents an ALU instruction or an instruction that will be lowered in ExpandSpecialInstrs <a class="el" href="classllvm_1_1Pass.html" title="Pass interface - Implemented by all &#39;passes&#39;.">Pass</a>. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00161">161</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00131">isALUInstr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00120">isCubeOp()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00042">isVector()</a>.</p>

</div>
</div>
<a class="anchor" id="ae5609377ee9fdd461062a7f91de4c192"></a><!-- doxytag: member="llvm::R600InstrInfo::clearFlag" ref="ae5609377ee9fdd461062a7f91de4c192" args="(MachineInstr *MI, unsigned Operand, unsigned Flag) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">R600InstrInfo::clearFlag</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clear the specified flag on the instruction. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01423">1423</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01347">getFlagOp()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="R600Defines_8h_source.html#l00053">HAS_NATIVE_OPERANDS</a>, <a class="el" href="R600Defines_8h_source.html#l00024">NUM_MO_FLAGS</a>, and <a class="el" href="MachineOperand_8h_source.html#l00505">llvm::MachineOperand::setImm()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01402">addFlag()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00827">RemoveBranch()</a>.</p>

</div>
</div>
<a class="anchor" id="a599adc2398206c815a2c1fa0d2f458b3"></a><!-- doxytag: member="llvm::R600InstrInfo::copyPhysReg" ref="a599adc2398206c815a2c1fa0d2f458b3" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1R600InstrInfo.html#a599adc2398206c815a2c1fa0d2f458b3">R600InstrInfo::copyPhysReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00047">47</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01180">buildDefaultInstruction()</a>, <a class="el" href="Value_8cpp_source.html#l00319">contains()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00031">llvm::RegState::Define</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01323">getOperandIdx()</a>, <a class="el" href="AMDGPURegisterInfo_8cpp_source.html#l00045">llvm::AMDGPURegisterInfo::getSubRegFromChannel()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, and <a class="el" href="MachineOperand_8h_source.html#l00372">llvm::MachineOperand::setIsKill()</a>.</p>

</div>
</div>
<a class="anchor" id="a74e6aef88dec63b3e87ab2a3fc6f9c78"></a><!-- doxytag: member="llvm::R600InstrInfo::CreateTargetScheduleState" ref="a74e6aef88dec63b3e87ab2a3fc6f9c78" args="(const TargetSubtargetInfo &amp;) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> * <a class="el" href="classllvm_1_1R600InstrInfo.html#a74e6aef88dec63b3e87ab2a3fc6f9c78">R600InstrInfo::CreateTargetScheduleState</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00653">653</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00086">llvm::TargetSubtargetInfo::getInstrItineraryData()</a>.</p>

</div>
</div>
<a class="anchor" id="aa4ec3d27914ec6ec1495dcf58d66599e"></a><!-- doxytag: member="llvm::R600InstrInfo::definesAddressRegister" ref="aa4ec3d27914ec6ec1495dcf58d66599e" args="(MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#aa4ec3d27914ec6ec1495dcf58d66599e">R600InstrInfo::definesAddressRegister</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00238">238</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8cpp_source.html#l01196">llvm::MachineInstr::findRegisterDefOperandIdx()</a>.</p>

</div>
</div>
<a class="anchor" id="a75c1bb389eb51dbe8bce7e6c97b763f3"></a><!-- doxytag: member="llvm::R600InstrInfo::DefinesPredicate" ref="a75c1bb389eb51dbe8bce7e6c97b763f3" args="(MachineInstr *MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a75c1bb389eb51dbe8bce7e6c97b763f3">R600InstrInfo::DefinesPredicate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a1988e9e6385aa2257c9d1408f18d3190">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00995">995</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00659">isPredicateSetter()</a>.</p>

</div>
</div>
<a class="anchor" id="ad3a34e6be8b800a187c3fd9f41a99520"></a><!-- doxytag: member="llvm::R600InstrInfo::expandPostRAPseudo" ref="ad3a34e6be8b800a187c3fd9f41a99520" args="(MachineBasicBlock::iterator MI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#ad3a34e6be8b800a187c3fd9f41a99520">R600InstrInfo::expandPostRAPseudo</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a12b02ad94e9207b7ab5f4b31f97677f2">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01055">1055</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600RegisterInfo_8cpp_source.html#l00059">llvm::R600RegisterInfo::getHWRegChan()</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00063">llvm::R600RegisterInfo::getHWRegIndex()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>.</p>

</div>
</div>
<a class="anchor" id="a0baaa57666a845a35e579bfa1c94aad9"></a><!-- doxytag: member="llvm::R600InstrInfo::FindSwizzleForVectorSlot" ref="a0baaa57666a845a35e579bfa1c94aad9" args="(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;SwzCandidate, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a0baaa57666a845a35e579bfa1c94aad9">R600InstrInfo::FindSwizzleForVectorSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::vector&lt; std::pair&lt; <a class="el" href="classint.html">int</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>IGSrcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>SwzCandidate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::pair&lt; <a class="el" href="classint.html">int</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>TransSrcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a>&#160;</td>
          <td class="paramname"><em>TransSwz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enumerate all possible Swizzle sequence to find one that can meet all read port requirements. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00511">511</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l00442">isLegalUpTo()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00492">NextPossibleSolution()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00548">fitsReadPortLimitations()</a>.</p>

</div>
</div>
<a class="anchor" id="adac9d699d7dcdfb4f5f92432cb7ac4b4"></a><!-- doxytag: member="llvm::R600InstrInfo::fitsConstReadLimitations" ref="adac9d699d7dcdfb4f5f92432cb7ac4b4" args="(const std::vector&lt; MachineInstr * &gt; &amp;) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">R600InstrInfo::fitsConstReadLimitations</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>MIs</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>An instruction group can only access 2 channel pair (either [XY] or [ZW]) from KCache bank on R700+. </p>
<p>This function check if MI set in input meet this limitations </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00622">622</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="Value_8cpp_source.html#l00319">contains()</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00059">llvm::R600RegisterInfo::getHWRegChan()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00293">getSrcs()</a>, <a class="el" href="SmallSet_8h_source.html#l00069">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00131">isALUInstr()</a>, <a class="el" href="SmallSet_8h_source.html#l00048">llvm::SmallSet&lt; T, N, C &gt;::size()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00132">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l02045">FoldOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="a725f268bb265a9d71d7303f9db46e9ce"></a><!-- doxytag: member="llvm::R600InstrInfo::fitsConstReadLimitations" ref="a725f268bb265a9d71d7303f9db46e9ce" args="(const std::vector&lt; unsigned &gt; &amp;) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">R600InstrInfo::fitsConstReadLimitations</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Consts</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Same but using const index set instead of MI set. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00597">597</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ac9087763ca81614578fd3b20271a5f38"></a><!-- doxytag: member="llvm::R600InstrInfo::fitsReadPortLimitations" ref="ac9087763ca81614578fd3b20271a5f38" args="(const std::vector&lt; MachineInstr * &gt; &amp;MIs, const DenseMap&lt; unsigned, unsigned &gt; &amp;PV, std::vector&lt; BankSwizzle &gt; &amp;BS, bool isLastAluTrans) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#ac9087763ca81614578fd3b20271a5f38">R600InstrInfo::fitsReadPortLimitations</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>MIs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>PV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>BS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isLastAluTrans</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Given the order VEC_012 &lt; VEC_021 &lt; VEC_120 &lt; VEC_102 &lt; VEC_201 &lt; VEC_210 returns true and the first (in lexical order) BankSwizzle affectation starting from the one already provided in the <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Group MIs that fits Read Port limitations in BS if available. </p>
<p>Otherwise returns false and undefined content in BS. isLastAluTrans should be set if the last Alu of MIs will be executed on Trans ALU. In this case, ValidTSwizzle returns the BankSwizzle value to apply to the last instruction. PV holds GPR to PV registers in the <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Group MIs. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00548">548</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8h_source.html#l00053">ALU_VEC_012_SCL_210</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00054">ALU_VEC_021_SCL_122</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00056">ALU_VEC_102_SCL_221</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00055">ALU_VEC_120_SCL_212</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00511">FindSwizzleForVectorSlot()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01323">getOperandIdx()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00528">isConstCompatible()</a>.</p>

</div>
</div>
<a class="anchor" id="a4671f8263c7cec241186ad392534117e"></a><!-- doxytag: member="llvm::R600InstrInfo::getFlagOp" ref="a4671f8263c7cec241186ad392534117e" args="(MachineInstr *MI, unsigned SrcIdx=0, unsigned Flag=0) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp; <a class="el" href="classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">R600InstrInfo::getFlagOp</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcIdx</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Flag</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">SrcIdx</td><td>The register source to set the flag on (e.g src0, src1, src2) </td></tr>
    <tr><td class="paramname">Flag</td><td>The flag being set.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>the operand containing the flags for this instruction. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01347">1347</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600Defines_8h_source.html#l00028">GET_FLAG_OPERAND_IDX</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01323">getOperandIdx()</a>, <a class="el" href="R600Defines_8h_source.html#l00053">HAS_NATIVE_OPERANDS</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, <a class="el" href="R600Defines_8h_source.html#l00019">MO_FLAG_ABS</a>, <a class="el" href="R600Defines_8h_source.html#l00017">MO_FLAG_CLAMP</a>, <a class="el" href="R600Defines_8h_source.html#l00023">MO_FLAG_LAST</a>, <a class="el" href="R600Defines_8h_source.html#l00020">MO_FLAG_MASK</a>, <a class="el" href="R600Defines_8h_source.html#l00018">MO_FLAG_NEG</a>, <a class="el" href="R600Defines_8h_source.html#l00022">MO_FLAG_NOT_LAST</a>, <a class="el" href="R600Defines_8h_source.html#l00037">R600_InstFlag::OP3</a>, and <a class="el" href="Endian_8h_source.html#l00073">llvm::support::endian::write()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01402">addFlag()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l01423">clearFlag()</a>.</p>

</div>
</div>
<a class="anchor" id="ad1ea0336c94444719e319d463fe9e40d"></a><!-- doxytag: member="llvm::R600InstrInfo::getIndirectAddrRegClass" ref="ad1ea0336c94444719e319d463fe9e40d" args="() const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * <a class="el" href="classllvm_1_1R600InstrInfo.html#ad1ea0336c94444719e319d463fe9e40d">R600InstrInfo::getIndirectAddrRegClass</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>The register class to be used for loading and storing values from an "Indirect Address" . </dd></dl>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01106">1106</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="af973bb087e13f62becdffac8956ab912"></a><!-- doxytag: member="llvm::R600InstrInfo::getInstrLatency" ref="af973bb087e13f62becdffac8956ab912" args="(const InstrItineraryData *ItinData, const MachineInstr *MI, unsigned *PredCost=nullptr) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#af973bb087e13f62becdffac8956ab912">R600InstrInfo::getInstrLatency</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> *&#160;</td>
          <td class="paramname"><em>PredCost</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01047">1047</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a3dfe6de3f804ee4777d9015e9ecf4fd6"></a><!-- doxytag: member="llvm::R600InstrInfo::getInstrLatency" ref="a3dfe6de3f804ee4777d9015e9ecf4fd6" args="(const InstrItineraryData *ItinData, SDNode *Node) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#af973bb087e13f62becdffac8956ab912">llvm::R600InstrInfo::getInstrLatency</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8h_source.html#l00208">208</a> of file <a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="abb29912c607d99a0dbc42453b3fdeadf"></a><!-- doxytag: member="llvm::R600InstrInfo::getMaxAlusPerClause" ref="abb29912c607d99a0dbc42453b3fdeadf" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#abb29912c607d99a0dbc42453b3fdeadf">R600InstrInfo::getMaxAlusPerClause</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01176">1176</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a1804b7629c6b7dfd42443e6e429dbc12"></a><!-- doxytag: member="llvm::R600InstrInfo::getOperandIdx" ref="a1804b7629c6b7dfd42443e6e429dbc12" args="(const MachineInstr &amp;MI, unsigned Op) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">R600InstrInfo::getOperandIdx</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the index of Op in the <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>-1 if the <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> does not contain the specified <code>Op</code>. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01323">1323</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01259">buildSlotOfVectorInstruction()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00047">copyPhysReg()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00193">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00548">fitsReadPortLimitations()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l02045">FoldOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01347">getFlagOp()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00269">getSelIdx()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00258">getSrcIdx()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00293">getSrcs()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00153">isLDSNoRetInstr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00157">isLDSRetInstr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01009">PredicateInstruction()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l01331">setImmOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="af878de35e24d39ed75443c4e2be8aabd"></a><!-- doxytag: member="llvm::R600InstrInfo::getOperandIdx" ref="af878de35e24d39ed75443c4e2be8aabd" args="(unsigned Opcode, unsigned Op) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">R600InstrInfo::getOperandIdx</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the index of <code>Op</code> for the given Opcode. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>-1 if the <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> does not contain the specified <code>Op</code>. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01327">1327</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx()</a>.</p>

</div>
</div>
<a class="anchor" id="a073457264b2606a30709c332e1cc0014"></a><!-- doxytag: member="llvm::R600InstrInfo::getPredicationCost" ref="a073457264b2606a30709c332e1cc0014" args="(const MachineInstr *) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a073457264b2606a30709c332e1cc0014">R600InstrInfo::getPredicationCost</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01043">1043</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a9cb7643a62153d0049c0f9da6a5b3e2e"></a><!-- doxytag: member="llvm::R600InstrInfo::getRegisterInfo" ref="a9cb7643a62153d0049c0f9da6a5b3e2e" args="() const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp; <a class="el" href="classllvm_1_1R600InstrInfo.html#a9cb7643a62153d0049c0f9da6a5b3e2e">R600InstrInfo::getRegisterInfo</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a76592c8eef5f3496cfdc43368880371f">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00034">34</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00577">llvm::R600TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a0a1cf472c1334619a363dfcb9f377649"></a><!-- doxytag: member="llvm::R600InstrInfo::getSelIdx" ref="a0a1cf472c1334619a363dfcb9f377649" args="(unsigned Opcode, unsigned SrcIdx) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a0a1cf472c1334619a363dfcb9f377649">R600InstrInfo::getSelIdx</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>The operand Index for the Sel operand given an index to one of the instruction's src operands. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00269">269</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01323">getOperandIdx()</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l02045">FoldOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="a5415539cc75acfd63a95de2707ce2b55"></a><!-- doxytag: member="llvm::R600InstrInfo::getSrcIdx" ref="a5415539cc75acfd63a95de2707ce2b55" args="(unsigned Opcode, unsigned SrcNum) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a5415539cc75acfd63a95de2707ce2b55">R600InstrInfo::getSrcIdx</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>The operand index for the given source number. Legal values for SrcNum are 0, 1, and 2. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00258">258</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01323">getOperandIdx()</a>.</p>

</div>
</div>
<a class="anchor" id="af6055deb7ab8c9eb563d8b3ea3220c4e"></a><!-- doxytag: member="llvm::R600InstrInfo::getSrcs" ref="af6055deb7ab8c9eb563d8b3ea3220c4e" args="(MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *, int64_t &gt;, 3 &gt; <a class="el" href="classllvm_1_1R600InstrInfo.html#af6055deb7ab8c9eb563d8b3ea3220c4e">R600InstrInfo::getSrcs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>a pair for each src of an ALU instructions. The first member of a pair is the register id. If register is ALU_CONST, second member is SEL. If register is ALU_LITERAL, second member is IMM. Otherwise, second member value is undefined. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00293">293</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01323">getOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, and <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00622">fitsConstReadLimitations()</a>.</p>

</div>
</div>
<a class="anchor" id="ab5ce59b75b4fc3e8d75d6ec2cfce1140"></a><!-- doxytag: member="llvm::R600InstrInfo::hasFlagOperand" ref="ab5ce59b75b4fc3e8d75d6ec2cfce1140" args="(const MachineInstr &amp;MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#ab5ce59b75b4fc3e8d75d6ec2cfce1140">R600InstrInfo::hasFlagOperand</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if this instruction has an operand for storing target flags. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01343">1343</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600Defines_8h_source.html#l00028">GET_FLAG_OPERAND_IDX</a>, and <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="ae980cc9f29a054fbb25fa7f115c007c7"></a><!-- doxytag: member="llvm::R600InstrInfo::hasInstrModifiers" ref="ae980cc9f29a054fbb25fa7f115c007c7" args="(unsigned Opcode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#ae980cc9f29a054fbb25fa7f115c007c7">R600InstrInfo::hasInstrModifiers</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00137">137</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600Defines_8h_source.html#l00041">R600_InstFlag::OP1</a>, <a class="el" href="R600Defines_8h_source.html#l00042">R600_InstFlag::OP2</a>, and <a class="el" href="R600Defines_8h_source.html#l00037">R600_InstFlag::OP3</a>.</p>

</div>
</div>
<a class="anchor" id="aa5dbda02ca207f09b6b6277f13a4f557"></a><!-- doxytag: member="llvm::R600InstrInfo::InsertBranch" ref="aa5dbda02ca207f09b6b6277f13a4f557" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, DebugLoc DL) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#aa5dbda02ca207f09b6b6277f13a4f557">R600InstrInfo::InsertBranch</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00781">781</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01402">addFlag()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00102">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="ArrayRef_8h_source.html#l00127">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00669">findFirstPredicateSetterFrom()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00770">FindLastAluClause()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00033">llvm::RegState::Kill</a>, <a class="el" href="R600Defines_8h_source.html#l00021">MO_FLAG_PUSH</a>, and <a class="el" href="MachineOperand_8h_source.html#l00505">llvm::MachineOperand::setImm()</a>.</p>

</div>
</div>
<a class="anchor" id="af84cb86f767529ac5d4123e1ca51cffd"></a><!-- doxytag: member="llvm::R600InstrInfo::isALUInstr" ref="af84cb86f767529ac5d4123e1ca51cffd" args="(unsigned Opcode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">R600InstrInfo::isALUInstr</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if this <code>Opcode</code> represents an ALU instruction. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00131">131</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600Defines_8h_source.html#l00045">R600_InstFlag::ALU_INST</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00161">canBeConsideredALU()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00622">fitsConstReadLimitations()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00242">readsLDSSrcReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a75f287b5a8a0375ca8a96ebfee2dd90c"></a><!-- doxytag: member="llvm::R600InstrInfo::isCubeOp" ref="a75f287b5a8a0375ca8a96ebfee2dd90c" args="(unsigned opcode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a75f287b5a8a0375ca8a96ebfee2dd90c">R600InstrInfo::isCubeOp</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00120">120</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00161">canBeConsideredALU()</a>.</p>

</div>
</div>
<a class="anchor" id="a77846ac8ec94d5174217aa30016bf1b6"></a><!-- doxytag: member="llvm::R600InstrInfo::isExport" ref="a77846ac8ec94d5174217aa30016bf1b6" args="(unsigned Opcode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a77846ac8ec94d5174217aa30016bf1b6">R600InstrInfo::isExport</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00197">197</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600Defines_8h_source.html#l00048">R600_InstFlag::IS_EXPORT</a>.</p>

</div>
</div>
<a class="anchor" id="a6b3f73606d1639b3c2c02b42af38b466"></a><!-- doxytag: member="llvm::R600InstrInfo::isFlagSet" ref="a6b3f73606d1639b3c2c02b42af38b466" args="(const MachineInstr &amp;MI, unsigned Operand, unsigned Flag) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a6b3f73606d1639b3c2c02b42af38b466">llvm::R600InstrInfo::isFlagSet</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Determine if the specified <code>Flag</code> is set on this <code>Operand</code>. </p>

</div>
</div>
<a class="anchor" id="a567a6676662ac8d89a37818491f96f3d"></a><!-- doxytag: member="llvm::R600InstrInfo::isLDSInstr" ref="a567a6676662ac8d89a37818491f96f3d" args="(unsigned Opcode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a567a6676662ac8d89a37818491f96f3d">R600InstrInfo::isLDSInstr</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00145">145</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600Defines_8h_source.html#l00046">R600_InstFlag::LDS_1A</a>, <a class="el" href="R600Defines_8h_source.html#l00047">R600_InstFlag::LDS_1A1D</a>, and <a class="el" href="R600Defines_8h_source.html#l00049">R600_InstFlag::LDS_1A2D</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00153">isLDSNoRetInstr()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00157">isLDSRetInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b39400c798e317e9525d46fc8221012"></a><!-- doxytag: member="llvm::R600InstrInfo::isLDSNoRetInstr" ref="a4b39400c798e317e9525d46fc8221012" args="(unsigned Opcode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a4b39400c798e317e9525d46fc8221012">R600InstrInfo::isLDSNoRetInstr</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00153">153</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01323">getOperandIdx()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00145">isLDSInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="aff4929f96b07058beefbcb3097a7da7f"></a><!-- doxytag: member="llvm::R600InstrInfo::isLDSRetInstr" ref="aff4929f96b07058beefbcb3097a7da7f" args="(unsigned Opcode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#aff4929f96b07058beefbcb3097a7da7f">R600InstrInfo::isLDSRetInstr</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00157">157</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01323">getOperandIdx()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00145">isLDSInstr()</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00193">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a class="anchor" id="a50503e8c79cfae86f42c25b30c4dee2d"></a><!-- doxytag: member="llvm::R600InstrInfo::isLegalToSplitMBBAt" ref="a50503e8c79cfae86f42c25b30c4dee2d" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a50503e8c79cfae86f42c25b30c4dee2d">R600InstrInfo::isLegalToSplitMBBAt</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if <code>MBBI</code> can be moved into a new basic. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00082">82</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00080">llvm::R600RegisterInfo::isPhysRegLiveAcrossClauses()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="a1a5b9275f43c09965817c3a9645852c4"></a><!-- doxytag: member="llvm::R600InstrInfo::isLegalUpTo" ref="a1a5b9275f43c09965817c3a9645852c4" args="(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, const std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;Swz, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a1a5b9275f43c09965817c3a9645852c4">R600InstrInfo::isLegalUpTo</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::vector&lt; std::pair&lt; <a class="el" href="classint.html">int</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>IGSrcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Swz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::pair&lt; <a class="el" href="classint.html">int</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>TransSrcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a>&#160;</td>
          <td class="paramname"><em>TransSwz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>returns how many MIs (whose inputs are represented by IGSrcs) can be packed in the same <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Group while meeting read port limitations given a Swz swizzle sequence. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00442">442</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8h_source.html#l00053">ALU_VEC_012_SCL_210</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00054">ALU_VEC_021_SCL_122</a>, <a class="el" href="R600Defines_8h_source.html#l00060">GET_REG_INDEX</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00415">getTransSwizzle()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00386">Swizzle()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00511">FindSwizzleForVectorSlot()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b44e7526ae3bf9c756cdc388c8474cb"></a><!-- doxytag: member="llvm::R600InstrInfo::isMov" ref="a4b44e7526ae3bf9c756cdc388c8474cb" args="(unsigned Opcode) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a4b44e7526ae3bf9c756cdc388c8474cb">R600InstrInfo::isMov</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3d112b13793e75de470d7aed30ac5e60">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00093">93</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a1fc6641e5ec1428e507a60f29afb6fae"></a><!-- doxytag: member="llvm::R600InstrInfo::isPlaceHolderOpcode" ref="a1fc6641e5ec1428e507a60f29afb6fae" args="(unsigned opcode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a1fc6641e5ec1428e507a60f29afb6fae">R600InstrInfo::isPlaceHolderOpcode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00108">108</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="NVPTXISelLowering_8h_source.html#l00048">llvm::NVPTXISD::RETURN</a>.</p>

</div>
</div>
<a class="anchor" id="a12ce0ba98614a925e235867c5daa8704"></a><!-- doxytag: member="llvm::R600InstrInfo::isPredicable" ref="a12ce0ba98614a925e235867c5daa8704" args="(MachineInstr *MI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a12ce0ba98614a925e235867c5daa8704">R600InstrInfo::isPredicable</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a7feb4a5ded1ea5b4f75d1a215b505906">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00901">901</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00042">isVector()</a>.</p>

</div>
</div>
<a class="anchor" id="a5a4273e17ec0b03bb17b17bb60ec0088"></a><!-- doxytag: member="llvm::R600InstrInfo::isPredicated" ref="a5a4273e17ec0b03bb17b17bb60ec0088" args="(const MachineInstr *MI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a5a4273e17ec0b03bb17b17bb60ec0088">R600InstrInfo::isPredicated</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a6185ff6912b2e3faa82fc0c3cdf5193f">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00885">885</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8cpp_source.html#l01225">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a93d0aac43e6315310b2779dfc6543fbb"></a><!-- doxytag: member="llvm::R600InstrInfo::isProfitableToDupForIfCvt" ref="a93d0aac43e6315310b2779dfc6543fbb" args="(MachineBasicBlock &amp;MBB, unsigned NumCyles, const BranchProbability &amp;Probability) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a93d0aac43e6315310b2779dfc6543fbb">R600InstrInfo::isProfitableToDupForIfCvt</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumCyles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00946">946</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="aab64e19bf919ca3df834bb25aa45f1f3"></a><!-- doxytag: member="llvm::R600InstrInfo::isProfitableToIfCvt" ref="aab64e19bf919ca3df834bb25aa45f1f3" args="(MachineBasicBlock &amp;MBB, unsigned NumCyles, unsigned ExtraPredCycles, const BranchProbability &amp;Probability) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#aab64e19bf919ca3df834bb25aa45f1f3">R600InstrInfo::isProfitableToIfCvt</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumCyles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraPredCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00927">927</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="afa61e4b1f587f663e79526dc5e0cae62"></a><!-- doxytag: member="llvm::R600InstrInfo::isProfitableToIfCvt" ref="afa61e4b1f587f663e79526dc5e0cae62" args="(MachineBasicBlock &amp;TMBB, unsigned NumTCycles, unsigned ExtraTCycles, MachineBasicBlock &amp;FMBB, unsigned NumFCycles, unsigned ExtraFCycles, const BranchProbability &amp;Probability) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#aab64e19bf919ca3df834bb25aa45f1f3">R600InstrInfo::isProfitableToIfCvt</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumTCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraTCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumFCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraFCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00935">935</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a508277c4ff138f71ec87b10f00063586"></a><!-- doxytag: member="llvm::R600InstrInfo::isProfitableToUnpredicate" ref="a508277c4ff138f71ec87b10f00063586" args="(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a508277c4ff138f71ec87b10f00063586">R600InstrInfo::isProfitableToUnpredicate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00954">954</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a520bbb1242cd198cb0e5b3d157870f32"></a><!-- doxytag: member="llvm::R600InstrInfo::isReductionOp" ref="a520bbb1242cd198cb0e5b3d157870f32" args="(unsigned opcode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a520bbb1242cd198cb0e5b3d157870f32">R600InstrInfo::isReductionOp</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00116">116</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="af5ecb6a9739febf2aaaaa4eb2d13f9cb"></a><!-- doxytag: member="llvm::R600InstrInfo::isTransOnly" ref="af5ecb6a9739febf2aaaaa4eb2d13f9cb" args="(unsigned Opcode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">R600InstrInfo::isTransOnly</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00179">179</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUSubtarget_8h_source.html#l00131">llvm::AMDGPUSubtarget::hasCaymanISA()</a>, and <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00045">llvm::AMDGPUInstrInfo::ST</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00185">isTransOnly()</a>.</p>

</div>
</div>
<a class="anchor" id="ac73525c8fa86113a1eaec4162167fe48"></a><!-- doxytag: member="llvm::R600InstrInfo::isTransOnly" ref="ac73525c8fa86113a1eaec4162167fe48" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">R600InstrInfo::isTransOnly</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00185">185</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00179">isTransOnly()</a>.</p>

</div>
</div>
<a class="anchor" id="a53dddf32a33d6570134a6864e4add034"></a><!-- doxytag: member="llvm::R600InstrInfo::isTrig" ref="a53dddf32a33d6570134a6864e4add034" args="(const MachineInstr &amp;MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a53dddf32a33d6570134a6864e4add034">R600InstrInfo::isTrig</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00038">38</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600Defines_8h_source.html#l00036">R600_InstFlag::TRIG</a>.</p>

</div>
</div>
<a class="anchor" id="a74f5793375f2d6bd33bd6ebfc4ca2eb5"></a><!-- doxytag: member="llvm::R600InstrInfo::isVector" ref="a74f5793375f2d6bd33bd6ebfc4ca2eb5" args="(const MachineInstr &amp;MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a74f5793375f2d6bd33bd6ebfc4ca2eb5">R600InstrInfo::isVector</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Vector instructions are instructions that must fill all instruction slots within an instruction group. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00042">42</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600Defines_8h_source.html#l00038">R600_InstFlag::VECTOR</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00161">canBeConsideredALU()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00901">isPredicable()</a>.</p>

</div>
</div>
<a class="anchor" id="a57f33975d02029c2b80eaabde0ca0651"></a><!-- doxytag: member="llvm::R600InstrInfo::isVectorOnly" ref="a57f33975d02029c2b80eaabde0ca0651" args="(unsigned Opcode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">R600InstrInfo::isVectorOnly</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00189">189</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00193">isVectorOnly()</a>.</p>

</div>
</div>
<a class="anchor" id="a06e2e4717324b4ae879cc266a87925a3"></a><!-- doxytag: member="llvm::R600InstrInfo::isVectorOnly" ref="a06e2e4717324b4ae879cc266a87925a3" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">R600InstrInfo::isVectorOnly</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00193">193</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00189">isVectorOnly()</a>.</p>

</div>
</div>
<a class="anchor" id="a62318be18f9fc4ffb5247c9bae6befb4"></a><!-- doxytag: member="llvm::R600InstrInfo::mustBeLastInClause" ref="a62318be18f9fc4ffb5247c9bae6befb4" args="(unsigned Opcode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a62318be18f9fc4ffb5247c9bae6befb4">R600InstrInfo::mustBeLastInClause</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00224">224</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a2f9dc05095dd0b0a2cbc192afb0c61b6"></a><!-- doxytag: member="llvm::R600InstrInfo::PredicateInstruction" ref="a2f9dc05095dd0b0a2cbc192afb0c61b6" args="(MachineInstr *MI, ArrayRef&lt; MachineOperand &gt; Pred) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a2f9dc05095dd0b0a2cbc192afb0c61b6">R600InstrInfo::PredicateInstruction</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01009">1009</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01225">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01323">getOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00454">getReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="MachineOperand_8h_source.html#l00505">llvm::MachineOperand::setImm()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a class="anchor" id="adbb7558feda98e76dc116e0bf4a26222"></a><!-- doxytag: member="llvm::R600InstrInfo::readsLDSSrcReg" ref="adbb7558feda98e76dc116e0bf4a26222" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#adbb7558feda98e76dc116e0bf4a26222">R600InstrInfo::readsLDSSrcReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00242">242</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="Value_8cpp_source.html#l00319">contains()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00131">isALUInstr()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="MachineInstr_8h_source.html#l00289">llvm::MachineInstr::operands_begin()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00290">llvm::MachineInstr::operands_end()</a>.</p>

</div>
</div>
<a class="anchor" id="aaa24defe09b79b2f25819db5be6195af"></a><!-- doxytag: member="llvm::R600InstrInfo::RemoveBranch" ref="aaa24defe09b79b2f25819db5be6195af" args="(MachineBasicBlock &amp;MBB) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#aaa24defe09b79b2f25819db5be6195af">R600InstrInfo::RemoveBranch</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00827">827</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01423">clearFlag()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00669">findFirstPredicateSetterFrom()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00770">FindLastAluClause()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="R600Defines_8h_source.html#l00021">MO_FLAG_PUSH</a>.</p>

</div>
</div>
<a class="anchor" id="a60dbe072b2564dd885c0273a1ddae5c5"></a><!-- doxytag: member="llvm::R600InstrInfo::reserveIndirectRegisters" ref="a60dbe072b2564dd885c0273a1ddae5c5" args="(BitVector &amp;Reserved, const MachineFunction &amp;MF) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1R600InstrInfo.html#a60dbe072b2564dd885c0273a1ddae5c5">R600InstrInfo::reserveIndirectRegisters</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td>
          <td class="paramname"><em>Reserved</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reserve the registers that may be accesed using indirect addressing. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01078">1078</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00069">llvm::TargetSubtargetInfo::getFrameLowering()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00269">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00304">llvm::AMDGPUInstrInfo::getIndirectIndexEnd()</a>, <a class="el" href="AMDGPUFrameLowering_8cpp_source.html#l00027">llvm::AMDGPUFrameLowering::getStackWidth()</a>, <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, and <a class="el" href="BitVector_8h_source.html#l00218">llvm::BitVector::set()</a>.</p>

<p>Referenced by <a class="el" href="R600RegisterInfo_8cpp_source.html#l00028">llvm::R600RegisterInfo::getReservedRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a8d77580c3fd8844988d1ffcb47751122"></a><!-- doxytag: member="llvm::R600InstrInfo::ReverseBranchCondition" ref="a8d77580c3fd8844988d1ffcb47751122" args="(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a8d77580c3fd8844988d1ffcb47751122">R600InstrInfo::ReverseBranchCondition</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a32a2cafbf119f5f8b0cabc97854ef547">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00961">961</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00031">OPCODE_IS_NOT_ZERO</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00029">OPCODE_IS_NOT_ZERO_INT</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00030">OPCODE_IS_ZERO</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00028">OPCODE_IS_ZERO_INT</a>, <a class="el" href="MachineOperand_8h_source.html#l00505">llvm::MachineOperand::setImm()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a31dcaab13280a54270c4ebb93d65383a"></a><!-- doxytag: member="llvm::R600InstrInfo::setImmOperand" ref="a31dcaab13280a54270c4ebb93d65383a" args="(MachineInstr *MI, unsigned Op, int64_t Imm) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">R600InstrInfo::setImmOperand</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Helper function for setting instruction flag values. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01331">1331</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01323">getOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00505">llvm::MachineOperand::setImm()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01307">buildMovImm()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01259">buildSlotOfVectorInstruction()</a>, and <a class="el" href="R600ISelLowering_8cpp_source.html#l00193">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a class="anchor" id="aa14e73420a078ca560b5d19c01260c30"></a><!-- doxytag: member="llvm::R600InstrInfo::SubsumesPredicate" ref="aa14e73420a078ca560b5d19c01260c30" args="(ArrayRef&lt; MachineOperand &gt; Pred1, ArrayRef&lt; MachineOperand &gt; Pred2) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#aa14e73420a078ca560b5d19c01260c30">R600InstrInfo::SubsumesPredicate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ac8263f8c4a9bceaf339a9a22bb1973a5">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01002">1002</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a6b2205f736365a9d76695a91376b7ac4"></a><!-- doxytag: member="llvm::R600InstrInfo::usesAddressRegister" ref="a6b2205f736365a9d76695a91376b7ac4" args="(MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a6b2205f736365a9d76695a91376b7ac4">R600InstrInfo::usesAddressRegister</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00234">234</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8cpp_source.html#l01143">llvm::MachineInstr::findRegisterUseOperandIdx()</a>.</p>

</div>
</div>
<a class="anchor" id="a343c9f04399965fa729dc486f772abba"></a><!-- doxytag: member="llvm::R600InstrInfo::usesTextureCache" ref="a343c9f04399965fa729dc486f772abba" args="(unsigned Opcode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">R600InstrInfo::usesTextureCache</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00212">212</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUSubtarget_8h_source.html#l00115">llvm::AMDGPUSubtarget::hasVertexCache()</a>, <a class="el" href="R600Defines_8h_source.html#l00063">IS_TEX</a>, <a class="el" href="R600Defines_8h_source.html#l00062">IS_VTX</a>, and <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00045">llvm::AMDGPUInstrInfo::ST</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00216">usesTextureCache()</a>.</p>

</div>
</div>
<a class="anchor" id="a16f2739df0a4f591637df744371aa4e5"></a><!-- doxytag: member="llvm::R600InstrInfo::usesTextureCache" ref="a16f2739df0a4f591637df744371aa4e5" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">R600InstrInfo::usesTextureCache</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00216">216</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPU_8h_source.html#l00097">ShaderType::COMPUTE</a>, <a class="el" href="MachineFunction_8h_source.html#l00256">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00036">llvm::AMDGPUMachineFunction::getShaderType()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00212">usesTextureCache()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00201">usesVertexCache()</a>.</p>

</div>
</div>
<a class="anchor" id="a46661663b36c2b24c3ade17a417714a4"></a><!-- doxytag: member="llvm::R600InstrInfo::usesVertexCache" ref="a46661663b36c2b24c3ade17a417714a4" args="(unsigned Opcode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">R600InstrInfo::usesVertexCache</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00201">201</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUSubtarget_8h_source.html#l00115">llvm::AMDGPUSubtarget::hasVertexCache()</a>, <a class="el" href="R600Defines_8h_source.html#l00062">IS_VTX</a>, and <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00045">llvm::AMDGPUInstrInfo::ST</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00216">usesTextureCache()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00205">usesVertexCache()</a>.</p>

</div>
</div>
<a class="anchor" id="a0bc3ea57a381540e109688f135d2dfe8"></a><!-- doxytag: member="llvm::R600InstrInfo::usesVertexCache" ref="a0bc3ea57a381540e109688f135d2dfe8" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">R600InstrInfo::usesVertexCache</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00205">205</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPU_8h_source.html#l00097">ShaderType::COMPUTE</a>, <a class="el" href="MachineFunction_8h_source.html#l00256">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00036">llvm::AMDGPUMachineFunction::getShaderType()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00201">usesVertexCache()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a></li>
<li><a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:41:08 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
