Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Sep 22 14:01:28 2020
| Host         : David-NTU-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file decrypt_top_timing_summary_routed.rpt -pb decrypt_top_timing_summary_routed.pb -rpx decrypt_top_timing_summary_routed.rpx -warn_on_violation
| Design       : decrypt_top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.124        0.000                      0                26616        0.020        0.000                      0                26616        1.527        0.000                       0                 15508  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.777}        5.555           180.018         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.124        0.000                      0                26616        0.020        0.000                      0                26616        1.527        0.000                       0                 15508  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.527ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul24/a_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 0.718ns (12.919%)  route 4.840ns (87.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 10.519 - 5.555 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.918     5.146    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=2733, routed)        4.840    10.404    gf2mz/mul24/E[0]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.299    10.703 r  gf2mz/mul24/a[38]_i_1__23/O
                         net (fo=1, routed)           0.000    10.703    gf2mz/mul24/a[38]_i_1__23_n_0
    SLICE_X8Y29          FDRE                                         r  gf2mz/mul24/a_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.983    10.519    gf2mz/mul24/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  gf2mz/mul24/a_reg[38]/C
                         clock pessimism              0.263    10.781    
                         clock uncertainty           -0.035    10.746    
    SLICE_X8Y29          FDRE (Setup_fdre_C_D)        0.081    10.827    gf2mz/mul24/a_reg[38]
  -------------------------------------------------------------------
                         required time                         10.827    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul34/a_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.718ns (13.009%)  route 4.801ns (86.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 10.531 - 5.555 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.918     5.146    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=2733, routed)        4.801    10.366    gf2mz/mul34/E[0]
    SLICE_X11Y44         LUT4 (Prop_lut4_I1_O)        0.299    10.665 r  gf2mz/mul34/a[63]_i_1__17/O
                         net (fo=1, routed)           0.000    10.665    gf2mz/mul34/a[63]_i_1__17_n_0
    SLICE_X11Y44         FDRE                                         r  gf2mz/mul34/a_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.995    10.531    gf2mz/mul34/clk_IBUF_BUFG
    SLICE_X11Y44         FDRE                                         r  gf2mz/mul34/a_reg[63]/C
                         clock pessimism              0.263    10.793    
                         clock uncertainty           -0.035    10.758    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.031    10.789    gf2mz/mul34/a_reg[63]
  -------------------------------------------------------------------
                         required time                         10.789    
                         arrival time                         -10.665    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul23/a_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.518ns  (logic 0.718ns (13.012%)  route 4.800ns (86.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 10.530 - 5.555 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.918     5.146    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=2733, routed)        4.800    10.365    gf2mz/mul23/E[0]
    SLICE_X17Y45         LUT4 (Prop_lut4_I1_O)        0.299    10.664 r  gf2mz/mul23/a[64]_i_1__18/O
                         net (fo=1, routed)           0.000    10.664    gf2mz/mul23/a[64]_i_1__18_n_0
    SLICE_X17Y45         FDRE                                         r  gf2mz/mul23/a_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.994    10.530    gf2mz/mul23/clk_IBUF_BUFG
    SLICE_X17Y45         FDRE                                         r  gf2mz/mul23/a_reg[64]/C
                         clock pessimism              0.263    10.792    
                         clock uncertainty           -0.035    10.757    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.032    10.789    gf2mz/mul23/a_reg[64]
  -------------------------------------------------------------------
                         required time                         10.789    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul30/a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 0.718ns (12.836%)  route 4.875ns (87.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 10.609 - 5.555 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.918     5.146    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=2733, routed)        4.875    10.440    gf2mz/ctrl/E[0]
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.299    10.739 r  gf2mz/ctrl/a[5]_i_1__4/O
                         net (fo=1, routed)           0.000    10.739    gf2mz/mul30/mul_start_reg_7
    SLICE_X7Y46          FDRE                                         r  gf2mz/mul30/a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       2.073    10.609    gf2mz/mul30/clk_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  gf2mz/mul30/a_reg[5]/C
                         clock pessimism              0.263    10.871    
                         clock uncertainty           -0.035    10.836    
    SLICE_X7Y46          FDRE (Setup_fdre_C_D)        0.029    10.865    gf2mz/mul30/a_reg[5]
  -------------------------------------------------------------------
                         required time                         10.865    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul22/a_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 0.718ns (13.024%)  route 4.795ns (86.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 10.530 - 5.555 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.918     5.146    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=2733, routed)        4.795    10.360    gf2mz/mul22/E[0]
    SLICE_X17Y45         LUT4 (Prop_lut4_I1_O)        0.299    10.659 r  gf2mz/mul22/a[64]_i_1__12/O
                         net (fo=1, routed)           0.000    10.659    gf2mz/mul22/a[64]_i_1__12_n_0
    SLICE_X17Y45         FDRE                                         r  gf2mz/mul22/a_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.994    10.530    gf2mz/mul22/clk_IBUF_BUFG
    SLICE_X17Y45         FDRE                                         r  gf2mz/mul22/a_reg[64]/C
                         clock pessimism              0.263    10.792    
                         clock uncertainty           -0.035    10.757    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.031    10.788    gf2mz/mul22/a_reg[64]
  -------------------------------------------------------------------
                         required time                         10.788    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul21/a_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 0.718ns (12.945%)  route 4.829ns (87.055%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 10.519 - 5.555 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.918     5.146    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=2733, routed)        4.829    10.393    gf2mz/ctrl/E[0]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.299    10.692 r  gf2mz/ctrl/a[22]_i_1__19/O
                         net (fo=1, routed)           0.000    10.692    gf2mz/mul21/mem_reg_5_6
    SLICE_X8Y29          FDRE                                         r  gf2mz/mul21/a_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.983    10.519    gf2mz/mul21/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  gf2mz/mul21/a_reg[22]/C
                         clock pessimism              0.263    10.781    
                         clock uncertainty           -0.035    10.746    
    SLICE_X8Y29          FDRE (Setup_fdre_C_D)        0.077    10.823    gf2mz/mul21/a_reg[22]
  -------------------------------------------------------------------
                         required time                         10.823    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul33/a_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.718ns (12.846%)  route 4.871ns (87.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 10.608 - 5.555 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.918     5.146    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=2733, routed)        4.871    10.436    gf2mz/mul33/E[0]
    SLICE_X4Y42          LUT4 (Prop_lut4_I1_O)        0.299    10.735 r  gf2mz/mul33/a[46]_i_1__11/O
                         net (fo=1, routed)           0.000    10.735    gf2mz/mul33/a[46]_i_1__11_n_0
    SLICE_X4Y42          FDRE                                         r  gf2mz/mul33/a_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       2.072    10.608    gf2mz/mul33/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  gf2mz/mul33/a_reg[46]/C
                         clock pessimism              0.263    10.870    
                         clock uncertainty           -0.035    10.835    
    SLICE_X4Y42          FDRE (Setup_fdre_C_D)        0.031    10.866    gf2mz/mul33/a_reg[46]
  -------------------------------------------------------------------
                         required time                         10.866    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul34/a_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 0.718ns (12.856%)  route 4.867ns (87.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 10.608 - 5.555 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.918     5.146    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=2733, routed)        4.867    10.432    gf2mz/mul34/E[0]
    SLICE_X4Y42          LUT4 (Prop_lut4_I1_O)        0.299    10.731 r  gf2mz/mul34/a[46]_i_1__17/O
                         net (fo=1, routed)           0.000    10.731    gf2mz/mul34/a[46]_i_1__17_n_0
    SLICE_X4Y42          FDRE                                         r  gf2mz/mul34/a_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       2.072    10.608    gf2mz/mul34/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  gf2mz/mul34/a_reg[46]/C
                         clock pessimism              0.263    10.870    
                         clock uncertainty           -0.035    10.835    
    SLICE_X4Y42          FDRE (Setup_fdre_C_D)        0.032    10.867    gf2mz/mul34/a_reg[46]
  -------------------------------------------------------------------
                         required time                         10.867    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul24/a_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 0.718ns (13.063%)  route 4.778ns (86.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 10.529 - 5.555 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.918     5.146    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=2733, routed)        4.778    10.343    gf2mz/mul24/E[0]
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.299    10.642 r  gf2mz/mul24/a[48]_i_1__23/O
                         net (fo=1, routed)           0.000    10.642    gf2mz/mul24/a[48]_i_1__23_n_0
    SLICE_X13Y39         FDRE                                         r  gf2mz/mul24/a_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.993    10.529    gf2mz/mul24/clk_IBUF_BUFG
    SLICE_X13Y39         FDRE                                         r  gf2mz/mul24/a_reg[48]/C
                         clock pessimism              0.263    10.791    
                         clock uncertainty           -0.035    10.756    
    SLICE_X13Y39         FDRE (Setup_fdre_C_D)        0.031    10.787    gf2mz/mul24/a_reg[48]
  -------------------------------------------------------------------
                         required time                         10.787    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul22/a_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 0.718ns (13.062%)  route 4.779ns (86.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 10.530 - 5.555 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.918     5.146    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=2733, routed)        4.779    10.344    gf2mz/mul22/E[0]
    SLICE_X17Y45         LUT4 (Prop_lut4_I1_O)        0.299    10.643 r  gf2mz/mul22/a[48]_i_1__12/O
                         net (fo=1, routed)           0.000    10.643    gf2mz/mul22/a[48]_i_1__12_n_0
    SLICE_X17Y45         FDRE                                         r  gf2mz/mul22/a_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.994    10.530    gf2mz/mul22/clk_IBUF_BUFG
    SLICE_X17Y45         FDRE                                         r  gf2mz/mul22/a_reg[48]/C
                         clock pessimism              0.263    10.792    
                         clock uncertainty           -0.035    10.757    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.031    10.788    gf2mz/mul22/a_reg[48]
  -------------------------------------------------------------------
                         required time                         10.788    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  0.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 mem_finv/do_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            S1S2gen/mul/b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.293%)  route 0.209ns (59.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.559     1.486    mem_finv/clk_IBUF_BUFG
    SLICE_X85Y118        FDRE                                         r  mem_finv/do_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  mem_finv/do_reg[73]/Q
                         net (fo=1, routed)           0.209     1.836    S1S2gen/mul/do_reg[78][73]
    SLICE_X83Y120        FDRE                                         r  S1S2gen/mul/b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.824     2.003    S1S2gen/mul/clk_IBUF_BUFG
    SLICE_X83Y120        FDRE                                         r  S1S2gen/mul/b_reg[5]/C
                         clock pessimism             -0.257     1.746    
    SLICE_X83Y120        FDRE (Hold_fdre_C_D)         0.070     1.816    S1S2gen/mul/b_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/C_do_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_S/mem_reg_2/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.652     1.580    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  gf2mz/ctrl/C_do_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.721 r  gf2mz/ctrl/C_do_reg[98]/Q
                         net (fo=1, routed)           0.106     1.827    mem_S/di[98]
    RAMB18_X2Y22         RAMB18E1                                     r  mem_S/mem_reg_2/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.969     2.148    mem_S/clk_IBUF_BUFG
    RAMB18_X2Y22         RAMB18E1                                     r  mem_S/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.510     1.638    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.793    mem_S/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[183]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_x/mem_reg_5/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.684     1.612    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X23Y67         FDRE                                         r  gf2mz/ctrl/B_dob_reg[183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  gf2mz/ctrl/B_dob_reg[183]/Q
                         net (fo=1, routed)           0.106     1.859    mem_x/dib[183]
    RAMB36_X1Y13         RAMB36E1                                     r  mem_x/mem_reg_5/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.001     2.180    mem_x/clk_IBUF_BUFG
    RAMB36_X1Y13         RAMB36E1                                     r  mem_x/mem_reg_5/CLKBWRCLK
                         clock pessimism             -0.511     1.669    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     1.824    mem_x/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/C_do_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_S/mem_reg_2/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.652     1.580    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  gf2mz/ctrl/C_do_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.721 r  gf2mz/ctrl/C_do_reg[96]/Q
                         net (fo=1, routed)           0.108     1.829    mem_S/di[96]
    RAMB18_X2Y22         RAMB18E1                                     r  mem_S/mem_reg_2/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.969     2.148    mem_S/clk_IBUF_BUFG
    RAMB18_X2Y22         RAMB18E1                                     r  mem_S/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.510     1.638    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.793    mem_S/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 S1S2_di_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_S1S2/mem_reg_2/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.574     1.501    clk_IBUF_BUFG
    SLICE_X63Y131        FDRE                                         r  S1S2_di_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  S1S2_di_reg[104]/Q
                         net (fo=1, routed)           0.106     1.748    mem_S1S2/di[104]
    RAMB18_X3Y52         RAMB18E1                                     r  mem_S1S2/mem_reg_2/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.885     2.064    mem_S1S2/clk_IBUF_BUFG
    RAMB18_X3Y52         RAMB18E1                                     r  mem_S1S2/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.507     1.558    
    RAMB18_X3Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     1.713    mem_S1S2/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 RSR/SA/data_col20_reg[20]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            RSR/SA/pivot_in_0_21_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.141%)  route 0.216ns (50.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.587     1.514    RSR/SA/clk_IBUF_BUFG
    SLICE_X48Y149        FDRE                                         r  RSR/SA/data_col20_reg[20]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y149        FDRE (Prop_fdre_C_Q)         0.164     1.678 r  RSR/SA/data_col20_reg[20]__0/Q
                         net (fo=4, routed)           0.216     1.895    RSR/SA/AB_0_20/data_in_0_20
    SLICE_X46Y152        LUT6 (Prop_lut6_I2_O)        0.045     1.940 r  RSR/SA/AB_0_20/pivot_in_0_21_i_1/O
                         net (fo=1, routed)           0.000     1.940    RSR/SA/pivot_out_0_20
    SLICE_X46Y152        FDRE                                         r  RSR/SA/pivot_in_0_21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.854     2.034    RSR/SA/clk_IBUF_BUFG
    SLICE_X46Y152        FDRE                                         r  RSR/SA/pivot_in_0_21_reg/C
                         clock pessimism             -0.252     1.782    
    SLICE_X46Y152        FDRE (Hold_fdre_C_D)         0.121     1.903    RSR/SA/pivot_in_0_21_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 RSR/SA/data_in_4_43_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            RSR/SA/pivot_in_4_44_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.294%)  route 0.224ns (51.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.574     1.501    RSR/SA/clk_IBUF_BUFG
    SLICE_X74Y151        FDRE                                         r  RSR/SA/data_in_4_43_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y151        FDRE (Prop_fdre_C_Q)         0.164     1.665 r  RSR/SA/data_in_4_43_reg/Q
                         net (fo=5, routed)           0.224     1.889    RSR/SA/AB_4_43/data_in_4_43
    SLICE_X72Y149        LUT6 (Prop_lut6_I3_O)        0.045     1.934 r  RSR/SA/AB_4_43/pivot_in_4_44_i_1/O
                         net (fo=1, routed)           0.000     1.934    RSR/SA/pivot_out_4_43
    SLICE_X72Y149        FDRE                                         r  RSR/SA/pivot_in_4_44_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.849     2.028    RSR/SA/clk_IBUF_BUFG
    SLICE_X72Y149        FDRE                                         r  RSR/SA/pivot_in_4_44_reg/C
                         clock pessimism             -0.252     1.776    
    SLICE_X72Y149        FDRE (Hold_fdre_C_D)         0.121     1.897    RSR/SA/pivot_in_4_44_reg
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_doa_reg[345]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_x/mem_reg_9/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.164ns (28.056%)  route 0.421ns (71.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.645     1.573    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X42Y68         FDRE                                         r  gf2mz/ctrl/B_doa_reg[345]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.164     1.737 r  gf2mz/ctrl/B_doa_reg[345]/Q
                         net (fo=1, routed)           0.421     2.157    mem_x/dia[345]
    RAMB36_X2Y9          RAMB36E1                                     r  mem_x/mem_reg_9/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.046     2.225    mem_x/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  mem_x/mem_reg_9/CLKARDCLK
                         clock pessimism             -0.260     1.965    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.155     2.120    mem_x/mem_reg_9
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[327]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_x/mem_reg_9/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.141ns (24.120%)  route 0.444ns (75.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.644     1.572    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X43Y69         FDRE                                         r  gf2mz/ctrl/B_dob_reg[327]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     1.713 r  gf2mz/ctrl/B_dob_reg[327]/Q
                         net (fo=1, routed)           0.444     2.157    mem_x/dib[327]
    RAMB36_X2Y9          RAMB36E1                                     r  mem_x/mem_reg_9/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.045     2.224    mem_x/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  mem_x/mem_reg_9/CLKBWRCLK
                         clock pessimism             -0.260     1.964    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     2.119    mem_x/mem_reg_9
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[168]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_x/mem_reg_4/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.680     1.608    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X23Y71         FDRE                                         r  gf2mz/ctrl/B_dob_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  gf2mz/ctrl/B_dob_reg[168]/Q
                         net (fo=1, routed)           0.109     1.858    mem_x/dib[168]
    RAMB36_X1Y14         RAMB36E1                                     r  mem_x/mem_reg_4/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.996     2.175    mem_x/clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  mem_x/mem_reg_4/CLKBWRCLK
                         clock pessimism             -0.511     1.664    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                      0.155     1.819    mem_x/mem_reg_4
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.777 }
Period(ns):         5.555
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB18_X0Y16   mem_c/mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB18_X0Y16   mem_c/mem_reg_10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB18_X1Y24   mem_c/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB18_X1Y24   mem_c/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB36_X2Y12   mem_x/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB36_X2Y12   mem_x/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB18_X0Y17   mem_c/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB18_X0Y17   mem_c/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB36_X1Y14   mem_x/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB36_X1Y14   mem_x/mem_reg_4/CLKBWRCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X84Y119  mem_finv/mem_reg_0_1_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X84Y119  mem_finv/mem_reg_0_1_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X84Y119  mem_finv/mem_reg_0_1_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X84Y119  mem_finv/mem_reg_0_1_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X80Y128  mem_finv/mem_reg_0_1_20_20/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X80Y128  mem_finv/mem_reg_0_1_21_21/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X80Y128  mem_finv/mem_reg_0_1_22_22/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X80Y128  mem_finv/mem_reg_0_1_23_23/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X76Y128  mem_finv/mem_reg_0_1_24_24/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X76Y128  mem_finv/mem_reg_0_1_25_25/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X80Y129  mem_finv/mem_reg_0_1_28_28/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X80Y129  mem_finv/mem_reg_0_1_29_29/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X80Y129  mem_finv/mem_reg_0_1_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X80Y129  mem_finv/mem_reg_0_1_30_30/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X70Y130  mem_finv/mem_reg_0_1_35_35/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X70Y130  mem_finv/mem_reg_0_1_36_36/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X70Y130  mem_finv/mem_reg_0_1_37_37/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X70Y130  mem_finv/mem_reg_0_1_38_38/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X68Y129  mem_finv/mem_reg_0_1_42_42/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X68Y129  mem_finv/mem_reg_0_1_43_43/SP/CLK



