-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
-- Date        : Sun Feb  9 09:06:22 2025
-- Host        : work5.itiv.kit.edu running 64-bit Rocky Linux 9.5 (Blue Onyx)
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ vitis_design_clk_wizard_0_0_stub.vhdl
-- Design      : vitis_design_clk_wizard_0_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xcvc1902-vsva2197-2MP-e-S
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    resetn : in STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in1 : in STD_LOGIC;
    clk_out1_o1 : out STD_LOGIC;
    clk_out1_o2 : out STD_LOGIC;
    clk_out1_o3 : out STD_LOGIC;
    clk_out1_o4 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    clk_out3 : out STD_LOGIC;
    clk_out4 : out STD_LOGIC;
    clk_out1_ce : in STD_LOGIC;
    clk_out1_clr_n : in STD_LOGIC
  );

  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "vitis_design_clk_wizard_0_0,vitis_design_clk_wizard_0_0_clk_wiz_top,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "vitis_design_clk_wizard_0_0,vitis_design_clk_wizard_0_0_clk_wiz_top,{x_ipProduct=Vivado 2024.2.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=clk_wizard,x_ipVersion=1.0,x_ipCoreRevision=15,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_USER_CLK_FREQ0=100,C_USER_CLK_FREQ1=100,C_USER_CLK_FREQ2=100,C_USER_CLK_FREQ3=100,C_CLKIN1_IBUF=0,C_CLKIN1_BUFG=0,C_CLKIN1_IBUFDS=0,C_CLKIN2_IBUF=0,C_CLKIN2_BUFG=0,C_CLKIN2_IBUFDS=0,C_CLKFB_BUFG=1,C_CLKFBIN_IBUF=0,C_CLKFBIN_IBUFDS=0,C_CLKFBOUT_BUFG=0,C_CLKFBOUT_ODDR=0,C_CLKFBIN_OBUFDS=0,C_CLKFBIN_OBUF=0,C_ENABLE_CLOCK_MONITOR=0,C_ENABLE_USER_CLOCK0=0,C_ENABLE_USER_CLOCK1=0,C_ENABLE_USER_CLOCK2=0,C_ENABLE_USER_CLOCK3=0,C_Enable_PLL0=0,C_Enable_PLL1=0,C_REF_CLK_FREQ=100,C_PRECISION=1,C_CLKOUT1_USED=1,C_CLKOUT2_USED=1,C_CLKOUT3_USED=1,C_CLKOUT4_USED=1,C_CLKOUT5_USED=0,C_CLKOUT6_USED=0,C_CLKOUT7_USED=0,C_USE_FREQ_SYNTH=1,C_USE_PHASE_ALIGNMENT=1,C_JITTER_SEL=Min_O_Jitter,C_USE_MIN_POWER=0,C_USE_DYN_PHASE_SHIFT=0,C_USE_INCLK_SWITCHOVER=0,C_USE_DYN_RECONFIG=0,C_CE_SYNC_EXT=0,C_SIM_DEVICE=VERSAL_AI_CORE,C_USE_SPREAD_SPECTRUM=FALSE,C_PRIM_IN_FREQ=100,C_SECONDARY_IN_FREQ=100,C_FEEDBACK_SOURCE=FDBK_AUTO,C_PRIM_SOURCE=No_buffer,C_PHASESHIFT_MODE=LATENCY,C_CE_TYPE=HARDSYNC,C_BUFGCE_DIV_CE_TYPE=SYNC,C_SAFECLOCK_STARTUP_MODE=DESKEW_MODE,C_SECONDARY_SOURCE=Single_ended_clock_capable_pin,C_CLKFB_IN_SIGNALING=SINGLE,C_USE_RESET=1,C_RESET_TYPE=ACTIVE_LOW,C_USE_LOCKED=1,C_USE_LOCKED_FB=0,C_USE_LOCKED_DESKEW1=0,C_USE_LOCKED_DESKEW2=0,C_USE_INCLK_STOPPED=0,C_USE_CLKFB_STOPPED=0,C_USE_POWER_DOWN=0,C_NUM_OUT_CLKS=1,C_CLKOUT1_DRIVES=MBUFGCE,C_CLKOUT2_DRIVES=BUFG,C_CLKOUT3_DRIVES=BUFG,C_CLKOUT4_DRIVES=BUFG,C_CLKOUT5_DRIVES=BUFG,C_CLKOUT6_DRIVES=BUFG,C_CLKOUT7_DRIVES=BUFG,C_CLKOUT1_GROUPING=Auto,C_CLKOUT2_GROUPING=Auto,C_CLKOUT3_GROUPING=Auto,C_CLKOUT4_GROUPING=Auto,C_CLKOUT5_GROUPING=Auto,C_CLKOUT6_GROUPING=Auto,C_CLKOUT7_GROUPING=Auto,C_CLKOUT1_MBUFGCE_MODE=PERFORMANCE,C_CLKOUT2_MBUFGCE_MODE=PERFORMANCE,C_CLKOUT3_MBUFGCE_MODE=PERFORMANCE,C_CLKOUT4_MBUFGCE_MODE=PERFORMANCE,C_CLKOUT5_MBUFGCE_MODE=PERFORMANCE,C_CLKOUT6_MBUFGCE_MODE=PERFORMANCE,C_CLKOUT7_MBUFGCE_MODE=PERFORMANCE,C_CLKOUTFB_PHASE_CTRL=00,C_CLKOUT1_DYN_PS=00,C_CLKOUT2_DYN_PS=00,C_CLKOUT3_DYN_PS=00,C_CLKOUT4_DYN_PS=00,C_CLKOUT5_DYN_PS=00,C_CLKOUT6_DYN_PS=00,C_CLKOUT7_DYN_PS=00,C_INCLK_SUM_ROW0=Input Clock   Freq (MHz)    Input Jitter (UI),C_INCLK_SUM_ROW1=primary       100.000        0.010,C_INCLK_SUM_ROW2=secondary      100.000        0.010,C_OUTCLK_SUM_ROW0A=Output    Output      Phase     Duty      Pk-to-Pk        Phase,C_OUTCLK_SUM_ROW0B=Clock    Freq (MHz) (degrees) Cycle () Jitter (ps)  Error (ps),C_OUTCLK_SUM_ROW1=no clk_out1 output,C_OUTCLK_SUM_ROW2=no clk_out2 output,C_OUTCLK_SUM_ROW3=no clk_out3 output,C_OUTCLK_SUM_ROW4=no clk_out4 output,C_OUTCLK_SUM_ROW5=no clk_out5 output,C_OUTCLK_SUM_ROW6=no clk_out6 output,C_OUTCLK_SUM_ROW7=no clk_out7 output,C_CLKOUT1_REQUESTED_OUT_FREQ=100.000,C_CLKOUT2_REQUESTED_OUT_FREQ=100.000,C_CLKOUT3_REQUESTED_OUT_FREQ=100.000,C_CLKOUT4_REQUESTED_OUT_FREQ=100.000,C_CLKOUT5_REQUESTED_OUT_FREQ=100.000,C_CLKOUT6_REQUESTED_OUT_FREQ=100.000,C_CLKOUT7_REQUESTED_OUT_FREQ=100.000,C_CLKOUT1_REQUESTED_PHASE=0.000,C_CLKOUT2_REQUESTED_PHASE=0.000,C_CLKOUT3_REQUESTED_PHASE=0.000,C_CLKOUT4_REQUESTED_PHASE=0.000,C_CLKOUT5_REQUESTED_PHASE=0.000,C_CLKOUT6_REQUESTED_PHASE=0.000,C_CLKOUT7_REQUESTED_PHASE=0.000,C_CLKOUT1_REQUESTED_DUTY_CYCLE=50.000,C_CLKOUT2_REQUESTED_DUTY_CYCLE=50.000,C_CLKOUT3_REQUESTED_DUTY_CYCLE=50.000,C_CLKOUT4_REQUESTED_DUTY_CYCLE=50.000,C_CLKOUT5_REQUESTED_DUTY_CYCLE=50.000,C_CLKOUT6_REQUESTED_DUTY_CYCLE=50.000,C_CLKOUT7_REQUESTED_DUTY_CYCLE=50.000,C_CLKOUT1_ACTUAL_OUT_FREQ=625.00000,C_CLKOUT2_ACTUAL_OUT_FREQ=104.16667,C_CLKOUT3_ACTUAL_OUT_FREQ=208.33333,C_CLKOUT4_ACTUAL_OUT_FREQ=416.66667,C_CLKOUT5_ACTUAL_OUT_FREQ=83.33333,C_CLKOUT6_ACTUAL_OUT_FREQ=83.33333,C_CLKOUT7_ACTUAL_OUT_FREQ=83.33333,C_CLKFBOUT_PHASE=0.000,C_CLKOUT1_ACTUAL_PHASE=0.000,C_CLKOUT2_ACTUAL_PHASE=0.000,C_CLKOUT3_ACTUAL_PHASE=0.000,C_CLKOUT4_ACTUAL_PHASE=0.000,C_CLKOUT5_ACTUAL_PHASE=0.000,C_CLKOUT6_ACTUAL_PHASE=0.000,C_CLKOUT7_ACTUAL_PHASE=0.000,C_CLKOUT1_ACTUAL_DUTY_CYCLE=50.00,C_CLKOUT2_ACTUAL_DUTY_CYCLE=50.00,C_CLKOUT3_ACTUAL_DUTY_CYCLE=50.00,C_CLKOUT4_ACTUAL_DUTY_CYCLE=50.00,C_CLKOUT5_ACTUAL_DUTY_CYCLE=50.00,C_CLKOUT6_ACTUAL_DUTY_CYCLE=50.00,C_CLKOUT7_ACTUAL_DUTY_CYCLE=50.00,C_USE_SAFE_CLOCK_STARTUP=0,C_USE_CLOCK_SEQUENCING=0,C_CLKOUT1_SEQUENCE_NUMBER=1,C_CLKOUT2_SEQUENCE_NUMBER=1,C_CLKOUT3_SEQUENCE_NUMBER=1,C_CLKOUT4_SEQUENCE_NUMBER=1,C_CLKOUT5_SEQUENCE_NUMBER=1,C_CLKOUT6_SEQUENCE_NUMBER=1,C_CLKOUT7_SEQUENCE_NUMBER=1,C_BANDWIDTH=OPTIMIZED,C_CLKFBOUT_MULT=1,C_CLKFBOUT_FRACT=0,C_CLKIN1_PERIOD=10.00000,C_CLKIN2_PERIOD=10.00000,C_COMPENSATION=AUTO,C_DESKEW_DELAY1=0,C_DESKEW_IN1=0,C_DESKEW_FB1=1,C_DESKEW_DELAY2=0,C_DESKEW_IN2=0,C_DESKEW_FB2=1,C_DESKEW_LOCK_CIRCUIT_EN1=0,C_DESKEW_LOCK_CIRCUIT_EN2=0,C_DESKEW_DELAY_EN1=FALSE,C_DESKEW_DELAY_EN2=FALSE,C_DESKEW_DELAY_PATH1=FALSE,C_DESKEW_DELAY_PATH2=FALSE,C_ZHOLD=FALSE,C_DIVCLK_DIVIDE=1,C_REF_JITTER1=0.010,C_REF_JITTER2=0.010,C_CLKOUT1_DIVIDE=4,C_CLKOUT2_DIVIDE=24,C_CLKOUT3_DIVIDE=12,C_CLKOUT4_DIVIDE=6,C_CLKOUT5_DIVIDE=12,C_CLKOUT6_DIVIDE=12,C_CLKOUT7_DIVIDE=12,C_OVERRIDE_PRIMITIVE=0,C_PRIMARY_PORT=clk_in1,C_SECONDARY_PORT=clk_in2,C_CLK_OUT1_PORT=clk_out1,C_CLK_OUT2_PORT=clk_out2,C_CLK_OUT3_PORT=clk_out3,C_CLK_OUT4_PORT=clk_out4,C_CLK_OUT5_PORT=clk_out5,C_CLK_OUT6_PORT=clk_out6,C_CLK_OUT7_PORT=clk_out7,C_RESET_PORT=reset,C_LOCKED_FB_PORT=locked_fb,C_CLKIN_DESKEW_PORT=clkin_deskew,C_CLKFB_DESKEW_PORT=clkfb_deskew,C_CLKIN1_DESKEW_PORT=clkin1_deskew,C_CLKFB1_DESKEW_PORT=clkfb1_deskew,C_CLKIN2_DESKEW_PORT=clkin2_deskew,C_CLKFB2_DESKEW_PORT=clkfb2_deskew,C_LOCKED_DESKEW1_PORT=locked_deskew1,C_LOCKED_DESKEW2_PORT=locked_deskew2,C_LOCKED_PORT=locked,C_CLKFB_IN_PORT=clkfb_in,C_CLKFB_OUT_PORT=clkfb_out,C_POWER_DOWN_PORT=power_down,C_DADDR_PORT=daddr,C_DCLK_PORT=dclk,C_DRDY_PORT=drdy,C_DWE_PORT=dwe,C_DIN_PORT=din,C_DOUT_PORT=dout,C_DEN_PORT=den,C_PSCLK_PORT=psclk,C_PSEN_PORT=psen,C_PSINCDEC_PORT=psincdec,C_PSDONE_PORT=psdone,C_CLK_IN_SEL_PORT=clk_in_sel,C_INPUT_CLK_STOPPED_PORT=input_clk_stopped,C_CLKFB_STOPPED_PORT=clkfb_stopped,C_CLKIN1_JITTER_PS=100.0,C_CLKIN2_JITTER_PS=100.0,C_PRIMITIVE=MMCM,C_SS_MODE=CENTER_HIGH,C_SS_MOD_PERIOD=4000,C_SS_MOD_TIME=0.004,C_CDDCDONE_PORT=cddcdone,C_CDDCREQ_PORT=cddcreq,C_INTERFACE_SELECTION=1,C_S_AXI_ADDR_WIDTH=11,C_S_AXI_DATA_WIDTH=32,C_NUMMBUFGCE=1,C_AUTO_NUMMBUFGCE=0,C_NUMBUFG=4,C_NUMBUFGCE=0,C_DIVIDE1_AUTO=0.0,C_DIVIDE2_AUTO=0.0,C_DIVIDE3_AUTO=0.0,C_DIVIDE4_AUTO=0.0,C_DIVIDE5_AUTO=0.0,C_DIVIDE6_AUTO=0.0,C_DIVIDE7_AUTO=0.0,C_CLK_TREE1=0,C_CLK_TREE2=0,C_CLK_TREE3=0,C_CLK_TREE4=0,C_CLK_TREE5=0,C_CLK_TREE6=0,C_CLK_TREE7=0,C_PLLBUFGCEDIV=0,C_MMCMBUFGCEDIV=0,C_PLLBUFGCEDIV1=0,C_PLLBUFGCEDIV2=0,C_PLLBUFGCEDIV3=0,C_PLLBUFGCEDIV4=0,C_MMCMBUFGCEDIV1=0,C_MMCMBUFGCEDIV2=0,C_MMCMBUFGCEDIV3=0,C_MMCMBUFGCEDIV4=0,C_MMCMBUFGCEDIV5=0,C_MMCMBUFGCEDIV6=0,C_MMCMBUFGCEDIV7=0,C_CLKOUT1_MATCHED_ROUTING=0,C_CLKOUT2_MATCHED_ROUTING=0,C_CLKOUT3_MATCHED_ROUTING=0,C_CLKOUT4_MATCHED_ROUTING=0,C_CLKOUT5_MATCHED_ROUTING=0,C_CLKOUT6_MATCHED_ROUTING=0,C_CLKOUT7_MATCHED_ROUTING=0,C_AUTO_PRIMITIVE=MMCM,C_DRP_ADDR_SET1=0000 0000 0000 0000,C_DRP_DATA_SET1=0000 0000 0000 0000,C_DRP_ADDR_SET2=0000 0000 0000 0000,C_DRP_DATA_SET2=0000 0000 0000 0000,C_DRP_ADDR_SET3=0000 0000 0000 0000,C_DRP_DATA_SET3=0000 0000 0000 0000,C_M_MAX=432.000,C_M_MIN=5.000,C_D_MAX=107.000,C_D_MIN=1.000,C_O_MAX=432.000,C_O_MIN=3.000,C_VCO_MIN=2160.000,C_VCO_MAX=4320.000,C_ACTUAL_VCO=2500.00000,C_ACTUAL_PFD=100.00000}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute syn_black_box : boolean;
  attribute black_box_pad_pin : string;
  attribute syn_black_box of stub : architecture is true;
  attribute black_box_pad_pin of stub : architecture is "resetn,locked,clk_in1,clk_out1_o1,clk_out1_o2,clk_out1_o3,clk_out1_o4,clk_out2,clk_out3,clk_out4,clk_out1_ce,clk_out1_clr_n";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 resetn RST";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of resetn : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW, BOARD.ASSOCIATED_PARAM RESET_BOARD_INTERFACE, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of clk_in1 : signal is "xilinx.com:signal:clock:1.0 clock_CLK_IN1 CLK_IN1";
  attribute X_INTERFACE_MODE of clk_in1 : signal is "slave";
  attribute X_INTERFACE_PARAMETER of clk_in1 : signal is "XIL_INTERFACENAME clock_CLK_IN1, FREQ_HZ 99999908, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_57a1_pspmc_0_0_pl0_ref_clk, INSERT_VIP 0, BOARD.ASSOCIATED_PARAM CLK_IN1_BOARD_INTERFACE";
  attribute X_INTERFACE_INFO of clk_out1_o1 : signal is "xilinx.com:signal:clock:1.0 clock_CLK_OUT1_o1 clock_CLK_OUT1_o1";
  attribute X_INTERFACE_MODE of clk_out1_o1 : signal is "master";
  attribute X_INTERFACE_PARAMETER of clk_out1_o1 : signal is "XIL_INTERFACENAME clock_CLK_OUT1_o1, FREQ_HZ 625000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_57a1_pspmc_0_0_pl0_ref_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of clk_out1_o2 : signal is "xilinx.com:signal:clock:1.0 clock_CLK_OUT1_o2 clock_CLK_OUT1_o2";
  attribute X_INTERFACE_MODE of clk_out1_o2 : signal is "master";
  attribute X_INTERFACE_PARAMETER of clk_out1_o2 : signal is "XIL_INTERFACENAME clock_CLK_OUT1_o2, FREQ_HZ 312500000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_57a1_pspmc_0_0_pl0_ref_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of clk_out1_o3 : signal is "xilinx.com:signal:clock:1.0 clock_CLK_OUT1_o3 clock_CLK_OUT1_o3";
  attribute X_INTERFACE_MODE of clk_out1_o3 : signal is "master";
  attribute X_INTERFACE_PARAMETER of clk_out1_o3 : signal is "XIL_INTERFACENAME clock_CLK_OUT1_o3, FREQ_HZ 156250000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_57a1_pspmc_0_0_pl0_ref_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of clk_out1_o4 : signal is "xilinx.com:signal:clock:1.0 clock_CLK_OUT1_o4 clock_CLK_OUT1_o4";
  attribute X_INTERFACE_MODE of clk_out1_o4 : signal is "master";
  attribute X_INTERFACE_PARAMETER of clk_out1_o4 : signal is "XIL_INTERFACENAME clock_CLK_OUT1_o4, FREQ_HZ 78125000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_57a1_pspmc_0_0_pl0_ref_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of clk_out2 : signal is "xilinx.com:signal:clock:1.0 clock_CLK_OUT2 CLK_OUT2";
  attribute X_INTERFACE_MODE of clk_out2 : signal is "master";
  attribute X_INTERFACE_PARAMETER of clk_out2 : signal is "XIL_INTERFACENAME clock_CLK_OUT2, FREQ_HZ 104166666, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_57a1_pspmc_0_0_pl0_ref_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of clk_out3 : signal is "xilinx.com:signal:clock:1.0 clock_CLK_OUT3 CLK_OUT3";
  attribute X_INTERFACE_MODE of clk_out3 : signal is "master";
  attribute X_INTERFACE_PARAMETER of clk_out3 : signal is "XIL_INTERFACENAME clock_CLK_OUT3, FREQ_HZ 208333333, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_57a1_pspmc_0_0_pl0_ref_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of clk_out4 : signal is "xilinx.com:signal:clock:1.0 clock_CLK_OUT4 CLK_OUT4";
  attribute X_INTERFACE_MODE of clk_out4 : signal is "master";
  attribute X_INTERFACE_PARAMETER of clk_out4 : signal is "XIL_INTERFACENAME clock_CLK_OUT4, FREQ_HZ 416666666, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_57a1_pspmc_0_0_pl0_ref_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of clk_out1_ce : signal is "xilinx.com:signal:clockenable:1.0 CE_CLK_OUT1 CLK_OUT1_CE";
  attribute X_INTERFACE_MODE of clk_out1_ce : signal is "master";
  attribute X_INTERFACE_PARAMETER of clk_out1_ce : signal is "XIL_INTERFACENAME CE_CLK_OUT1, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of clk_out1_clr_n : signal is "xilinx.com:signal:clockenable:1.0 CLR_n_CLK_OUT1 CLK_OUT1_CLR_n";
  attribute X_INTERFACE_MODE of clk_out1_clr_n : signal is "master";
  attribute X_INTERFACE_PARAMETER of clk_out1_clr_n : signal is "XIL_INTERFACENAME CLR_n_CLK_OUT1, POLARITY ACTIVE_LOW";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of stub : architecture is "vitis_design_clk_wizard_0_0_clk_wiz_top,Vivado 2024.2.1";
begin
end;
