memory: initializing from /Users/shiraitouma/riscv/share/riscv-tests/isa/rv32um-p-mul.bin.hex
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000000 itype=0 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    0
IF ------
     pc : 0000000000000000
 is req : 0
 pc req : 0000000000000000
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000000 itype=0 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    1
IF ------
     pc : 0000000000000004
 is req : 1
 pc req : 0000000000000000
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000000 itype=0 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    2
IF ------
     pc : 0000000000000008
 is req : 1
 pc req : 0000000000000004
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0500006f itype=32 is_muldiv=0 funct7=2 imm=0000000000000050
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    3
IF ------
     pc : 000000000000000c
 is req : 1
 pc req : 0000000000000008
ID ------
  0000000000000000 : 0500006f
  itype : 100000
  imm   : 0000000000000050
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   80
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000050 du_divisor= 0000000000000050
DECODE: inst=34202f73 itype=2 is_muldiv=0 funct7=26 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    4
IF ------
     pc : 0000000000000010
 is req : 1
 pc req : 000000000000000c
ID ------
  0000000000000004 : 34202f73
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000000 : 0500006f
  op1     : 0000000000000000
  op2     : 0000000000000050
  alu     : 0000000000000050
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00800f93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    5
IF ------
     pc : 0000000000000014
 is req : 1
 pc req : 0000000000000010
ID ------
  0000000000000008 : 00800f93
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000004 : 34202f73
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000000 : 0500006f
	mem stall : 0
	mem rdata : ffffffffffffff93
 JUMP TO : 0000000000000050
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0500006f itype=32 is_muldiv=0 funct7=2 imm=0000000000000050
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    6
IF ------
     pc : 0000000000000050
 is req : 0
 pc req : 0000000000000010
ID ------
EX -----
MEM -----
WB ----
  0000000000000000 : 0500006f
  reg[ 0] <= 0000000000000004
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0500006f itype=32 is_muldiv=0 funct7=2 imm=0000000000000050
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    7
IF ------
     pc : 0000000000000054
 is req : 1
 pc req : 0000000000000050
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0500006f itype=32 is_muldiv=0 funct7=2 imm=0000000000000050
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    8
IF ------
     pc : 0000000000000058
 is req : 1
 pc req : 0000000000000054
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000093 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    9
IF ------
     pc : 000000000000005c
 is req : 1
 pc req : 0000000000000058
ID ------
  0000000000000050 : 00000093
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000113 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   10
IF ------
     pc : 0000000000000060
 is req : 1
 pc req : 000000000000005c
ID ------
  0000000000000054 : 00000113
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000050 : 00000093
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                   11
IF ------
     pc : 0000000000000064
 is req : 1
 pc req : 0000000000000060
ID ------
  0000000000000058 : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000054 : 00000113
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000050 : 00000093
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                   12
IF ------
     pc : 0000000000000068
 is req : 1
 pc req : 0000000000000064
ID ------
  000000000000005c : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000058 : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000054 : 00000113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000050 : 00000093
  reg[ 1] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                   13
IF ------
     pc : 000000000000006c
 is req : 1
 pc req : 0000000000000068
ID ------
  0000000000000060 : 00000293
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000005c : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000058 : 00000193
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000054 : 00000113
  reg[ 2] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000000 @pc=0000000000000058
check_start

#                   14
IF ------
     pc : 0000000000000070
 is req : 1
 pc req : 000000000000006c
ID ------
  0000000000000064 : 00000313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000060 : 00000293
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000005c : 00000213
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000058 : 00000193
  reg[ 3] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                   15
IF ------
     pc : 0000000000000074
 is req : 1
 pc req : 0000000000000070
ID ------
  0000000000000068 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000064 : 00000313
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000060 : 00000293
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000005c : 00000213
  reg[ 4] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000413 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr =  0
compare = 0
check_start

#                   16
IF ------
     pc : 0000000000000078
 is req : 1
 pc req : 0000000000000074
ID ------
  000000000000006c : 00000413
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000068 : 00000393
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000064 : 00000313
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000060 : 00000293
  reg[ 5] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000493 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  0
compare = 0
check_start

#                   17
IF ------
     pc : 000000000000007c
 is req : 1
 pc req : 0000000000000078
ID ------
  0000000000000070 : 00000493
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000006c : 00000413
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000068 : 00000393
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000064 : 00000313
  reg[ 6] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                   18
IF ------
     pc : 0000000000000080
 is req : 1
 pc req : 000000000000007c
ID ------
  0000000000000074 : 00000513
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000070 : 00000493
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000006c : 00000413
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000068 : 00000393
  reg[ 7] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000593 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  9
exs_rs1_addr =  0
compare = 0
check_start

#                   19
IF ------
     pc : 0000000000000084
 is req : 1
 pc req : 0000000000000080
ID ------
  0000000000000078 : 00000593
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000074 : 00000513
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000070 : 00000493
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000006c : 00000413
  reg[ 8] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr =  0
compare = 0
check_start

#                   20
IF ------
     pc : 0000000000000088
 is req : 1
 pc req : 0000000000000084
ID ------
  000000000000007c : 00000613
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000078 : 00000593
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=9
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000074 : 00000513
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000070 : 00000493
  reg[ 9] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000693 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
check_start

#                   21
IF ------
     pc : 000000000000008c
 is req : 1
 pc req : 0000000000000088
ID ------
  0000000000000080 : 00000693
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000007c : 00000613
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000078 : 00000593
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000074 : 00000513
  reg[10] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000713 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                   22
IF ------
     pc : 0000000000000090
 is req : 1
 pc req : 000000000000008c
ID ------
  0000000000000084 : 00000713
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000080 : 00000693
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000007c : 00000613
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000078 : 00000593
  reg[11] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000793 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr =  0
compare = 0
check_start

#                   23
IF ------
     pc : 0000000000000094
 is req : 1
 pc req : 0000000000000090
ID ------
  0000000000000088 : 00000793
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000084 : 00000713
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000080 : 00000693
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000007c : 00000613
  reg[12] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000813 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                   24
IF ------
     pc : 0000000000000098
 is req : 1
 pc req : 0000000000000094
ID ------
  000000000000008c : 00000813
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000088 : 00000793
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000084 : 00000713
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000080 : 00000693
  reg[13] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000893 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr =  0
compare = 0
check_start

#                   25
IF ------
     pc : 000000000000009c
 is req : 1
 pc req : 0000000000000098
ID ------
  0000000000000090 : 00000893
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000008c : 00000813
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000088 : 00000793
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000084 : 00000713
  reg[14] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000913 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 16
exs_rs1_addr =  0
compare = 0
check_start

#                   26
IF ------
     pc : 00000000000000a0
 is req : 1
 pc req : 000000000000009c
ID ------
  0000000000000094 : 00000913
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000090 : 00000893
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000008c : 00000813
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000088 : 00000793
  reg[15] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000993 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 17
exs_rs1_addr =  0
compare = 0
check_start

#                   27
IF ------
     pc : 00000000000000a4
 is req : 1
 pc req : 00000000000000a0
ID ------
  0000000000000098 : 00000993
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000094 : 00000913
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000090 : 00000893
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000008c : 00000813
  reg[16] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000a13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 18
exs_rs1_addr =  0
compare = 0
check_start

#                   28
IF ------
     pc : 00000000000000a8
 is req : 1
 pc req : 00000000000000a4
ID ------
  000000000000009c : 00000a13
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000098 : 00000993
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=17
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000094 : 00000913
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000090 : 00000893
  reg[17] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000a93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 19
exs_rs1_addr =  0
compare = 0
check_start

#                   29
IF ------
     pc : 00000000000000ac
 is req : 1
 pc req : 00000000000000a8
ID ------
  00000000000000a0 : 00000a93
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000009c : 00000a13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=18
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000098 : 00000993
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000094 : 00000913
  reg[18] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000b13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                   30
IF ------
     pc : 00000000000000b0
 is req : 1
 pc req : 00000000000000ac
ID ------
  00000000000000a4 : 00000b13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000a0 : 00000a93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=19
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000009c : 00000a13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000098 : 00000993
  reg[19] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000b93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                   31
IF ------
     pc : 00000000000000b4
 is req : 1
 pc req : 00000000000000b0
ID ------
  00000000000000a8 : 00000b93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000a4 : 00000b13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000a0 : 00000a93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000009c : 00000a13
  reg[20] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000c13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 22
exs_rs1_addr =  0
compare = 0
check_start

#                   32
IF ------
     pc : 00000000000000b8
 is req : 1
 pc req : 00000000000000b4
ID ------
  00000000000000ac : 00000c13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000a8 : 00000b93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000a4 : 00000b13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000a0 : 00000a93
  reg[21] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000c93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 23
exs_rs1_addr =  0
compare = 0
check_start

#                   33
IF ------
     pc : 00000000000000bc
 is req : 1
 pc req : 00000000000000b8
ID ------
  00000000000000b0 : 00000c93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000ac : 00000c13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=22
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000a8 : 00000b93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000a4 : 00000b13
  reg[22] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000d13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                   34
IF ------
     pc : 00000000000000c0
 is req : 1
 pc req : 00000000000000bc
ID ------
  00000000000000b4 : 00000d13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000b0 : 00000c93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=23
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000ac : 00000c13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000a8 : 00000b93
  reg[23] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000d93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                   35
IF ------
     pc : 00000000000000c4
 is req : 1
 pc req : 00000000000000c0
ID ------
  00000000000000b8 : 00000d93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000b4 : 00000d13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000b0 : 00000c93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000ac : 00000c13
  reg[24] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000e13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 26
exs_rs1_addr =  0
compare = 0
check_start

#                   36
IF ------
     pc : 00000000000000c8
 is req : 1
 pc req : 00000000000000c4
ID ------
  00000000000000bc : 00000e13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000b8 : 00000d93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=25
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000b4 : 00000d13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000b0 : 00000c93
  reg[25] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000e93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 27
exs_rs1_addr =  0
compare = 0
check_start

#                   37
IF ------
     pc : 00000000000000cc
 is req : 1
 pc req : 00000000000000c8
ID ------
  00000000000000c0 : 00000e93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000bc : 00000e13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=26
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000b8 : 00000d93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000b4 : 00000d13
  reg[26] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000f13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 28
exs_rs1_addr =  0
compare = 0
check_start

#                   38
IF ------
     pc : 00000000000000d0
 is req : 1
 pc req : 00000000000000cc
ID ------
  00000000000000c4 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000c0 : 00000e93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=27
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000bc : 00000e13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000b8 : 00000d93
  reg[27] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000f93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                   39
IF ------
     pc : 00000000000000d4
 is req : 1
 pc req : 00000000000000d0
ID ------
  00000000000000c8 : 00000f93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000c4 : 00000f13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000c0 : 00000e93
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  00000000000000bc : 00000e13
  reg[28] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=f1402573 itype=2 is_muldiv=0 funct7=120 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr =  0
compare = 0
check_start

#                   40
IF ------
     pc : 00000000000000d8
 is req : 1
 pc req : 00000000000000d4
ID ------
  00000000000000cc : f1402573
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000c8 : 00000f93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=29
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000c4 : 00000f13
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  00000000000000c0 : 00000e93
  reg[29] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00051063 itype=8 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr =  0
compare = 0
check_start

#                   41
IF ------
     pc : 00000000000000dc
 is req : 1
 pc req : 00000000000000d8
ID ------
  00000000000000d0 : 00051063
  itype : 001000
  imm   : 0000000000000000
EX -----
  00000000000000cc : f1402573
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000c8 : 00000f93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000c4 : 00000f13
  reg[30] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                   42
IF ------
     pc : 00000000000000e0
 is req : 1
 pc req : 00000000000000dc
ID ------
  00000000000000d4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000d0 : 00051063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000000cc : f1402573
	mem stall : 0
	mem rdata : 0000000001028293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
  00000000000000c8 : 00000f93
  reg[31] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                   43
IF ------
     pc : 00000000000000e4
 is req : 1
 pc req : 00000000000000e0
ID ------
  00000000000000d4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000d0 : 00051063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000000cc : f1402573
  reg[10] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                   44
IF ------
     pc : 00000000000000e8
 is req : 1
 pc req : 00000000000000e4
ID ------
  00000000000000d4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000d0 : 00051063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  212
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000d4 du_dividend= 00000000000000d4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01028293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000010
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   45
IF ------
     pc : 00000000000000ec
 is req : 1
 pc req : 00000000000000e8
ID ------
  00000000000000d8 : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000000d4 : 00000297
  op1     : 00000000000000d4
  op2     : 0000000000000000
  alu     : 00000000000000d4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000d0 : 00051063
	mem stall : 0
	mem rdata : ffffffffffff8293
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   16
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   46
IF ------
     pc : 00000000000000f0
 is req : 1
 pc req : 00000000000000ec
ID ------
  00000000000000dc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000d8 : 01028293
  op1     : 0000000000000000
  op2     : 0000000000000010
  alu     : 0000000000000010
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000d4 : 00000297
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
  00000000000000d0 : 00051063
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   16
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   47
IF ------
     pc : 00000000000000f4
 is req : 1
 pc req : 00000000000000f0
ID ------
  00000000000000dc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000d8 : 01028293
  op1     : 0000000000000000
  op2     : 0000000000000010
  alu     : 0000000000000010
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000d4 : 00000297
  reg[ 5] <= 00000000000000d4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  212
mulunit_op2                   16
mulunit_add_count           0
op1 = 00000000000000d4 du_dividend= 00000000000000d4
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   48
IF ------
     pc : 00000000000000f8
 is req : 1
 pc req : 00000000000000f4
ID ------
  00000000000000dc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000d8 : 01028293
  op1     : 00000000000000d4
  op2     : 0000000000000010
  alu     : 00000000000000e4
  rs1/rs2 : 5/16
  reg1/reg2 : 00000000000000d4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  212
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000d4 du_dividend= 00000000000000d4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=74445073 itype=2 is_muldiv=0 funct7=58 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   49
IF ------
     pc : 00000000000000fc
 is req : 1
 pc req : 00000000000000f8
ID ------
  00000000000000e0 : 74445073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000dc : 30529073
  op1     : 00000000000000d4
  op2     : 0000000000000000
  alu     : 00000000000000d4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000d4/00000000000000d4
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000d8 : 01028293
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  212
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000d4 du_dividend= 00000000000000d4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=74445073 itype=2 is_muldiv=0 funct7=58 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   50
IF ------
     pc : 0000000000000100
 is req : 1
 pc req : 00000000000000fc
ID ------
  00000000000000e0 : 74445073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000dc : 30529073
  op1     : 00000000000000d4
  op2     : 0000000000000000
  alu     : 00000000000000d4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000d4/00000000000000d4
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000d8 : 01028293
  reg[ 5] <= 00000000000000e4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=74445073 itype=2 is_muldiv=0 funct7=58 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   51
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e0 : 74445073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000dc : 30529073
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000e4/00000000000000e4
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  8
compare = 0
check_start

#                   52
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000e0 : 74445073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 8/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000dc : 30529073
	mem stall : 0
	mem rdata : ffffffffffff8293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01028293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000010
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   53
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e8 : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000000e4 : 00000297
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000e0 : 74445073
	mem stall : 0
	mem rdata : 00000000000002b7
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
  00000000000000dc : 30529073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01028293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000010
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   54
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e8 : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000000e4 : 00000297
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000e0 : 74445073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01028293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000010
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   55
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e8 : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000000e4 : 00000297
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                   16
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   56
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000ec : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000e8 : 01028293
  op1     : 00000000000000e4
  op2     : 0000000000000010
  alu     : 00000000000000f4
  rs1/rs2 : 5/16
  reg1/reg2 : 00000000000000e4/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000e4 : 00000297
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                   16
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   57
IF ------
     pc : 0000000000000104
 is req : 1
 pc req : 0000000000000100
ID ------
  00000000000000ec : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000e8 : 01028293
  op1     : 00000000000000e4
  op2     : 0000000000000010
  alu     : 00000000000000f4
  rs1/rs2 : 5/16
  reg1/reg2 : 00000000000000e4/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000e4 : 00000297
  reg[ 5] <= 00000000000000e4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                   16
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   58
IF ------
     pc : 0000000000000108
 is req : 1
 pc req : 0000000000000104
ID ------
  00000000000000ec : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000e8 : 01028293
  op1     : 00000000000000e4
  op2     : 0000000000000010
  alu     : 00000000000000f4
  rs1/rs2 : 5/16
  reg1/reg2 : 00000000000000e4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=18005073 itype=2 is_muldiv=0 funct7=12 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   59
IF ------
     pc : 000000000000010c
 is req : 1
 pc req : 0000000000000108
ID ------
  00000000000000f0 : 18005073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000ec : 30529073
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000e4/00000000000000e4
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000e8 : 01028293
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=18005073 itype=2 is_muldiv=0 funct7=12 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   60
IF ------
     pc : 0000000000000110
 is req : 1
 pc req : 000000000000010c
ID ------
  00000000000000f0 : 18005073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000ec : 30529073
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000e4/00000000000000e4
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000e8 : 01028293
  reg[ 5] <= 00000000000000f4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=18005073 itype=2 is_muldiv=0 funct7=12 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   61
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f0 : 18005073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000ec : 30529073
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000f4/00000000000000f4
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   62
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000f0 : 18005073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000ec : 30529073
	mem stall : 0
	mem rdata : 0000000000005073
 csr rdata : 00000000000000e4
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   63
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000f0 : 18005073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000ec : 30529073
  reg[ 0] <= 00000000000000e4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   64
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000f0 : 18005073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02028293 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   65
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f8 : 02028293
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000000f4 : 00000297
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000f0 : 18005073
	mem stall : 0
	mem rdata : 0000000000009073
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02028293 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   66
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f8 : 02028293
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000000f4 : 00000297
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000f0 : 18005073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02028293 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   67
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f8 : 02028293
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000000f4 : 00000297
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                   32
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   68
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000fc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000f8 : 02028293
  op1     : 00000000000000f4
  op2     : 0000000000000020
  alu     : 0000000000000114
  rs1/rs2 : 5/0
  reg1/reg2 : 00000000000000f4/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000f4 : 00000297
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                   32
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   69
IF ------
     pc : 0000000000000114
 is req : 1
 pc req : 0000000000000110
ID ------
  00000000000000fc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000f8 : 02028293
  op1     : 00000000000000f4
  op2     : 0000000000000020
  alu     : 0000000000000114
  rs1/rs2 : 5/0
  reg1/reg2 : 00000000000000f4/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000f4 : 00000297
  reg[ 5] <= 00000000000000f4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                   32
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   70
IF ------
     pc : 0000000000000118
 is req : 1
 pc req : 0000000000000114
ID ------
  00000000000000fc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000f8 : 02028293
  op1     : 00000000000000f4
  op2     : 0000000000000020
  alu     : 0000000000000114
  rs1/rs2 : 5/0
  reg1/reg2 : 00000000000000f4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=800002b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   71
IF ------
     pc : 000000000000011c
 is req : 1
 pc req : 0000000000000118
ID ------
  0000000000000100 : 800002b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000000fc : 30529073
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000f4/00000000000000f4
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000f8 : 02028293
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=800002b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   72
IF ------
     pc : 0000000000000120
 is req : 1
 pc req : 000000000000011c
ID ------
  0000000000000100 : 800002b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000000fc : 30529073
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000f4/00000000000000f4
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000f8 : 02028293
  reg[ 5] <= 0000000000000114
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  276
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000114 du_dividend= 0000000000000114
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=800002b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   73
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000100 : 800002b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000000fc : 30529073
  op1     : 0000000000000114
  op2     : 0000000000000000
  alu     : 0000000000000114
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000114/0000000000000114
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  256
mulunit_op2           2147483648
mulunit_add_count           0
op1 = 0000000000000100 du_dividend= 0000000000000100
op2 = ffffffff80000000 du_divisor= 0000000080000000
DECODE: inst=fff28293 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   74
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000104 : fff28293
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  0000000000000100 : 800002b7
  op1     : 0000000000000100
  op2     : ffffffff80000000
  alu     : ffffffff80000100
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000fc : 30529073
	mem stall : 0
	mem rdata : 0000000000005073
 csr rdata : 00000000000000f4
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  256
mulunit_op2           2147483648
mulunit_add_count           0
op1 = 0000000000000100 du_dividend= 0000000000000100
op2 = ffffffff80000000 du_divisor= 0000000080000000
DECODE: inst=fff28293 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   75
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000104 : fff28293
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  0000000000000100 : 800002b7
  op1     : 0000000000000100
  op2     : ffffffff80000000
  alu     : ffffffff80000100
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000fc : 30529073
  reg[ 0] <= 00000000000000f4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  256
mulunit_op2           2147483648
mulunit_add_count           0
op1 = 0000000000000100 du_dividend= 0000000000000100
op2 = ffffffff80000000 du_divisor= 0000000080000000
DECODE: inst=fff28293 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   76
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000104 : fff28293
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  0000000000000100 : 800002b7
  op1     : 0000000000000100
  op2     : ffffffff80000000
  alu     : ffffffff80000100
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  276
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000114 du_dividend= 0000000000000114
op2 = ffffffffffffffff du_divisor= 0000000000000001
DECODE: inst=3b029073 itype=2 is_muldiv=0 funct7=29 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   77
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000108 : 3b029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000104 : fff28293
  op1     : 0000000000000114
  op2     : ffffffffffffffff
  alu     : 0000000000000113
  rs1/rs2 : 5/31
  reg1/reg2 : 0000000000000114/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000100 : 800002b7
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  276
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000114 du_dividend= 0000000000000114
op2 = ffffffffffffffff du_divisor= 0000000000000001
DECODE: inst=3b029073 itype=2 is_muldiv=0 funct7=29 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   78
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000108 : 3b029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000104 : fff28293
  op1     : 0000000000000114
  op2     : ffffffffffffffff
  alu     : 0000000000000113
  rs1/rs2 : 5/31
  reg1/reg2 : 0000000000000114/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000100 : 800002b7
  reg[ 5] <= ffffffff80000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = ffffffffffffffff du_divisor= 0000000000000001
DECODE: inst=3b029073 itype=2 is_muldiv=0 funct7=29 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   79
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000108 : 3b029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000104 : fff28293
  op1     : ffffffff80000000
  op2     : ffffffffffffffff
  alu     : ffffffff7fffffff
  rs1/rs2 : 5/31
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01f00293 itype=2 is_muldiv=0 funct7=0 imm=000000000000001f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   80
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  000000000000010c : 01f00293
  itype : 000010
  imm   : 000000000000001f
EX -----
  0000000000000108 : 3b029073
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 5/16
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000104 : fff28293
	mem stall : 0
	mem rdata : 0000000000000030
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01f00293 itype=2 is_muldiv=0 funct7=0 imm=000000000000001f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   81
IF ------
     pc : 0000000000000124
 is req : 1
 pc req : 0000000000000120
ID ------
  000000000000010c : 01f00293
  itype : 000010
  imm   : 000000000000001f
EX -----
  0000000000000108 : 3b029073
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 5/16
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000104 : fff28293
  reg[ 5] <= ffffffff7fffffff
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483649
mulunit_op2                    0
mulunit_add_count           0
op1 = ffffffff7fffffff du_dividend= ffffffff7fffffff
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01f00293 itype=2 is_muldiv=0 funct7=0 imm=000000000000001f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   82
IF ------
     pc : 0000000000000128
 is req : 1
 pc req : 0000000000000124
ID ------
  000000000000010c : 01f00293
  itype : 000010
  imm   : 000000000000001f
EX -----
  0000000000000108 : 3b029073
  op1     : ffffffff7fffffff
  op2     : 0000000000000000
  alu     : ffffffff7fffffff
  rs1/rs2 : 5/16
  reg1/reg2 : ffffffff7fffffff/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   31
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=3a029073 itype=2 is_muldiv=0 funct7=29 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   83
IF ------
     pc : 000000000000012c
 is req : 1
 pc req : 0000000000000128
ID ------
  0000000000000110 : 3a029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000010c : 01f00293
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 000000000000001f
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000108 : 3b029073
	mem stall : 0
	mem rdata : 0000000000000000
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   31
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=3a029073 itype=2 is_muldiv=0 funct7=29 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   84
IF ------
     pc : 0000000000000130
 is req : 1
 pc req : 000000000000012c
ID ------
  0000000000000110 : 3a029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000010c : 01f00293
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 000000000000001f
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000108 : 3b029073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   31
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=3a029073 itype=2 is_muldiv=0 funct7=29 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   85
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000110 : 3a029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000010c : 01f00293
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 000000000000001f
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483649
mulunit_op2                    0
mulunit_add_count           0
op1 = ffffffff7fffffff du_dividend= ffffffff7fffffff
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30405073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   86
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000114 : 30405073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000110 : 3a029073
  op1     : ffffffff7fffffff
  op2     : 0000000000000000
  alu     : ffffffff7fffffff
  rs1/rs2 : 5/0
  reg1/reg2 : ffffffff7fffffff/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000010c : 01f00293
	mem stall : 0
	mem rdata : ffffffffffffffed
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483649
mulunit_op2                    0
mulunit_add_count           0
op1 = ffffffff7fffffff du_dividend= ffffffff7fffffff
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30405073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   87
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000114 : 30405073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000110 : 3a029073
  op1     : ffffffff7fffffff
  op2     : 0000000000000000
  alu     : ffffffff7fffffff
  rs1/rs2 : 5/0
  reg1/reg2 : ffffffff7fffffff/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000010c : 01f00293
  reg[ 5] <= 000000000000001f
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   31
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000001f du_dividend= 000000000000001f
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30405073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   88
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000114 : 30405073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000110 : 3a029073
  op1     : 000000000000001f
  op2     : 0000000000000000
  alu     : 000000000000001f
  rs1/rs2 : 5/0
  reg1/reg2 : 000000000000001f/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   89
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000118 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000114 : 30405073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000110 : 3a029073
	mem stall : 0
	mem rdata : 0000000000000000
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   90
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000118 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000114 : 30405073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000110 : 3a029073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   91
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000118 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000114 : 30405073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  280
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000118 du_dividend= 0000000000000118
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01428293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   92
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  000000000000011c : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  0000000000000118 : 00000297
  op1     : 0000000000000118
  op2     : 0000000000000000
  alu     : 0000000000000118
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000114 : 30405073
	mem stall : 0
	mem rdata : 0000000000000297
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  280
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000118 du_dividend= 0000000000000118
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01428293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   93
IF ------
     pc : 0000000000000134
 is req : 1
 pc req : 0000000000000130
ID ------
  000000000000011c : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  0000000000000118 : 00000297
  op1     : 0000000000000118
  op2     : 0000000000000000
  alu     : 0000000000000118
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000114 : 30405073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  280
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000118 du_dividend= 0000000000000118
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01428293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   94
IF ------
     pc : 0000000000000138
 is req : 1
 pc req : 0000000000000134
ID ------
  000000000000011c : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  0000000000000118 : 00000297
  op1     : 0000000000000118
  op2     : 0000000000000000
  alu     : 0000000000000118
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   31
mulunit_op2                   20
mulunit_add_count           0
op1 = 000000000000001f du_dividend= 000000000000001f
op2 = 0000000000000014 du_divisor= 0000000000000014
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   95
IF ------
     pc : 000000000000013c
 is req : 1
 pc req : 0000000000000138
ID ------
  0000000000000120 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000011c : 01428293
  op1     : 000000000000001f
  op2     : 0000000000000014
  alu     : 0000000000000033
  rs1/rs2 : 5/20
  reg1/reg2 : 000000000000001f/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000118 : 00000297
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   31
mulunit_op2                   20
mulunit_add_count           0
op1 = 000000000000001f du_dividend= 000000000000001f
op2 = 0000000000000014 du_divisor= 0000000000000014
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   96
IF ------
     pc : 0000000000000140
 is req : 1
 pc req : 000000000000013c
ID ------
  0000000000000120 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000011c : 01428293
  op1     : 000000000000001f
  op2     : 0000000000000014
  alu     : 0000000000000033
  rs1/rs2 : 5/20
  reg1/reg2 : 000000000000001f/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000118 : 00000297
  reg[ 5] <= 0000000000000118
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  280
mulunit_op2                   20
mulunit_add_count           0
op1 = 0000000000000118 du_dividend= 0000000000000118
op2 = 0000000000000014 du_divisor= 0000000000000014
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   97
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000120 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000011c : 01428293
  op1     : 0000000000000118
  op2     : 0000000000000014
  alu     : 000000000000012c
  rs1/rs2 : 5/20
  reg1/reg2 : 0000000000000118/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  280
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000118 du_dividend= 0000000000000118
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30205073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   98
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000124 : 30205073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000120 : 30529073
  op1     : 0000000000000118
  op2     : 0000000000000000
  alu     : 0000000000000118
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000118/0000000000000118
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000011c : 01428293
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  280
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000118 du_dividend= 0000000000000118
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30205073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   99
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000124 : 30205073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000120 : 30529073
  op1     : 0000000000000118
  op2     : 0000000000000000
  alu     : 0000000000000118
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000118/0000000000000118
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000011c : 01428293
  reg[ 5] <= 000000000000012c
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  300
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000012c du_dividend= 000000000000012c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30205073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  100
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000124 : 30205073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000120 : 30529073
  op1     : 000000000000012c
  op2     : 0000000000000000
  alu     : 000000000000012c
  rs1/rs2 : 5/5
  reg1/reg2 : 000000000000012c/000000000000012c
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30305073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  101
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000128 : 30305073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000124 : 30205073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000120 : 30529073
	mem stall : 0
	mem rdata : 0000000000004c63
 csr rdata : 0000000000000114
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30305073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  102
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000128 : 30305073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000124 : 30205073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000120 : 30529073
  reg[ 0] <= 0000000000000114
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30305073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  103
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000128 : 30305073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000124 : 30205073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  104
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  000000000000012c : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000128 : 30305073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000124 : 30205073
	mem stall : 0
	mem rdata : 0000000000001513
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  105
IF ------
     pc : 0000000000000144
 is req : 1
 pc req : 0000000000000140
ID ------
  000000000000012c : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000128 : 30305073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000124 : 30205073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  106
IF ------
     pc : 0000000000000148
 is req : 1
 pc req : 0000000000000144
ID ------
  000000000000012c : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000128 : 30305073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  107
IF ------
     pc : 000000000000014c
 is req : 1
 pc req : 0000000000000148
ID ------
  0000000000000130 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  000000000000012c : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000128 : 30305073
	mem stall : 0
	mem rdata : 000000000000000f
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  108
IF ------
     pc : 0000000000000150
 is req : 1
 pc req : 000000000000014c
ID ------
  0000000000000130 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  000000000000012c : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000128 : 30305073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  109
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000130 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  000000000000012c : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  304
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000130 du_dividend= 0000000000000130
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=ed428293 itype=2 is_muldiv=0 funct7=118 imm=fffffffffffffed4
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  110
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000134 : ed428293
  itype : 000010
  imm   : fffffffffffffed4
EX -----
  0000000000000130 : 00000297
  op1     : 0000000000000130
  op2     : 0000000000000000
  alu     : 0000000000000130
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000012c : 00000193
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  300
mulunit_op2                  300
mulunit_add_count           0
op1 = 000000000000012c du_dividend= 000000000000012c
op2 = fffffffffffffed4 du_divisor= 000000000000012c
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000000 @pc=000000000000012c
check_start

#                  111
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000138 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000134 : ed428293
  op1     : 000000000000012c
  op2     : fffffffffffffed4
  alu     : 0000000000000000
  rs1/rs2 : 5/20
  reg1/reg2 : 000000000000012c/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000130 : 00000297
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000012c : 00000193
  reg[ 3] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  300
mulunit_op2                  300
mulunit_add_count           0
op1 = 000000000000012c du_dividend= 000000000000012c
op2 = fffffffffffffed4 du_divisor= 000000000000012c
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  112
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000138 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000134 : ed428293
  op1     : 000000000000012c
  op2     : fffffffffffffed4
  alu     : 0000000000000000
  rs1/rs2 : 5/20
  reg1/reg2 : 000000000000012c/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000130 : 00000297
  reg[ 5] <= 0000000000000130
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  304
mulunit_op2                  300
mulunit_add_count           0
op1 = 0000000000000130 du_dividend= 0000000000000130
op2 = fffffffffffffed4 du_divisor= 000000000000012c
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  113
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000138 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000134 : ed428293
  op1     : 0000000000000130
  op2     : fffffffffffffed4
  alu     : 0000000000000004
  rs1/rs2 : 5/20
  reg1/reg2 : 0000000000000130/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  304
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000130 du_dividend= 0000000000000130
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00100513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  114
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  000000000000013c : 00100513
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000138 : 30529073
  op1     : 0000000000000130
  op2     : 0000000000000000
  alu     : 0000000000000130
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000130/0000000000000130
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000134 : ed428293
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  304
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000130 du_dividend= 0000000000000130
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00100513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  115
IF ------
     pc : 0000000000000154
 is req : 1
 pc req : 0000000000000150
ID ------
  000000000000013c : 00100513
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000138 : 30529073
  op1     : 0000000000000130
  op2     : 0000000000000000
  alu     : 0000000000000130
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000130/0000000000000130
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000134 : ed428293
  reg[ 5] <= 0000000000000004
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    4
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000004 du_dividend= 0000000000000004
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00100513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  116
IF ------
     pc : 0000000000000158
 is req : 1
 pc req : 0000000000000154
ID ------
  000000000000013c : 00100513
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000138 : 30529073
  op1     : 0000000000000004
  op2     : 0000000000000000
  alu     : 0000000000000004
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000004/0000000000000004
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=01f51513 itype=2 is_muldiv=0 funct7=0 imm=000000000000001f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  117
IF ------
     pc : 000000000000015c
 is req : 1
 pc req : 0000000000000158
ID ------
  0000000000000140 : 01f51513
  itype : 000010
  imm   : 000000000000001f
EX -----
  000000000000013c : 00100513
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000138 : 30529073
	mem stall : 0
	mem rdata : 0000000000000293
 csr rdata : 000000000000012c
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=01f51513 itype=2 is_muldiv=0 funct7=0 imm=000000000000001f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  118
IF ------
     pc : 0000000000000160
 is req : 1
 pc req : 000000000000015c
ID ------
  0000000000000140 : 01f51513
  itype : 000010
  imm   : 000000000000001f
EX -----
  000000000000013c : 00100513
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000138 : 30529073
  reg[ 0] <= 000000000000012c
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=01f51513 itype=2 is_muldiv=0 funct7=0 imm=000000000000001f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  119
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000140 : 01f51513
  itype : 000010
  imm   : 000000000000001f
EX -----
  000000000000013c : 00100513
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   31
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=00054c63 itype=8 is_muldiv=0 funct7=0 imm=0000000000000018
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  120
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000144 : 00054c63
  itype : 001000
  imm   : 0000000000000018
EX -----
  0000000000000140 : 01f51513
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 0000000000000000
  rs1/rs2 : 10/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000013c : 00100513
	mem stall : 0
	mem rdata : ffffffffffffff8a
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   31
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=00054c63 itype=8 is_muldiv=0 funct7=0 imm=0000000000000018
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  121
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000144 : 00054c63
  itype : 001000
  imm   : 0000000000000018
EX -----
  0000000000000140 : 01f51513
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 0000000000000000
  rs1/rs2 : 10/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000013c : 00100513
  reg[10] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                   31
mulunit_add_count           0
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=00054c63 itype=8 is_muldiv=0 funct7=0 imm=0000000000000018
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  122
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000144 : 00054c63
  itype : 001000
  imm   : 0000000000000018
EX -----
  0000000000000140 : 01f51513
  op1     : 0000000000000001
  op2     : 000000000000001f
  alu     : 0000000080000000
  rs1/rs2 : 10/31
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0ff0000f itype=0 is_muldiv=0 funct7=7 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  123
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000148 : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000144 : 00054c63
  op1     : 0000000000000001
  op2     : 0000000000000000
  alu     : 0000000000000001
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000140 : 01f51513
	mem stall : 0
	mem rdata : ffffffffffff8a63
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0ff0000f itype=0 is_muldiv=0 funct7=7 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  124
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000148 : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000144 : 00054c63
  op1     : 0000000000000001
  op2     : 0000000000000000
  alu     : 0000000000000001
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000140 : 01f51513
  reg[10] <= 0000000080000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000080000000 du_dividend= 0000000080000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0ff0000f itype=0 is_muldiv=0 funct7=7 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  125
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000148 : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000144 : 00054c63
  op1     : 0000000080000000
  op2     : 0000000000000000
  alu     : 0000000080000000
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000080000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00100193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  126
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  000000000000014c : 00100193
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000148 : 0ff0000f
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000144 : 00054c63
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=05d00893 itype=2 is_muldiv=0 funct7=2 imm=000000000000005d
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  127
IF ------
     pc : 0000000000000164
 is req : 1
 pc req : 0000000000000160
ID ------
  0000000000000150 : 05d00893
  itype : 000010
  imm   : 000000000000005d
EX -----
  000000000000014c : 00100193
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000148 : 0ff0000f
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  0000000000000144 : 00054c63
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   93
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000005d du_divisor= 000000000000005d
DECODE: inst=00000513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  128
IF ------
     pc : 0000000000000168
 is req : 1
 pc req : 0000000000000164
ID ------
  0000000000000154 : 00000513
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000150 : 05d00893
  op1     : 0000000000000000
  op2     : 000000000000005d
  alu     : 000000000000005d
  rs1/rs2 : 0/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000014c : 00100193
	mem stall : 0
	mem rdata : ffffffffffffff8a
WB ----
  0000000000000148 : 0ff0000f
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000073 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 17
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000001 @pc=000000000000014c
check_start

#                  129
IF ------
     pc : 000000000000016c
 is req : 1
 pc req : 0000000000000168
ID ------
  0000000000000158 : 00000073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000154 : 00000513
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000150 : 05d00893
	mem stall : 0
	mem rdata : ffffffffffffff82
WB ----
  000000000000014c : 00100193
  reg[ 3] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr =  0
compare = 0
check_start

#                  130
IF ------
     pc : 0000000000000170
 is req : 1
 pc req : 000000000000016c
ID ------
  000000000000015c : 00000293
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000158 : 00000073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=17
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000154 : 00000513
	mem stall : 0
	mem rdata : ffffffffffffffb7
WB ----
  0000000000000150 : 05d00893
  reg[17] <= 000000000000005d
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00028a63 itype=8 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  131
IF ------
     pc : 0000000000000174
 is req : 1
 pc req : 0000000000000170
ID ------
  0000000000000160 : 00028a63
  itype : 001000
  imm   : 0000000000000014
EX -----
  000000000000015c : 00000293
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000158 : 00000073
	mem stall : 0
	mem rdata : 0000000000000073
 csr rdata : 0000000000000000
 csr trap  : 1
 csr vec   : 0000000000000004
WB ----
  0000000000000154 : 00000513
  reg[10] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=05d00893 itype=2 is_muldiv=0 funct7=2 imm=000000000000005d
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  132
IF ------
     pc : 0000000000000004
 is req : 0
 pc req : 0000000000000170
ID ------
EX -----
MEM -----
WB ----
  0000000000000158 : 00000073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=05d00893 itype=2 is_muldiv=0 funct7=2 imm=000000000000005d
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  133
IF ------
     pc : 0000000000000008
 is req : 1
 pc req : 0000000000000004
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=05d00893 itype=2 is_muldiv=0 funct7=2 imm=000000000000005d
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  134
IF ------
     pc : 000000000000000c
 is req : 1
 pc req : 0000000000000008
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=34202f73 itype=2 is_muldiv=0 funct7=26 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  135
IF ------
     pc : 0000000000000010
 is req : 1
 pc req : 000000000000000c
ID ------
  0000000000000004 : 34202f73
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00800f93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  136
IF ------
     pc : 0000000000000014
 is req : 1
 pc req : 0000000000000010
ID ------
  0000000000000008 : 00800f93
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000004 : 34202f73
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    8
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000008 du_divisor= 0000000000000008
DECODE: inst=03ff0863 itype=8 is_muldiv=0 funct7=1 imm=0000000000000030
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr =  0
compare = 0
check_start

#                  137
IF ------
     pc : 0000000000000018
 is req : 1
 pc req : 0000000000000014
ID ------
  000000000000000c : 03ff0863
  itype : 001000
  imm   : 0000000000000030
EX -----
  0000000000000008 : 00800f93
  op1     : 0000000000000000
  op2     : 0000000000000008
  alu     : 0000000000000008
  rs1/rs2 : 0/8
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000004 : 34202f73
	mem stall : 0
	mem rdata : 0000000000900f93
 csr rdata : 000000000000000b
 csr trap  : 0
 csr vec   : 0000000000000158
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00900f93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000009
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  138
IF ------
     pc : 000000000000001c
 is req : 1
 pc req : 0000000000000018
ID ------
  0000000000000010 : 00900f93
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000000c : 03ff0863
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 30/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000008 : 00800f93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000004 : 34202f73
  reg[30] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00900f93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000009
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  139
IF ------
     pc : 0000000000000020
 is req : 1
 pc req : 000000000000001c
ID ------
  0000000000000010 : 00900f93
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000000c : 03ff0863
  op1     : 000000000000000b
  op2     : 0000000000000000
  alu     : 000000000000000b
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000008 : 00800f93
  reg[31] <= 0000000000000008
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    8
mulunit_add_count           0
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000008 du_divisor= 0000000000000008
DECODE: inst=00900f93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000009
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  140
IF ------
     pc : 0000000000000024
 is req : 1
 pc req : 0000000000000020
ID ------
  0000000000000010 : 00900f93
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000000c : 03ff0863
  op1     : 000000000000000b
  op2     : 0000000000000008
  alu     : 0000000000000013
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000008
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    9
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000009 du_divisor= 0000000000000009
DECODE: inst=03ff0463 itype=8 is_muldiv=0 funct7=1 imm=0000000000000028
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  0
compare = 0
check_start

#                  141
IF ------
     pc : 0000000000000028
 is req : 1
 pc req : 0000000000000024
ID ------
  0000000000000014 : 03ff0463
  itype : 001000
  imm   : 0000000000000028
EX -----
  0000000000000010 : 00900f93
  op1     : 0000000000000000
  op2     : 0000000000000009
  alu     : 0000000000000009
  rs1/rs2 : 0/9
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000000c : 03ff0863
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    8
mulunit_add_count           0
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000008 du_divisor= 0000000000000008
DECODE: inst=00b00f93 itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  142
IF ------
     pc : 000000000000002c
 is req : 1
 pc req : 0000000000000028
ID ------
  0000000000000018 : 00b00f93
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000014 : 03ff0463
  op1     : 000000000000000b
  op2     : 0000000000000008
  alu     : 0000000000000013
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000008
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000010 : 00900f93
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  000000000000000c : 03ff0863
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    8
mulunit_add_count           0
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000008 du_divisor= 0000000000000008
DECODE: inst=00b00f93 itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  143
IF ------
     pc : 0000000000000030
 is req : 1
 pc req : 000000000000002c
ID ------
  0000000000000018 : 00b00f93
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000014 : 03ff0463
  op1     : 000000000000000b
  op2     : 0000000000000008
  alu     : 0000000000000013
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000008
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000010 : 00900f93
  reg[31] <= 0000000000000009
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    9
mulunit_add_count           0
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000009 du_divisor= 0000000000000009
DECODE: inst=00b00f93 itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  144
IF ------
     pc : 0000000000000034
 is req : 1
 pc req : 0000000000000030
ID ------
  0000000000000018 : 00b00f93
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000014 : 03ff0463
  op1     : 000000000000000b
  op2     : 0000000000000009
  alu     : 0000000000000014
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000009
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=03ff0063 itype=8 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                  145
IF ------
     pc : 0000000000000038
 is req : 1
 pc req : 0000000000000034
ID ------
  000000000000001c : 03ff0063
  itype : 001000
  imm   : 0000000000000020
EX -----
  0000000000000018 : 00b00f93
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000014 : 03ff0463
	mem stall : 0
	mem rdata : 000000000000006f
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    9
mulunit_add_count           0
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000009 du_divisor= 0000000000000009
DECODE: inst=00000f13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  146
IF ------
     pc : 000000000000003c
 is req : 1
 pc req : 0000000000000038
ID ------
  0000000000000020 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000001c : 03ff0063
  op1     : 000000000000000b
  op2     : 0000000000000009
  alu     : 0000000000000014
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000009
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000018 : 00b00f93
	mem stall : 0
	mem rdata : 0000000000000053
WB ----
  0000000000000014 : 03ff0463
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    9
mulunit_add_count           0
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000009 du_divisor= 0000000000000009
DECODE: inst=00000f13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  147
IF ------
     pc : 0000000000000040
 is req : 1
 pc req : 000000000000003c
ID ------
  0000000000000020 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000001c : 03ff0063
  op1     : 000000000000000b
  op2     : 0000000000000009
  alu     : 0000000000000014
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000009
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000018 : 00b00f93
  reg[31] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   11
mulunit_add_count           0
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00000f13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  148
IF ------
     pc : 0000000000000040
 is req : 0
 pc req : 000000000000003c
ID ------
  0000000000000020 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000001c : 03ff0063
  op1     : 000000000000000b
  op2     : 000000000000000b
  alu     : 0000000000000016
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/000000000000000b
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=000f0463 itype=8 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  149
IF ------
     pc : 0000000000000040
 is req : 0
 pc req : 000000000000003c
ID ------
  0000000000000024 : 000f0463
  itype : 001000
  imm   : 0000000000000008
EX -----
  0000000000000020 : 00000f13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000001c : 03ff0063
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 000000000000003c
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=000f0463 itype=8 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  150
IF ------
     pc : 000000000000003c
 is req : 0
 pc req : 000000000000003c
ID ------
EX -----
MEM -----
WB ----
  000000000000001c : 03ff0063
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=000f0463 itype=8 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  151
IF ------
     pc : 0000000000000040
 is req : 1
 pc req : 000000000000003c
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=000f0463 itype=8 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  152
IF ------
     pc : 0000000000000044
 is req : 1
 pc req : 0000000000000040
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00001f17 itype=16 is_muldiv=0 funct7=0 imm=0000000000001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  153
IF ------
     pc : 0000000000000048
 is req : 1
 pc req : 0000000000000044
ID ------
  000000000000003c : 00001f17
  itype : 010000
  imm   : 0000000000001000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   60
mulunit_op2                 4096
mulunit_add_count           0
op1 = 000000000000003c du_dividend= 000000000000003c
op2 = 0000000000001000 du_divisor= 0000000000001000
DECODE: inst=fc3f2223 itype=4 is_muldiv=0 funct7=126 imm=ffffffffffffffc4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  154
IF ------
     pc : 000000000000004c
 is req : 1
 pc req : 0000000000000048
ID ------
  0000000000000040 : fc3f2223
  itype : 000100
  imm   : ffffffffffffffc4
EX -----
  000000000000003c : 00001f17
  op1     : 000000000000003c
  op2     : 0000000000001000
  alu     : 000000000000103c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   11
mulunit_op2 18446744073709551556
mulunit_add_count           0
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = ffffffffffffffc4 du_divisor= 000000000000003c
DECODE: inst=00001f17 itype=16 is_muldiv=0 funct7=0 imm=0000000000001000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr = 30
compare = 1
check_start

#                  155
IF ------
     pc : 0000000000000050
 is req : 1
 pc req : 000000000000004c
ID ------
  0000000000000044 : 00001f17
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000040 : fc3f2223
  op1     : 000000000000000b
  op2     : ffffffffffffffc4
  alu     : ffffffffffffffcf
  rs1/rs2 : 30/3
  reg1/reg2 : 000000000000000b/0000000000000001
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000003c : 00001f17
	mem stall : 0
	mem rdata : fffffffffffff06f
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   11
mulunit_op2 18446744073709551556
mulunit_add_count           0
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = ffffffffffffffc4 du_divisor= 000000000000003c
DECODE: inst=00001f17 itype=16 is_muldiv=0 funct7=0 imm=0000000000001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr = 30
compare = 1
check_start

#                  156
IF ------
     pc : 0000000000000054
 is req : 1
 pc req : 0000000000000050
ID ------
  0000000000000044 : 00001f17
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000040 : fc3f2223
  op1     : 000000000000000b
  op2     : ffffffffffffffc4
  alu     : ffffffffffffffcf
  rs1/rs2 : 30/3
  reg1/reg2 : 000000000000000b/0000000000000001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000003c : 00001f17
  reg[30] <= 000000000000103c
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                 4156
mulunit_op2 18446744073709551556
mulunit_add_count           0
op1 = 000000000000103c du_dividend= 000000000000103c
op2 = ffffffffffffffc4 du_divisor= 000000000000003c
DECODE: inst=00001f17 itype=16 is_muldiv=0 funct7=0 imm=0000000000001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr = 30
compare = 1
check_start

#                  157
IF ------
     pc : 0000000000000058
 is req : 1
 pc req : 0000000000000054
ID ------
  0000000000000044 : 00001f17
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000040 : fc3f2223
  op1     : 000000000000103c
  op2     : ffffffffffffffc4
  alu     : 0000000000001000
  rs1/rs2 : 30/3
  reg1/reg2 : 000000000000103c/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   68
mulunit_op2                 4096
mulunit_add_count           0
op1 = 0000000000000044 du_dividend= 0000000000000044
op2 = 0000000000001000 du_divisor= 0000000000001000
DECODE: inst=fc0f2023 itype=4 is_muldiv=0 funct7=126 imm=ffffffffffffffc0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  158
IF ------
     pc : 000000000000005c
 is req : 1
 pc req : 0000000000000058
ID ------
  0000000000000048 : fc0f2023
  itype : 000100
  imm   : ffffffffffffffc0
EX -----
  0000000000000044 : 00001f17
  op1     : 0000000000000044
  op2     : 0000000000001000
  alu     : 0000000000001044
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000040 : fc3f2223
	mem stall : 1
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   68
mulunit_op2                 4096
mulunit_add_count           0
op1 = 0000000000000044 du_dividend= 0000000000000044
op2 = 0000000000001000 du_divisor= 0000000000001000
DECODE: inst=fc0f2023 itype=4 is_muldiv=0 funct7=126 imm=ffffffffffffffc0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start
riscv-tests success!
- src/top.sv:59: Verilog $finish

#                  159
IF ------
     pc : 0000000000000060
 is req : 1
 pc req : 000000000000005c
ID ------
  0000000000000048 : fc0f2023
  itype : 000100
  imm   : ffffffffffffffc0
EX -----
  0000000000000044 : 00001f17
  op1     : 0000000000000044
  op2     : 0000000000001000
  alu     : 0000000000001044
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000040 : fc3f2223
	mem stall : 1
	mem rdata : 0000000000000193
WB ----
