# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=alderlake -instruction-tables < %s | FileCheck %s

rdseed   %ax
rdseed   %eax
rdseed   %rax

# CHECK:      Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)

# CHECK:      [1]    [2]    [3]    [4]    [5]    [6]    Instructions:
# CHECK-NEXT:  1      100   0.33                  U     rdseedw	%ax
# CHECK-NEXT:  1      100   0.33                  U     rdseedl	%eax
# CHECK-NEXT:  1      100   0.33                  U     rdseedq	%rax

# CHECK:      Resources:
# CHECK-NEXT: [0]   - GLCPort00
# CHECK-NEXT: [1]   - GLCPort01
# CHECK-NEXT: [2]   - GLCPort02
# CHECK-NEXT: [3]   - GLCPort03
# CHECK-NEXT: [4]   - GLCPort04
# CHECK-NEXT: [5]   - GLCPort05
# CHECK-NEXT: [6]   - GLCPort06
# CHECK-NEXT: [7]   - GLCPort07
# CHECK-NEXT: [8]   - GLCPort08
# CHECK-NEXT: [9]   - GLCPort09
# CHECK-NEXT: [10]  - GLCPort10
# CHECK-NEXT: [11]  - GLCPort11
# CHECK-NEXT: [12]  - GLCPortInvalid

# CHECK:      Resource pressure per iteration:
# CHECK-NEXT: [0]    [1]    [2]    [3]    [4]    [5]    [6]    [7]    [8]    [9]    [10]   [11]   [12]
# CHECK-NEXT: 1.00   1.00    -      -      -     1.00    -      -      -      -      -      -      -

# CHECK:      Resource pressure by instruction:
# CHECK-NEXT: [0]    [1]    [2]    [3]    [4]    [5]    [6]    [7]    [8]    [9]    [10]   [11]   [12]   Instructions:
# CHECK-NEXT: 0.33   0.33    -      -      -     0.33    -      -      -      -      -      -      -     rdseedw	%ax
# CHECK-NEXT: 0.33   0.33    -      -      -     0.33    -      -      -      -      -      -      -     rdseedl	%eax
# CHECK-NEXT: 0.33   0.33    -      -      -     0.33    -      -      -      -      -      -      -     rdseedq	%rax
