/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for DDR_DDRC
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file DDR_DDRC.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for DDR_DDRC
 *
 * CMSIS Peripheral Access Layer for DDR_DDRC
 */

#if !defined(DDR_DDRC_H_)
#define DDR_DDRC_H_                              /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- DDR_DDRC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DDR_DDRC_Peripheral_Access_Layer DDR_DDRC Peripheral Access Layer
 * @{
 */

/** DDR_DDRC - Size of Registers Arrays */
#define DDR_DDRC_CS_BNDS_COUNT                    2u
#define DDR_DDRC_CS_CONFIG_COUNT                  2u
#define DDR_DDRC_DDR_MTP_COUNT                    10u

/** DDR_DDRC - Register Layout Typedef */
typedef struct {
  struct {                                         /* offset: 0x0, array step: 0x8 */
    __IO uint32_t CS_BNDS;                           /**< Rank 0 Memory Bounds..Rank 1 Memory Bounds, array offset: 0x0, array step: 0x8 */
         uint8_t RESERVED_0[4];
  } CS_BNDS[DDR_DDRC_CS_BNDS_COUNT];
  __IO uint32_t REMAP_EXT_0;                       /**< Remap Extended Region 0 Configuration, offset: 0x10 */
  __IO uint32_t REMAP_EXT_1;                       /**< Remap Extended Region 1 Configuration, offset: 0x14 */
  __IO uint32_t REMAP_EXT_2;                       /**< Remap Extended Region 2 Configuration, offset: 0x18 */
  __IO uint32_t REMAP_EXT_3;                       /**< Remap Extended Region 3 Configuration, offset: 0x1C */
  __IO uint32_t REMAP_0A;                          /**< Remap Region 0A Configuration, offset: 0x20 */
  __IO uint32_t REMAP_0B;                          /**< Remap Region 0B Configuration, offset: 0x24 */
  __IO uint32_t REMAP_1A;                          /**< Remap Region 1A Configuration, offset: 0x28 */
  __IO uint32_t REMAP_1B;                          /**< Remap Region 1B Configuration, offset: 0x2C */
  __IO uint32_t REMAP_2A;                          /**< Remap Region 2A Configuration, offset: 0x30 */
  __IO uint32_t REMAP_2B;                          /**< Remap Region 2B Configuration, offset: 0x34 */
  __IO uint32_t REMAP_3A;                          /**< Remap Region 3A Configuration, offset: 0x38 */
  __IO uint32_t REMAP_3B;                          /**< Remap Region 3B Configuration, offset: 0x3C */
  __IO uint32_t DDR_ADDR_DEC_0;                    /**< DDRC Address Decode 0, offset: 0x40 */
  __IO uint32_t DDR_ADDR_DEC_1;                    /**< DDRC Address Decode 1, offset: 0x44 */
  __IO uint32_t DDR_ADDR_DEC_2;                    /**< DDRC Address Decode 2, offset: 0x48 */
  __IO uint32_t DDR_ADDR_DEC_3;                    /**< DDRC Address Decode 3, offset: 0x4C */
  __IO uint32_t DDR_ADDR_DEC_4;                    /**< DDRC Address Decode 4, offset: 0x50 */
  __IO uint32_t DDR_ADDR_DEC_5;                    /**< DDRC Address Decode 5, offset: 0x54 */
  __IO uint32_t DDR_ADDR_DEC_6;                    /**< DDRC Address Decode 6, offset: 0x58 */
  __IO uint32_t DDR_ADDR_DEC_7;                    /**< DDRC Address Decode 7, offset: 0x5C */
  __IO uint32_t DDR_ADDR_DEC_8;                    /**< DDRC Address Decode 8, offset: 0x60 */
  __IO uint32_t DDR_ADDR_DEC_9;                    /**< DDRC Address Decode 9, offset: 0x64 */
       uint8_t RESERVED_0[24];
  __IO uint32_t CS_CONFIG[DDR_DDRC_CS_CONFIG_COUNT]; /**< Rank 0 Configuration..Rank 1 Configuration, array offset: 0x80, array step: 0x4 */
       uint8_t RESERVED_1[120];
  __IO uint32_t TIMING_CFG_3;                      /**< DDR SDRAM Timing Configuration 3, offset: 0x100 */
  __IO uint32_t TIMING_CFG_0;                      /**< DDR SDRAM Timing Configuration 0, offset: 0x104 */
  __IO uint32_t TIMING_CFG_1;                      /**< DDR SDRAM Timing Configuration 1, offset: 0x108 */
  __IO uint32_t TIMING_CFG_2;                      /**< DDR SDRAM Timing Configuration 2, offset: 0x10C */
  __IO uint32_t DDR_SDRAM_CFG;                     /**< DDR SDRAM Control Configuration, offset: 0x110 */
  __IO uint32_t DDR_SDRAM_CFG_2;                   /**< DDR SDRAM Control Configuration 2, offset: 0x114 */
       uint8_t RESERVED_2[8];
  __IO uint32_t DDR_SDRAM_MD_CNTL;                 /**< DDR SDRAM Mode Control, offset: 0x120 */
  __IO uint32_t DDR_SDRAM_INTERVAL;                /**< DDR SDRAM Interval Configuration, offset: 0x124 */
  __IO uint32_t DDR_DATA_INIT;                     /**< DDR SDRAM Data Initialization, offset: 0x128 */
       uint8_t RESERVED_3[52];
  __IO uint32_t TIMING_CFG_4;                      /**< DDR SDRAM Timing Configuration 4, offset: 0x160 */
       uint8_t RESERVED_4[8];
  __IO uint32_t TIMING_CFG_7;                      /**< DDR SDRAM Timing Configuration 7, offset: 0x16C */
  __IO uint32_t DDR_ZQ_CNTL;                       /**< DDR SDRAM ZQ Calibration Control, offset: 0x170 */
       uint8_t RESERVED_5[8];
  __IO uint32_t DDR_SR_CNTR;                       /**< DDR SDRAM Self-Refresh Counter, offset: 0x17C */
       uint8_t RESERVED_6[208];
  __IO uint32_t TIMING_CFG_8;                      /**< DDR SDRAM Timing Configuration 8, offset: 0x250 */
  __IO uint32_t TIMING_CFG_9;                      /**< DDR SDRAM timing configuration 9, offset: 0x254 */
  __IO uint32_t TIMING_CFG_10;                     /**< DDR SDRAM Timing Configuration 10, offset: 0x258 */
  __IO uint32_t TIMING_CFG_11;                     /**< DDR SDRAM Timing Configuration 11, offset: 0x25C */
  __IO uint32_t DDR_SDRAM_CFG_3;                   /**< DDR SDRAM Control Configuration 3, offset: 0x260 */
       uint8_t RESERVED_7[4];
  __IO uint32_t DDR_SDRAM_CFG_5;                   /**< DDR SDRAM Control Configuration 5, offset: 0x268 */
  __IO uint32_t DDR_SDRAM_CFG_6;                   /**< DDR SDRAM Control Configuration 6, offset: 0x26C */
  __IO uint32_t DDR_SDRAM_MD_CNTL2;                /**< DDR SDRAM mode control 2, offset: 0x270 */
       uint8_t RESERVED_8[24];
  __I  uint32_t DDR_SDRAM_MPR4;                    /**< DDR SDRAM multi-purpose register 4, offset: 0x28C */
  __IO uint32_t DDR_SDRAM_MPR5;                    /**< DDR SDRAM multi-purpose register 5, offset: 0x290 */
       uint8_t RESERVED_9[44];
  __I  uint32_t DDR_SDRAM_REF_RATE;                /**< DDR Refresh Rate, offset: 0x2C0 */
       uint8_t RESERVED_10[60];
  __IO uint32_t TIMING_CFG_12;                     /**< DDR SDRAM Timing Configuration 12, offset: 0x300 */
  __IO uint32_t TIMING_CFG_13;                     /**< DDR SDRAM Timing Configuration 13, offset: 0x304 */
  __IO uint32_t TIMING_CFG_14;                     /**< DDR SDRAM Timing Configuration 14, offset: 0x308 */
  __IO uint32_t TIMING_CFG_15;                     /**< DDR SDRAM Timing Configuration 15, offset: 0x30C */
  __IO uint32_t TIMING_CFG_16;                     /**< DDR SDRAM Timing Configuration 16, offset: 0x310 */
  __IO uint32_t TIMING_CFG_17;                     /**< DDR SDRAM Timing Configuration 17, offset: 0x314 */
       uint8_t RESERVED_11[1256];
  __IO uint32_t TX_CFG_1;                          /**< Transaction Configuration Register 1, offset: 0x800 */
  __IO uint32_t TX_CFG_2;                          /**< Transaction Configuration Register 2, offset: 0x804 */
       uint8_t RESERVED_12[796];
  __IO uint32_t DDRDSR_2;                          /**< DDR SDRAM Debug Status 2, offset: 0xB24 */
       uint8_t RESERVED_13[208];
  __I  uint32_t DDR_IP_REV1;                       /**< DDRC Revision 1, offset: 0xBF8 */
       uint8_t RESERVED_14[260];
  __IO uint32_t DDR_MTCR;                          /**< DDR SDRAM Memory Test Control, offset: 0xD00 */
       uint8_t RESERVED_15[28];
  __IO uint32_t DDR_MTP[DDR_DDRC_DDR_MTP_COUNT];   /**< DDR SDRAM Memory Test Pattern n, array offset: 0xD20, array step: 0x4 */
       uint8_t RESERVED_16[24];
  __IO uint32_t DDR_MT_ST_EXT_ADDR;                /**< DDR SDRAM Memory Test Start Extended Address, offset: 0xD60 */
  __IO uint32_t DDR_MT_ST_ADDR;                    /**< DDR SDRAM Memory Test Start Address, offset: 0xD64 */
  __IO uint32_t DDR_MT_END_EXT_ADDR;               /**< DDR SDRAM Memory Test End Extended Address, offset: 0xD68 */
  __IO uint32_t DDR_MT_END_ADDR;                   /**< DDR SDRAM Memory Test End Address, offset: 0xD6C */
       uint8_t RESERVED_17[656];
  __IO uint32_t ERR_EN;                            /**< Error Enable, offset: 0x1000 */
       uint8_t RESERVED_18[252];
  __IO uint32_t DATA_ERR_INJECT_HI;                /**< Memory Data Path Error Injection Mask High, offset: 0x1100 */
  __IO uint32_t DATA_ERR_INJECT_LO;                /**< Memory Data Path Error Injection Mask Low, offset: 0x1104 */
  __IO uint32_t ERR_INJECT;                        /**< Memory Data Path Error Injection Mask ECC, offset: 0x1108 */
  __IO uint32_t ADDR_ERR_INJ;                      /**< Address Error Inject, offset: 0x110C */
  __IO uint32_t EXT_ADDR_ERR_INJ;                  /**< Extended Address Error Inject, offset: 0x1110 */
       uint8_t RESERVED_19[4];
  __IO uint32_t CAPTURE_EXT_DATA_HI;               /**< Memory Extended Data Path Read Capture High, offset: 0x1118 */
  __IO uint32_t CAPTURE_EXT_DATA_LO;               /**< Memory Extended Data Path Read Capture Low, offset: 0x111C */
  __IO uint32_t CAPTURE_DATA_HI;                   /**< Memory Data Path Read Capture High, offset: 0x1120 */
  __IO uint32_t CAPTURE_DATA_LO;                   /**< Memory Data Path Read Capture Low, offset: 0x1124 */
  __IO uint32_t CAPTURE_ECC;                       /**< Memory Data Path Read Capture ECC, offset: 0x1128 */
       uint8_t RESERVED_20[20];
  __IO uint32_t ERR_DETECT;                        /**< Memory Error Detect, offset: 0x1140 */
  __IO uint32_t ERR_DISABLE;                       /**< Memory Error Disable, offset: 0x1144 */
  __IO uint32_t ERR_INT_EN;                        /**< Memory Error Interrupt Enable, offset: 0x1148 */
  __IO uint32_t CAPTURE_ATTRIBUTES;                /**< Memory Error Attributes Capture, offset: 0x114C */
  __IO uint32_t CAPTURE_ADDRESS;                   /**< Memory Error Address Capture, offset: 0x1150 */
  __IO uint32_t CAPTURE_EXT_ADDRESS;               /**< Memory Error Extended Address Capture, offset: 0x1154 */
  __IO uint32_t ERR_SBE;                           /**< Single-Bit ECC Memory Error Management, offset: 0x1158 */
       uint8_t RESERVED_21[180];
  __IO uint32_t REG_CRC_GRP_1;                     /**< Register CRC Code For Group 1, offset: 0x1210 */
  __IO uint32_t REG_CRC_GRP_2;                     /**< Register CRC Code For Group 2, offset: 0x1214 */
       uint8_t RESERVED_22[8];
  __IO uint32_t ECC_EXT_REG_0;                     /**< ECC Extended Region 0 Configuration, offset: 0x1220 */
  __IO uint32_t ECC_EXT_REG_1;                     /**< ECC Extended Region 1 Configuration, offset: 0x1224 */
  __IO uint32_t ECC_EXT_REG_2;                     /**< ECC Extended Region 2 Configuration, offset: 0x1228 */
  __IO uint32_t ECC_EXT_REG_3;                     /**< ECC Extended Region 3 Configuration, offset: 0x122C */
  __IO uint32_t ECC_EXT_REG_4;                     /**< ECC Extended Region 4 Configuration, offset: 0x1230 */
  __IO uint32_t ECC_EXT_REG_5;                     /**< ECC Extended Region 5 Configuration, offset: 0x1234 */
  __IO uint32_t ECC_EXT_REG_6;                     /**< ECC Extended Region 6 Configuration, offset: 0x1238 */
  __IO uint32_t ECC_EXT_REG_7;                     /**< ECC Extended Region 7 Configuration, offset: 0x123C */
  __IO uint32_t ECC_REG_0;                         /**< ECC Region 0 Configuration, offset: 0x1240 */
  __IO uint32_t ECC_REG_1;                         /**< ECC Region 1 Configuration, offset: 0x1244 */
  __IO uint32_t ECC_REG_2;                         /**< ECC Region 2 Configuration, offset: 0x1248 */
  __IO uint32_t ECC_REG_3;                         /**< ECC Region 3 Configuration, offset: 0x124C */
  __IO uint32_t ECC_REG_4;                         /**< ECC Region 4 Configuration, offset: 0x1250 */
  __IO uint32_t ECC_REG_5;                         /**< ECC Region 5 Configuration, offset: 0x1254 */
  __IO uint32_t ECC_REG_6;                         /**< ECC Region 6 Configuration, offset: 0x1258 */
  __IO uint32_t ECC_REG_7;                         /**< ECC Region 7 Configuration, offset: 0x125C */
       uint8_t RESERVED_23[64416];
  __IO uint32_t PMGC0;                             /**< Performance Monitor Global Control, offset: 0x10E00 */
       uint8_t RESERVED_24[12];
  __IO uint32_t PMLCA0;                            /**< Performance Monitor Local Control A0, offset: 0x10E10 */
  __IO uint32_t PMLCB0;                            /**< Performance Monitor Local Control B0, offset: 0x10E14 */
  __IO uint32_t PMC0A;                             /**< PMC 0a, offset: 0x10E18 */
  __IO uint32_t PMC0B;                             /**< PMC 0b, offset: 0x10E1C */
  __IO uint32_t PMLCA1;                            /**< Performance Monitor Local Control A, offset: 0x10E20 */
  __IO uint32_t PMLCB1;                            /**< Performance Monitor Local Control B, offset: 0x10E24 */
  __IO uint32_t PMC1;                              /**< Performance Monitor Counter, offset: 0x10E28 */
       uint8_t RESERVED_25[4];
  __IO uint32_t PMLCA2;                            /**< Performance Monitor Local Control A, offset: 0x10E30 */
  __IO uint32_t PMLCB2;                            /**< Performance Monitor Local Control B, offset: 0x10E34 */
  __IO uint32_t PMC2;                              /**< Performance Monitor Counter, offset: 0x10E38 */
       uint8_t RESERVED_26[4];
  __IO uint32_t PMLCA3;                            /**< Performance Monitor Local Control A, offset: 0x10E40 */
  __IO uint32_t PMLCB3;                            /**< Performance Monitor Local Control B, offset: 0x10E44 */
  __IO uint32_t PMC3;                              /**< Performance Monitor Counter, offset: 0x10E48 */
       uint8_t RESERVED_27[4];
  __IO uint32_t PMLCA4;                            /**< Performance Monitor Local Control A, offset: 0x10E50 */
  __IO uint32_t PMLCB4;                            /**< Performance Monitor Local Control B, offset: 0x10E54 */
  __IO uint32_t PMC4;                              /**< Performance Monitor Counter, offset: 0x10E58 */
       uint8_t RESERVED_28[4];
  __IO uint32_t PMLCA5;                            /**< Performance Monitor Local Control A, offset: 0x10E60 */
  __IO uint32_t PMLCB5;                            /**< Performance Monitor Local Control B, offset: 0x10E64 */
  __IO uint32_t PMC5;                              /**< Performance Monitor Counter, offset: 0x10E68 */
       uint8_t RESERVED_29[4];
  __IO uint32_t PMLCA6;                            /**< Performance Monitor Local Control A, offset: 0x10E70 */
  __IO uint32_t PMLCB6;                            /**< Performance Monitor Local Control B, offset: 0x10E74 */
  __IO uint32_t PMC6;                              /**< Performance Monitor Counter, offset: 0x10E78 */
       uint8_t RESERVED_30[4];
  __IO uint32_t PMLCA7;                            /**< Performance Monitor Local Control A, offset: 0x10E80 */
  __IO uint32_t PMLCB7;                            /**< Performance Monitor Local Control B, offset: 0x10E84 */
  __IO uint32_t PMC7;                              /**< Performance Monitor Counter, offset: 0x10E88 */
       uint8_t RESERVED_31[4];
  __IO uint32_t PMLCA8;                            /**< Performance Monitor Local Control A, offset: 0x10E90 */
  __IO uint32_t PMLCB8;                            /**< Performance Monitor Local Control B, offset: 0x10E94 */
  __IO uint32_t PMC8;                              /**< Performance Monitor Counter, offset: 0x10E98 */
       uint8_t RESERVED_32[4];
  __IO uint32_t PMLCA9;                            /**< Performance Monitor Local Control A, offset: 0x10EA0 */
  __IO uint32_t PMLCB9;                            /**< Performance Monitor Local Control B, offset: 0x10EA4 */
  __IO uint32_t PMC9;                              /**< Performance Monitor Counter, offset: 0x10EA8 */
       uint8_t RESERVED_33[4];
  __IO uint32_t PMLCA10;                           /**< Performance Monitor Local Control A, offset: 0x10EB0 */
  __IO uint32_t PMLCB10;                           /**< Performance Monitor Local Control B, offset: 0x10EB4 */
  __IO uint32_t PMC10;                             /**< Performance Monitor Counter, offset: 0x10EB8 */
} DDR_DDRC_Type;

/* ----------------------------------------------------------------------------
   -- DDR_DDRC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DDR_DDRC_Register_Masks DDR_DDRC Register Masks
 * @{
 */

/*! @name CS_BNDS - Rank 0 Memory Bounds..Rank 1 Memory Bounds */
/*! @{ */

#define DDR_DDRC_CS_BNDS_EA_MASK                 (0xFFFFU)
#define DDR_DDRC_CS_BNDS_EA_SHIFT                (0U)
/*! EA - Ending Address */
#define DDR_DDRC_CS_BNDS_EA(x)                   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_CS_BNDS_EA_SHIFT)) & DDR_DDRC_CS_BNDS_EA_MASK)

#define DDR_DDRC_CS_BNDS_SA_MASK                 (0xFFFF0000U)
#define DDR_DDRC_CS_BNDS_SA_SHIFT                (16U)
/*! SA - Starting Address */
#define DDR_DDRC_CS_BNDS_SA(x)                   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_CS_BNDS_SA_SHIFT)) & DDR_DDRC_CS_BNDS_SA_MASK)
/*! @} */

/*! @name REMAP_EXT_0 - Remap Extended Region 0 Configuration */
/*! @{ */

#define DDR_DDRC_REMAP_EXT_0_EXT_REG_0_EA_MASK   (0xFFU)
#define DDR_DDRC_REMAP_EXT_0_EXT_REG_0_EA_SHIFT  (0U)
/*! EXT_REG_0_EA - Region 0 Extended Ending Address */
#define DDR_DDRC_REMAP_EXT_0_EXT_REG_0_EA(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_EXT_0_EXT_REG_0_EA_SHIFT)) & DDR_DDRC_REMAP_EXT_0_EXT_REG_0_EA_MASK)

#define DDR_DDRC_REMAP_EXT_0_EXT_REG_0_SA_MASK   (0xFF00U)
#define DDR_DDRC_REMAP_EXT_0_EXT_REG_0_SA_SHIFT  (8U)
/*! EXT_REG_0_SA - Region 0 Extended Starting Address */
#define DDR_DDRC_REMAP_EXT_0_EXT_REG_0_SA(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_EXT_0_EXT_REG_0_SA_SHIFT)) & DDR_DDRC_REMAP_EXT_0_EXT_REG_0_SA_MASK)

#define DDR_DDRC_REMAP_EXT_0_REG_0_EXT_REMAP_ADDR_MASK (0xFF0000U)
#define DDR_DDRC_REMAP_EXT_0_REG_0_EXT_REMAP_ADDR_SHIFT (16U)
/*! REG_0_EXT_REMAP_ADDR - Region 0 Extended Remap Starting Address */
#define DDR_DDRC_REMAP_EXT_0_REG_0_EXT_REMAP_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_EXT_0_REG_0_EXT_REMAP_ADDR_SHIFT)) & DDR_DDRC_REMAP_EXT_0_REG_0_EXT_REMAP_ADDR_MASK)
/*! @} */

/*! @name REMAP_EXT_1 - Remap Extended Region 1 Configuration */
/*! @{ */

#define DDR_DDRC_REMAP_EXT_1_EXT_REG_1_EA_MASK   (0xFFU)
#define DDR_DDRC_REMAP_EXT_1_EXT_REG_1_EA_SHIFT  (0U)
/*! EXT_REG_1_EA - Region 1 Extended Ending Address */
#define DDR_DDRC_REMAP_EXT_1_EXT_REG_1_EA(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_EXT_1_EXT_REG_1_EA_SHIFT)) & DDR_DDRC_REMAP_EXT_1_EXT_REG_1_EA_MASK)

#define DDR_DDRC_REMAP_EXT_1_EXT_REG_1_SA_MASK   (0xFF00U)
#define DDR_DDRC_REMAP_EXT_1_EXT_REG_1_SA_SHIFT  (8U)
/*! EXT_REG_1_SA - Region 1 Extended Starting Address */
#define DDR_DDRC_REMAP_EXT_1_EXT_REG_1_SA(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_EXT_1_EXT_REG_1_SA_SHIFT)) & DDR_DDRC_REMAP_EXT_1_EXT_REG_1_SA_MASK)

#define DDR_DDRC_REMAP_EXT_1_REG_1_EXT_REMAP_ADDR_MASK (0xFF0000U)
#define DDR_DDRC_REMAP_EXT_1_REG_1_EXT_REMAP_ADDR_SHIFT (16U)
/*! REG_1_EXT_REMAP_ADDR - Region 1 Extended Remap Starting Address */
#define DDR_DDRC_REMAP_EXT_1_REG_1_EXT_REMAP_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_EXT_1_REG_1_EXT_REMAP_ADDR_SHIFT)) & DDR_DDRC_REMAP_EXT_1_REG_1_EXT_REMAP_ADDR_MASK)
/*! @} */

/*! @name REMAP_EXT_2 - Remap Extended Region 2 Configuration */
/*! @{ */

#define DDR_DDRC_REMAP_EXT_2_EXT_REG_2_EA_MASK   (0xFFU)
#define DDR_DDRC_REMAP_EXT_2_EXT_REG_2_EA_SHIFT  (0U)
/*! EXT_REG_2_EA - Region 2 Extended Ending Address */
#define DDR_DDRC_REMAP_EXT_2_EXT_REG_2_EA(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_EXT_2_EXT_REG_2_EA_SHIFT)) & DDR_DDRC_REMAP_EXT_2_EXT_REG_2_EA_MASK)

#define DDR_DDRC_REMAP_EXT_2_EXT_REG_2_SA_MASK   (0xFF00U)
#define DDR_DDRC_REMAP_EXT_2_EXT_REG_2_SA_SHIFT  (8U)
/*! EXT_REG_2_SA - Region 2 Extended Starting Address */
#define DDR_DDRC_REMAP_EXT_2_EXT_REG_2_SA(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_EXT_2_EXT_REG_2_SA_SHIFT)) & DDR_DDRC_REMAP_EXT_2_EXT_REG_2_SA_MASK)

#define DDR_DDRC_REMAP_EXT_2_REG_2_EXT_REMAP_ADDR_MASK (0xFF0000U)
#define DDR_DDRC_REMAP_EXT_2_REG_2_EXT_REMAP_ADDR_SHIFT (16U)
/*! REG_2_EXT_REMAP_ADDR - Region 2 Extended Remap Starting Address */
#define DDR_DDRC_REMAP_EXT_2_REG_2_EXT_REMAP_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_EXT_2_REG_2_EXT_REMAP_ADDR_SHIFT)) & DDR_DDRC_REMAP_EXT_2_REG_2_EXT_REMAP_ADDR_MASK)
/*! @} */

/*! @name REMAP_EXT_3 - Remap Extended Region 3 Configuration */
/*! @{ */

#define DDR_DDRC_REMAP_EXT_3_EXT_REG_3_EA_MASK   (0xFFU)
#define DDR_DDRC_REMAP_EXT_3_EXT_REG_3_EA_SHIFT  (0U)
/*! EXT_REG_3_EA - Region 3 Extended Ending Address */
#define DDR_DDRC_REMAP_EXT_3_EXT_REG_3_EA(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_EXT_3_EXT_REG_3_EA_SHIFT)) & DDR_DDRC_REMAP_EXT_3_EXT_REG_3_EA_MASK)

#define DDR_DDRC_REMAP_EXT_3_EXT_REG_3_SA_MASK   (0xFF00U)
#define DDR_DDRC_REMAP_EXT_3_EXT_REG_3_SA_SHIFT  (8U)
/*! EXT_REG_3_SA - Region 3 Extended Starting Address */
#define DDR_DDRC_REMAP_EXT_3_EXT_REG_3_SA(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_EXT_3_EXT_REG_3_SA_SHIFT)) & DDR_DDRC_REMAP_EXT_3_EXT_REG_3_SA_MASK)

#define DDR_DDRC_REMAP_EXT_3_REG_3_EXT_REMAP_ADDR_MASK (0xFF0000U)
#define DDR_DDRC_REMAP_EXT_3_REG_3_EXT_REMAP_ADDR_SHIFT (16U)
/*! REG_3_EXT_REMAP_ADDR - Region 3 Extended Remap Starting Address */
#define DDR_DDRC_REMAP_EXT_3_REG_3_EXT_REMAP_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_EXT_3_REG_3_EXT_REMAP_ADDR_SHIFT)) & DDR_DDRC_REMAP_EXT_3_REG_3_EXT_REMAP_ADDR_MASK)
/*! @} */

/*! @name REMAP_0A - Remap Region 0A Configuration */
/*! @{ */

#define DDR_DDRC_REMAP_0A_REG_0_REMAP_ADDR_MASK  (0xFFFU)
#define DDR_DDRC_REMAP_0A_REG_0_REMAP_ADDR_SHIFT (0U)
/*! REG_0_REMAP_ADDR - Region 0 Remap Starting Address */
#define DDR_DDRC_REMAP_0A_REG_0_REMAP_ADDR(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_0A_REG_0_REMAP_ADDR_SHIFT)) & DDR_DDRC_REMAP_0A_REG_0_REMAP_ADDR_MASK)

#define DDR_DDRC_REMAP_0A_REG_0_REMAP_EN_MASK    (0x80000000U)
#define DDR_DDRC_REMAP_0A_REG_0_REMAP_EN_SHIFT   (31U)
/*! REG_0_REMAP_EN - Region 0 Remap Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_REMAP_0A_REG_0_REMAP_EN(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_0A_REG_0_REMAP_EN_SHIFT)) & DDR_DDRC_REMAP_0A_REG_0_REMAP_EN_MASK)
/*! @} */

/*! @name REMAP_0B - Remap Region 0B Configuration */
/*! @{ */

#define DDR_DDRC_REMAP_0B_REG_0_EA_MASK          (0xFFFU)
#define DDR_DDRC_REMAP_0B_REG_0_EA_SHIFT         (0U)
/*! REG_0_EA - Region 0 Ending Address */
#define DDR_DDRC_REMAP_0B_REG_0_EA(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_0B_REG_0_EA_SHIFT)) & DDR_DDRC_REMAP_0B_REG_0_EA_MASK)

#define DDR_DDRC_REMAP_0B_REG_0_SA_MASK          (0xFFF0000U)
#define DDR_DDRC_REMAP_0B_REG_0_SA_SHIFT         (16U)
/*! REG_0_SA - Region 0 Starting Address */
#define DDR_DDRC_REMAP_0B_REG_0_SA(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_0B_REG_0_SA_SHIFT)) & DDR_DDRC_REMAP_0B_REG_0_SA_MASK)
/*! @} */

/*! @name REMAP_1A - Remap Region 1A Configuration */
/*! @{ */

#define DDR_DDRC_REMAP_1A_REG_1_REMAP_ADDR_MASK  (0xFFFU)
#define DDR_DDRC_REMAP_1A_REG_1_REMAP_ADDR_SHIFT (0U)
/*! REG_1_REMAP_ADDR - Region 1 Remap Starting Address */
#define DDR_DDRC_REMAP_1A_REG_1_REMAP_ADDR(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_1A_REG_1_REMAP_ADDR_SHIFT)) & DDR_DDRC_REMAP_1A_REG_1_REMAP_ADDR_MASK)

#define DDR_DDRC_REMAP_1A_REG_1_REMAP_EN_MASK    (0x80000000U)
#define DDR_DDRC_REMAP_1A_REG_1_REMAP_EN_SHIFT   (31U)
/*! REG_1_REMAP_EN - Region 1 Remap Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_REMAP_1A_REG_1_REMAP_EN(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_1A_REG_1_REMAP_EN_SHIFT)) & DDR_DDRC_REMAP_1A_REG_1_REMAP_EN_MASK)
/*! @} */

/*! @name REMAP_1B - Remap Region 1B Configuration */
/*! @{ */

#define DDR_DDRC_REMAP_1B_REG_1_EA_MASK          (0xFFFU)
#define DDR_DDRC_REMAP_1B_REG_1_EA_SHIFT         (0U)
/*! REG_1_EA - Region 1 Ending Address */
#define DDR_DDRC_REMAP_1B_REG_1_EA(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_1B_REG_1_EA_SHIFT)) & DDR_DDRC_REMAP_1B_REG_1_EA_MASK)

#define DDR_DDRC_REMAP_1B_REG_1_SA_MASK          (0xFFF0000U)
#define DDR_DDRC_REMAP_1B_REG_1_SA_SHIFT         (16U)
/*! REG_1_SA - Region 1 Starting Address */
#define DDR_DDRC_REMAP_1B_REG_1_SA(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_1B_REG_1_SA_SHIFT)) & DDR_DDRC_REMAP_1B_REG_1_SA_MASK)
/*! @} */

/*! @name REMAP_2A - Remap Region 2A Configuration */
/*! @{ */

#define DDR_DDRC_REMAP_2A_REG_2_REMAP_ADDR_MASK  (0xFFFU)
#define DDR_DDRC_REMAP_2A_REG_2_REMAP_ADDR_SHIFT (0U)
/*! REG_2_REMAP_ADDR - Region 2 Remap Starting Address */
#define DDR_DDRC_REMAP_2A_REG_2_REMAP_ADDR(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_2A_REG_2_REMAP_ADDR_SHIFT)) & DDR_DDRC_REMAP_2A_REG_2_REMAP_ADDR_MASK)

#define DDR_DDRC_REMAP_2A_REG_2_REMAP_EN_MASK    (0x80000000U)
#define DDR_DDRC_REMAP_2A_REG_2_REMAP_EN_SHIFT   (31U)
/*! REG_2_REMAP_EN - Region 2 Remap Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_REMAP_2A_REG_2_REMAP_EN(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_2A_REG_2_REMAP_EN_SHIFT)) & DDR_DDRC_REMAP_2A_REG_2_REMAP_EN_MASK)
/*! @} */

/*! @name REMAP_2B - Remap Region 2B Configuration */
/*! @{ */

#define DDR_DDRC_REMAP_2B_REG_2_EA_MASK          (0xFFFU)
#define DDR_DDRC_REMAP_2B_REG_2_EA_SHIFT         (0U)
/*! REG_2_EA - Region 2 Ending Address */
#define DDR_DDRC_REMAP_2B_REG_2_EA(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_2B_REG_2_EA_SHIFT)) & DDR_DDRC_REMAP_2B_REG_2_EA_MASK)

#define DDR_DDRC_REMAP_2B_REG_2_SA_MASK          (0xFFF0000U)
#define DDR_DDRC_REMAP_2B_REG_2_SA_SHIFT         (16U)
/*! REG_2_SA - Region 2 Starting Address */
#define DDR_DDRC_REMAP_2B_REG_2_SA(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_2B_REG_2_SA_SHIFT)) & DDR_DDRC_REMAP_2B_REG_2_SA_MASK)
/*! @} */

/*! @name REMAP_3A - Remap Region 3A Configuration */
/*! @{ */

#define DDR_DDRC_REMAP_3A_REG_3_REMAP_ADDR_MASK  (0xFFFU)
#define DDR_DDRC_REMAP_3A_REG_3_REMAP_ADDR_SHIFT (0U)
/*! REG_3_REMAP_ADDR - Region 3 Remap Starting Address */
#define DDR_DDRC_REMAP_3A_REG_3_REMAP_ADDR(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_3A_REG_3_REMAP_ADDR_SHIFT)) & DDR_DDRC_REMAP_3A_REG_3_REMAP_ADDR_MASK)

#define DDR_DDRC_REMAP_3A_REG_3_REMAP_EN_MASK    (0x80000000U)
#define DDR_DDRC_REMAP_3A_REG_3_REMAP_EN_SHIFT   (31U)
/*! REG_3_REMAP_EN - Region 3 Remap Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_REMAP_3A_REG_3_REMAP_EN(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_3A_REG_3_REMAP_EN_SHIFT)) & DDR_DDRC_REMAP_3A_REG_3_REMAP_EN_MASK)
/*! @} */

/*! @name REMAP_3B - Remap Region 3B Configuration */
/*! @{ */

#define DDR_DDRC_REMAP_3B_REG_3_EA_MASK          (0xFFFU)
#define DDR_DDRC_REMAP_3B_REG_3_EA_SHIFT         (0U)
/*! REG_3_EA - Region 3 Ending Address */
#define DDR_DDRC_REMAP_3B_REG_3_EA(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_3B_REG_3_EA_SHIFT)) & DDR_DDRC_REMAP_3B_REG_3_EA_MASK)

#define DDR_DDRC_REMAP_3B_REG_3_SA_MASK          (0xFFF0000U)
#define DDR_DDRC_REMAP_3B_REG_3_SA_SHIFT         (16U)
/*! REG_3_SA - Region 3 Starting Address */
#define DDR_DDRC_REMAP_3B_REG_3_SA(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REMAP_3B_REG_3_SA_SHIFT)) & DDR_DDRC_REMAP_3B_REG_3_SA_MASK)
/*! @} */

/*! @name DDR_ADDR_DEC_0 - DDRC Address Decode 0 */
/*! @{ */

#define DDR_DDRC_DDR_ADDR_DEC_0_ROW14_OVRD_MASK  (0xFCU)
#define DDR_DDRC_DDR_ADDR_DEC_0_ROW14_OVRD_SHIFT (2U)
/*! ROW14_OVRD - Row 14 Override */
#define DDR_DDRC_DDR_ADDR_DEC_0_ROW14_OVRD(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_0_ROW14_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_0_ROW14_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_0_ROW15_OVRD_MASK  (0xFC00U)
#define DDR_DDRC_DDR_ADDR_DEC_0_ROW15_OVRD_SHIFT (10U)
/*! ROW15_OVRD - Row 15 Override */
#define DDR_DDRC_DDR_ADDR_DEC_0_ROW15_OVRD(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_0_ROW15_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_0_ROW15_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_0_ROW16_OVRD_MASK  (0xFC0000U)
#define DDR_DDRC_DDR_ADDR_DEC_0_ROW16_OVRD_SHIFT (18U)
/*! ROW16_OVRD - Row 16 Override */
#define DDR_DDRC_DDR_ADDR_DEC_0_ROW16_OVRD(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_0_ROW16_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_0_ROW16_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_0_ROW17_OVRD_MASK  (0xFC000000U)
#define DDR_DDRC_DDR_ADDR_DEC_0_ROW17_OVRD_SHIFT (26U)
/*! ROW17_OVRD - Row 17 Override */
#define DDR_DDRC_DDR_ADDR_DEC_0_ROW17_OVRD(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_0_ROW17_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_0_ROW17_OVRD_MASK)
/*! @} */

/*! @name DDR_ADDR_DEC_1 - DDRC Address Decode 1 */
/*! @{ */

#define DDR_DDRC_DDR_ADDR_DEC_1_ROW10_OVRD_MASK  (0xFCU)
#define DDR_DDRC_DDR_ADDR_DEC_1_ROW10_OVRD_SHIFT (2U)
/*! ROW10_OVRD - Row 10 Override */
#define DDR_DDRC_DDR_ADDR_DEC_1_ROW10_OVRD(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_1_ROW10_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_1_ROW10_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_1_ROW11_OVRD_MASK  (0xFC00U)
#define DDR_DDRC_DDR_ADDR_DEC_1_ROW11_OVRD_SHIFT (10U)
/*! ROW11_OVRD - Row 11 Override */
#define DDR_DDRC_DDR_ADDR_DEC_1_ROW11_OVRD(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_1_ROW11_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_1_ROW11_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_1_ROW12_OVRD_MASK  (0xFC0000U)
#define DDR_DDRC_DDR_ADDR_DEC_1_ROW12_OVRD_SHIFT (18U)
/*! ROW12_OVRD - Row 12 Override */
#define DDR_DDRC_DDR_ADDR_DEC_1_ROW12_OVRD(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_1_ROW12_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_1_ROW12_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_1_ROW13_OVRD_MASK  (0xFC000000U)
#define DDR_DDRC_DDR_ADDR_DEC_1_ROW13_OVRD_SHIFT (26U)
/*! ROW13_OVRD - Row 13 Override */
#define DDR_DDRC_DDR_ADDR_DEC_1_ROW13_OVRD(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_1_ROW13_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_1_ROW13_OVRD_MASK)
/*! @} */

/*! @name DDR_ADDR_DEC_2 - DDRC Address Decode 2 */
/*! @{ */

#define DDR_DDRC_DDR_ADDR_DEC_2_ROW6_OVRD_MASK   (0xFCU)
#define DDR_DDRC_DDR_ADDR_DEC_2_ROW6_OVRD_SHIFT  (2U)
/*! ROW6_OVRD - Row 6 Override */
#define DDR_DDRC_DDR_ADDR_DEC_2_ROW6_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_2_ROW6_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_2_ROW6_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_2_ROW7_OVRD_MASK   (0xFC00U)
#define DDR_DDRC_DDR_ADDR_DEC_2_ROW7_OVRD_SHIFT  (10U)
/*! ROW7_OVRD - Row 7 Override */
#define DDR_DDRC_DDR_ADDR_DEC_2_ROW7_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_2_ROW7_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_2_ROW7_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_2_ROW8_OVRD_MASK   (0xFC0000U)
#define DDR_DDRC_DDR_ADDR_DEC_2_ROW8_OVRD_SHIFT  (18U)
/*! ROW8_OVRD - Row 8 Override */
#define DDR_DDRC_DDR_ADDR_DEC_2_ROW8_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_2_ROW8_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_2_ROW8_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_2_ROW9_OVRD_MASK   (0xFC000000U)
#define DDR_DDRC_DDR_ADDR_DEC_2_ROW9_OVRD_SHIFT  (26U)
/*! ROW9_OVRD - Row 9 Override */
#define DDR_DDRC_DDR_ADDR_DEC_2_ROW9_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_2_ROW9_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_2_ROW9_OVRD_MASK)
/*! @} */

/*! @name DDR_ADDR_DEC_3 - DDRC Address Decode 3 */
/*! @{ */

#define DDR_DDRC_DDR_ADDR_DEC_3_ROW2_OVRD_MASK   (0xFCU)
#define DDR_DDRC_DDR_ADDR_DEC_3_ROW2_OVRD_SHIFT  (2U)
/*! ROW2_OVRD - Row 2 Override */
#define DDR_DDRC_DDR_ADDR_DEC_3_ROW2_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_3_ROW2_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_3_ROW2_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_3_ROW3_OVRD_MASK   (0xFC00U)
#define DDR_DDRC_DDR_ADDR_DEC_3_ROW3_OVRD_SHIFT  (10U)
/*! ROW3_OVRD - Row 3 Override */
#define DDR_DDRC_DDR_ADDR_DEC_3_ROW3_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_3_ROW3_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_3_ROW3_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_3_ROW4_OVRD_MASK   (0xFC0000U)
#define DDR_DDRC_DDR_ADDR_DEC_3_ROW4_OVRD_SHIFT  (18U)
/*! ROW4_OVRD - Row 4 Override */
#define DDR_DDRC_DDR_ADDR_DEC_3_ROW4_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_3_ROW4_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_3_ROW4_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_3_ROW5_OVRD_MASK   (0xFC000000U)
#define DDR_DDRC_DDR_ADDR_DEC_3_ROW5_OVRD_SHIFT  (26U)
/*! ROW5_OVRD - Row 5 Override */
#define DDR_DDRC_DDR_ADDR_DEC_3_ROW5_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_3_ROW5_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_3_ROW5_OVRD_MASK)
/*! @} */

/*! @name DDR_ADDR_DEC_4 - DDRC Address Decode 4 */
/*! @{ */

#define DDR_DDRC_DDR_ADDR_DEC_4_COL9_OVRD_MASK   (0xFCU)
#define DDR_DDRC_DDR_ADDR_DEC_4_COL9_OVRD_SHIFT  (2U)
/*! COL9_OVRD - Col 9 Override */
#define DDR_DDRC_DDR_ADDR_DEC_4_COL9_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_4_COL9_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_4_COL9_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_4_COL10_OVRD_MASK  (0xFC00U)
#define DDR_DDRC_DDR_ADDR_DEC_4_COL10_OVRD_SHIFT (10U)
/*! COL10_OVRD - Col 10 Override */
#define DDR_DDRC_DDR_ADDR_DEC_4_COL10_OVRD(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_4_COL10_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_4_COL10_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_4_ROW0_OVRD_MASK   (0xFC0000U)
#define DDR_DDRC_DDR_ADDR_DEC_4_ROW0_OVRD_SHIFT  (18U)
/*! ROW0_OVRD - Row 0 Override */
#define DDR_DDRC_DDR_ADDR_DEC_4_ROW0_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_4_ROW0_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_4_ROW0_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_4_ROW1_OVRD_MASK   (0xFC000000U)
#define DDR_DDRC_DDR_ADDR_DEC_4_ROW1_OVRD_SHIFT  (26U)
/*! ROW1_OVRD - Row 1 Override */
#define DDR_DDRC_DDR_ADDR_DEC_4_ROW1_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_4_ROW1_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_4_ROW1_OVRD_MASK)
/*! @} */

/*! @name DDR_ADDR_DEC_5 - DDRC Address Decode 5 */
/*! @{ */

#define DDR_DDRC_DDR_ADDR_DEC_5_COL5_OVRD_MASK   (0xFCU)
#define DDR_DDRC_DDR_ADDR_DEC_5_COL5_OVRD_SHIFT  (2U)
/*! COL5_OVRD - Col 5 Override */
#define DDR_DDRC_DDR_ADDR_DEC_5_COL5_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_5_COL5_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_5_COL5_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_5_COL6_OVRD_MASK   (0xFC00U)
#define DDR_DDRC_DDR_ADDR_DEC_5_COL6_OVRD_SHIFT  (10U)
/*! COL6_OVRD - Col 6 Override */
#define DDR_DDRC_DDR_ADDR_DEC_5_COL6_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_5_COL6_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_5_COL6_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_5_COL7_OVRD_MASK   (0xFC0000U)
#define DDR_DDRC_DDR_ADDR_DEC_5_COL7_OVRD_SHIFT  (18U)
/*! COL7_OVRD - Col 7 Override */
#define DDR_DDRC_DDR_ADDR_DEC_5_COL7_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_5_COL7_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_5_COL7_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_5_COL8_OVRD_MASK   (0xFC000000U)
#define DDR_DDRC_DDR_ADDR_DEC_5_COL8_OVRD_SHIFT  (26U)
/*! COL8_OVRD - Col 8 Override */
#define DDR_DDRC_DDR_ADDR_DEC_5_COL8_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_5_COL8_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_5_COL8_OVRD_MASK)
/*! @} */

/*! @name DDR_ADDR_DEC_6 - DDRC Address Decode 6 */
/*! @{ */

#define DDR_DDRC_DDR_ADDR_DEC_6_COL1_OVRD_MASK   (0xFCU)
#define DDR_DDRC_DDR_ADDR_DEC_6_COL1_OVRD_SHIFT  (2U)
/*! COL1_OVRD - Col 1 Override */
#define DDR_DDRC_DDR_ADDR_DEC_6_COL1_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_6_COL1_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_6_COL1_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_6_COL2_OVRD_MASK   (0xFC00U)
#define DDR_DDRC_DDR_ADDR_DEC_6_COL2_OVRD_SHIFT  (10U)
/*! COL2_OVRD - Col 2 Override */
#define DDR_DDRC_DDR_ADDR_DEC_6_COL2_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_6_COL2_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_6_COL2_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_6_COL3_OVRD_MASK   (0xFC0000U)
#define DDR_DDRC_DDR_ADDR_DEC_6_COL3_OVRD_SHIFT  (18U)
/*! COL3_OVRD - Col 3 Override */
#define DDR_DDRC_DDR_ADDR_DEC_6_COL3_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_6_COL3_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_6_COL3_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_6_COL4_OVRD_MASK   (0xFC000000U)
#define DDR_DDRC_DDR_ADDR_DEC_6_COL4_OVRD_SHIFT  (26U)
/*! COL4_OVRD - Col 4 Override */
#define DDR_DDRC_DDR_ADDR_DEC_6_COL4_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_6_COL4_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_6_COL4_OVRD_MASK)
/*! @} */

/*! @name DDR_ADDR_DEC_7 - DDRC Address Decode 7 */
/*! @{ */

#define DDR_DDRC_DDR_ADDR_DEC_7_CID1_OVRD_MASK   (0xFCU)
#define DDR_DDRC_DDR_ADDR_DEC_7_CID1_OVRD_SHIFT  (2U)
/*! CID1_OVRD - CID 1 Override */
#define DDR_DDRC_DDR_ADDR_DEC_7_CID1_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_7_CID1_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_7_CID1_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_7_BA0_OVRD_MASK    (0xFC00U)
#define DDR_DDRC_DDR_ADDR_DEC_7_BA0_OVRD_SHIFT   (10U)
/*! BA0_OVRD - Bank 0 Override */
#define DDR_DDRC_DDR_ADDR_DEC_7_BA0_OVRD(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_7_BA0_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_7_BA0_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_7_BA1_OVRD_MASK    (0xFC0000U)
#define DDR_DDRC_DDR_ADDR_DEC_7_BA1_OVRD_SHIFT   (18U)
/*! BA1_OVRD - Bank 1 Override */
#define DDR_DDRC_DDR_ADDR_DEC_7_BA1_OVRD(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_7_BA1_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_7_BA1_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_7_COL0_OVRD_MASK   (0xFC000000U)
#define DDR_DDRC_DDR_ADDR_DEC_7_COL0_OVRD_SHIFT  (26U)
/*! COL0_OVRD - Col 0 Override */
#define DDR_DDRC_DDR_ADDR_DEC_7_COL0_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_7_COL0_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_7_COL0_OVRD_MASK)
/*! @} */

/*! @name DDR_ADDR_DEC_8 - DDRC Address Decode 8 */
/*! @{ */

#define DDR_DDRC_DDR_ADDR_DEC_8_BG1_OVRD_MASK    (0xFCU)
#define DDR_DDRC_DDR_ADDR_DEC_8_BG1_OVRD_SHIFT   (2U)
/*! BG1_OVRD - Bank Group 1 Override */
#define DDR_DDRC_DDR_ADDR_DEC_8_BG1_OVRD(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_8_BG1_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_8_BG1_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_8_CS0_OVRD_MASK    (0xFC00U)
#define DDR_DDRC_DDR_ADDR_DEC_8_CS0_OVRD_SHIFT   (10U)
/*! CS0_OVRD - Interleaved Rank 0 Override */
#define DDR_DDRC_DDR_ADDR_DEC_8_CS0_OVRD(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_8_CS0_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_8_CS0_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_8_CS1_OVRD_MASK    (0xFC0000U)
#define DDR_DDRC_DDR_ADDR_DEC_8_CS1_OVRD_SHIFT   (18U)
/*! CS1_OVRD - Interleaved Rank 1 Override */
#define DDR_DDRC_DDR_ADDR_DEC_8_CS1_OVRD(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_8_CS1_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_8_CS1_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_8_CID0_OVRD_MASK   (0xFC000000U)
#define DDR_DDRC_DDR_ADDR_DEC_8_CID0_OVRD_SHIFT  (26U)
/*! CID0_OVRD - CID 0 Override */
#define DDR_DDRC_DDR_ADDR_DEC_8_CID0_OVRD(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_8_CID0_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_8_CID0_OVRD_MASK)
/*! @} */

/*! @name DDR_ADDR_DEC_9 - DDRC Address Decode 9 */
/*! @{ */

#define DDR_DDRC_DDR_ADDR_DEC_9_ADDR_DEC_OVRD_MASK (0x1U)
#define DDR_DDRC_DDR_ADDR_DEC_9_ADDR_DEC_OVRD_SHIFT (0U)
/*! ADDR_DEC_OVRD - Address Decode Override */
#define DDR_DDRC_DDR_ADDR_DEC_9_ADDR_DEC_OVRD(x) (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_9_ADDR_DEC_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_9_ADDR_DEC_OVRD_MASK)

#define DDR_DDRC_DDR_ADDR_DEC_9_BG0_OVRD_MASK    (0xFC000000U)
#define DDR_DDRC_DDR_ADDR_DEC_9_BG0_OVRD_SHIFT   (26U)
/*! BG0_OVRD - Bank Group 0 Override */
#define DDR_DDRC_DDR_ADDR_DEC_9_BG0_OVRD(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ADDR_DEC_9_BG0_OVRD_SHIFT)) & DDR_DDRC_DDR_ADDR_DEC_9_BG0_OVRD_MASK)
/*! @} */

/*! @name CS_CONFIG - Rank 0 Configuration..Rank 1 Configuration */
/*! @{ */

#define DDR_DDRC_CS_CONFIG_COL_BITS_CS_MASK      (0x7U)
#define DDR_DDRC_CS_CONFIG_COL_BITS_CS_SHIFT     (0U)
/*! COL_BITS_CS - Column Bits
 *  0b000..8
 *  0b001..9
 *  0b010..10
 *  0b011..11
 *  0b111..7
 */
#define DDR_DDRC_CS_CONFIG_COL_BITS_CS(x)        (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_CS_CONFIG_COL_BITS_CS_SHIFT)) & DDR_DDRC_CS_CONFIG_COL_BITS_CS_MASK)

#define DDR_DDRC_CS_CONFIG_BG_BITS_CS_MASK       (0x30U)
#define DDR_DDRC_CS_CONFIG_BG_BITS_CS_SHIFT      (4U)
/*! BG_BITS_CS - Bank Group Bits
 *  0b00..0
 *  0b01..Must be set to 1 to enable the 3rd bank address bit for LPDDR4, memories.
 *  0b10..Reserved for LPDDR4 ,2 BG bits for LPDDR5
 *  0b11..Reserved
 */
#define DDR_DDRC_CS_CONFIG_BG_BITS_CS(x)         (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_CS_CONFIG_BG_BITS_CS_SHIFT)) & DDR_DDRC_CS_CONFIG_BG_BITS_CS_MASK)

#define DDR_DDRC_CS_CONFIG_ROW_BITS_CS_MASK      (0x700U)
#define DDR_DDRC_CS_CONFIG_ROW_BITS_CS_SHIFT     (8U)
/*! ROW_BITS_CS - Row Bits
 *  0b000..12
 *  0b001..13
 *  0b010..14
 *  0b011..15
 *  0b100..16
 *  0b101..17
 *  0b110..18
 */
#define DDR_DDRC_CS_CONFIG_ROW_BITS_CS(x)        (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_CS_CONFIG_ROW_BITS_CS_SHIFT)) & DDR_DDRC_CS_CONFIG_ROW_BITS_CS_MASK)

#define DDR_DDRC_CS_CONFIG_AP_EN_MASK            (0x800000U)
#define DDR_DDRC_CS_CONFIG_AP_EN_SHIFT           (23U)
/*! AP_EN - Auto-Precharge Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_CS_CONFIG_AP_EN(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_CS_CONFIG_AP_EN_SHIFT)) & DDR_DDRC_CS_CONFIG_AP_EN_MASK)

#define DDR_DDRC_CS_CONFIG_CS_EN_MASK            (0x80000000U)
#define DDR_DDRC_CS_CONFIG_CS_EN_SHIFT           (31U)
/*! CS_EN - Rank Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_CS_CONFIG_CS_EN(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_CS_CONFIG_CS_EN_SHIFT)) & DDR_DDRC_CS_CONFIG_CS_EN_MASK)
/*! @} */

/*! @name TIMING_CFG_3 - DDR SDRAM Timing Configuration 3 */
/*! @{ */

#define DDR_DDRC_TIMING_CFG_3_EXT_WRTORD_MASK    (0x1U)
#define DDR_DDRC_TIMING_CFG_3_EXT_WRTORD_SHIFT   (0U)
/*! EXT_WRTORD - Extended Write-To-Read Time */
#define DDR_DDRC_TIMING_CFG_3_EXT_WRTORD(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_3_EXT_WRTORD_SHIFT)) & DDR_DDRC_TIMING_CFG_3_EXT_WRTORD_MASK)

#define DDR_DDRC_TIMING_CFG_3_EXT_ACTTOACT_MASK  (0x2U)
#define DDR_DDRC_TIMING_CFG_3_EXT_ACTTOACT_SHIFT (1U)
/*! EXT_ACTTOACT - Extended Activate-To-Activate Time */
#define DDR_DDRC_TIMING_CFG_3_EXT_ACTTOACT(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_3_EXT_ACTTOACT_SHIFT)) & DDR_DDRC_TIMING_CFG_3_EXT_ACTTOACT_MASK)

#define DDR_DDRC_TIMING_CFG_3_EXT_FOUR_ACT_MASK  (0x8U)
#define DDR_DDRC_TIMING_CFG_3_EXT_FOUR_ACT_SHIFT (3U)
/*! EXT_FOUR_ACT - Extended Four Activate */
#define DDR_DDRC_TIMING_CFG_3_EXT_FOUR_ACT(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_3_EXT_FOUR_ACT_SHIFT)) & DDR_DDRC_TIMING_CFG_3_EXT_FOUR_ACT_MASK)

#define DDR_DDRC_TIMING_CFG_3_EXT_CKE_PLS_MASK   (0x30U)
#define DDR_DDRC_TIMING_CFG_3_EXT_CKE_PLS_SHIFT  (4U)
/*! EXT_CKE_PLS - Extended MCKE Pulse */
#define DDR_DDRC_TIMING_CFG_3_EXT_CKE_PLS(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_3_EXT_CKE_PLS_SHIFT)) & DDR_DDRC_TIMING_CFG_3_EXT_CKE_PLS_MASK)

#define DDR_DDRC_TIMING_CFG_3_EXT_WRREC_MASK     (0x700U)
#define DDR_DDRC_TIMING_CFG_3_EXT_WRREC_SHIFT    (8U)
/*! EXT_WRREC - Extended Write Recovery
 *  0b111..
 *  *..Clock cycles as defined in the description
 */
#define DDR_DDRC_TIMING_CFG_3_EXT_WRREC(x)       (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_3_EXT_WRREC_SHIFT)) & DDR_DDRC_TIMING_CFG_3_EXT_WRREC_MASK)

#define DDR_DDRC_TIMING_CFG_3_EXT_WR_LAT_2_MASK  (0x800U)
#define DDR_DDRC_TIMING_CFG_3_EXT_WR_LAT_2_SHIFT (11U)
/*! EXT_WR_LAT_2 - Extended Write Latency 2 */
#define DDR_DDRC_TIMING_CFG_3_EXT_WR_LAT_2(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_3_EXT_WR_LAT_2_SHIFT)) & DDR_DDRC_TIMING_CFG_3_EXT_WR_LAT_2_MASK)

#define DDR_DDRC_TIMING_CFG_3_EXT_CASLAT_MASK    (0x7000U)
#define DDR_DDRC_TIMING_CFG_3_EXT_CASLAT_SHIFT   (12U)
/*! EXT_CASLAT - Extended CAS Latency */
#define DDR_DDRC_TIMING_CFG_3_EXT_CASLAT(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_3_EXT_CASLAT_SHIFT)) & DDR_DDRC_TIMING_CFG_3_EXT_CASLAT_MASK)

#define DDR_DDRC_TIMING_CFG_3_EXT_REFREC_MASK    (0x3F0000U)
#define DDR_DDRC_TIMING_CFG_3_EXT_REFREC_SHIFT   (16U)
/*! EXT_REFREC - Extended Refresh Recovery */
#define DDR_DDRC_TIMING_CFG_3_EXT_REFREC(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_3_EXT_REFREC_SHIFT)) & DDR_DDRC_TIMING_CFG_3_EXT_REFREC_MASK)

#define DDR_DDRC_TIMING_CFG_3_EXT_ACTTORW_MASK   (0xC00000U)
#define DDR_DDRC_TIMING_CFG_3_EXT_ACTTORW_SHIFT  (22U)
/*! EXT_ACTTORW - Extended Activate To Read Or Write Time */
#define DDR_DDRC_TIMING_CFG_3_EXT_ACTTORW(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_3_EXT_ACTTORW_SHIFT)) & DDR_DDRC_TIMING_CFG_3_EXT_ACTTORW_MASK)

#define DDR_DDRC_TIMING_CFG_3_EXT_ACTTOPRE_MASK  (0x7000000U)
#define DDR_DDRC_TIMING_CFG_3_EXT_ACTTOPRE_SHIFT (24U)
/*! EXT_ACTTOPRE - Extended Activate-To-Precharge Time */
#define DDR_DDRC_TIMING_CFG_3_EXT_ACTTOPRE(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_3_EXT_ACTTOPRE_SHIFT)) & DDR_DDRC_TIMING_CFG_3_EXT_ACTTOPRE_MASK)

#define DDR_DDRC_TIMING_CFG_3_EXT_PRETOACT_MASK  (0x30000000U)
#define DDR_DDRC_TIMING_CFG_3_EXT_PRETOACT_SHIFT (28U)
/*! EXT_PRETOACT - Extended Precharge-To-Activate Time */
#define DDR_DDRC_TIMING_CFG_3_EXT_PRETOACT(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_3_EXT_PRETOACT_SHIFT)) & DDR_DDRC_TIMING_CFG_3_EXT_PRETOACT_MASK)
/*! @} */

/*! @name TIMING_CFG_0 - DDR SDRAM Timing Configuration 0 */
/*! @{ */

#define DDR_DDRC_TIMING_CFG_0_MRS_CYC_MASK       (0x3FU)
#define DDR_DDRC_TIMING_CFG_0_MRS_CYC_SHIFT      (0U)
/*! MRS_CYC - MRW Cycle Time
 *  0b000000..
 *  *..Clock cycles as defined in the description
 */
#define DDR_DDRC_TIMING_CFG_0_MRS_CYC(x)         (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_0_MRS_CYC_SHIFT)) & DDR_DDRC_TIMING_CFG_0_MRS_CYC_MASK)

#define DDR_DDRC_TIMING_CFG_0_EXT_ACT_PD_EXIT_MASK (0x1000U)
#define DDR_DDRC_TIMING_CFG_0_EXT_ACT_PD_EXIT_SHIFT (12U)
/*! EXT_ACT_PD_EXIT - Extended Active Power-Down Exit */
#define DDR_DDRC_TIMING_CFG_0_EXT_ACT_PD_EXIT(x) (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_0_EXT_ACT_PD_EXIT_SHIFT)) & DDR_DDRC_TIMING_CFG_0_EXT_ACT_PD_EXIT_MASK)

#define DDR_DDRC_TIMING_CFG_0_EXT_PRE_PD_EXIT_MASK (0xC000U)
#define DDR_DDRC_TIMING_CFG_0_EXT_PRE_PD_EXIT_SHIFT (14U)
/*! EXT_PRE_PD_EXIT - Extended Precharge Power-Down Exit */
#define DDR_DDRC_TIMING_CFG_0_EXT_PRE_PD_EXIT(x) (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_0_EXT_PRE_PD_EXIT_SHIFT)) & DDR_DDRC_TIMING_CFG_0_EXT_PRE_PD_EXIT_MASK)

#define DDR_DDRC_TIMING_CFG_0_PRE_PD_EXIT_MASK   (0xF0000U)
#define DDR_DDRC_TIMING_CFG_0_PRE_PD_EXIT_SHIFT  (16U)
/*! PRE_PD_EXIT - Precharge Power-Down Exit
 *  0b0000..
 *  *..Clock cycles as defined in the description
 */
#define DDR_DDRC_TIMING_CFG_0_PRE_PD_EXIT(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_0_PRE_PD_EXIT_SHIFT)) & DDR_DDRC_TIMING_CFG_0_PRE_PD_EXIT_MASK)

#define DDR_DDRC_TIMING_CFG_0_ACT_PD_EXIT_MASK   (0xF00000U)
#define DDR_DDRC_TIMING_CFG_0_ACT_PD_EXIT_SHIFT  (20U)
/*! ACT_PD_EXIT - Active Powerdown Exit
 *  0b0000..
 *  *..Clock cycles as defined in the description
 */
#define DDR_DDRC_TIMING_CFG_0_ACT_PD_EXIT(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_0_ACT_PD_EXIT_SHIFT)) & DDR_DDRC_TIMING_CFG_0_ACT_PD_EXIT_MASK)

#define DDR_DDRC_TIMING_CFG_0_WWT_MASK           (0x3000000U)
#define DDR_DDRC_TIMING_CFG_0_WWT_SHIFT          (24U)
/*! WWT - Write-To-Write Turnaround To Different Ranks */
#define DDR_DDRC_TIMING_CFG_0_WWT(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_0_WWT_SHIFT)) & DDR_DDRC_TIMING_CFG_0_WWT_MASK)

#define DDR_DDRC_TIMING_CFG_0_RRT_MASK           (0xC000000U)
#define DDR_DDRC_TIMING_CFG_0_RRT_SHIFT          (26U)
/*! RRT - Read-To-Read Turnaround To Different Ranks */
#define DDR_DDRC_TIMING_CFG_0_RRT(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_0_RRT_SHIFT)) & DDR_DDRC_TIMING_CFG_0_RRT_MASK)

#define DDR_DDRC_TIMING_CFG_0_WRT_MASK           (0x30000000U)
#define DDR_DDRC_TIMING_CFG_0_WRT_SHIFT          (28U)
/*! WRT - Write-To-Read Turnaround To Different Ranks */
#define DDR_DDRC_TIMING_CFG_0_WRT(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_0_WRT_SHIFT)) & DDR_DDRC_TIMING_CFG_0_WRT_MASK)

#define DDR_DDRC_TIMING_CFG_0_RWT_MASK           (0xC0000000U)
#define DDR_DDRC_TIMING_CFG_0_RWT_SHIFT          (30U)
/*! RWT - Read-To-Write Turnaround To Different Ranks */
#define DDR_DDRC_TIMING_CFG_0_RWT(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_0_RWT_SHIFT)) & DDR_DDRC_TIMING_CFG_0_RWT_MASK)
/*! @} */

/*! @name TIMING_CFG_1 - DDR SDRAM Timing Configuration 1 */
/*! @{ */

#define DDR_DDRC_TIMING_CFG_1_WRTORD_MASK        (0xFU)
#define DDR_DDRC_TIMING_CFG_1_WRTORD_SHIFT       (0U)
/*! WRTORD - Write-To-Read Interval
 *  0b0000..
 *  *..Clock cycles as defined in the description
 */
#define DDR_DDRC_TIMING_CFG_1_WRTORD(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_1_WRTORD_SHIFT)) & DDR_DDRC_TIMING_CFG_1_WRTORD_MASK)

#define DDR_DDRC_TIMING_CFG_1_ACTTOACT_MASK      (0xF0U)
#define DDR_DDRC_TIMING_CFG_1_ACTTOACT_SHIFT     (4U)
/*! ACTTOACT - Activate-To-Activate Interval
 *  0b0000..
 *  *..Clock cycles as defined in the description
 */
#define DDR_DDRC_TIMING_CFG_1_ACTTOACT(x)        (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_1_ACTTOACT_SHIFT)) & DDR_DDRC_TIMING_CFG_1_ACTTOACT_MASK)

#define DDR_DDRC_TIMING_CFG_1_WRREC_MASK         (0xF00U)
#define DDR_DDRC_TIMING_CFG_1_WRREC_SHIFT        (8U)
/*! WRREC - Write Recovery */
#define DDR_DDRC_TIMING_CFG_1_WRREC(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_1_WRREC_SHIFT)) & DDR_DDRC_TIMING_CFG_1_WRREC_MASK)

#define DDR_DDRC_TIMING_CFG_1_REFREC_MASK        (0xF000U)
#define DDR_DDRC_TIMING_CFG_1_REFREC_SHIFT       (12U)
/*! REFREC - Refresh Recovery */
#define DDR_DDRC_TIMING_CFG_1_REFREC(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_1_REFREC_SHIFT)) & DDR_DDRC_TIMING_CFG_1_REFREC_MASK)

#define DDR_DDRC_TIMING_CFG_1_CASLAT_MASK        (0xE0000U)
#define DDR_DDRC_TIMING_CFG_1_CASLAT_SHIFT       (17U)
/*! CASLAT - CAS Latency */
#define DDR_DDRC_TIMING_CFG_1_CASLAT(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_1_CASLAT_SHIFT)) & DDR_DDRC_TIMING_CFG_1_CASLAT_MASK)

#define DDR_DDRC_TIMING_CFG_1_ACTTORW_MASK       (0xF00000U)
#define DDR_DDRC_TIMING_CFG_1_ACTTORW_SHIFT      (20U)
/*! ACTTORW - Activate To Read Or Write
 *  0b0000..
 *  *..Clock cycles as defined in the description
 */
#define DDR_DDRC_TIMING_CFG_1_ACTTORW(x)         (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_1_ACTTORW_SHIFT)) & DDR_DDRC_TIMING_CFG_1_ACTTORW_MASK)

#define DDR_DDRC_TIMING_CFG_1_ACTTOPRE_MASK      (0xF000000U)
#define DDR_DDRC_TIMING_CFG_1_ACTTOPRE_SHIFT     (24U)
/*! ACTTOPRE - Activate-To-Precharge Time */
#define DDR_DDRC_TIMING_CFG_1_ACTTOPRE(x)        (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_1_ACTTOPRE_SHIFT)) & DDR_DDRC_TIMING_CFG_1_ACTTOPRE_MASK)

#define DDR_DDRC_TIMING_CFG_1_PRETOACT_MASK      (0xF0000000U)
#define DDR_DDRC_TIMING_CFG_1_PRETOACT_SHIFT     (28U)
/*! PRETOACT - Precharge-To-Activate Time
 *  0b0000..
 *  *..Clock cycles as defined in the description
 */
#define DDR_DDRC_TIMING_CFG_1_PRETOACT(x)        (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_1_PRETOACT_SHIFT)) & DDR_DDRC_TIMING_CFG_1_PRETOACT_MASK)
/*! @} */

/*! @name TIMING_CFG_2 - DDR SDRAM Timing Configuration 2 */
/*! @{ */

#define DDR_DDRC_TIMING_CFG_2_FOUR_ACT_MASK      (0x3FU)
#define DDR_DDRC_TIMING_CFG_2_FOUR_ACT_SHIFT     (0U)
/*! FOUR_ACT - Four Activate */
#define DDR_DDRC_TIMING_CFG_2_FOUR_ACT(x)        (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_2_FOUR_ACT_SHIFT)) & DDR_DDRC_TIMING_CFG_2_FOUR_ACT_MASK)

#define DDR_DDRC_TIMING_CFG_2_CKE_PLS_MASK       (0x1C0U)
#define DDR_DDRC_TIMING_CFG_2_CKE_PLS_SHIFT      (6U)
/*! CKE_PLS - MCKE Pulse */
#define DDR_DDRC_TIMING_CFG_2_CKE_PLS(x)         (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_2_CKE_PLS_SHIFT)) & DDR_DDRC_TIMING_CFG_2_CKE_PLS_MASK)

#define DDR_DDRC_TIMING_CFG_2_RD_TO_PRE_MASK     (0x3E000U)
#define DDR_DDRC_TIMING_CFG_2_RD_TO_PRE_SHIFT    (13U)
/*! RD_TO_PRE - Read-To-Precharge Time
 *  0b00000..
 *  *..Clock cycles as defined in the description
 */
#define DDR_DDRC_TIMING_CFG_2_RD_TO_PRE(x)       (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_2_RD_TO_PRE_SHIFT)) & DDR_DDRC_TIMING_CFG_2_RD_TO_PRE_MASK)

#define DDR_DDRC_TIMING_CFG_2_EXT_WR_LAT_MASK    (0x40000U)
#define DDR_DDRC_TIMING_CFG_2_EXT_WR_LAT_SHIFT   (18U)
/*! EXT_WR_LAT - Extended Write Latency */
#define DDR_DDRC_TIMING_CFG_2_EXT_WR_LAT(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_2_EXT_WR_LAT_SHIFT)) & DDR_DDRC_TIMING_CFG_2_EXT_WR_LAT_MASK)

#define DDR_DDRC_TIMING_CFG_2_WR_LAT_MASK        (0x780000U)
#define DDR_DDRC_TIMING_CFG_2_WR_LAT_SHIFT       (19U)
/*! WR_LAT - Write Latency */
#define DDR_DDRC_TIMING_CFG_2_WR_LAT(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_2_WR_LAT_SHIFT)) & DDR_DDRC_TIMING_CFG_2_WR_LAT_MASK)

#define DDR_DDRC_TIMING_CFG_2_DERATE_VAL_MASK    (0xF0000000U)
#define DDR_DDRC_TIMING_CFG_2_DERATE_VAL_SHIFT   (28U)
/*! DERATE_VAL - Derate Value */
#define DDR_DDRC_TIMING_CFG_2_DERATE_VAL(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_2_DERATE_VAL_SHIFT)) & DDR_DDRC_TIMING_CFG_2_DERATE_VAL_MASK)
/*! @} */

/*! @name DDR_SDRAM_CFG - DDR SDRAM Control Configuration */
/*! @{ */

#define DDR_DDRC_DDR_SDRAM_CFG_BI_MASK           (0x1U)
#define DDR_DDRC_DDR_SDRAM_CFG_BI_SHIFT          (0U)
/*! BI - Bypass Initialization
 *  0b0..Reserved; do not use
 *  0b1..Initialization routine is bypassed
 */
#define DDR_DDRC_DDR_SDRAM_CFG_BI(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_BI_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_BI_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_MEM_HALT_MASK     (0x2U)
#define DDR_DDRC_DDR_SDRAM_CFG_MEM_HALT_SHIFT    (1U)
/*! MEM_HALT - DDRC Halt
 *  0b0..Accepts new transactions
 *  0b1..Completes any remaining transactions and remains halted until you write 0 to this field
 */
#define DDR_DDRC_DDR_SDRAM_CFG_MEM_HALT(x)       (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_MEM_HALT_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_MEM_HALT_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_BA_INTLV_CTL_MASK (0x7F00U)
#define DDR_DDRC_DDR_SDRAM_CFG_BA_INTLV_CTL_SHIFT (8U)
/*! BA_INTLV_CTL - Rank Interleaving Control
 *  0b0000000..No external ranks are interleaved.
 *  0b1000000..External ranks 0 and 1 are interleaved.
 */
#define DDR_DDRC_DDR_SDRAM_CFG_BA_INTLV_CTL(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_BA_INTLV_CTL_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_BA_INTLV_CTL_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_DC_EN_MASK        (0x10000U)
#define DDR_DDRC_DDR_SDRAM_CFG_DC_EN_SHIFT       (16U)
/*! DC_EN - Dual Channel Enable
 *  0b0..Dual independent 16-bit channels are not used
 *  0b1..Dual independent 16-bit channels are used
 */
#define DDR_DDRC_DDR_SDRAM_CFG_DC_EN(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_DC_EN_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_DC_EN_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_DBW_MASK          (0x180000U)
#define DDR_DDRC_DDR_SDRAM_CFG_DBW_SHIFT         (19U)
/*! DBW - DDR SDRAM Data Bus Width
 *  0b01..32 bits
 *  0b10..16 bits
 */
#define DDR_DDRC_DDR_SDRAM_CFG_DBW(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_DBW_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_DBW_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_DYN_PWR_MASK      (0x200000U)
#define DDR_DDRC_DDR_SDRAM_CFG_DYN_PWR_SHIFT     (21U)
/*! DYN_PWR - Dynamic Power Management
 *  0b0..No
 *  0b1..Yes
 */
#define DDR_DDRC_DDR_SDRAM_CFG_DYN_PWR(x)        (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_DYN_PWR_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_DYN_PWR_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_SDRAM_TYPE_MASK   (0x7000000U)
#define DDR_DDRC_DDR_SDRAM_CFG_SDRAM_TYPE_SHIFT  (24U)
/*! SDRAM_TYPE - DDR SDRAM Type
 *  0b001..LPDDR5 SDRAM
 *  0b100..LPDDR4, SDRAM
 */
#define DDR_DDRC_DDR_SDRAM_CFG_SDRAM_TYPE(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_SDRAM_TYPE_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_SDRAM_TYPE_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_SREN_MASK         (0x40000000U)
#define DDR_DDRC_DDR_SDRAM_CFG_SREN_SHIFT        (30U)
/*! SREN - Self-Refresh Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_DDR_SDRAM_CFG_SREN(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_SREN_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_SREN_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_MEM_EN_MASK       (0x80000000U)
#define DDR_DDRC_DDR_SDRAM_CFG_MEM_EN_SHIFT      (31U)
/*! MEM_EN - DDRC Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_DDR_SDRAM_CFG_MEM_EN(x)         (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_MEM_EN_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_MEM_EN_MASK)
/*! @} */

/*! @name DDR_SDRAM_CFG_2 - DDR SDRAM Control Configuration 2 */
/*! @{ */

#define DDR_DDRC_DDR_SDRAM_CFG_2_D_INIT_MASK     (0x10U)
#define DDR_DDRC_DDR_SDRAM_CFG_2_D_INIT_SHIFT    (4U)
/*! D_INIT - DDR SDRAM Data Initialization
 *  0b0..No data initialization in progress, and none scheduled
 *  0b1..DDRC to initialize the DDR SDRAM after DDRC is enabled
 */
#define DDR_DDRC_DDR_SDRAM_CFG_2_D_INIT(x)       (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_2_D_INIT_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_2_D_INIT_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_2_NUM_PR_MASK     (0xF000U)
#define DDR_DDRC_DDR_SDRAM_CFG_2_NUM_PR_SHIFT    (12U)
/*! NUM_PR - Number Of Posted Refreshes
 *  0b0000, 0b0001..1
 *  0b0010..2
 *  0b0011..3
 *  0b0100..4
 *  0b0101..5
 *  0b0110..6
 *  0b0111..7
 *  0b1000..8
 */
#define DDR_DDRC_DDR_SDRAM_CFG_2_NUM_PR(x)       (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_2_NUM_PR_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_2_NUM_PR_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_2_BYTE_MODE_MASK  (0x200000U)
#define DDR_DDRC_DDR_SDRAM_CFG_2_BYTE_MODE_SHIFT (21U)
/*! BYTE_MODE - Byte Mode. */
#define DDR_DDRC_DDR_SDRAM_CFG_2_BYTE_MODE(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_2_BYTE_MODE_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_2_BYTE_MODE_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_2_MCK_DIS_MASK    (0xF000000U)
#define DDR_DDRC_DDR_SDRAM_CFG_2_MCK_DIS_SHIFT   (24U)
/*! MCK_DIS - MCK Disable */
#define DDR_DDRC_DDR_SDRAM_CFG_2_MCK_DIS(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_2_MCK_DIS_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_2_MCK_DIS_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_2_FRC_SR_MASK     (0x80000000U)
#define DDR_DDRC_DDR_SDRAM_CFG_2_FRC_SR_SHIFT    (31U)
/*! FRC_SR - Force Self-Refresh
 *  0b0..Normal mode
 *  0b1..Self-Refresh mode
 */
#define DDR_DDRC_DDR_SDRAM_CFG_2_FRC_SR(x)       (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_2_FRC_SR_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_2_FRC_SR_MASK)
/*! @} */

/*! @name DDR_SDRAM_MD_CNTL - DDR SDRAM Mode Control */
/*! @{ */

#define DDR_DDRC_DDR_SDRAM_MD_CNTL_MD_VALUE_MASK (0x3FFFFU)
#define DDR_DDRC_DDR_SDRAM_MD_CNTL_MD_VALUE_SHIFT (0U)
/*! MD_VALUE - Mode Register Value */
#define DDR_DDRC_DDR_SDRAM_MD_CNTL_MD_VALUE(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_MD_CNTL_MD_VALUE_SHIFT)) & DDR_DDRC_DDR_SDRAM_MD_CNTL_MD_VALUE_MASK)

#define DDR_DDRC_DDR_SDRAM_MD_CNTL_CKE_CNTL_MASK (0x300000U)
#define DDR_DDRC_DDR_SDRAM_MD_CNTL_CKE_CNTL_SHIFT (20U)
/*! CKE_CNTL - Clock Enable Control
 *  0b00..Not forced
 *  0b01..Forced to a lower value
 *  0b10..Forced to a higher value
 *  0b11..Force a powerdown exit command. You may only use this decoding when using LPDDR5 DDR SDRAM. If using
 *        this setting before DDR_SDRAM_CFG[MEM_EN] is set, then you must first set DDR_SDRAM_CFG[BI] to allow the
 *        powerdown exit command to be issued.
 */
#define DDR_DDRC_DDR_SDRAM_MD_CNTL_CKE_CNTL(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_MD_CNTL_CKE_CNTL_SHIFT)) & DDR_DDRC_DDR_SDRAM_MD_CNTL_CKE_CNTL_MASK)

#define DDR_DDRC_DDR_SDRAM_MD_CNTL_START_OSC_MASK (0x400000U)
#define DDR_DDRC_DDR_SDRAM_MD_CNTL_START_OSC_SHIFT (22U)
/*! START_OSC - Start Oscillator
 *  0b0..No
 *  0b1..Yes
 */
#define DDR_DDRC_DDR_SDRAM_MD_CNTL_START_OSC(x)  (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_MD_CNTL_START_OSC_SHIFT)) & DDR_DDRC_DDR_SDRAM_MD_CNTL_START_OSC_MASK)

#define DDR_DDRC_DDR_SDRAM_MD_CNTL_START_OSC2_MASK (0x800000U)
#define DDR_DDRC_DDR_SDRAM_MD_CNTL_START_OSC2_SHIFT (23U)
/*! START_OSC2 - Start Oscillator 2
 *  0b0..No
 *  0b1..Yes
 */
#define DDR_DDRC_DDR_SDRAM_MD_CNTL_START_OSC2(x) (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_MD_CNTL_START_OSC2_SHIFT)) & DDR_DDRC_DDR_SDRAM_MD_CNTL_START_OSC2_MASK)

#define DDR_DDRC_DDR_SDRAM_MD_CNTL_MD_SEL_MASK   (0xF000000U)
#define DDR_DDRC_DDR_SDRAM_MD_CNTL_MD_SEL_SHIFT  (24U)
/*! MD_SEL - Mode Register Select
 *  0b0000..MR
 *  0b0001..EMR
 *  0b0010..EMR2
 *  0b0011..EMR3
 */
#define DDR_DDRC_DDR_SDRAM_MD_CNTL_MD_SEL(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_MD_CNTL_MD_SEL_SHIFT)) & DDR_DDRC_DDR_SDRAM_MD_CNTL_MD_SEL_MASK)

#define DDR_DDRC_DDR_SDRAM_MD_CNTL_CS_SEL_MASK   (0x70000000U)
#define DDR_DDRC_DDR_SDRAM_MD_CNTL_CS_SEL_SHIFT  (28U)
/*! CS_SEL - Select Rank
 *  0b000..0
 *  0b001..1
 *  0b100..0 and 1
 */
#define DDR_DDRC_DDR_SDRAM_MD_CNTL_CS_SEL(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_MD_CNTL_CS_SEL_SHIFT)) & DDR_DDRC_DDR_SDRAM_MD_CNTL_CS_SEL_MASK)

#define DDR_DDRC_DDR_SDRAM_MD_CNTL_MD_EN_MASK    (0x80000000U)
#define DDR_DDRC_DDR_SDRAM_MD_CNTL_MD_EN_SHIFT   (31U)
/*! MD_EN - Mode Enable
 *  0b0..Does not need to be issued
 *  0b1..Valid data contained in the register ready to be issued as an MRW command
 */
#define DDR_DDRC_DDR_SDRAM_MD_CNTL_MD_EN(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_MD_CNTL_MD_EN_SHIFT)) & DDR_DDRC_DDR_SDRAM_MD_CNTL_MD_EN_MASK)
/*! @} */

/*! @name DDR_SDRAM_INTERVAL - DDR SDRAM Interval Configuration */
/*! @{ */

#define DDR_DDRC_DDR_SDRAM_INTERVAL_BSTOPRE_MASK (0x3FFFU)
#define DDR_DDRC_DDR_SDRAM_INTERVAL_BSTOPRE_SHIFT (0U)
/*! BSTOPRE - Precharge Interval */
#define DDR_DDRC_DDR_SDRAM_INTERVAL_BSTOPRE(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_INTERVAL_BSTOPRE_SHIFT)) & DDR_DDRC_DDR_SDRAM_INTERVAL_BSTOPRE_MASK)

#define DDR_DDRC_DDR_SDRAM_INTERVAL_REFINT_MASK  (0xFFFF0000U)
#define DDR_DDRC_DDR_SDRAM_INTERVAL_REFINT_SHIFT (16U)
/*! REFINT - Refresh Interval */
#define DDR_DDRC_DDR_SDRAM_INTERVAL_REFINT(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_INTERVAL_REFINT_SHIFT)) & DDR_DDRC_DDR_SDRAM_INTERVAL_REFINT_MASK)
/*! @} */

/*! @name DDR_DATA_INIT - DDR SDRAM Data Initialization */
/*! @{ */

#define DDR_DDRC_DDR_DATA_INIT_INIT_VALUE_MASK   (0xFFFFFFFFU)
#define DDR_DDRC_DDR_DATA_INIT_INIT_VALUE_SHIFT  (0U)
/*! INIT_VALUE - Initialization Value */
#define DDR_DDRC_DDR_DATA_INIT_INIT_VALUE(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_DATA_INIT_INIT_VALUE_SHIFT)) & DDR_DDRC_DDR_DATA_INIT_INIT_VALUE_MASK)
/*! @} */

/*! @name TIMING_CFG_4 - DDR SDRAM Timing Configuration 4 */
/*! @{ */

#define DDR_DDRC_TIMING_CFG_4_DLL_LOCK_MASK      (0x3U)
#define DDR_DDRC_TIMING_CFG_4_DLL_LOCK_SHIFT     (0U)
/*! DLL_LOCK - DDR SDRAM DLL Lock Time
 *  0b10..1024 clocks
 *  0b11..2048 clocks
 */
#define DDR_DDRC_TIMING_CFG_4_DLL_LOCK(x)        (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_4_DLL_LOCK_SHIFT)) & DDR_DDRC_TIMING_CFG_4_DLL_LOCK_MASK)

#define DDR_DDRC_TIMING_CFG_4_EXT_REFINT_MASK    (0x10U)
#define DDR_DDRC_TIMING_CFG_4_EXT_REFINT_SHIFT   (4U)
/*! EXT_REFINT - Extended Refresh Interval
 *  0b0..0
 *  0b1..65,536
 */
#define DDR_DDRC_TIMING_CFG_4_EXT_REFINT(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_4_EXT_REFINT_SHIFT)) & DDR_DDRC_TIMING_CFG_4_EXT_REFINT_MASK)

#define DDR_DDRC_TIMING_CFG_4_EXT_WWT_MASK       (0x300U)
#define DDR_DDRC_TIMING_CFG_4_EXT_WWT_SHIFT      (8U)
/*! EXT_WWT - Extended Write-To-Write Turnaround */
#define DDR_DDRC_TIMING_CFG_4_EXT_WWT(x)         (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_4_EXT_WWT_SHIFT)) & DDR_DDRC_TIMING_CFG_4_EXT_WWT_MASK)

#define DDR_DDRC_TIMING_CFG_4_EXT_RRT_MASK       (0xC00U)
#define DDR_DDRC_TIMING_CFG_4_EXT_RRT_SHIFT      (10U)
/*! EXT_RRT - Extended Read-To-Read Turnaround */
#define DDR_DDRC_TIMING_CFG_4_EXT_RRT(x)         (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_4_EXT_RRT_SHIFT)) & DDR_DDRC_TIMING_CFG_4_EXT_RRT_MASK)

#define DDR_DDRC_TIMING_CFG_4_EXT_WRT_MASK       (0x3000U)
#define DDR_DDRC_TIMING_CFG_4_EXT_WRT_SHIFT      (12U)
/*! EXT_WRT - Extended Write-To-Read Turnaround */
#define DDR_DDRC_TIMING_CFG_4_EXT_WRT(x)         (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_4_EXT_WRT_SHIFT)) & DDR_DDRC_TIMING_CFG_4_EXT_WRT_MASK)

#define DDR_DDRC_TIMING_CFG_4_EXT_RWT_MASK       (0xC000U)
#define DDR_DDRC_TIMING_CFG_4_EXT_RWT_SHIFT      (14U)
/*! EXT_RWT - Extended Read-To-Write Turnaround */
#define DDR_DDRC_TIMING_CFG_4_EXT_RWT(x)         (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_4_EXT_RWT_SHIFT)) & DDR_DDRC_TIMING_CFG_4_EXT_RWT_MASK)

#define DDR_DDRC_TIMING_CFG_4_WWT_MASK           (0xF0000U)
#define DDR_DDRC_TIMING_CFG_4_WWT_SHIFT          (16U)
/*! WWT - Write-To-Write Turnaround For Same Rank */
#define DDR_DDRC_TIMING_CFG_4_WWT(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_4_WWT_SHIFT)) & DDR_DDRC_TIMING_CFG_4_WWT_MASK)

#define DDR_DDRC_TIMING_CFG_4_RRT_MASK           (0xF00000U)
#define DDR_DDRC_TIMING_CFG_4_RRT_SHIFT          (20U)
/*! RRT - Read-To-Read Turnaround For Same Rank */
#define DDR_DDRC_TIMING_CFG_4_RRT(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_4_RRT_SHIFT)) & DDR_DDRC_TIMING_CFG_4_RRT_MASK)

#define DDR_DDRC_TIMING_CFG_4_WRT_MASK           (0xF000000U)
#define DDR_DDRC_TIMING_CFG_4_WRT_SHIFT          (24U)
/*! WRT - Write-To-Read Turnaround For Same Rank */
#define DDR_DDRC_TIMING_CFG_4_WRT(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_4_WRT_SHIFT)) & DDR_DDRC_TIMING_CFG_4_WRT_MASK)

#define DDR_DDRC_TIMING_CFG_4_RWT_MASK           (0xF0000000U)
#define DDR_DDRC_TIMING_CFG_4_RWT_SHIFT          (28U)
/*! RWT - Read-To-Write Turnaround For Same Rank */
#define DDR_DDRC_TIMING_CFG_4_RWT(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_4_RWT_SHIFT)) & DDR_DDRC_TIMING_CFG_4_RWT_MASK)
/*! @} */

/*! @name TIMING_CFG_7 - DDR SDRAM Timing Configuration 7 */
/*! @{ */

#define DDR_DDRC_TIMING_CFG_7_CKSRX_MASK         (0xF00000U)
#define DDR_DDRC_TIMING_CFG_7_CKSRX_SHIFT        (20U)
/*! CKSRX - Clock After Self-Refresh Exit
 *  0b0000, 0b1010..15 for LPDDR4, 19 for LPDDR5
 *  0b0001..6 for LPDDR4, 10 for LPDDR5
 *  0b0010..7 for LPDDR4, 11 for LPDDR5
 *  0b0011..8 for LPDDR4, 12 for LPDDR5
 *  0b0100..9 for LPDDR4, 13 for LPDDR5
 *  0b0101..10 for LPDDR4, 14 for LPDDR5
 *  0b0110..11 for LPDDR4, 15 for LPDDR5
 *  0b0111..12 for LPDDR4, 16 for LPDDR5
 *  0b1000..13 for LPDDR4, 17 for LPDDR5
 *  0b1001..14 for LPDDR4, 18 for LPDDR5
 *  0b1011..16 for LPDDR4, 20 for LPDDR5
 *  0b1100..17 for LPDDR4, 21 for LPDDR5
 *  0b1101..18 for LPDDR4, 22 for LPDDR5
 *  0b1110..19 for LPDDR4, 23 for LPDDR5
 *  0b1111..116 for LPDDR4, 31 for LPDDR5
 */
#define DDR_DDRC_TIMING_CFG_7_CKSRX(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_7_CKSRX_SHIFT)) & DDR_DDRC_TIMING_CFG_7_CKSRX_MASK)

#define DDR_DDRC_TIMING_CFG_7_CKSRE_MASK         (0xF000000U)
#define DDR_DDRC_TIMING_CFG_7_CKSRE_SHIFT        (24U)
/*! CKSRE - Clock After Self-Refresh Entry
 *  0b0000, 0b1010..15 for LPDDR4, 20 for LPDDR5
 *  0b0001..6 for LPDDR4, 11 for LPDDR5
 *  0b0010..7 for LPDDR4, 12 for LPDDR5
 *  0b0011..8 for LPDDR4, 13 for LPDDR5
 *  0b0100..9 for LPDDR4, 14 for LPDDR5
 *  0b0101..10 for LPDDR4, 15 for LPDDR5
 *  0b0110..11 for LPDDR4, 16 for LPDDR5
 *  0b0111..12 for LPDDR4, 17 for LPDDR5
 *  0b1000..13 for LPDDR4, 18 for LPDDR5
 *  0b1001..14 for LPDDR4, 19 for LPDDR5
 *  0b1011..16 for LPDDR4, 21 for LPDDR5
 *  0b1100..17 for LPDDR4, 22 for LPDDR5
 *  0b1101..18 for LPDDR4, 23 for LPDDR5
 *  0b1110..19 for LPDDR4, 24 for LPDDR5
 *  0b1111..32 for LPDDR4, 31 for LPDDR5
 */
#define DDR_DDRC_TIMING_CFG_7_CKSRE(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_7_CKSRE_SHIFT)) & DDR_DDRC_TIMING_CFG_7_CKSRE_MASK)

#define DDR_DDRC_TIMING_CFG_7_CKE_RST_MASK       (0x30000000U)
#define DDR_DDRC_TIMING_CFG_7_CKE_RST_SHIFT      (28U)
/*! CKE_RST - MCKE Reset Time
 *  0b00..200
 *  0b01..256
 *  0b10..512
 *  0b11..4096
 */
#define DDR_DDRC_TIMING_CFG_7_CKE_RST(x)         (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_7_CKE_RST_SHIFT)) & DDR_DDRC_TIMING_CFG_7_CKE_RST_MASK)
/*! @} */

/*! @name DDR_ZQ_CNTL - DDR SDRAM ZQ Calibration Control */
/*! @{ */

#define DDR_DDRC_DDR_ZQ_CNTL_ZQCS_INT_MASK       (0xFU)
#define DDR_DDRC_DDR_ZQ_CNTL_ZQCS_INT_SHIFT      (0U)
/*! ZQCS_INT - ZQCS Interval
 *  0b0000..32
 *  0b0001..64
 *  0b0010..128
 *  0b0011..256
 *  0b0100..512
 *  0b0101..1024
 *  0b0110..2048
 *  0b0111..4096
 *  0b1000..8192
 *  0b1001..16384
 *  0b1010..32768
 *  0b1111..ZQCS calibration disabled
 */
#define DDR_DDRC_DDR_ZQ_CNTL_ZQCS_INT(x)         (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ZQ_CNTL_ZQCS_INT_SHIFT)) & DDR_DDRC_DDR_ZQ_CNTL_ZQCS_INT_MASK)

#define DDR_DDRC_DDR_ZQ_CNTL_ZQCS_MASK           (0xF00U)
#define DDR_DDRC_DDR_ZQ_CNTL_ZQCS_SHIFT          (8U)
/*! ZQCS - ZQ Calibration Short Time
 *  0b0000..1
 *  0b0001..2
 *  0b0010..4
 *  0b0011..8
 *  0b0100..16
 *  0b0101..32
 *  0b0110..64
 *  0b0111..128
 *  0b1000..256
 *  0b1001..512
 */
#define DDR_DDRC_DDR_ZQ_CNTL_ZQCS(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ZQ_CNTL_ZQCS_SHIFT)) & DDR_DDRC_DDR_ZQ_CNTL_ZQCS_MASK)

#define DDR_DDRC_DDR_ZQ_CNTL_ZQOPER_MASK         (0xF0000U)
#define DDR_DDRC_DDR_ZQ_CNTL_ZQOPER_SHIFT        (16U)
/*! ZQOPER - ZQ Calibration Operation Time
 *  0b0111..128
 *  0b1000..256
 *  0b1001..512
 *  0b1010..1024
 *  0b1011..2048
 *  0b1100..4096
 *  0b1101..8192
 *  0b1110..2200 cycles when using LPDDR4 DDR_SDRAM; 2416 cycles when using LPDDR5 DDR_SDRAM
 */
#define DDR_DDRC_DDR_ZQ_CNTL_ZQOPER(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ZQ_CNTL_ZQOPER_SHIFT)) & DDR_DDRC_DDR_ZQ_CNTL_ZQOPER_MASK)

#define DDR_DDRC_DDR_ZQ_CNTL_ZQINIT_MASK         (0xF000000U)
#define DDR_DDRC_DDR_ZQ_CNTL_ZQINIT_SHIFT        (24U)
/*! ZQINIT - ZQ Calibration Initialization Time
 *  0b0111..128
 *  0b1000..256
 *  0b1001..512
 *  0b1010..1024
 *  0b1011..2048
 *  0b1100..4096
 *  0b1101..8192
 *  0b1110..2200 cycles when using LPDDR4 DDR_SDRAM; 2416 cycles when using LPDDR5 DDR_SDRAM
 */
#define DDR_DDRC_DDR_ZQ_CNTL_ZQINIT(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ZQ_CNTL_ZQINIT_SHIFT)) & DDR_DDRC_DDR_ZQ_CNTL_ZQINIT_MASK)

#define DDR_DDRC_DDR_ZQ_CNTL_ZQ_EN_MASK          (0x80000000U)
#define DDR_DDRC_DDR_ZQ_CNTL_ZQ_EN_SHIFT         (31U)
/*! ZQ_EN - ZQ Calibration Enable
 *  0b0..Not used
 *  0b1..Used
 */
#define DDR_DDRC_DDR_ZQ_CNTL_ZQ_EN(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_ZQ_CNTL_ZQ_EN_SHIFT)) & DDR_DDRC_DDR_ZQ_CNTL_ZQ_EN_MASK)
/*! @} */

/*! @name DDR_SR_CNTR - DDR SDRAM Self-Refresh Counter */
/*! @{ */

#define DDR_DDRC_DDR_SR_CNTR_SR_IT_MASK          (0xF0000U)
#define DDR_DDRC_DDR_SR_CNTR_SR_IT_SHIFT         (16U)
/*! SR_IT - Self-Refresh Idle Threshold */
#define DDR_DDRC_DDR_SR_CNTR_SR_IT(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SR_CNTR_SR_IT_SHIFT)) & DDR_DDRC_DDR_SR_CNTR_SR_IT_MASK)
/*! @} */

/*! @name TIMING_CFG_8 - DDR SDRAM Timing Configuration 8 */
/*! @{ */

#define DDR_DDRC_TIMING_CFG_8_PRE_ALL_REC_MASK   (0x3FU)
#define DDR_DDRC_TIMING_CFG_8_PRE_ALL_REC_SHIFT  (0U)
/*! PRE_ALL_REC - Precharge All-To-Activate Interval */
#define DDR_DDRC_TIMING_CFG_8_PRE_ALL_REC(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_8_PRE_ALL_REC_SHIFT)) & DDR_DDRC_TIMING_CFG_8_PRE_ALL_REC_MASK)

#define DDR_DDRC_TIMING_CFG_8_EXT_WRTORD_BG_MASK (0x80U)
#define DDR_DDRC_TIMING_CFG_8_EXT_WRTORD_BG_SHIFT (7U)
/*! EXT_WRTORD_BG - Extended Write-To-Read Same Bank Group
 *  0b0..0
 *  0b1..16
 */
#define DDR_DDRC_TIMING_CFG_8_EXT_WRTORD_BG(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_8_EXT_WRTORD_BG_SHIFT)) & DDR_DDRC_TIMING_CFG_8_EXT_WRTORD_BG_MASK)

#define DDR_DDRC_TIMING_CFG_8_WRTORD_BG_MASK     (0xF00U)
#define DDR_DDRC_TIMING_CFG_8_WRTORD_BG_SHIFT    (8U)
/*! WRTORD_BG - Write-To-Read Same Bank Group */
#define DDR_DDRC_TIMING_CFG_8_WRTORD_BG(x)       (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_8_WRTORD_BG_SHIFT)) & DDR_DDRC_TIMING_CFG_8_WRTORD_BG_MASK)

#define DDR_DDRC_TIMING_CFG_8_ACTTOACT_BG_MASK   (0xF000U)
#define DDR_DDRC_TIMING_CFG_8_ACTTOACT_BG_SHIFT  (12U)
/*! ACTTOACT_BG - Activate-To-Activate Same Bank Group */
#define DDR_DDRC_TIMING_CFG_8_ACTTOACT_BG(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_8_ACTTOACT_BG_SHIFT)) & DDR_DDRC_TIMING_CFG_8_ACTTOACT_BG_MASK)

#define DDR_DDRC_TIMING_CFG_8_WWT_BG_MASK        (0xF0000U)
#define DDR_DDRC_TIMING_CFG_8_WWT_BG_SHIFT       (16U)
/*! WWT_BG - Write-To-Write Turnaround For Same CS And Bank Group */
#define DDR_DDRC_TIMING_CFG_8_WWT_BG(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_8_WWT_BG_SHIFT)) & DDR_DDRC_TIMING_CFG_8_WWT_BG_MASK)

#define DDR_DDRC_TIMING_CFG_8_RRT_BG_MASK        (0xF00000U)
#define DDR_DDRC_TIMING_CFG_8_RRT_BG_SHIFT       (20U)
/*! RRT_BG - Read-To-Read Turnaround For Same Rank And Bank Group */
#define DDR_DDRC_TIMING_CFG_8_RRT_BG(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_8_RRT_BG_SHIFT)) & DDR_DDRC_TIMING_CFG_8_RRT_BG_MASK)

#define DDR_DDRC_TIMING_CFG_8_WRT_BG_MASK        (0xF000000U)
#define DDR_DDRC_TIMING_CFG_8_WRT_BG_SHIFT       (24U)
/*! WRT_BG - Write-To-Read Turnaround For Same Rank And Bank Group */
#define DDR_DDRC_TIMING_CFG_8_WRT_BG(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_8_WRT_BG_SHIFT)) & DDR_DDRC_TIMING_CFG_8_WRT_BG_MASK)

#define DDR_DDRC_TIMING_CFG_8_RWT_BG_MASK        (0xF0000000U)
#define DDR_DDRC_TIMING_CFG_8_RWT_BG_SHIFT       (28U)
/*! RWT_BG - Read-To-Write Turnaround For Same Rank And Bank Group */
#define DDR_DDRC_TIMING_CFG_8_RWT_BG(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_8_RWT_BG_SHIFT)) & DDR_DDRC_TIMING_CFG_8_RWT_BG_MASK)
/*! @} */

/*! @name TIMING_CFG_9 - DDR SDRAM timing configuration 9 */
/*! @{ */

#define DDR_DDRC_TIMING_CFG_9_REFTOREF_PB_MASK   (0x3FFU)
#define DDR_DDRC_TIMING_CFG_9_REFTOREF_PB_SHIFT  (0U)
/*! REFTOREF_PB - Refresh-to-refresh interval for per-bank refresh.
 *  0b0000000000..disable PB refresh
 *  0b0000000001..9 clocks
 *  0b0000000010..10 clocks
 *  0b1011111110..774 clocks
 *  0b1011111111..775 clocks
 */
#define DDR_DDRC_TIMING_CFG_9_REFTOREF_PB(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_9_REFTOREF_PB_SHIFT)) & DDR_DDRC_TIMING_CFG_9_REFTOREF_PB_MASK)

#define DDR_DDRC_TIMING_CFG_9_REFREC_PB_MASK     (0x3FF0000U)
#define DDR_DDRC_TIMING_CFG_9_REFREC_PB_SHIFT    (16U)
/*! REFREC_PB - Refresh Recovery Per-Bank Refresh
 *  0b0000000000..8 clocks
 *  0b0000000001..9 clocks
 *  0b0000000010..10 clocks
 *  0b1011111110..774 clocks
 *  0b1011111111..775 clocks
 */
#define DDR_DDRC_TIMING_CFG_9_REFREC_PB(x)       (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_9_REFREC_PB_SHIFT)) & DDR_DDRC_TIMING_CFG_9_REFREC_PB_MASK)
/*! @} */

/*! @name TIMING_CFG_10 - DDR SDRAM Timing Configuration 10 */
/*! @{ */

#define DDR_DDRC_TIMING_CFG_10_T_STAB_MASK       (0x7FFFU)
#define DDR_DDRC_TIMING_CFG_10_T_STAB_SHIFT      (0U)
/*! T_STAB - Stabilization Wait Time */
#define DDR_DDRC_TIMING_CFG_10_T_STAB(x)         (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_10_T_STAB_SHIFT)) & DDR_DDRC_TIMING_CFG_10_T_STAB_MASK)

#define DDR_DDRC_TIMING_CFG_10_PBRTOACT_MASK     (0xF800000U)
#define DDR_DDRC_TIMING_CFG_10_PBRTOACT_SHIFT    (23U)
/*! PBRTOACT - Per-Bank Refresh to Activate */
#define DDR_DDRC_TIMING_CFG_10_PBRTOACT(x)       (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_10_PBRTOACT_SHIFT)) & DDR_DDRC_TIMING_CFG_10_PBRTOACT_MASK)
/*! @} */

/*! @name TIMING_CFG_11 - DDR SDRAM Timing Configuration 11 */
/*! @{ */

#define DDR_DDRC_TIMING_CFG_11_MWWT_MASK         (0xFU)
#define DDR_DDRC_TIMING_CFG_11_MWWT_SHIFT        (0U)
/*! MWWT - Masked Write-To-Write Turnaround (tCCDMW) */
#define DDR_DDRC_TIMING_CFG_11_MWWT(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_11_MWWT_SHIFT)) & DDR_DDRC_TIMING_CFG_11_MWWT_MASK)

#define DDR_DDRC_TIMING_CFG_11_PRE_TO_PRE_MASK   (0xF00U)
#define DDR_DDRC_TIMING_CFG_11_PRE_TO_PRE_SHIFT  (8U)
/*! PRE_TO_PRE - Precharge-To-Precharge Time
 *  0b0000, 0b0100..4
 *  0b0001..1
 *  0b0010..2
 *  0b0011..3
 *  0b0101..5
 *  0b0110..6
 *  0b0111..7
 *  0b1000..8
 *  0b1001..9
 *  0b1010..10
 *  0b1011..11
 *  0b1100..12
 *  0b1101..13
 *  0b1110..14
 *  0b1111..15
 */
#define DDR_DDRC_TIMING_CFG_11_PRE_TO_PRE(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_11_PRE_TO_PRE_SHIFT)) & DDR_DDRC_TIMING_CFG_11_PRE_TO_PRE_MASK)

#define DDR_DDRC_TIMING_CFG_11_WCKEN_FS_MASK     (0xF0000U)
#define DDR_DDRC_TIMING_CFG_11_WCKEN_FS_SHIFT    (16U)
/*! WCKEN_FS - WCKEN FS Time
 *  0b0000, 0b0010..2
 *  0b0001..1
 *  0b0011..3
 *  0b0100..4
 *  0b0101..5
 *  0b0110..6
 *  0b0111..7
 *  0b1000..8
 *  0b1001..9
 *  0b1010..10
 *  0b1011..11
 *  0b1100..12
 *  0b1101..13
 *  0b1110..14
 *  0b1111..15
 */
#define DDR_DDRC_TIMING_CFG_11_WCKEN_FS(x)       (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_11_WCKEN_FS_SHIFT)) & DDR_DDRC_TIMING_CFG_11_WCKEN_FS_MASK)

#define DDR_DDRC_TIMING_CFG_11_WCK_STOP_MASK     (0xF00000U)
#define DDR_DDRC_TIMING_CFG_11_WCK_STOP_SHIFT    (20U)
/*! WCK_STOP - WCK Stop Time
 *  0b0000, 0b0111..7
 *  0b0001..1
 *  0b0010..2
 *  0b0011..3
 *  0b0100..4
 *  0b0101..5
 *  0b0110..6
 *  0b0111..7
 *  0b1000..8
 *  0b1001..9
 *  0b1010..10
 */
#define DDR_DDRC_TIMING_CFG_11_WCK_STOP(x)       (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_11_WCK_STOP_SHIFT)) & DDR_DDRC_TIMING_CFG_11_WCK_STOP_MASK)

#define DDR_DDRC_TIMING_CFG_11_WS_OFF_MASK       (0x7000000U)
#define DDR_DDRC_TIMING_CFG_11_WS_OFF_SHIFT      (24U)
/*! WS_OFF - WS_OFF Wait Time
 *  0b000..0 extra cycles added
 *  0b001..1
 *  0b010..2
 *  0b011..3
 *  0b100..4
 */
#define DDR_DDRC_TIMING_CFG_11_WS_OFF(x)         (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_11_WS_OFF_SHIFT)) & DDR_DDRC_TIMING_CFG_11_WS_OFF_MASK)

#define DDR_DDRC_TIMING_CFG_11_WCKPRE_STATIC_MASK (0xF0000000U)
#define DDR_DDRC_TIMING_CFG_11_WCKPRE_STATIC_SHIFT (28U)
/*! WCKPRE_STATIC - WCKPRE Static Time
 *  0b0000, 0b0100..4
 *  0b0001..1
 *  0b0010..2
 *  0b0011..3
 *  0b0101..5
 *  0b0110..6
 *  0b0111..7
 *  0b1000..8
 *  0b1001..9
 *  0b1010..10
 *  0b1011..11
 *  0b1100..12
 *  0b1101..13
 *  0b1110..14
 *  0b1111..15
 */
#define DDR_DDRC_TIMING_CFG_11_WCKPRE_STATIC(x)  (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_11_WCKPRE_STATIC_SHIFT)) & DDR_DDRC_TIMING_CFG_11_WCKPRE_STATIC_MASK)
/*! @} */

/*! @name DDR_SDRAM_CFG_3 - DDR SDRAM Control Configuration 3 */
/*! @{ */

#define DDR_DDRC_DDR_SDRAM_CFG_3_DIS_MR13_MASK   (0x1U)
#define DDR_DDRC_DDR_SDRAM_CFG_3_DIS_MR13_SHIFT  (0U)
/*! DIS_MR13 - Disable MR13 Write for Self Refresh
 *  0b0..Issues an MR13 (or MR16) command
 *  0b1..Does not issue an MR13 (or MR16) command
 */
#define DDR_DDRC_DDR_SDRAM_CFG_3_DIS_MR13(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_3_DIS_MR13_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_3_DIS_MR13_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_3_SR_FAST_WK_EN_MASK (0x2U)
#define DDR_DDRC_DDR_SDRAM_CFG_3_SR_FAST_WK_EN_SHIFT (1U)
/*! SR_FAST_WK_EN - Self Refresh Fast Wakeup Enable
 *  0b0..Slow
 *  0b1..Fast
 */
#define DDR_DDRC_DDR_SDRAM_CFG_3_SR_FAST_WK_EN(x) (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_3_SR_FAST_WK_EN_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_3_SR_FAST_WK_EN_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_3_SR_PD_EN_MASK   (0x10U)
#define DDR_DDRC_DDR_SDRAM_CFG_3_SR_PD_EN_SHIFT  (4U)
/*! SR_PD_EN - Self Refresh Powerdown Enable
 *  0b0..Issues a powerdown after self refresh entry.
 *  0b1..Does not issue a powerdown after self refresh entry.
 */
#define DDR_DDRC_DDR_SDRAM_CFG_3_SR_PD_EN(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_3_SR_PD_EN_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_3_SR_PD_EN_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_3_DIS_MR28_MASK   (0x20U)
#define DDR_DDRC_DDR_SDRAM_CFG_3_DIS_MR28_SHIFT  (5U)
/*! DIS_MR28 - Disable MR28 Write for Self Refresh
 *  0b0..Issues an MR28 command
 *  0b1..Does not issue an MR28 command
 */
#define DDR_DDRC_DDR_SDRAM_CFG_3_DIS_MR28(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_3_DIS_MR28_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_3_DIS_MR28_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_3_DYN_REF_RATE_EN_MASK (0x80U)
#define DDR_DDRC_DDR_SDRAM_CFG_3_DYN_REF_RATE_EN_SHIFT (7U)
/*! DYN_REF_RATE_EN - Dynamic Refresh Rate Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_DDR_SDRAM_CFG_3_DYN_REF_RATE_EN(x) (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_3_DYN_REF_RATE_EN_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_3_DYN_REF_RATE_EN_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_3_DRAIN_FOR_SR_MASK (0x800U)
#define DDR_DDRC_DDR_SDRAM_CFG_3_DRAIN_FOR_SR_SHIFT (11U)
/*! DRAIN_FOR_SR - Drain Queues For Self-Refresh
 *  0b0..Do not drain
 *  0b1..Drain
 */
#define DDR_DDRC_DDR_SDRAM_CFG_3_DRAIN_FOR_SR(x) (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_3_DRAIN_FOR_SR_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_3_DRAIN_FOR_SR_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_3_DM_CFG_MASK     (0x7000U)
#define DDR_DDRC_DDR_SDRAM_CFG_3_DM_CFG_SHIFT    (12U)
/*! DM_CFG - Data Mask Configuration
 *  0b000..Normal data masks based on the settings defined in DDR_SDRAM_CFG[SDRAM_TYPE]
 *  0b010..DBI
 *  0b011..Neither data masks nor DBI
 *  0b100..DBI with data masks
 */
#define DDR_DDRC_DDR_SDRAM_CFG_3_DM_CFG(x)       (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_3_DM_CFG_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_3_DM_CFG_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_3_CHB_SWP_EN_MASK (0x10000U)
#define DDR_DDRC_DDR_SDRAM_CFG_3_CHB_SWP_EN_SHIFT (16U)
/*! CHB_SWP_EN - Channel B Swap Enable
 *  0b0..Channel B is not byte swapped
 *  0b1..Channel B is byte swapped
 */
#define DDR_DDRC_DDR_SDRAM_CFG_3_CHB_SWP_EN(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_3_CHB_SWP_EN_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_3_CHB_SWP_EN_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_3_CHA_SWP_EN_MASK (0x20000U)
#define DDR_DDRC_DDR_SDRAM_CFG_3_CHA_SWP_EN_SHIFT (17U)
/*! CHA_SWP_EN - Channel A Swap Enable
 *  0b0..Channel A is not byte swapped
 *  0b1..Channel A is byte swapped
 */
#define DDR_DDRC_DDR_SDRAM_CFG_3_CHA_SWP_EN(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_3_CHA_SWP_EN_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_3_CHA_SWP_EN_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_3_HP_EN_MASK      (0x80000U)
#define DDR_DDRC_DDR_SDRAM_CFG_3_HP_EN_SHIFT     (19U)
/*! HP_EN - High Performance Enable
 *  0b0..High performance not enabled
 *  0b1..High performance enabled
 */
#define DDR_DDRC_DDR_SDRAM_CFG_3_HP_EN(x)        (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_3_HP_EN_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_3_HP_EN_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_3_ECC_SCRUB_INT_MASK (0xF000000U)
#define DDR_DDRC_DDR_SDRAM_CFG_3_ECC_SCRUB_INT_SHIFT (24U)
/*! ECC_SCRUB_INT - ECC Scrubbing Interval */
#define DDR_DDRC_DDR_SDRAM_CFG_3_ECC_SCRUB_INT(x) (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_3_ECC_SCRUB_INT_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_3_ECC_SCRUB_INT_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_3_ECC_FIX_EN_MASK (0x40000000U)
#define DDR_DDRC_DDR_SDRAM_CFG_3_ECC_FIX_EN_SHIFT (30U)
/*! ECC_FIX_EN - ECC Fixing Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_DDR_SDRAM_CFG_3_ECC_FIX_EN(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_3_ECC_FIX_EN_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_3_ECC_FIX_EN_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_3_DDRC_RST_MASK   (0x80000000U)
#define DDR_DDRC_DDR_SDRAM_CFG_3_DDRC_RST_SHIFT  (31U)
/*! DDRC_RST - DDRC Reset
 *  0b0..Operating normally
 *  0b1..Undergoing reset
 */
#define DDR_DDRC_DDR_SDRAM_CFG_3_DDRC_RST(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_3_DDRC_RST_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_3_DDRC_RST_MASK)
/*! @} */

/*! @name DDR_SDRAM_CFG_5 - DDR SDRAM Control Configuration 5 */
/*! @{ */

#define DDR_DDRC_DDR_SDRAM_CFG_5_LNK_ECC_EN_MASK (0x1U)
#define DDR_DDRC_DDR_SDRAM_CFG_5_LNK_ECC_EN_SHIFT (0U)
/*! LNK_ECC_EN - Link ECC enable.
 *  0b0..Link ECC is disabled.
 *  0b1..Link ECC is enabled.
 */
#define DDR_DDRC_DDR_SDRAM_CFG_5_LNK_ECC_EN(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_5_LNK_ECC_EN_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_5_LNK_ECC_EN_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_5_DSLP_EN_MASK    (0x2U)
#define DDR_DDRC_DDR_SDRAM_CFG_5_DSLP_EN_SHIFT   (1U)
/*! DSLP_EN - Deep sleep enable.
 *  0b0..Self-refresh requests do not cause the controller to enter Deep Sleep mode.
 *  0b1..Self-refresh requests cause the controller to enter Deep Sleep mode.
 */
#define DDR_DDRC_DDR_SDRAM_CFG_5_DSLP_EN(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_5_DSLP_EN_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_5_DSLP_EN_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_5_MED_PRIO_MASK   (0xF000000U)
#define DDR_DDRC_DDR_SDRAM_CFG_5_MED_PRIO_SHIFT  (24U)
/*! MED_PRIO - Medium Priority Level. */
#define DDR_DDRC_DDR_SDRAM_CFG_5_MED_PRIO(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_5_MED_PRIO_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_5_MED_PRIO_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_5_HIGH_PRIO_MASK  (0xF0000000U)
#define DDR_DDRC_DDR_SDRAM_CFG_5_HIGH_PRIO_SHIFT (28U)
/*! HIGH_PRIO - High Priority Level. */
#define DDR_DDRC_DDR_SDRAM_CFG_5_HIGH_PRIO(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_5_HIGH_PRIO_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_5_HIGH_PRIO_MASK)
/*! @} */

/*! @name DDR_SDRAM_CFG_6 - DDR SDRAM Control Configuration 6 */
/*! @{ */

#define DDR_DDRC_DDR_SDRAM_CFG_6_MR28_VAL_MASK   (0x3FU)
#define DDR_DDRC_DDR_SDRAM_CFG_6_MR28_VAL_SHIFT  (0U)
/*! MR28_VAL - MR28 Value. */
#define DDR_DDRC_DDR_SDRAM_CFG_6_MR28_VAL(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_6_MR28_VAL_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_6_MR28_VAL_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_6_RRO_MASK        (0x40U)
#define DDR_DDRC_DDR_SDRAM_CFG_6_RRO_SHIFT       (6U)
/*! RRO - Refresh rate option. */
#define DDR_DDRC_DDR_SDRAM_CFG_6_RRO(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_6_RRO_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_6_RRO_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_6_ADDR_SZL_EN_MASK (0x1000U)
#define DDR_DDRC_DDR_SDRAM_CFG_6_ADDR_SZL_EN_SHIFT (12U)
/*! ADDR_SZL_EN - Address swizzle enable.
 *  0b0..Do not enable address swizzling.
 *  0b1..Will move bit 6 of the incoming address of the DDRC to the bit dedicated to BG1 (assuming 10-bit column
 *       address). Then, all bits from BG1 to bit 7 will be shifted right 1 bit. This will force 64-byte sequential
 *       transactions to use different bank groups. Note that when this bit is set, any addresses captured in the
 *       error capture registers will represent the address after this swizzle occurs.
 */
#define DDR_DDRC_DDR_SDRAM_CFG_6_ADDR_SZL_EN(x)  (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_6_ADDR_SZL_EN_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_6_ADDR_SZL_EN_MASK)

#define DDR_DDRC_DDR_SDRAM_CFG_6_RD_SPLT_EN_MASK (0x2000U)
#define DDR_DDRC_DDR_SDRAM_CFG_6_RD_SPLT_EN_SHIFT (13U)
/*! RD_SPLT_EN - Read split enable.
 *  0b0..Read split feature is disabled.
 *  0b1..64-byte reads (or reads that cross a 32-byte boundary) will be split into 2 transactions within the scheduling.
 */
#define DDR_DDRC_DDR_SDRAM_CFG_6_RD_SPLT_EN(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_CFG_6_RD_SPLT_EN_SHIFT)) & DDR_DDRC_DDR_SDRAM_CFG_6_RD_SPLT_EN_MASK)
/*! @} */

/*! @name DDR_SDRAM_MD_CNTL2 - DDR SDRAM mode control 2 */
/*! @{ */

#define DDR_DDRC_DDR_SDRAM_MD_CNTL2_MPRR_MASK    (0x80000000U)
#define DDR_DDRC_DDR_SDRAM_MD_CNTL2_MPRR_SHIFT   (31U)
/*! MPRR - Multi-purpose register read.
 *  0b0..A multi-purpose register read will not be issued.
 *  0b1..A multi-purpose register read will be issued after DDR_SDRAM_MD_CNTL[MD_EN] is set.
 */
#define DDR_DDRC_DDR_SDRAM_MD_CNTL2_MPRR(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_MD_CNTL2_MPRR_SHIFT)) & DDR_DDRC_DDR_SDRAM_MD_CNTL2_MPRR_MASK)
/*! @} */

/*! @name DDR_SDRAM_MPR4 - DDR SDRAM multi-purpose register 4 */
/*! @{ */

#define DDR_DDRC_DDR_SDRAM_MPR4_MPR_READ_MASK    (0xFFFFFFFFU)
#define DDR_DDRC_DDR_SDRAM_MPR4_MPR_READ_SHIFT   (0U)
/*! MPR_READ - MPR Read Value. */
#define DDR_DDRC_DDR_SDRAM_MPR4_MPR_READ(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_MPR4_MPR_READ_SHIFT)) & DDR_DDRC_DDR_SDRAM_MPR4_MPR_READ_MASK)
/*! @} */

/*! @name DDR_SDRAM_MPR5 - DDR SDRAM multi-purpose register 5 */
/*! @{ */

#define DDR_DDRC_DDR_SDRAM_MPR5_MPR_VLD_MASK     (0x1U)
#define DDR_DDRC_DDR_SDRAM_MPR5_MPR_VLD_SHIFT    (0U)
/*! MPR_VLD - MPR Valid.
 *  0b0..The multi-purpose register read data registers are not valid.
 *  0b1..The multi-purpose register read data registers are valid.
 */
#define DDR_DDRC_DDR_SDRAM_MPR5_MPR_VLD(x)       (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_MPR5_MPR_VLD_SHIFT)) & DDR_DDRC_DDR_SDRAM_MPR5_MPR_VLD_MASK)
/*! @} */

/*! @name DDR_SDRAM_REF_RATE - DDR Refresh Rate */
/*! @{ */

#define DDR_DDRC_DDR_SDRAM_REF_RATE_REF_RATE_CS1_MASK (0xFFU)
#define DDR_DDRC_DDR_SDRAM_REF_RATE_REF_RATE_CS1_SHIFT (0U)
/*! REF_RATE_CS1 - Refresh Rate Rank 1 */
#define DDR_DDRC_DDR_SDRAM_REF_RATE_REF_RATE_CS1(x) (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_REF_RATE_REF_RATE_CS1_SHIFT)) & DDR_DDRC_DDR_SDRAM_REF_RATE_REF_RATE_CS1_MASK)

#define DDR_DDRC_DDR_SDRAM_REF_RATE_REF_RATE_CS0_MASK (0xFF00U)
#define DDR_DDRC_DDR_SDRAM_REF_RATE_REF_RATE_CS0_SHIFT (8U)
/*! REF_RATE_CS0 - Refresh Rate Rank 0 */
#define DDR_DDRC_DDR_SDRAM_REF_RATE_REF_RATE_CS0(x) (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_REF_RATE_REF_RATE_CS0_SHIFT)) & DDR_DDRC_DDR_SDRAM_REF_RATE_REF_RATE_CS0_MASK)

#define DDR_DDRC_DDR_SDRAM_REF_RATE_REF_RATE_CS1_CHB_MASK (0xFF0000U)
#define DDR_DDRC_DDR_SDRAM_REF_RATE_REF_RATE_CS1_CHB_SHIFT (16U)
/*! REF_RATE_CS1_CHB - Refresh Rate Rank 1 */
#define DDR_DDRC_DDR_SDRAM_REF_RATE_REF_RATE_CS1_CHB(x) (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_REF_RATE_REF_RATE_CS1_CHB_SHIFT)) & DDR_DDRC_DDR_SDRAM_REF_RATE_REF_RATE_CS1_CHB_MASK)

#define DDR_DDRC_DDR_SDRAM_REF_RATE_REF_RATE_CS0_CHB_MASK (0xFF000000U)
#define DDR_DDRC_DDR_SDRAM_REF_RATE_REF_RATE_CS0_CHB_SHIFT (24U)
/*! REF_RATE_CS0_CHB - Refresh Rate Rank 0 */
#define DDR_DDRC_DDR_SDRAM_REF_RATE_REF_RATE_CS0_CHB(x) (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_SDRAM_REF_RATE_REF_RATE_CS0_CHB_SHIFT)) & DDR_DDRC_DDR_SDRAM_REF_RATE_REF_RATE_CS0_CHB_MASK)
/*! @} */

/*! @name TIMING_CFG_12 - DDR SDRAM Timing Configuration 12 */
/*! @{ */

#define DDR_DDRC_TIMING_CFG_12_CASLAT_HS_MASK    (0x3FU)
#define DDR_DDRC_TIMING_CFG_12_CASLAT_HS_SHIFT   (0U)
/*! CASLAT_HS - CAS Latency For Half Speed */
#define DDR_DDRC_TIMING_CFG_12_CASLAT_HS(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_12_CASLAT_HS_SHIFT)) & DDR_DDRC_TIMING_CFG_12_CASLAT_HS_MASK)

#define DDR_DDRC_TIMING_CFG_12_ACTTORW_HS_MASK   (0x3F00U)
#define DDR_DDRC_TIMING_CFG_12_ACTTORW_HS_SHIFT  (8U)
/*! ACTTORW_HS - Activate To Read Or Write For Half Speed
 *  0b000000..
 *  *..Clock cycles as defined in the description
 */
#define DDR_DDRC_TIMING_CFG_12_ACTTORW_HS(x)     (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_12_ACTTORW_HS_SHIFT)) & DDR_DDRC_TIMING_CFG_12_ACTTORW_HS_MASK)

#define DDR_DDRC_TIMING_CFG_12_ACTTOPRE_HS_MASK  (0x7F0000U)
#define DDR_DDRC_TIMING_CFG_12_ACTTOPRE_HS_SHIFT (16U)
/*! ACTTOPRE_HS - Activate-To-Precharge Time For Half Speed */
#define DDR_DDRC_TIMING_CFG_12_ACTTOPRE_HS(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_12_ACTTOPRE_HS_SHIFT)) & DDR_DDRC_TIMING_CFG_12_ACTTOPRE_HS_MASK)

#define DDR_DDRC_TIMING_CFG_12_PRETOACT_HS_MASK  (0x3F000000U)
#define DDR_DDRC_TIMING_CFG_12_PRETOACT_HS_SHIFT (24U)
/*! PRETOACT_HS - Precharge-To-Activate Time For Half Speed
 *  0b000000..
 *  *..Clock cycles as defined in the description
 */
#define DDR_DDRC_TIMING_CFG_12_PRETOACT_HS(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_12_PRETOACT_HS_SHIFT)) & DDR_DDRC_TIMING_CFG_12_PRETOACT_HS_MASK)
/*! @} */

/*! @name TIMING_CFG_13 - DDR SDRAM Timing Configuration 13 */
/*! @{ */

#define DDR_DDRC_TIMING_CFG_13_ACTTOACT_HS_MASK  (0x1FU)
#define DDR_DDRC_TIMING_CFG_13_ACTTOACT_HS_SHIFT (0U)
/*! ACTTOACT_HS - Activate-To-Activate Interval For Half Speed
 *  0b00000..
 *  *..Clock cycles as defined in the description
 */
#define DDR_DDRC_TIMING_CFG_13_ACTTOACT_HS(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_13_ACTTOACT_HS_SHIFT)) & DDR_DDRC_TIMING_CFG_13_ACTTOACT_HS_MASK)

#define DDR_DDRC_TIMING_CFG_13_WRREC_HS_MASK     (0x3F00U)
#define DDR_DDRC_TIMING_CFG_13_WRREC_HS_SHIFT    (8U)
/*! WRREC_HS - Write Recovery For Half Speed
 *  0b000000..
 *  *..Clock cycles as defined in the description
 */
#define DDR_DDRC_TIMING_CFG_13_WRREC_HS(x)       (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_13_WRREC_HS_SHIFT)) & DDR_DDRC_TIMING_CFG_13_WRREC_HS_MASK)

#define DDR_DDRC_TIMING_CFG_13_REFREC_HS_MASK    (0x3FF0000U)
#define DDR_DDRC_TIMING_CFG_13_REFREC_HS_SHIFT   (16U)
/*! REFREC_HS - Refresh Recovery For Half Speed */
#define DDR_DDRC_TIMING_CFG_13_REFREC_HS(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_13_REFREC_HS_SHIFT)) & DDR_DDRC_TIMING_CFG_13_REFREC_HS_MASK)
/*! @} */

/*! @name TIMING_CFG_14 - DDR SDRAM Timing Configuration 14 */
/*! @{ */

#define DDR_DDRC_TIMING_CFG_14_REFINT_HS_MASK    (0x1FFFFU)
#define DDR_DDRC_TIMING_CFG_14_REFINT_HS_SHIFT   (0U)
/*! REFINT_HS - Refresh Interval For Half Speed */
#define DDR_DDRC_TIMING_CFG_14_REFINT_HS(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_14_REFINT_HS_SHIFT)) & DDR_DDRC_TIMING_CFG_14_REFINT_HS_MASK)

#define DDR_DDRC_TIMING_CFG_14_RD_TO_PRE_HS_MASK (0x7C0000U)
#define DDR_DDRC_TIMING_CFG_14_RD_TO_PRE_HS_SHIFT (18U)
/*! RD_TO_PRE_HS - Read-To-Precharge Time For Half Speed
 *  0b00000..
 *  *..Clock cycles as defined in the description
 */
#define DDR_DDRC_TIMING_CFG_14_RD_TO_PRE_HS(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_14_RD_TO_PRE_HS_SHIFT)) & DDR_DDRC_TIMING_CFG_14_RD_TO_PRE_HS_MASK)

#define DDR_DDRC_TIMING_CFG_14_WRLAT_HS_MASK     (0x3F000000U)
#define DDR_DDRC_TIMING_CFG_14_WRLAT_HS_SHIFT    (24U)
/*! WRLAT_HS - Write Latency For Half Speed */
#define DDR_DDRC_TIMING_CFG_14_WRLAT_HS(x)       (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_14_WRLAT_HS_SHIFT)) & DDR_DDRC_TIMING_CFG_14_WRLAT_HS_MASK)
/*! @} */

/*! @name TIMING_CFG_15 - DDR SDRAM Timing Configuration 15 */
/*! @{ */

#define DDR_DDRC_TIMING_CFG_15_REFTOREF_PB_HS_MASK (0x3FFU)
#define DDR_DDRC_TIMING_CFG_15_REFTOREF_PB_HS_SHIFT (0U)
/*! REFTOREF_PB_HS - Refresh-to-refresh interval for per-bank refresh.
 *  0b0000000000..8 clocks
 *  0b0000000001..9 clocks
 *  0b0000000010..10 clocks
 *  0b1011111110..774 clocks
 *  0b1011111111..775 clocks
 */
#define DDR_DDRC_TIMING_CFG_15_REFTOREF_PB_HS(x) (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_15_REFTOREF_PB_HS_SHIFT)) & DDR_DDRC_TIMING_CFG_15_REFTOREF_PB_HS_MASK)

#define DDR_DDRC_TIMING_CFG_15_REFREC_PB_HS_MASK (0x3FF0000U)
#define DDR_DDRC_TIMING_CFG_15_REFREC_PB_HS_SHIFT (16U)
/*! REFREC_PB_HS - Refresh Recovery During Per-Bank Refresh.
 *  0b0000000000..8 clocks
 *  0b0000000001..9 clocks
 *  0b0000000010..10 clocks
 *  0b1011111110..774 clocks
 *  0b1011111111..775 clocks
 */
#define DDR_DDRC_TIMING_CFG_15_REFREC_PB_HS(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_15_REFREC_PB_HS_SHIFT)) & DDR_DDRC_TIMING_CFG_15_REFREC_PB_HS_MASK)
/*! @} */

/*! @name TIMING_CFG_16 - DDR SDRAM Timing Configuration 16 */
/*! @{ */

#define DDR_DDRC_TIMING_CFG_16_T_STAB_HS_MASK    (0x7FFFU)
#define DDR_DDRC_TIMING_CFG_16_T_STAB_HS_SHIFT   (0U)
/*! T_STAB_HS - Stabilization Wait Time at Half Speed */
#define DDR_DDRC_TIMING_CFG_16_T_STAB_HS(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_16_T_STAB_HS_SHIFT)) & DDR_DDRC_TIMING_CFG_16_T_STAB_HS_MASK)

#define DDR_DDRC_TIMING_CFG_16_LNK_ECC_EN_HS_MASK (0x8000U)
#define DDR_DDRC_TIMING_CFG_16_LNK_ECC_EN_HS_SHIFT (15U)
/*! LNK_ECC_EN_HS - Link ECC Enable at Half Speed.
 *  0b0..Link ECC is disabled.
 *  0b1..Link ECC is enabled.
 */
#define DDR_DDRC_TIMING_CFG_16_LNK_ECC_EN_HS(x)  (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_16_LNK_ECC_EN_HS_SHIFT)) & DDR_DDRC_TIMING_CFG_16_LNK_ECC_EN_HS_MASK)

#define DDR_DDRC_TIMING_CFG_16_WCK_CNFGS_HS_MASK (0xFFFF0000U)
#define DDR_DDRC_TIMING_CFG_16_WCK_CNFGS_HS_SHIFT (16U)
/*! WCK_CNFGS_HS - WCK Configuration Settings at Half Speed */
#define DDR_DDRC_TIMING_CFG_16_WCK_CNFGS_HS(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_16_WCK_CNFGS_HS_SHIFT)) & DDR_DDRC_TIMING_CFG_16_WCK_CNFGS_HS_MASK)
/*! @} */

/*! @name TIMING_CFG_17 - DDR SDRAM Timing Configuration 17 */
/*! @{ */

#define DDR_DDRC_TIMING_CFG_17_ZQCS_INT_HS_MASK  (0xFU)
#define DDR_DDRC_TIMING_CFG_17_ZQCS_INT_HS_SHIFT (0U)
/*! ZQCS_INT_HS - ZQCS Interval
 *  0b0000..32
 *  0b0001..64
 *  0b0010..128
 *  0b0011..256
 *  0b0100..512
 *  0b0101..1024
 *  0b0110..2048
 *  0b0111..4096
 *  0b1000..8192
 *  0b1001..16384
 *  0b1010..32768
 *  0b1111..ZQCS calibration disabled
 */
#define DDR_DDRC_TIMING_CFG_17_ZQCS_INT_HS(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_17_ZQCS_INT_HS_SHIFT)) & DDR_DDRC_TIMING_CFG_17_ZQCS_INT_HS_MASK)

#define DDR_DDRC_TIMING_CFG_17_ZQCS_HS_MASK      (0xF00U)
#define DDR_DDRC_TIMING_CFG_17_ZQCS_HS_SHIFT     (8U)
/*! ZQCS_HS - ZQ Calibration Short Time
 *  0b0000..1
 *  0b0001..2
 *  0b0010..4
 *  0b0011..8
 *  0b0100..16
 *  0b0101..32
 *  0b0110..64
 *  0b0111..128
 *  0b1000..256
 *  0b1001..512
 */
#define DDR_DDRC_TIMING_CFG_17_ZQCS_HS(x)        (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_17_ZQCS_HS_SHIFT)) & DDR_DDRC_TIMING_CFG_17_ZQCS_HS_MASK)

#define DDR_DDRC_TIMING_CFG_17_ZQOPER_HS_MASK    (0xF0000U)
#define DDR_DDRC_TIMING_CFG_17_ZQOPER_HS_SHIFT   (16U)
/*! ZQOPER_HS - ZQ Calibration Operation Time
 *  0b0111..128
 *  0b1000..256
 *  0b1001..512
 *  0b1010..1024
 *  0b1011..2048
 */
#define DDR_DDRC_TIMING_CFG_17_ZQOPER_HS(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_17_ZQOPER_HS_SHIFT)) & DDR_DDRC_TIMING_CFG_17_ZQOPER_HS_MASK)

#define DDR_DDRC_TIMING_CFG_17_ZQINIT_HS_MASK    (0xF000000U)
#define DDR_DDRC_TIMING_CFG_17_ZQINIT_HS_SHIFT   (24U)
/*! ZQINIT_HS - ZQ Calibration Initialization Time
 *  0b0111..128
 *  0b1000..256
 *  0b1001..512
 *  0b1010..1024
 *  0b1011..2048
 */
#define DDR_DDRC_TIMING_CFG_17_ZQINIT_HS(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TIMING_CFG_17_ZQINIT_HS_SHIFT)) & DDR_DDRC_TIMING_CFG_17_ZQINIT_HS_MASK)
/*! @} */

/*! @name TX_CFG_1 - Transaction Configuration Register 1 */
/*! @{ */

#define DDR_DDRC_TX_CFG_1_WWATER_MASK            (0xFU)
#define DDR_DDRC_TX_CFG_1_WWATER_SHIFT           (0U)
/*! WWATER - Write Watermark. */
#define DDR_DDRC_TX_CFG_1_WWATER(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TX_CFG_1_WWATER_SHIFT)) & DDR_DDRC_TX_CFG_1_WWATER_MASK)

#define DDR_DDRC_TX_CFG_1_TS_DEPTH_MASK          (0xF80U)
#define DDR_DDRC_TX_CFG_1_TS_DEPTH_SHIFT         (7U)
/*! TS_DEPTH - Transaction Scheduler Depth */
#define DDR_DDRC_TX_CFG_1_TS_DEPTH(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TX_CFG_1_TS_DEPTH_SHIFT)) & DDR_DDRC_TX_CFG_1_TS_DEPTH_MASK)

#define DDR_DDRC_TX_CFG_1_HPR_MASK               (0x200000U)
#define DDR_DDRC_TX_CFG_1_HPR_SHIFT              (21U)
/*! HPR - High Priority Read.
 *  0b0..New high priority read does not truncate a write run.
 *  0b1..New high priority read can truncate a write run.
 */
#define DDR_DDRC_TX_CFG_1_HPR(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TX_CFG_1_HPR_SHIFT)) & DDR_DDRC_TX_CFG_1_HPR_MASK)
/*! @} */

/*! @name TX_CFG_2 - Transaction Configuration Register 2 */
/*! @{ */

#define DDR_DDRC_TX_CFG_2_WR_BONUS_MASK          (0x1FU)
#define DDR_DDRC_TX_CFG_2_WR_BONUS_SHIFT         (0U)
/*! WR_BONUS - Write Bandwidth Bonus Count. */
#define DDR_DDRC_TX_CFG_2_WR_BONUS(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TX_CFG_2_WR_BONUS_SHIFT)) & DDR_DDRC_TX_CFG_2_WR_BONUS_MASK)

#define DDR_DDRC_TX_CFG_2_WR_CNT_MASK            (0x1F00U)
#define DDR_DDRC_TX_CFG_2_WR_CNT_SHIFT           (8U)
/*! WR_CNT - Write Bandwidth Count. */
#define DDR_DDRC_TX_CFG_2_WR_CNT(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TX_CFG_2_WR_CNT_SHIFT)) & DDR_DDRC_TX_CFG_2_WR_CNT_MASK)

#define DDR_DDRC_TX_CFG_2_RD_BONUS_MASK          (0x1F0000U)
#define DDR_DDRC_TX_CFG_2_RD_BONUS_SHIFT         (16U)
/*! RD_BONUS - Read Bandwidth Bonus Count. */
#define DDR_DDRC_TX_CFG_2_RD_BONUS(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TX_CFG_2_RD_BONUS_SHIFT)) & DDR_DDRC_TX_CFG_2_RD_BONUS_MASK)

#define DDR_DDRC_TX_CFG_2_RD_CNT_MASK            (0x1F000000U)
#define DDR_DDRC_TX_CFG_2_RD_CNT_SHIFT           (24U)
/*! RD_CNT - Read Bandwidth Count. */
#define DDR_DDRC_TX_CFG_2_RD_CNT(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TX_CFG_2_RD_CNT_SHIFT)) & DDR_DDRC_TX_CFG_2_RD_CNT_MASK)

#define DDR_DDRC_TX_CFG_2_RD_EPA_DIS_MASK        (0x40000000U)
#define DDR_DDRC_TX_CFG_2_RD_EPA_DIS_SHIFT       (30U)
/*! RD_EPA_DIS - Read Precharge to Activate Disable. */
#define DDR_DDRC_TX_CFG_2_RD_EPA_DIS(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TX_CFG_2_RD_EPA_DIS_SHIFT)) & DDR_DDRC_TX_CFG_2_RD_EPA_DIS_MASK)

#define DDR_DDRC_TX_CFG_2_WR_EPA_DIS_MASK        (0x80000000U)
#define DDR_DDRC_TX_CFG_2_WR_EPA_DIS_SHIFT       (31U)
/*! WR_EPA_DIS - Write Precharge to Activate Disable. */
#define DDR_DDRC_TX_CFG_2_WR_EPA_DIS(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_TX_CFG_2_WR_EPA_DIS_SHIFT)) & DDR_DDRC_TX_CFG_2_WR_EPA_DIS_MASK)
/*! @} */

/*! @name DDRDSR_2 - DDR SDRAM Debug Status 2 */
/*! @{ */

#define DDR_DDRC_DDRDSR_2_RPD_END_MASK           (0x1U)
#define DDR_DDRC_DDRDSR_2_RPD_END_SHIFT          (0U)
/*! RPD_END - Rapid Clear Of Memory End
 *  0b0..Not complete
 *  0b1..Complete
 */
#define DDR_DDRC_DDRDSR_2_RPD_END(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDRDSR_2_RPD_END_SHIFT)) & DDR_DDRC_DDRDSR_2_RPD_END_MASK)

#define DDR_DDRC_DDRDSR_2_RPD_ST_MASK            (0x2U)
#define DDR_DDRC_DDRDSR_2_RPD_ST_SHIFT           (1U)
/*! RPD_ST - Rapid Clear Of Memory Start
 *  0b0..Not started
 *  0b1..Started
 */
#define DDR_DDRC_DDRDSR_2_RPD_ST(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDRDSR_2_RPD_ST_SHIFT)) & DDR_DDRC_DDRDSR_2_RPD_ST_MASK)

#define DDR_DDRC_DDRDSR_2_PHY_INIT_CMPLT_MASK    (0x4U)
#define DDR_DDRC_DDRDSR_2_PHY_INIT_CMPLT_SHIFT   (2U)
/*! PHY_INIT_CMPLT - DDR PHY Initialization Complete
 *  0b0..Not complete
 *  0b1..Complete
 */
#define DDR_DDRC_DDRDSR_2_PHY_INIT_CMPLT(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDRDSR_2_PHY_INIT_CMPLT_SHIFT)) & DDR_DDRC_DDRDSR_2_PHY_INIT_CMPLT_MASK)

#define DDR_DDRC_DDRDSR_2_NML_MASK               (0x40000000U)
#define DDR_DDRC_DDRDSR_2_NML_SHIFT              (30U)
/*! NML - No Modified Lines
 *  0b0..Exist
 *  0b1..Do not exist
 */
#define DDR_DDRC_DDRDSR_2_NML(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDRDSR_2_NML_SHIFT)) & DDR_DDRC_DDRDSR_2_NML_MASK)

#define DDR_DDRC_DDRDSR_2_IDLE_MASK              (0x80000000U)
#define DDR_DDRC_DDRDSR_2_IDLE_SHIFT             (31U)
/*! IDLE - Memory controller idle (read only).
 *  0b0..Memory controller is busy.
 *  0b1..Memory controller is idle.
 */
#define DDR_DDRC_DDRDSR_2_IDLE(x)                (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDRDSR_2_IDLE_SHIFT)) & DDR_DDRC_DDRDSR_2_IDLE_MASK)
/*! @} */

/*! @name DDR_IP_REV1 - DDRC Revision 1 */
/*! @{ */

#define DDR_DDRC_DDR_IP_REV1_IP_MN_MASK          (0xFFU)
#define DDR_DDRC_DDR_IP_REV1_IP_MN_SHIFT         (0U)
/*! IP_MN - Minor Revision */
#define DDR_DDRC_DDR_IP_REV1_IP_MN(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_IP_REV1_IP_MN_SHIFT)) & DDR_DDRC_DDR_IP_REV1_IP_MN_MASK)

#define DDR_DDRC_DDR_IP_REV1_IP_MJ_MASK          (0xFF00U)
#define DDR_DDRC_DDR_IP_REV1_IP_MJ_SHIFT         (8U)
/*! IP_MJ - Major Revision */
#define DDR_DDRC_DDR_IP_REV1_IP_MJ(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_IP_REV1_IP_MJ_SHIFT)) & DDR_DDRC_DDR_IP_REV1_IP_MJ_MASK)

#define DDR_DDRC_DDR_IP_REV1_IP_ID_MASK          (0xFFFF0000U)
#define DDR_DDRC_DDR_IP_REV1_IP_ID_SHIFT         (16U)
/*! IP_ID - IP Block ID */
#define DDR_DDRC_DDR_IP_REV1_IP_ID(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_IP_REV1_IP_ID_SHIFT)) & DDR_DDRC_DDR_IP_REV1_IP_ID_MASK)
/*! @} */

/*! @name DDR_MTCR - DDR SDRAM Memory Test Control */
/*! @{ */

#define DDR_DDRC_DDR_MTCR_MT_STAT_MASK           (0x1U)
#define DDR_DDRC_DDR_MTCR_MT_STAT_SHIFT          (0U)
/*! MT_STAT - Memory Test Status
 *  0b0..No fail detected
 *  0b1..Data miscompare detected
 */
#define DDR_DDRC_DDR_MTCR_MT_STAT(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_MTCR_MT_STAT_SHIFT)) & DDR_DDRC_DDR_MTCR_MT_STAT_MASK)

#define DDR_DDRC_DDR_MTCR_MT_ADDR_EN_MASK        (0x200U)
#define DDR_DDRC_DDR_MTCR_MT_ADDR_EN_SHIFT       (9U)
/*! MT_ADDR_EN - Memory Test Address Range Enable
 *  0b0..Memory range that the CSn_BNDS registers define
 *  0b1..Memory range that the DDR_MT_ST_EXT_ADDR, DDR_MT_ST_ADDR, DDR_MT_END_EXT_ADDR, and DDR_MT_END_ADDR registers define
 */
#define DDR_DDRC_DDR_MTCR_MT_ADDR_EN(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_MTCR_MT_ADDR_EN_SHIFT)) & DDR_DDRC_DDR_MTCR_MT_ADDR_EN_MASK)

#define DDR_DDRC_DDR_MTCR_MT_TRNARND_MASK        (0xF0000U)
#define DDR_DDRC_DDR_MTCR_MT_TRNARND_SHIFT       (16U)
/*! MT_TRNARND - Memory Test Turnaround
 *  0b0000..Entire memory is written to before read transactions are issued.
 *  0b0001..Total write and read streams are one transaction each.
 *  0b0010..Total write and read streams are two transactions each.
 *  0b0011..Total write and read streams are four transactions each.
 */
#define DDR_DDRC_DDR_MTCR_MT_TRNARND(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_MTCR_MT_TRNARND_SHIFT)) & DDR_DDRC_DDR_MTCR_MT_TRNARND_MASK)

#define DDR_DDRC_DDR_MTCR_MT_TYP_MASK            (0x3000000U)
#define DDR_DDRC_DDR_MTCR_MT_TYP_SHIFT           (24U)
/*! MT_TYP - Memory Test Type
 *  0b00..Both writes and reads
 *  0b01..Only writes
 *  0b10..Only reads
 *  0b11..Reserved
 */
#define DDR_DDRC_DDR_MTCR_MT_TYP(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_MTCR_MT_TYP_SHIFT)) & DDR_DDRC_DDR_MTCR_MT_TYP_MASK)

#define DDR_DDRC_DDR_MTCR_MT_EN_MASK             (0x80000000U)
#define DDR_DDRC_DDR_MTCR_MT_EN_SHIFT            (31U)
/*! MT_EN - Memory Test Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_DDR_MTCR_MT_EN(x)               (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_MTCR_MT_EN_SHIFT)) & DDR_DDRC_DDR_MTCR_MT_EN_MASK)
/*! @} */

/*! @name DDR_MTP - DDR SDRAM Memory Test Pattern n */
/*! @{ */

#define DDR_DDRC_DDR_MTP_DDR_PATT_MASK           (0xFFFFFFFFU)
#define DDR_DDRC_DDR_MTP_DDR_PATT_SHIFT          (0U)
/*! DDR_PATT - DDR SDRAM Pattern */
#define DDR_DDRC_DDR_MTP_DDR_PATT(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_MTP_DDR_PATT_SHIFT)) & DDR_DDRC_DDR_MTP_DDR_PATT_MASK)
/*! @} */

/*! @name DDR_MT_ST_EXT_ADDR - DDR SDRAM Memory Test Start Extended Address */
/*! @{ */

#define DDR_DDRC_DDR_MT_ST_EXT_ADDR_MT_ST_EXT_ADDR_MASK (0xFFU)
#define DDR_DDRC_DDR_MT_ST_EXT_ADDR_MT_ST_EXT_ADDR_SHIFT (0U)
/*! MT_ST_EXT_ADDR - Memory Test Start Extended Address */
#define DDR_DDRC_DDR_MT_ST_EXT_ADDR_MT_ST_EXT_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_MT_ST_EXT_ADDR_MT_ST_EXT_ADDR_SHIFT)) & DDR_DDRC_DDR_MT_ST_EXT_ADDR_MT_ST_EXT_ADDR_MASK)
/*! @} */

/*! @name DDR_MT_ST_ADDR - DDR SDRAM Memory Test Start Address */
/*! @{ */

#define DDR_DDRC_DDR_MT_ST_ADDR_MT_ST_ADDR_MASK  (0xFFFFFFFFU)
#define DDR_DDRC_DDR_MT_ST_ADDR_MT_ST_ADDR_SHIFT (0U)
/*! MT_ST_ADDR - Memory Test Start Address */
#define DDR_DDRC_DDR_MT_ST_ADDR_MT_ST_ADDR(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_MT_ST_ADDR_MT_ST_ADDR_SHIFT)) & DDR_DDRC_DDR_MT_ST_ADDR_MT_ST_ADDR_MASK)
/*! @} */

/*! @name DDR_MT_END_EXT_ADDR - DDR SDRAM Memory Test End Extended Address */
/*! @{ */

#define DDR_DDRC_DDR_MT_END_EXT_ADDR_MT_END_EXT_ADDR_MASK (0xFFU)
#define DDR_DDRC_DDR_MT_END_EXT_ADDR_MT_END_EXT_ADDR_SHIFT (0U)
/*! MT_END_EXT_ADDR - Memory Test End Extended Address */
#define DDR_DDRC_DDR_MT_END_EXT_ADDR_MT_END_EXT_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_MT_END_EXT_ADDR_MT_END_EXT_ADDR_SHIFT)) & DDR_DDRC_DDR_MT_END_EXT_ADDR_MT_END_EXT_ADDR_MASK)
/*! @} */

/*! @name DDR_MT_END_ADDR - DDR SDRAM Memory Test End Address */
/*! @{ */

#define DDR_DDRC_DDR_MT_END_ADDR_MT_END_ADDR_MASK (0xFFFFFFFFU)
#define DDR_DDRC_DDR_MT_END_ADDR_MT_END_ADDR_SHIFT (0U)
/*! MT_END_ADDR - Memory Test End Address */
#define DDR_DDRC_DDR_MT_END_ADDR_MT_END_ADDR(x)  (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DDR_MT_END_ADDR_MT_END_ADDR_SHIFT)) & DDR_DDRC_DDR_MT_END_ADDR_MT_END_ADDR_MASK)
/*! @} */

/*! @name ERR_EN - Error Enable */
/*! @{ */

#define DDR_DDRC_ERR_EN_WTE_EN_MASK              (0x1U)
#define DDR_DDRC_ERR_EN_WTE_EN_SHIFT             (0U)
/*! WTE_EN - Write Tag Error Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_ERR_EN_WTE_EN(x)                (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_EN_WTE_EN_SHIFT)) & DDR_DDRC_ERR_EN_WTE_EN_MASK)

#define DDR_DDRC_ERR_EN_RTE_EN_MASK              (0x2U)
#define DDR_DDRC_ERR_EN_RTE_EN_SHIFT             (1U)
/*! RTE_EN - Read Tag Error Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_ERR_EN_RTE_EN(x)                (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_EN_RTE_EN_SHIFT)) & DDR_DDRC_ERR_EN_RTE_EN_MASK)

#define DDR_DDRC_ERR_EN_PAR_1_EN_MASK            (0x20U)
#define DDR_DDRC_ERR_EN_PAR_1_EN_SHIFT           (5U)
/*! PAR_1_EN - Parity Enable For Internal Errors
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_ERR_EN_PAR_1_EN(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_EN_PAR_1_EN_SHIFT)) & DDR_DDRC_ERR_EN_PAR_1_EN_MASK)

#define DDR_DDRC_ERR_EN_ECC_EN_RAM_2_MASK        (0x40U)
#define DDR_DDRC_ERR_EN_ECC_EN_RAM_2_SHIFT       (6U)
/*! ECC_EN_RAM_2 - ECC Enable For On-Chip RAM 2
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_ERR_EN_ECC_EN_RAM_2(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_EN_ECC_EN_RAM_2_SHIFT)) & DDR_DDRC_ERR_EN_ECC_EN_RAM_2_MASK)

#define DDR_DDRC_ERR_EN_ECC_EN_RAM_1_MASK        (0x80U)
#define DDR_DDRC_ERR_EN_ECC_EN_RAM_1_SHIFT       (7U)
/*! ECC_EN_RAM_1 - ECC Enable For On-Chip RAM 1
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_ERR_EN_ECC_EN_RAM_1(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_EN_ECC_EN_RAM_1_SHIFT)) & DDR_DDRC_ERR_EN_ECC_EN_RAM_1_MASK)

#define DDR_DDRC_ERR_EN_CRC_2_EN_MASK            (0x100U)
#define DDR_DDRC_ERR_EN_CRC_2_EN_SHIFT           (8U)
/*! CRC_2_EN - CRC Enable For Group 2 Registers
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_ERR_EN_CRC_2_EN(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_EN_CRC_2_EN_SHIFT)) & DDR_DDRC_ERR_EN_CRC_2_EN_MASK)

#define DDR_DDRC_ERR_EN_CRC_1_EN_MASK            (0x200U)
#define DDR_DDRC_ERR_EN_CRC_1_EN_SHIFT           (9U)
/*! CRC_1_EN - CRC Enable For Group 1 Registers
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_ERR_EN_CRC_1_EN(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_EN_CRC_1_EN_SHIFT)) & DDR_DDRC_ERR_EN_CRC_1_EN_MASK)

#define DDR_DDRC_ERR_EN_INLINE_ECC_EN_MASK       (0x40000000U)
#define DDR_DDRC_ERR_EN_INLINE_ECC_EN_SHIFT      (30U)
/*! INLINE_ECC_EN - Inline ECC Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_ERR_EN_INLINE_ECC_EN(x)         (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_EN_INLINE_ECC_EN_SHIFT)) & DDR_DDRC_ERR_EN_INLINE_ECC_EN_MASK)

#define DDR_DDRC_ERR_EN_ECC_EN_MASK              (0x80000000U)
#define DDR_DDRC_ERR_EN_ECC_EN_SHIFT             (31U)
/*! ECC_EN - ECC Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_ERR_EN_ECC_EN(x)                (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_EN_ECC_EN_SHIFT)) & DDR_DDRC_ERR_EN_ECC_EN_MASK)
/*! @} */

/*! @name DATA_ERR_INJECT_HI - Memory Data Path Error Injection Mask High */
/*! @{ */

#define DDR_DDRC_DATA_ERR_INJECT_HI_EIMH_MASK    (0xFFFFFFFFU)
#define DDR_DDRC_DATA_ERR_INJECT_HI_EIMH_SHIFT   (0U)
/*! EIMH - Error Injection Mask High Data Path */
#define DDR_DDRC_DATA_ERR_INJECT_HI_EIMH(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DATA_ERR_INJECT_HI_EIMH_SHIFT)) & DDR_DDRC_DATA_ERR_INJECT_HI_EIMH_MASK)
/*! @} */

/*! @name DATA_ERR_INJECT_LO - Memory Data Path Error Injection Mask Low */
/*! @{ */

#define DDR_DDRC_DATA_ERR_INJECT_LO_EIML_MASK    (0xFFFFFFFFU)
#define DDR_DDRC_DATA_ERR_INJECT_LO_EIML_SHIFT   (0U)
/*! EIML - Error Injection Mask Low Data Bit */
#define DDR_DDRC_DATA_ERR_INJECT_LO_EIML(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_DATA_ERR_INJECT_LO_EIML_SHIFT)) & DDR_DDRC_DATA_ERR_INJECT_LO_EIML_MASK)
/*! @} */

/*! @name ERR_INJECT - Memory Data Path Error Injection Mask ECC */
/*! @{ */

#define DDR_DDRC_ERR_INJECT_EEIM_MASK            (0xFFU)
#define DDR_DDRC_ERR_INJECT_EEIM_SHIFT           (0U)
/*! EEIM - ECC Error Injection Mask */
#define DDR_DDRC_ERR_INJECT_EEIM(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_INJECT_EEIM_SHIFT)) & DDR_DDRC_ERR_INJECT_EEIM_MASK)

#define DDR_DDRC_ERR_INJECT_EIEN_MASK            (0x100U)
#define DDR_DDRC_ERR_INJECT_EIEN_SHIFT           (8U)
/*! EIEN - Error Injection Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_ERR_INJECT_EIEN(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_INJECT_EIEN_SHIFT)) & DDR_DDRC_ERR_INJECT_EIEN_MASK)

#define DDR_DDRC_ERR_INJECT_NUM_ECC_INJ_MASK     (0xF000U)
#define DDR_DDRC_ERR_INJECT_NUM_ECC_INJ_SHIFT    (12U)
/*! NUM_ECC_INJ - Number Of ECC Errors Injected
 *  0b0000..ECC errors are injected until the error injection is disabled
 *  0b0001..4
 *  0b0010..8
 *  0b0011..16
 *  0b0100..20
 *  0b0101..24
 *  0b0110..28
 *  0b0111..32
 *  0b1000..36
 *  0b1001..40
 *  0b1010..44
 *  0b1011..48
 *  0b1100..52
 *  0b1101..56
 *  0b1110..60
 *  0b1111..64
 */
#define DDR_DDRC_ERR_INJECT_NUM_ECC_INJ(x)       (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_INJECT_NUM_ECC_INJ_SHIFT)) & DDR_DDRC_ERR_INJECT_NUM_ECC_INJ_MASK)

#define DDR_DDRC_ERR_INJECT_PIEN_MASK            (0x10000U)
#define DDR_DDRC_ERR_INJECT_PIEN_SHIFT           (16U)
/*! PIEN - Parity Error Injection Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_ERR_INJECT_PIEN(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_INJECT_PIEN_SHIFT)) & DDR_DDRC_ERR_INJECT_PIEN_MASK)

#define DDR_DDRC_ERR_INJECT_INTEIN_MASK          (0x20000U)
#define DDR_DDRC_ERR_INJECT_INTEIN_SHIFT         (17U)
/*! INTEIN - Internal Error Injection Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_ERR_INJECT_INTEIN(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_INJECT_INTEIN_SHIFT)) & DDR_DDRC_ERR_INJECT_INTEIN_MASK)

#define DDR_DDRC_ERR_INJECT_INTIES_MASK          (0x1C0000U)
#define DDR_DDRC_ERR_INJECT_INTIES_SHIFT         (18U)
/*! INTIES - Internal Error Injection Source
 *  0b000..Read tag
 *  0b001..Write tag
 *  0b010..Read tag timeout
 *  0b011..Write tag timeout
 *  0b100..Reserved
 *  0b101..Reserved
 *  0b110..Reserved
 *  0b111..Reserved
 */
#define DDR_DDRC_ERR_INJECT_INTIES(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_INJECT_INTIES_SHIFT)) & DDR_DDRC_ERR_INJECT_INTIES_MASK)

#define DDR_DDRC_ERR_INJECT_ECC_INJ_SRC_MASK     (0x600000U)
#define DDR_DDRC_ERR_INJECT_ECC_INJ_SRC_SHIFT    (21U)
/*! ECC_INJ_SRC - ECC Injection Source
 *  0b00..DDR SDRAM ECC using programmed data and ECC injection masks
 *  0b01..On-chip RAM ECC 1
 *  0b10..On-chip RAM ECC 2
 *  0b11..DDR SDRAM ECC. This setting forces a 1 or 2-bit ECC syndrome error based on the value of FRC2B
 */
#define DDR_DDRC_ERR_INJECT_ECC_INJ_SRC(x)       (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_INJECT_ECC_INJ_SRC_SHIFT)) & DDR_DDRC_ERR_INJECT_ECC_INJ_SRC_MASK)

#define DDR_DDRC_ERR_INJECT_FRC2B_MASK           (0x800000U)
#define DDR_DDRC_ERR_INJECT_FRC2B_SHIFT          (23U)
/*! FRC2B - Force 2-Bit Error
 *  0b0..SBE
 *  0b1..2-bit error
 */
#define DDR_DDRC_ERR_INJECT_FRC2B(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_INJECT_FRC2B_SHIFT)) & DDR_DDRC_ERR_INJECT_FRC2B_MASK)

#define DDR_DDRC_ERR_INJECT_PAR_INJ_SRC_MASK     (0x3000000U)
#define DDR_DDRC_ERR_INJECT_PAR_INJ_SRC_SHIFT    (24U)
/*! PAR_INJ_SRC - Parity Error Injection Source
 *  0b00..On-chip write buffer ECC
 *  0b01..On-chip parity 1
 *  0b10..On-chip parity 2
 *  0b11..On-chip parity 3
 */
#define DDR_DDRC_ERR_INJECT_PAR_INJ_SRC(x)       (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_INJECT_PAR_INJ_SRC_SHIFT)) & DDR_DDRC_ERR_INJECT_PAR_INJ_SRC_MASK)

#define DDR_DDRC_ERR_INJECT_ADDR_TEN_MASK        (0x80000000U)
#define DDR_DDRC_ERR_INJECT_ADDR_TEN_SHIFT       (31U)
/*! ADDR_TEN - Address Trigger Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_ERR_INJECT_ADDR_TEN(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_INJECT_ADDR_TEN_SHIFT)) & DDR_DDRC_ERR_INJECT_ADDR_TEN_MASK)
/*! @} */

/*! @name ADDR_ERR_INJ - Address Error Inject */
/*! @{ */

#define DDR_DDRC_ADDR_ERR_INJ_ADDR_MASK          (0xFFFFFFFFU)
#define DDR_DDRC_ADDR_ERR_INJ_ADDR_SHIFT         (0U)
/*! ADDR - Address */
#define DDR_DDRC_ADDR_ERR_INJ_ADDR(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ADDR_ERR_INJ_ADDR_SHIFT)) & DDR_DDRC_ADDR_ERR_INJ_ADDR_MASK)
/*! @} */

/*! @name EXT_ADDR_ERR_INJ - Extended Address Error Inject */
/*! @{ */

#define DDR_DDRC_EXT_ADDR_ERR_INJ_EADDR_MASK     (0xFFU)
#define DDR_DDRC_EXT_ADDR_ERR_INJ_EADDR_SHIFT    (0U)
/*! EADDR - Extended Address */
#define DDR_DDRC_EXT_ADDR_ERR_INJ_EADDR(x)       (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_EXT_ADDR_ERR_INJ_EADDR_SHIFT)) & DDR_DDRC_EXT_ADDR_ERR_INJ_EADDR_MASK)
/*! @} */

/*! @name CAPTURE_EXT_DATA_HI - Memory Extended Data Path Read Capture High */
/*! @{ */

#define DDR_DDRC_CAPTURE_EXT_DATA_HI_ECEHD_MASK  (0xFFFFFFFFU)
#define DDR_DDRC_CAPTURE_EXT_DATA_HI_ECEHD_SHIFT (0U)
/*! ECEHD - Error Capture Extended High Data Path */
#define DDR_DDRC_CAPTURE_EXT_DATA_HI_ECEHD(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_CAPTURE_EXT_DATA_HI_ECEHD_SHIFT)) & DDR_DDRC_CAPTURE_EXT_DATA_HI_ECEHD_MASK)
/*! @} */

/*! @name CAPTURE_EXT_DATA_LO - Memory Extended Data Path Read Capture Low */
/*! @{ */

#define DDR_DDRC_CAPTURE_EXT_DATA_LO_ECELD_MASK  (0xFFFFFFFFU)
#define DDR_DDRC_CAPTURE_EXT_DATA_LO_ECELD_SHIFT (0U)
/*! ECELD - Error Capture Extended Low Data Path */
#define DDR_DDRC_CAPTURE_EXT_DATA_LO_ECELD(x)    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_CAPTURE_EXT_DATA_LO_ECELD_SHIFT)) & DDR_DDRC_CAPTURE_EXT_DATA_LO_ECELD_MASK)
/*! @} */

/*! @name CAPTURE_DATA_HI - Memory Data Path Read Capture High */
/*! @{ */

#define DDR_DDRC_CAPTURE_DATA_HI_ECHD_MASK       (0xFFFFFFFFU)
#define DDR_DDRC_CAPTURE_DATA_HI_ECHD_SHIFT      (0U)
/*! ECHD - Error Capture High Data Path */
#define DDR_DDRC_CAPTURE_DATA_HI_ECHD(x)         (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_CAPTURE_DATA_HI_ECHD_SHIFT)) & DDR_DDRC_CAPTURE_DATA_HI_ECHD_MASK)
/*! @} */

/*! @name CAPTURE_DATA_LO - Memory Data Path Read Capture Low */
/*! @{ */

#define DDR_DDRC_CAPTURE_DATA_LO_ECLD_MASK       (0xFFFFFFFFU)
#define DDR_DDRC_CAPTURE_DATA_LO_ECLD_SHIFT      (0U)
/*! ECLD - Error Capture Low Data Path */
#define DDR_DDRC_CAPTURE_DATA_LO_ECLD(x)         (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_CAPTURE_DATA_LO_ECLD_SHIFT)) & DDR_DDRC_CAPTURE_DATA_LO_ECLD_MASK)
/*! @} */

/*! @name CAPTURE_ECC - Memory Data Path Read Capture ECC */
/*! @{ */

#define DDR_DDRC_CAPTURE_ECC_ECE_MASK            (0xFFFFFFFFU)
#define DDR_DDRC_CAPTURE_ECC_ECE_SHIFT           (0U)
/*! ECE - Error Capture ECC */
#define DDR_DDRC_CAPTURE_ECC_ECE(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_CAPTURE_ECC_ECE_SHIFT)) & DDR_DDRC_CAPTURE_ECC_ECE_MASK)
/*! @} */

/*! @name ERR_DETECT - Memory Error Detect */
/*! @{ */

#define DDR_DDRC_ERR_DETECT_MSE_MASK             (0x1U)
#define DDR_DDRC_ERR_DETECT_MSE_SHIFT            (0U)
/*! MSE - Memory-Select Error
 *  0b0..Not detected
 *  0b1..Detected
 */
#define DDR_DDRC_ERR_DETECT_MSE(x)               (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_MSE_SHIFT)) & DDR_DDRC_ERR_DETECT_MSE_MASK)

#define DDR_DDRC_ERR_DETECT_SBE_MASK             (0x4U)
#define DDR_DDRC_ERR_DETECT_SBE_SHIFT            (2U)
/*! SBE - Single-Bit ECC Errors
 *  0b0..Did not cross
 *  0b1..Crossed
 */
#define DDR_DDRC_ERR_DETECT_SBE(x)               (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_SBE_SHIFT)) & DDR_DDRC_ERR_DETECT_SBE_MASK)

#define DDR_DDRC_ERR_DETECT_MBE_MASK             (0x8U)
#define DDR_DDRC_ERR_DETECT_MBE_SHIFT            (3U)
/*! MBE - Multiple-Bit Error
 *  0b0..Not detected
 *  0b1..Detected
 */
#define DDR_DDRC_ERR_DETECT_MBE(x)               (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_MBE_SHIFT)) & DDR_DDRC_ERR_DETECT_MBE_MASK)

#define DDR_DDRC_ERR_DETECT_ILLTXNE_MASK         (0x10U)
#define DDR_DDRC_ERR_DETECT_ILLTXNE_SHIFT        (4U)
/*! ILLTXNE - Illegal transaction error.
 *  0b0..An illegal transaction has not been detected by the DDRC.
 *  0b1..A illegal transaction has been detected by the DDRC.
 */
#define DDR_DDRC_ERR_DETECT_ILLTXNE(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_ILLTXNE_SHIFT)) & DDR_DDRC_ERR_DETECT_ILLTXNE_MASK)

#define DDR_DDRC_ERR_DETECT_REFRATEE_MASK        (0x80U)
#define DDR_DDRC_ERR_DETECT_REFRATEE_SHIFT       (7U)
/*! REFRATEE - Refresh rate error.
 *  0b0..A refresh rate error has not been detected.
 *  0b1..A refresh rate error has been detected.
 */
#define DDR_DDRC_ERR_DETECT_REFRATEE(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_REFRATEE_SHIFT)) & DDR_DDRC_ERR_DETECT_REFRATEE_MASK)

#define DDR_DDRC_ERR_DETECT_LKSTP4E_MASK         (0x800U)
#define DDR_DDRC_ERR_DETECT_LKSTP4E_SHIFT        (11U)
/*! LKSTP4E - Lockstep 4 error.
 *  0b0..A Lockstep 4 error has not been detected.
 *  0b1..A Lockstep 4 error has been detected.
 */
#define DDR_DDRC_ERR_DETECT_LKSTP4E(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_LKSTP4E_SHIFT)) & DDR_DDRC_ERR_DETECT_LKSTP4E_MASK)

#define DDR_DDRC_ERR_DETECT_SSBE_MASK            (0x1000U)
#define DDR_DDRC_ERR_DETECT_SSBE_SHIFT           (12U)
/*! SSBE - Scrubbed Single-Bit ECC Error
 *  0b0..Did not cross
 *  0b1..Crossed
 */
#define DDR_DDRC_ERR_DETECT_SSBE(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_SSBE_SHIFT)) & DDR_DDRC_ERR_DETECT_SSBE_MASK)

#define DDR_DDRC_ERR_DETECT_LNKE_MASK            (0x2000U)
#define DDR_DDRC_ERR_DETECT_LNKE_SHIFT           (13U)
/*! LNKE - Link ECC Error
 *  0b0..Did not cross
 *  0b1..Crossed
 */
#define DDR_DDRC_ERR_DETECT_LNKE(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_LNKE_SHIFT)) & DDR_DDRC_ERR_DETECT_LNKE_MASK)

#define DDR_DDRC_ERR_DETECT_PHYE_MASK            (0x10000U)
#define DDR_DDRC_ERR_DETECT_PHYE_SHIFT           (16U)
/*! PHYE - PHY error.
 *  0b0..A DDR PHY error has not been detected.
 *  0b1..An error has been detected by the DDR PHY.
 */
#define DDR_DDRC_ERR_DETECT_PHYE(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_PHYE_SHIFT)) & DDR_DDRC_ERR_DETECT_PHYE_MASK)

#define DDR_DDRC_ERR_DETECT_IPE_MASK             (0x80000U)
#define DDR_DDRC_ERR_DETECT_IPE_SHIFT            (19U)
/*! IPE - Internal Parity Error
 *  0b0..Not detected
 *  0b1..Detected
 */
#define DDR_DDRC_ERR_DETECT_IPE(x)               (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_IPE_SHIFT)) & DDR_DDRC_ERR_DETECT_IPE_MASK)

#define DDR_DDRC_ERR_DETECT_UPDTMTE_MASK         (0x100000U)
#define DDR_DDRC_ERR_DETECT_UPDTMTE_SHIFT        (20U)
/*! UPDTMTE - Update Timeout Error
 *  0b0..Not detected
 *  0b1..Detected
 */
#define DDR_DDRC_ERR_DETECT_UPDTMTE(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_UPDTMTE_SHIFT)) & DDR_DDRC_ERR_DETECT_UPDTMTE_MASK)

#define DDR_DDRC_ERR_DETECT_CRCE_MASK            (0x200000U)
#define DDR_DDRC_ERR_DETECT_CRCE_SHIFT           (21U)
/*! CRCE - Configuration CRC Error
 *  0b0..Did not occur
 *  0b1..Occurred
 */
#define DDR_DDRC_ERR_DETECT_CRCE(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_CRCE_SHIFT)) & DDR_DDRC_ERR_DETECT_CRCE_MASK)

#define DDR_DDRC_ERR_DETECT_SMBE2_MASK           (0x400000U)
#define DDR_DDRC_ERR_DETECT_SMBE2_SHIFT          (22U)
/*! SMBE2 - SRAM Multi-Bit Error 2
 *  0b0..Did not occur
 *  0b1..Occurred
 */
#define DDR_DDRC_ERR_DETECT_SMBE2(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_SMBE2_SHIFT)) & DDR_DDRC_ERR_DETECT_SMBE2_MASK)

#define DDR_DDRC_ERR_DETECT_SMBE1_MASK           (0x800000U)
#define DDR_DDRC_ERR_DETECT_SMBE1_SHIFT          (23U)
/*! SMBE1 - SRAM Multi-Bit Error 1
 *  0b0..Did not occur
 *  0b1..Occurred
 */
#define DDR_DDRC_ERR_DETECT_SMBE1(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_SMBE1_SHIFT)) & DDR_DDRC_ERR_DETECT_SMBE1_MASK)

#define DDR_DDRC_ERR_DETECT_SSBE2_MASK           (0x1000000U)
#define DDR_DDRC_ERR_DETECT_SSBE2_SHIFT          (24U)
/*! SSBE2 - SRAM SBE 2
 *  0b0..Did not occur
 *  0b1..Occurred
 */
#define DDR_DDRC_ERR_DETECT_SSBE2(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_SSBE2_SHIFT)) & DDR_DDRC_ERR_DETECT_SSBE2_MASK)

#define DDR_DDRC_ERR_DETECT_SSBE1_MASK           (0x2000000U)
#define DDR_DDRC_ERR_DETECT_SSBE1_SHIFT          (25U)
/*! SSBE1 - SRAM SBE 1
 *  0b0..Did not occur
 *  0b1..Occurred
 */
#define DDR_DDRC_ERR_DETECT_SSBE1(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_SSBE1_SHIFT)) & DDR_DDRC_ERR_DETECT_SSBE1_MASK)

#define DDR_DDRC_ERR_DETECT_WTAGE_MASK           (0x4000000U)
#define DDR_DDRC_ERR_DETECT_WTAGE_SHIFT          (26U)
/*! WTAGE - Write Tag Error
 *  0b0..Not detected
 *  0b1..Detected
 */
#define DDR_DDRC_ERR_DETECT_WTAGE(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_WTAGE_SHIFT)) & DDR_DDRC_ERR_DETECT_WTAGE_MASK)

#define DDR_DDRC_ERR_DETECT_RTAGE_MASK           (0x8000000U)
#define DDR_DDRC_ERR_DETECT_RTAGE_SHIFT          (27U)
/*! RTAGE - Read Tag Error
 *  0b0..Not detected
 *  0b1..Detected
 */
#define DDR_DDRC_ERR_DETECT_RTAGE(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_RTAGE_SHIFT)) & DDR_DDRC_ERR_DETECT_RTAGE_MASK)

#define DDR_DDRC_ERR_DETECT_WTTE_MASK            (0x10000000U)
#define DDR_DDRC_ERR_DETECT_WTTE_SHIFT           (28U)
/*! WTTE - Write Tag Timeout Error
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_ERR_DETECT_WTTE(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_WTTE_SHIFT)) & DDR_DDRC_ERR_DETECT_WTTE_MASK)

#define DDR_DDRC_ERR_DETECT_RTTE_MASK            (0x20000000U)
#define DDR_DDRC_ERR_DETECT_RTTE_SHIFT           (29U)
/*! RTTE - Read Tag Timeout Error
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_ERR_DETECT_RTTE(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_RTTE_SHIFT)) & DDR_DDRC_ERR_DETECT_RTTE_MASK)

#define DDR_DDRC_ERR_DETECT_RTMTE_MASK           (0x40000000U)
#define DDR_DDRC_ERR_DETECT_RTMTE_SHIFT          (30U)
/*! RTMTE - Read Timeout Error
 *  0b0..Not detected
 *  0b1..Detected
 */
#define DDR_DDRC_ERR_DETECT_RTMTE(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_RTMTE_SHIFT)) & DDR_DDRC_ERR_DETECT_RTMTE_MASK)

#define DDR_DDRC_ERR_DETECT_MME_MASK             (0x80000000U)
#define DDR_DDRC_ERR_DETECT_MME_SHIFT            (31U)
/*! MME - Multiple Memory Errors
 *  0b0..Not detected
 *  0b1..Detected
 */
#define DDR_DDRC_ERR_DETECT_MME(x)               (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DETECT_MME_SHIFT)) & DDR_DDRC_ERR_DETECT_MME_MASK)
/*! @} */

/*! @name ERR_DISABLE - Memory Error Disable */
/*! @{ */

#define DDR_DDRC_ERR_DISABLE_MSED_MASK           (0x1U)
#define DDR_DDRC_ERR_DISABLE_MSED_SHIFT          (0U)
/*! MSED - Memory-Select Error Disable
 *  0b0..Enables
 *  0b1..Disables
 */
#define DDR_DDRC_ERR_DISABLE_MSED(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DISABLE_MSED_SHIFT)) & DDR_DDRC_ERR_DISABLE_MSED_MASK)

#define DDR_DDRC_ERR_DISABLE_SBED_MASK           (0x4U)
#define DDR_DDRC_ERR_DISABLE_SBED_SHIFT          (2U)
/*! SBED - Single-Bit ECC Error Disable
 *  0b0..Enables
 *  0b1..Disables
 */
#define DDR_DDRC_ERR_DISABLE_SBED(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DISABLE_SBED_SHIFT)) & DDR_DDRC_ERR_DISABLE_SBED_MASK)

#define DDR_DDRC_ERR_DISABLE_MBED_MASK           (0x8U)
#define DDR_DDRC_ERR_DISABLE_MBED_SHIFT          (3U)
/*! MBED - Multiple-Bit ECC Error Disable
 *  0b0..Detected
 *  0b1..Not detected or reported
 */
#define DDR_DDRC_ERR_DISABLE_MBED(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DISABLE_MBED_SHIFT)) & DDR_DDRC_ERR_DISABLE_MBED_MASK)

#define DDR_DDRC_ERR_DISABLE_ILLTXNED_MASK       (0x10U)
#define DDR_DDRC_ERR_DISABLE_ILLTXNED_SHIFT      (4U)
/*! ILLTXNED - Illegal Transaction Error Disable
 *  0b0..Enables
 *  0b1..Disables
 */
#define DDR_DDRC_ERR_DISABLE_ILLTXNED(x)         (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DISABLE_ILLTXNED_SHIFT)) & DDR_DDRC_ERR_DISABLE_ILLTXNED_MASK)

#define DDR_DDRC_ERR_DISABLE_REFRATEED_MASK      (0x80U)
#define DDR_DDRC_ERR_DISABLE_REFRATEED_SHIFT     (7U)
/*! REFRATEED - Refresh Rate Error Disable
 *  0b0..Enables
 *  0b1..Disables
 */
#define DDR_DDRC_ERR_DISABLE_REFRATEED(x)        (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DISABLE_REFRATEED_SHIFT)) & DDR_DDRC_ERR_DISABLE_REFRATEED_MASK)

#define DDR_DDRC_ERR_DISABLE_LNKED_MASK          (0x100U)
#define DDR_DDRC_ERR_DISABLE_LNKED_SHIFT         (8U)
/*! LNKED - Link ECC Error Disable
 *  0b0..Enables
 *  0b1..Disables
 */
#define DDR_DDRC_ERR_DISABLE_LNKED(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DISABLE_LNKED_SHIFT)) & DDR_DDRC_ERR_DISABLE_LNKED_MASK)

#define DDR_DDRC_ERR_DISABLE_SSBED_MASK          (0x1000U)
#define DDR_DDRC_ERR_DISABLE_SSBED_SHIFT         (12U)
/*! SSBED - Scrubbed Single-Bit ECC Error Disable
 *  0b0..Enables
 *  0b1..Disables
 */
#define DDR_DDRC_ERR_DISABLE_SSBED(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DISABLE_SSBED_SHIFT)) & DDR_DDRC_ERR_DISABLE_SSBED_MASK)

#define DDR_DDRC_ERR_DISABLE_PHYED_MASK          (0x10000U)
#define DDR_DDRC_ERR_DISABLE_PHYED_SHIFT         (16U)
/*! PHYED - PHY Error Disable
 *  0b0..Enables
 *  0b1..Disables
 */
#define DDR_DDRC_ERR_DISABLE_PHYED(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DISABLE_PHYED_SHIFT)) & DDR_DDRC_ERR_DISABLE_PHYED_MASK)

#define DDR_DDRC_ERR_DISABLE_UPDTMTED_MASK       (0x100000U)
#define DDR_DDRC_ERR_DISABLE_UPDTMTED_SHIFT      (20U)
/*! UPDTMTED - Update Timeout Error Disable
 *  0b0..Enables
 *  0b1..Disables
 */
#define DDR_DDRC_ERR_DISABLE_UPDTMTED(x)         (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_DISABLE_UPDTMTED_SHIFT)) & DDR_DDRC_ERR_DISABLE_UPDTMTED_MASK)
/*! @} */

/*! @name ERR_INT_EN - Memory Error Interrupt Enable */
/*! @{ */

#define DDR_DDRC_ERR_INT_EN_MSEE_MASK            (0x1U)
#define DDR_DDRC_ERR_INT_EN_MSEE_SHIFT           (0U)
/*! MSEE - Memory-Select Error Interrupt Enable
 *  0b0..No
 *  0b1..Yes
 */
#define DDR_DDRC_ERR_INT_EN_MSEE(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_INT_EN_MSEE_SHIFT)) & DDR_DDRC_ERR_INT_EN_MSEE_MASK)

#define DDR_DDRC_ERR_INT_EN_SBEE_MASK            (0x4U)
#define DDR_DDRC_ERR_INT_EN_SBEE_SHIFT           (2U)
/*! SBEE - Single-Bit ECC Error Interrupt Enable
 *  0b0..No
 *  0b1..Yes
 */
#define DDR_DDRC_ERR_INT_EN_SBEE(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_INT_EN_SBEE_SHIFT)) & DDR_DDRC_ERR_INT_EN_SBEE_MASK)

#define DDR_DDRC_ERR_INT_EN_MBEE_MASK            (0x8U)
#define DDR_DDRC_ERR_INT_EN_MBEE_SHIFT           (3U)
/*! MBEE - Multiple-Bit ECC Error Interrupt Enable
 *  0b0..No
 *  0b1..Yes
 */
#define DDR_DDRC_ERR_INT_EN_MBEE(x)              (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_INT_EN_MBEE_SHIFT)) & DDR_DDRC_ERR_INT_EN_MBEE_MASK)

#define DDR_DDRC_ERR_INT_EN_SSBE12E_MASK         (0x10U)
#define DDR_DDRC_ERR_INT_EN_SSBE12E_SHIFT        (4U)
/*! SSBE12E - SRAM Single-Bit Error Interrupt Enable
 *  0b0..No
 *  0b1..Yes
 */
#define DDR_DDRC_ERR_INT_EN_SSBE12E(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_INT_EN_SSBE12E_SHIFT)) & DDR_DDRC_ERR_INT_EN_SSBE12E_MASK)

#define DDR_DDRC_ERR_INT_EN_REFRATEEE_MASK       (0x80U)
#define DDR_DDRC_ERR_INT_EN_REFRATEEE_SHIFT      (7U)
/*! REFRATEEE - Refresh Rate Interrupt Enable
 *  0b0..No
 *  0b1..Yes
 */
#define DDR_DDRC_ERR_INT_EN_REFRATEEE(x)         (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_INT_EN_REFRATEEE_SHIFT)) & DDR_DDRC_ERR_INT_EN_REFRATEEE_MASK)

#define DDR_DDRC_ERR_INT_EN_ILLTXNEE_MASK        (0x100U)
#define DDR_DDRC_ERR_INT_EN_ILLTXNEE_SHIFT       (8U)
/*! ILLTXNEE - Illegal Transaction Interrupt Enable
 *  0b0..No
 *  0b1..Yes
 */
#define DDR_DDRC_ERR_INT_EN_ILLTXNEE(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_INT_EN_ILLTXNEE_SHIFT)) & DDR_DDRC_ERR_INT_EN_ILLTXNEE_MASK)

#define DDR_DDRC_ERR_INT_EN_LNKEE_MASK           (0x200U)
#define DDR_DDRC_ERR_INT_EN_LNKEE_SHIFT          (9U)
/*! LNKEE - Link ECC Error Interrupt Enable
 *  0b0..No
 *  0b1..Yes
 */
#define DDR_DDRC_ERR_INT_EN_LNKEE(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_INT_EN_LNKEE_SHIFT)) & DDR_DDRC_ERR_INT_EN_LNKEE_MASK)

#define DDR_DDRC_ERR_INT_EN_SSBEE_MASK           (0x1000U)
#define DDR_DDRC_ERR_INT_EN_SSBEE_SHIFT          (12U)
/*! SSBEE - Scrubbed Single-Bit ECC Error Interrupt Enable
 *  0b0..No
 *  0b1..Yes
 */
#define DDR_DDRC_ERR_INT_EN_SSBEE(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_INT_EN_SSBEE_SHIFT)) & DDR_DDRC_ERR_INT_EN_SSBEE_MASK)

#define DDR_DDRC_ERR_INT_EN_PHYEE_MASK           (0x10000U)
#define DDR_DDRC_ERR_INT_EN_PHYEE_SHIFT          (16U)
/*! PHYEE - PHY error interrupt enable.
 *  0b0..PHY errors cannot generate interrupts.
 *  0b1..PHY errors generate interrupts.
 */
#define DDR_DDRC_ERR_INT_EN_PHYEE(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_INT_EN_PHYEE_SHIFT)) & DDR_DDRC_ERR_INT_EN_PHYEE_MASK)

#define DDR_DDRC_ERR_INT_EN_UPDTMTEE_MASK        (0x100000U)
#define DDR_DDRC_ERR_INT_EN_UPDTMTEE_SHIFT       (20U)
/*! UPDTMTEE - Update Timeout Interrupt Enable
 *  0b0..No
 *  0b1..Yes
 */
#define DDR_DDRC_ERR_INT_EN_UPDTMTEE(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_INT_EN_UPDTMTEE_SHIFT)) & DDR_DDRC_ERR_INT_EN_UPDTMTEE_MASK)
/*! @} */

/*! @name CAPTURE_ATTRIBUTES - Memory Error Attributes Capture */
/*! @{ */

#define DDR_DDRC_CAPTURE_ATTRIBUTES_VLD_MASK     (0x1U)
#define DDR_DDRC_CAPTURE_ATTRIBUTES_VLD_SHIFT    (0U)
/*! VLD - Valid */
#define DDR_DDRC_CAPTURE_ATTRIBUTES_VLD(x)       (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_CAPTURE_ATTRIBUTES_VLD_SHIFT)) & DDR_DDRC_CAPTURE_ATTRIBUTES_VLD_MASK)

#define DDR_DDRC_CAPTURE_ATTRIBUTES_TTYP_MASK    (0x3000U)
#define DDR_DDRC_CAPTURE_ATTRIBUTES_TTYP_SHIFT   (12U)
/*! TTYP - Error Transaction Type
 *  0b00..Reserved
 *  0b01..Write
 *  0b10..Read
 *  0b11..Read-modify-write
 */
#define DDR_DDRC_CAPTURE_ATTRIBUTES_TTYP(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_CAPTURE_ATTRIBUTES_TTYP_SHIFT)) & DDR_DDRC_CAPTURE_ATTRIBUTES_TTYP_MASK)

#define DDR_DDRC_CAPTURE_ATTRIBUTES_TSIZ_MASK    (0x7000000U)
#define DDR_DDRC_CAPTURE_ATTRIBUTES_TSIZ_SHIFT   (24U)
/*! TSIZ - Error Transaction Size
 *  0b000..8
 *  0b001..1
 *  0b010..2
 *  0b011..3
 *  0b100..4
 *  0b101..5
 *  0b110..6
 *  0b111..7
 */
#define DDR_DDRC_CAPTURE_ATTRIBUTES_TSIZ(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_CAPTURE_ATTRIBUTES_TSIZ_SHIFT)) & DDR_DDRC_CAPTURE_ATTRIBUTES_TSIZ_MASK)

#define DDR_DDRC_CAPTURE_ATTRIBUTES_BNUM_MASK    (0x70000000U)
#define DDR_DDRC_CAPTURE_ATTRIBUTES_BNUM_SHIFT   (28U)
/*! BNUM - Data Beat Number */
#define DDR_DDRC_CAPTURE_ATTRIBUTES_BNUM(x)      (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_CAPTURE_ATTRIBUTES_BNUM_SHIFT)) & DDR_DDRC_CAPTURE_ATTRIBUTES_BNUM_MASK)
/*! @} */

/*! @name CAPTURE_ADDRESS - Memory Error Address Capture */
/*! @{ */

#define DDR_DDRC_CAPTURE_ADDRESS_CADDR_MASK      (0xFFFFFFFFU)
#define DDR_DDRC_CAPTURE_ADDRESS_CADDR_SHIFT     (0U)
/*! CADDR - Captured Address */
#define DDR_DDRC_CAPTURE_ADDRESS_CADDR(x)        (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_CAPTURE_ADDRESS_CADDR_SHIFT)) & DDR_DDRC_CAPTURE_ADDRESS_CADDR_MASK)
/*! @} */

/*! @name CAPTURE_EXT_ADDRESS - Memory Error Extended Address Capture */
/*! @{ */

#define DDR_DDRC_CAPTURE_EXT_ADDRESS_CEADDR_MASK (0xFFU)
#define DDR_DDRC_CAPTURE_EXT_ADDRESS_CEADDR_SHIFT (0U)
/*! CEADDR - Captured Extended Address */
#define DDR_DDRC_CAPTURE_EXT_ADDRESS_CEADDR(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_CAPTURE_EXT_ADDRESS_CEADDR_SHIFT)) & DDR_DDRC_CAPTURE_EXT_ADDRESS_CEADDR_MASK)
/*! @} */

/*! @name ERR_SBE - Single-Bit ECC Memory Error Management */
/*! @{ */

#define DDR_DDRC_ERR_SBE_SBEC_MASK               (0xFFU)
#define DDR_DDRC_ERR_SBE_SBEC_SHIFT              (0U)
/*! SBEC - SBE Counter */
#define DDR_DDRC_ERR_SBE_SBEC(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_SBE_SBEC_SHIFT)) & DDR_DDRC_ERR_SBE_SBEC_MASK)

#define DDR_DDRC_ERR_SBE_SSBEC_MASK              (0xFF00U)
#define DDR_DDRC_ERR_SBE_SSBEC_SHIFT             (8U)
/*! SSBEC - Scrubbed SBE Counter */
#define DDR_DDRC_ERR_SBE_SSBEC(x)                (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_SBE_SSBEC_SHIFT)) & DDR_DDRC_ERR_SBE_SSBEC_MASK)

#define DDR_DDRC_ERR_SBE_SBET_MASK               (0xFF0000U)
#define DDR_DDRC_ERR_SBE_SBET_SHIFT              (16U)
/*! SBET - SBE Threshold */
#define DDR_DDRC_ERR_SBE_SBET(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_SBE_SBET_SHIFT)) & DDR_DDRC_ERR_SBE_SBET_MASK)

#define DDR_DDRC_ERR_SBE_SSBET_MASK              (0xFF000000U)
#define DDR_DDRC_ERR_SBE_SSBET_SHIFT             (24U)
/*! SSBET - Scrubbed SBE Threshold */
#define DDR_DDRC_ERR_SBE_SSBET(x)                (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ERR_SBE_SSBET_SHIFT)) & DDR_DDRC_ERR_SBE_SSBET_MASK)
/*! @} */

/*! @name REG_CRC_GRP_1 - Register CRC Code For Group 1 */
/*! @{ */

#define DDR_DDRC_REG_CRC_GRP_1_CRC_1_MASK        (0xFFFFFFFFU)
#define DDR_DDRC_REG_CRC_GRP_1_CRC_1_SHIFT       (0U)
/*! CRC_1 - Programmed CRC Code */
#define DDR_DDRC_REG_CRC_GRP_1_CRC_1(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REG_CRC_GRP_1_CRC_1_SHIFT)) & DDR_DDRC_REG_CRC_GRP_1_CRC_1_MASK)
/*! @} */

/*! @name REG_CRC_GRP_2 - Register CRC Code For Group 2 */
/*! @{ */

#define DDR_DDRC_REG_CRC_GRP_2_CRC_2_MASK        (0xFFFFFFFFU)
#define DDR_DDRC_REG_CRC_GRP_2_CRC_2_SHIFT       (0U)
/*! CRC_2 - Programmed CRC Code */
#define DDR_DDRC_REG_CRC_GRP_2_CRC_2(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_REG_CRC_GRP_2_CRC_2_SHIFT)) & DDR_DDRC_REG_CRC_GRP_2_CRC_2_MASK)
/*! @} */

/*! @name ECC_EXT_REG_0 - ECC Extended Region 0 Configuration */
/*! @{ */

#define DDR_DDRC_ECC_EXT_REG_0_EXT_REG_0_EA_MASK (0xFFU)
#define DDR_DDRC_ECC_EXT_REG_0_EXT_REG_0_EA_SHIFT (0U)
/*! EXT_REG_0_EA - Extended Region 0 End Address */
#define DDR_DDRC_ECC_EXT_REG_0_EXT_REG_0_EA(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_EXT_REG_0_EXT_REG_0_EA_SHIFT)) & DDR_DDRC_ECC_EXT_REG_0_EXT_REG_0_EA_MASK)

#define DDR_DDRC_ECC_EXT_REG_0_EXT_REG_0_SA_MASK (0xFF0000U)
#define DDR_DDRC_ECC_EXT_REG_0_EXT_REG_0_SA_SHIFT (16U)
/*! EXT_REG_0_SA - Extended Region 0 Start Address */
#define DDR_DDRC_ECC_EXT_REG_0_EXT_REG_0_SA(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_EXT_REG_0_EXT_REG_0_SA_SHIFT)) & DDR_DDRC_ECC_EXT_REG_0_EXT_REG_0_SA_MASK)
/*! @} */

/*! @name ECC_EXT_REG_1 - ECC Extended Region 1 Configuration */
/*! @{ */

#define DDR_DDRC_ECC_EXT_REG_1_EXT_REG_1_EA_MASK (0xFFU)
#define DDR_DDRC_ECC_EXT_REG_1_EXT_REG_1_EA_SHIFT (0U)
/*! EXT_REG_1_EA - Extended Region 1 End Address */
#define DDR_DDRC_ECC_EXT_REG_1_EXT_REG_1_EA(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_EXT_REG_1_EXT_REG_1_EA_SHIFT)) & DDR_DDRC_ECC_EXT_REG_1_EXT_REG_1_EA_MASK)

#define DDR_DDRC_ECC_EXT_REG_1_EXT_REG_1_SA_MASK (0xFF0000U)
#define DDR_DDRC_ECC_EXT_REG_1_EXT_REG_1_SA_SHIFT (16U)
/*! EXT_REG_1_SA - Extended Region 1 Start Address */
#define DDR_DDRC_ECC_EXT_REG_1_EXT_REG_1_SA(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_EXT_REG_1_EXT_REG_1_SA_SHIFT)) & DDR_DDRC_ECC_EXT_REG_1_EXT_REG_1_SA_MASK)
/*! @} */

/*! @name ECC_EXT_REG_2 - ECC Extended Region 2 Configuration */
/*! @{ */

#define DDR_DDRC_ECC_EXT_REG_2_EXT_REG_2_EA_MASK (0xFFU)
#define DDR_DDRC_ECC_EXT_REG_2_EXT_REG_2_EA_SHIFT (0U)
/*! EXT_REG_2_EA - Extended Region 2 End Address */
#define DDR_DDRC_ECC_EXT_REG_2_EXT_REG_2_EA(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_EXT_REG_2_EXT_REG_2_EA_SHIFT)) & DDR_DDRC_ECC_EXT_REG_2_EXT_REG_2_EA_MASK)

#define DDR_DDRC_ECC_EXT_REG_2_EXT_REG_2_SA_MASK (0xFF0000U)
#define DDR_DDRC_ECC_EXT_REG_2_EXT_REG_2_SA_SHIFT (16U)
/*! EXT_REG_2_SA - Extended Region 2 Start Address */
#define DDR_DDRC_ECC_EXT_REG_2_EXT_REG_2_SA(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_EXT_REG_2_EXT_REG_2_SA_SHIFT)) & DDR_DDRC_ECC_EXT_REG_2_EXT_REG_2_SA_MASK)
/*! @} */

/*! @name ECC_EXT_REG_3 - ECC Extended Region 3 Configuration */
/*! @{ */

#define DDR_DDRC_ECC_EXT_REG_3_EXT_REG_3_EA_MASK (0xFFU)
#define DDR_DDRC_ECC_EXT_REG_3_EXT_REG_3_EA_SHIFT (0U)
/*! EXT_REG_3_EA - Extended Region 3 End Address */
#define DDR_DDRC_ECC_EXT_REG_3_EXT_REG_3_EA(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_EXT_REG_3_EXT_REG_3_EA_SHIFT)) & DDR_DDRC_ECC_EXT_REG_3_EXT_REG_3_EA_MASK)

#define DDR_DDRC_ECC_EXT_REG_3_EXT_REG_3_SA_MASK (0xFF0000U)
#define DDR_DDRC_ECC_EXT_REG_3_EXT_REG_3_SA_SHIFT (16U)
/*! EXT_REG_3_SA - Extended Region 3 Start Address */
#define DDR_DDRC_ECC_EXT_REG_3_EXT_REG_3_SA(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_EXT_REG_3_EXT_REG_3_SA_SHIFT)) & DDR_DDRC_ECC_EXT_REG_3_EXT_REG_3_SA_MASK)
/*! @} */

/*! @name ECC_EXT_REG_4 - ECC Extended Region 4 Configuration */
/*! @{ */

#define DDR_DDRC_ECC_EXT_REG_4_EXT_REG_4_EA_MASK (0xFFU)
#define DDR_DDRC_ECC_EXT_REG_4_EXT_REG_4_EA_SHIFT (0U)
/*! EXT_REG_4_EA - Extended Region 4 End Address */
#define DDR_DDRC_ECC_EXT_REG_4_EXT_REG_4_EA(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_EXT_REG_4_EXT_REG_4_EA_SHIFT)) & DDR_DDRC_ECC_EXT_REG_4_EXT_REG_4_EA_MASK)

#define DDR_DDRC_ECC_EXT_REG_4_EXT_REG_4_SA_MASK (0xFF0000U)
#define DDR_DDRC_ECC_EXT_REG_4_EXT_REG_4_SA_SHIFT (16U)
/*! EXT_REG_4_SA - Extended Region 4 Start Address */
#define DDR_DDRC_ECC_EXT_REG_4_EXT_REG_4_SA(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_EXT_REG_4_EXT_REG_4_SA_SHIFT)) & DDR_DDRC_ECC_EXT_REG_4_EXT_REG_4_SA_MASK)
/*! @} */

/*! @name ECC_EXT_REG_5 - ECC Extended Region 5 Configuration */
/*! @{ */

#define DDR_DDRC_ECC_EXT_REG_5_EXT_REG_5_EA_MASK (0xFFU)
#define DDR_DDRC_ECC_EXT_REG_5_EXT_REG_5_EA_SHIFT (0U)
/*! EXT_REG_5_EA - Extended Region 5 End Address */
#define DDR_DDRC_ECC_EXT_REG_5_EXT_REG_5_EA(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_EXT_REG_5_EXT_REG_5_EA_SHIFT)) & DDR_DDRC_ECC_EXT_REG_5_EXT_REG_5_EA_MASK)

#define DDR_DDRC_ECC_EXT_REG_5_EXT_REG_5_SA_MASK (0xFF0000U)
#define DDR_DDRC_ECC_EXT_REG_5_EXT_REG_5_SA_SHIFT (16U)
/*! EXT_REG_5_SA - Extended Region 5 Start Address */
#define DDR_DDRC_ECC_EXT_REG_5_EXT_REG_5_SA(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_EXT_REG_5_EXT_REG_5_SA_SHIFT)) & DDR_DDRC_ECC_EXT_REG_5_EXT_REG_5_SA_MASK)
/*! @} */

/*! @name ECC_EXT_REG_6 - ECC Extended Region 6 Configuration */
/*! @{ */

#define DDR_DDRC_ECC_EXT_REG_6_EXT_REG_6_EA_MASK (0xFFU)
#define DDR_DDRC_ECC_EXT_REG_6_EXT_REG_6_EA_SHIFT (0U)
/*! EXT_REG_6_EA - Extended Region 6 End Address */
#define DDR_DDRC_ECC_EXT_REG_6_EXT_REG_6_EA(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_EXT_REG_6_EXT_REG_6_EA_SHIFT)) & DDR_DDRC_ECC_EXT_REG_6_EXT_REG_6_EA_MASK)

#define DDR_DDRC_ECC_EXT_REG_6_EXT_REG_6_SA_MASK (0xFF0000U)
#define DDR_DDRC_ECC_EXT_REG_6_EXT_REG_6_SA_SHIFT (16U)
/*! EXT_REG_6_SA - Extended Region 6 Start Address */
#define DDR_DDRC_ECC_EXT_REG_6_EXT_REG_6_SA(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_EXT_REG_6_EXT_REG_6_SA_SHIFT)) & DDR_DDRC_ECC_EXT_REG_6_EXT_REG_6_SA_MASK)
/*! @} */

/*! @name ECC_EXT_REG_7 - ECC Extended Region 7 Configuration */
/*! @{ */

#define DDR_DDRC_ECC_EXT_REG_7_EXT_REG_7_EA_MASK (0xFFU)
#define DDR_DDRC_ECC_EXT_REG_7_EXT_REG_7_EA_SHIFT (0U)
/*! EXT_REG_7_EA - Extended Region 7 End Address */
#define DDR_DDRC_ECC_EXT_REG_7_EXT_REG_7_EA(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_EXT_REG_7_EXT_REG_7_EA_SHIFT)) & DDR_DDRC_ECC_EXT_REG_7_EXT_REG_7_EA_MASK)

#define DDR_DDRC_ECC_EXT_REG_7_EXT_REG_7_SA_MASK (0xFF0000U)
#define DDR_DDRC_ECC_EXT_REG_7_EXT_REG_7_SA_SHIFT (16U)
/*! EXT_REG_7_SA - Extended Region 7 Start Address */
#define DDR_DDRC_ECC_EXT_REG_7_EXT_REG_7_SA(x)   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_EXT_REG_7_EXT_REG_7_SA_SHIFT)) & DDR_DDRC_ECC_EXT_REG_7_EXT_REG_7_SA_MASK)
/*! @} */

/*! @name ECC_REG_0 - ECC Region 0 Configuration */
/*! @{ */

#define DDR_DDRC_ECC_REG_0_REG_0_EA_MASK         (0xFFFU)
#define DDR_DDRC_ECC_REG_0_REG_0_EA_SHIFT        (0U)
/*! REG_0_EA - Region 0 End Address */
#define DDR_DDRC_ECC_REG_0_REG_0_EA(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_0_REG_0_EA_SHIFT)) & DDR_DDRC_ECC_REG_0_REG_0_EA_MASK)

#define DDR_DDRC_ECC_REG_0_REG_0_SA_MASK         (0xFFF0000U)
#define DDR_DDRC_ECC_REG_0_REG_0_SA_SHIFT        (16U)
/*! REG_0_SA - Region 0 Start Address */
#define DDR_DDRC_ECC_REG_0_REG_0_SA(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_0_REG_0_SA_SHIFT)) & DDR_DDRC_ECC_REG_0_REG_0_SA_MASK)

#define DDR_DDRC_ECC_REG_0_REG_0_EN_MASK         (0x80000000U)
#define DDR_DDRC_ECC_REG_0_REG_0_EN_SHIFT        (31U)
/*! REG_0_EN - Region 0 Enable
 *  0b0..Does not use region 0 for ECC enablement
 *  0b1..Protects addresses from region 0 with ECC
 */
#define DDR_DDRC_ECC_REG_0_REG_0_EN(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_0_REG_0_EN_SHIFT)) & DDR_DDRC_ECC_REG_0_REG_0_EN_MASK)
/*! @} */

/*! @name ECC_REG_1 - ECC Region 1 Configuration */
/*! @{ */

#define DDR_DDRC_ECC_REG_1_REG_1_EA_MASK         (0xFFFU)
#define DDR_DDRC_ECC_REG_1_REG_1_EA_SHIFT        (0U)
/*! REG_1_EA - Region 1 End Address */
#define DDR_DDRC_ECC_REG_1_REG_1_EA(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_1_REG_1_EA_SHIFT)) & DDR_DDRC_ECC_REG_1_REG_1_EA_MASK)

#define DDR_DDRC_ECC_REG_1_REG_1_SA_MASK         (0xFFF0000U)
#define DDR_DDRC_ECC_REG_1_REG_1_SA_SHIFT        (16U)
/*! REG_1_SA - Region 1 Start Address */
#define DDR_DDRC_ECC_REG_1_REG_1_SA(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_1_REG_1_SA_SHIFT)) & DDR_DDRC_ECC_REG_1_REG_1_SA_MASK)

#define DDR_DDRC_ECC_REG_1_REG_1_EN_MASK         (0x80000000U)
#define DDR_DDRC_ECC_REG_1_REG_1_EN_SHIFT        (31U)
/*! REG_1_EN - Region 1 Enable
 *  0b0..Does not use region 1 for ECC enablement
 *  0b1..Protects addresses from region 1 with ECC
 */
#define DDR_DDRC_ECC_REG_1_REG_1_EN(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_1_REG_1_EN_SHIFT)) & DDR_DDRC_ECC_REG_1_REG_1_EN_MASK)
/*! @} */

/*! @name ECC_REG_2 - ECC Region 2 Configuration */
/*! @{ */

#define DDR_DDRC_ECC_REG_2_REG_2_EA_MASK         (0xFFFU)
#define DDR_DDRC_ECC_REG_2_REG_2_EA_SHIFT        (0U)
/*! REG_2_EA - Region 2 End Address */
#define DDR_DDRC_ECC_REG_2_REG_2_EA(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_2_REG_2_EA_SHIFT)) & DDR_DDRC_ECC_REG_2_REG_2_EA_MASK)

#define DDR_DDRC_ECC_REG_2_REG_2_SA_MASK         (0xFFF0000U)
#define DDR_DDRC_ECC_REG_2_REG_2_SA_SHIFT        (16U)
/*! REG_2_SA - Region 2 Start Address */
#define DDR_DDRC_ECC_REG_2_REG_2_SA(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_2_REG_2_SA_SHIFT)) & DDR_DDRC_ECC_REG_2_REG_2_SA_MASK)

#define DDR_DDRC_ECC_REG_2_REG_2_EN_MASK         (0x80000000U)
#define DDR_DDRC_ECC_REG_2_REG_2_EN_SHIFT        (31U)
/*! REG_2_EN - Region 2 Enable
 *  0b0..Does not use region 2 for ECC enablement
 *  0b1..Protects addresses from region 2 with ECC
 */
#define DDR_DDRC_ECC_REG_2_REG_2_EN(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_2_REG_2_EN_SHIFT)) & DDR_DDRC_ECC_REG_2_REG_2_EN_MASK)
/*! @} */

/*! @name ECC_REG_3 - ECC Region 3 Configuration */
/*! @{ */

#define DDR_DDRC_ECC_REG_3_REG_3_EA_MASK         (0xFFFU)
#define DDR_DDRC_ECC_REG_3_REG_3_EA_SHIFT        (0U)
/*! REG_3_EA - Region 3 End Address */
#define DDR_DDRC_ECC_REG_3_REG_3_EA(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_3_REG_3_EA_SHIFT)) & DDR_DDRC_ECC_REG_3_REG_3_EA_MASK)

#define DDR_DDRC_ECC_REG_3_REG_3_SA_MASK         (0xFFF0000U)
#define DDR_DDRC_ECC_REG_3_REG_3_SA_SHIFT        (16U)
/*! REG_3_SA - Region 3 Start Address */
#define DDR_DDRC_ECC_REG_3_REG_3_SA(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_3_REG_3_SA_SHIFT)) & DDR_DDRC_ECC_REG_3_REG_3_SA_MASK)

#define DDR_DDRC_ECC_REG_3_REG_3_EN_MASK         (0x80000000U)
#define DDR_DDRC_ECC_REG_3_REG_3_EN_SHIFT        (31U)
/*! REG_3_EN - Region 3 Enable
 *  0b0..Does not use region 3 for ECC enablement
 *  0b1..Protects addresses from region 3 with ECC
 */
#define DDR_DDRC_ECC_REG_3_REG_3_EN(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_3_REG_3_EN_SHIFT)) & DDR_DDRC_ECC_REG_3_REG_3_EN_MASK)
/*! @} */

/*! @name ECC_REG_4 - ECC Region 4 Configuration */
/*! @{ */

#define DDR_DDRC_ECC_REG_4_REG_4_EA_MASK         (0xFFFU)
#define DDR_DDRC_ECC_REG_4_REG_4_EA_SHIFT        (0U)
/*! REG_4_EA - Region 4 End Address */
#define DDR_DDRC_ECC_REG_4_REG_4_EA(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_4_REG_4_EA_SHIFT)) & DDR_DDRC_ECC_REG_4_REG_4_EA_MASK)

#define DDR_DDRC_ECC_REG_4_REG_4_SA_MASK         (0xFFF0000U)
#define DDR_DDRC_ECC_REG_4_REG_4_SA_SHIFT        (16U)
/*! REG_4_SA - Region 4 Start Address */
#define DDR_DDRC_ECC_REG_4_REG_4_SA(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_4_REG_4_SA_SHIFT)) & DDR_DDRC_ECC_REG_4_REG_4_SA_MASK)

#define DDR_DDRC_ECC_REG_4_REG_4_EN_MASK         (0x80000000U)
#define DDR_DDRC_ECC_REG_4_REG_4_EN_SHIFT        (31U)
/*! REG_4_EN - Region 4 Enable
 *  0b0..Does not use region 4 for ECC enablement
 *  0b1..Protects addresses from region 4 with ECC
 */
#define DDR_DDRC_ECC_REG_4_REG_4_EN(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_4_REG_4_EN_SHIFT)) & DDR_DDRC_ECC_REG_4_REG_4_EN_MASK)
/*! @} */

/*! @name ECC_REG_5 - ECC Region 5 Configuration */
/*! @{ */

#define DDR_DDRC_ECC_REG_5_REG_5_EA_MASK         (0xFFFU)
#define DDR_DDRC_ECC_REG_5_REG_5_EA_SHIFT        (0U)
/*! REG_5_EA - Region 5 End Address */
#define DDR_DDRC_ECC_REG_5_REG_5_EA(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_5_REG_5_EA_SHIFT)) & DDR_DDRC_ECC_REG_5_REG_5_EA_MASK)

#define DDR_DDRC_ECC_REG_5_REG_5_SA_MASK         (0xFFF0000U)
#define DDR_DDRC_ECC_REG_5_REG_5_SA_SHIFT        (16U)
/*! REG_5_SA - Region 5 Start Address */
#define DDR_DDRC_ECC_REG_5_REG_5_SA(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_5_REG_5_SA_SHIFT)) & DDR_DDRC_ECC_REG_5_REG_5_SA_MASK)

#define DDR_DDRC_ECC_REG_5_REG_5_EN_MASK         (0x80000000U)
#define DDR_DDRC_ECC_REG_5_REG_5_EN_SHIFT        (31U)
/*! REG_5_EN - Region 5 Enable
 *  0b0..Does not use region 5 for ECC enablement
 *  0b1..Protects addresses from region 5 with ECC
 */
#define DDR_DDRC_ECC_REG_5_REG_5_EN(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_5_REG_5_EN_SHIFT)) & DDR_DDRC_ECC_REG_5_REG_5_EN_MASK)
/*! @} */

/*! @name ECC_REG_6 - ECC Region 6 Configuration */
/*! @{ */

#define DDR_DDRC_ECC_REG_6_REG_6_EA_MASK         (0xFFFU)
#define DDR_DDRC_ECC_REG_6_REG_6_EA_SHIFT        (0U)
/*! REG_6_EA - Region 6 End Address */
#define DDR_DDRC_ECC_REG_6_REG_6_EA(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_6_REG_6_EA_SHIFT)) & DDR_DDRC_ECC_REG_6_REG_6_EA_MASK)

#define DDR_DDRC_ECC_REG_6_REG_6_SA_MASK         (0xFFF0000U)
#define DDR_DDRC_ECC_REG_6_REG_6_SA_SHIFT        (16U)
/*! REG_6_SA - Region 6 Start Address */
#define DDR_DDRC_ECC_REG_6_REG_6_SA(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_6_REG_6_SA_SHIFT)) & DDR_DDRC_ECC_REG_6_REG_6_SA_MASK)

#define DDR_DDRC_ECC_REG_6_REG_6_EN_MASK         (0x80000000U)
#define DDR_DDRC_ECC_REG_6_REG_6_EN_SHIFT        (31U)
/*! REG_6_EN - Region 6 Enable
 *  0b0..Does not use region 6 for ECC enablement
 *  0b1..Protects addresses from region 6 with ECC
 */
#define DDR_DDRC_ECC_REG_6_REG_6_EN(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_6_REG_6_EN_SHIFT)) & DDR_DDRC_ECC_REG_6_REG_6_EN_MASK)
/*! @} */

/*! @name ECC_REG_7 - ECC Region 7 Configuration */
/*! @{ */

#define DDR_DDRC_ECC_REG_7_REG_7_EA_MASK         (0xFFFU)
#define DDR_DDRC_ECC_REG_7_REG_7_EA_SHIFT        (0U)
/*! REG_7_EA - Region 7 End Address */
#define DDR_DDRC_ECC_REG_7_REG_7_EA(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_7_REG_7_EA_SHIFT)) & DDR_DDRC_ECC_REG_7_REG_7_EA_MASK)

#define DDR_DDRC_ECC_REG_7_REG_7_SA_MASK         (0xFFF0000U)
#define DDR_DDRC_ECC_REG_7_REG_7_SA_SHIFT        (16U)
/*! REG_7_SA - Region 7 Start Address */
#define DDR_DDRC_ECC_REG_7_REG_7_SA(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_7_REG_7_SA_SHIFT)) & DDR_DDRC_ECC_REG_7_REG_7_SA_MASK)

#define DDR_DDRC_ECC_REG_7_REG_7_EN_MASK         (0x80000000U)
#define DDR_DDRC_ECC_REG_7_REG_7_EN_SHIFT        (31U)
/*! REG_7_EN - Region 7 Enable
 *  0b0..Does not use region 7 for ECC enablement
 *  0b1..Protects addresses from region 7 with ECC
 */
#define DDR_DDRC_ECC_REG_7_REG_7_EN(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_ECC_REG_7_REG_7_EN_SHIFT)) & DDR_DDRC_ECC_REG_7_REG_7_EN_MASK)
/*! @} */

/*! @name PMGC0 - Performance Monitor Global Control */
/*! @{ */

#define DDR_DDRC_PMGC0_FCECE_MASK                (0x20000000U)
#define DDR_DDRC_PMGC0_FCECE_SHIFT               (29U)
/*! FCECE - Freeze Counters On Enabled Condition Or Event
 *  0b0..Enabled if PMLCAn[CE] = 1, until an event or condition occurs.
 *  0b1..Enabled if PMLCAn[CE] = 1, until an event or condition occurs. At this point, if PMGC0[FAC] = 1, you must write 0 to it.
 */
#define DDR_DDRC_PMGC0_FCECE(x)                  (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMGC0_FCECE_SHIFT)) & DDR_DDRC_PMGC0_FCECE_MASK)

#define DDR_DDRC_PMGC0_PMIE_MASK                 (0x40000000U)
#define DDR_DDRC_PMGC0_PMIE_SHIFT                (30U)
/*! PMIE - Performance Monitor Interrupt Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define DDR_DDRC_PMGC0_PMIE(x)                   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMGC0_PMIE_SHIFT)) & DDR_DDRC_PMGC0_PMIE_MASK)

#define DDR_DDRC_PMGC0_FAC_MASK                  (0x80000000U)
#define DDR_DDRC_PMGC0_FAC_SHIFT                 (31U)
/*! FAC - Freeze All Counters
 *  0b0..Incremented
 *  0b1..Not incremented
 */
#define DDR_DDRC_PMGC0_FAC(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMGC0_FAC_SHIFT)) & DDR_DDRC_PMGC0_FAC_MASK)
/*! @} */

/*! @name PMLCA0 - Performance Monitor Local Control A0 */
/*! @{ */

#define DDR_DDRC_PMLCA0_CE_MASK                  (0x4000000U)
#define DDR_DDRC_PMLCA0_CE_SHIFT                 (26U)
/*! CE - Condition Enable
 *  0b0..Counter overflow conditions for PMC0n cannot occur (PMC0n cannot cause interrupts or freeze counters)
 *  0b1..Counter overflow conditions occur when the most-significant bit of PMC0n is 1
 */
#define DDR_DDRC_PMLCA0_CE(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA0_CE_SHIFT)) & DDR_DDRC_PMLCA0_CE_MASK)

#define DDR_DDRC_PMLCA0_FC_MASK                  (0x80000000U)
#define DDR_DDRC_PMLCA0_FC_SHIFT                 (31U)
/*! FC - Freeze Counter
 *  0b0..Enabled
 *  0b1..Disabled
 */
#define DDR_DDRC_PMLCA0_FC(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA0_FC_SHIFT)) & DDR_DDRC_PMLCA0_FC_MASK)
/*! @} */

/*! @name PMLCB0 - Performance Monitor Local Control B0 */
/*! @{ */

#define DDR_DDRC_PMLCB0_TRIGOFFCNTL_MASK         (0x30000U)
#define DDR_DDRC_PMLCB0_TRIGOFFCNTL_SHIFT        (16U)
/*! TRIGOFFCNTL - Trigger-Off Control
 *  0b00..Triggering off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB0_TRIGOFFCNTL(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB0_TRIGOFFCNTL_SHIFT)) & DDR_DDRC_PMLCB0_TRIGOFFCNTL_MASK)

#define DDR_DDRC_PMLCB0_TRIGONCNTL_MASK          (0xC0000U)
#define DDR_DDRC_PMLCB0_TRIGONCNTL_SHIFT         (18U)
/*! TRIGONCNTL - Trigger-On Control
 *  0b00..Triggering off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB0_TRIGONCNTL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB0_TRIGONCNTL_SHIFT)) & DDR_DDRC_PMLCB0_TRIGONCNTL_MASK)

#define DDR_DDRC_PMLCB0_TRIGOFFSEL_MASK          (0xF00000U)
#define DDR_DDRC_PMLCB0_TRIGOFFSEL_SHIFT         (20U)
/*! TRIGOFFSEL - Trigger-Off Select */
#define DDR_DDRC_PMLCB0_TRIGOFFSEL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB0_TRIGOFFSEL_SHIFT)) & DDR_DDRC_PMLCB0_TRIGOFFSEL_MASK)

#define DDR_DDRC_PMLCB0_TRIGONSEL_MASK           (0x3C000000U)
#define DDR_DDRC_PMLCB0_TRIGONSEL_SHIFT          (26U)
/*! TRIGONSEL - Trigger-On Select */
#define DDR_DDRC_PMLCB0_TRIGONSEL(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB0_TRIGONSEL_SHIFT)) & DDR_DDRC_PMLCB0_TRIGONSEL_MASK)
/*! @} */

/*! @name PMC0A - PMC 0a */
/*! @{ */

#define DDR_DDRC_PMC0A_PMC0_MASK                 (0xFFFFFFFFU)
#define DDR_DDRC_PMC0A_PMC0_SHIFT                (0U)
/*! PMC0 - Counter 0 */
#define DDR_DDRC_PMC0A_PMC0(x)                   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMC0A_PMC0_SHIFT)) & DDR_DDRC_PMC0A_PMC0_MASK)
/*! @} */

/*! @name PMC0B - PMC 0b */
/*! @{ */

#define DDR_DDRC_PMC0B_PMC0_MASK                 (0xFFFFFFFFU)
#define DDR_DDRC_PMC0B_PMC0_SHIFT                (0U)
/*! PMC0 - Counter 0 */
#define DDR_DDRC_PMC0B_PMC0(x)                   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMC0B_PMC0_SHIFT)) & DDR_DDRC_PMC0B_PMC0_MASK)
/*! @} */

/*! @name PMLCA1 - Performance Monitor Local Control A */
/*! @{ */

#define DDR_DDRC_PMLCA1_BDIST_MASK               (0x3FU)
#define DDR_DDRC_PMLCA1_BDIST_SHIFT              (0U)
/*! BDIST - Burst Distance */
#define DDR_DDRC_PMLCA1_BDIST(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA1_BDIST_SHIFT)) & DDR_DDRC_PMLCA1_BDIST_MASK)

#define DDR_DDRC_PMLCA1_BGRAN_MASK               (0x7C0U)
#define DDR_DDRC_PMLCA1_BGRAN_SHIFT              (6U)
/*! BGRAN - Burst Granularity */
#define DDR_DDRC_PMLCA1_BGRAN(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA1_BGRAN_SHIFT)) & DDR_DDRC_PMLCA1_BGRAN_MASK)

#define DDR_DDRC_PMLCA1_BSIZE_MASK               (0xF800U)
#define DDR_DDRC_PMLCA1_BSIZE_SHIFT              (11U)
/*! BSIZE - Burst Size */
#define DDR_DDRC_PMLCA1_BSIZE(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA1_BSIZE_SHIFT)) & DDR_DDRC_PMLCA1_BSIZE_MASK)

#define DDR_DDRC_PMLCA1_EVENT_MASK               (0x7F0000U)
#define DDR_DDRC_PMLCA1_EVENT_SHIFT              (16U)
/*! EVENT - Event Selector */
#define DDR_DDRC_PMLCA1_EVENT(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA1_EVENT_SHIFT)) & DDR_DDRC_PMLCA1_EVENT_MASK)

#define DDR_DDRC_PMLCA1_CE_MASK                  (0x4000000U)
#define DDR_DDRC_PMLCA1_CE_SHIFT                 (26U)
/*! CE - Condition Enable
 *  0b0..Counter overflow conditions cannot occur
 *  0b1..Counter overflow conditions occur
 */
#define DDR_DDRC_PMLCA1_CE(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA1_CE_SHIFT)) & DDR_DDRC_PMLCA1_CE_MASK)

#define DDR_DDRC_PMLCA1_FC_MASK                  (0x80000000U)
#define DDR_DDRC_PMLCA1_FC_SHIFT                 (31U)
/*! FC - Freeze Counter
 *  0b0..Enabled
 *  0b1..Disabled
 */
#define DDR_DDRC_PMLCA1_FC(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA1_FC_SHIFT)) & DDR_DDRC_PMLCA1_FC_MASK)
/*! @} */

/*! @name PMLCB1 - Performance Monitor Local Control B */
/*! @{ */

#define DDR_DDRC_PMLCB1_THRESHOLD_MASK           (0x3FU)
#define DDR_DDRC_PMLCB1_THRESHOLD_SHIFT          (0U)
/*! THRESHOLD - Threshold */
#define DDR_DDRC_PMLCB1_THRESHOLD(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB1_THRESHOLD_SHIFT)) & DDR_DDRC_PMLCB1_THRESHOLD_MASK)

#define DDR_DDRC_PMLCB1_TBMULT_MASK              (0x700U)
#define DDR_DDRC_PMLCB1_TBMULT_SHIFT             (8U)
/*! TBMULT - Threshold And Burstiness Multiplier
 *  0b000..1
 *  0b001..2
 *  0b010..4
 *  0b011..8
 *  0b100..16
 *  0b101..32
 *  0b110..64
 *  0b111..128
 */
#define DDR_DDRC_PMLCB1_TBMULT(x)                (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB1_TBMULT_SHIFT)) & DDR_DDRC_PMLCB1_TBMULT_MASK)

#define DDR_DDRC_PMLCB1_TRIGOFFCNTL_MASK         (0x30000U)
#define DDR_DDRC_PMLCB1_TRIGOFFCNTL_SHIFT        (16U)
/*! TRIGOFFCNTL - Trigger-Off Control
 *  0b00..Trigger off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB1_TRIGOFFCNTL(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB1_TRIGOFFCNTL_SHIFT)) & DDR_DDRC_PMLCB1_TRIGOFFCNTL_MASK)

#define DDR_DDRC_PMLCB1_TRIGONCNTL_MASK          (0xC0000U)
#define DDR_DDRC_PMLCB1_TRIGONCNTL_SHIFT         (18U)
/*! TRIGONCNTL - Trigger-On Control
 *  0b00..Triggering off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB1_TRIGONCNTL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB1_TRIGONCNTL_SHIFT)) & DDR_DDRC_PMLCB1_TRIGONCNTL_MASK)

#define DDR_DDRC_PMLCB1_TRIGOFFSEL_MASK          (0xF00000U)
#define DDR_DDRC_PMLCB1_TRIGOFFSEL_SHIFT         (20U)
/*! TRIGOFFSEL - Trigger-Off Select */
#define DDR_DDRC_PMLCB1_TRIGOFFSEL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB1_TRIGOFFSEL_SHIFT)) & DDR_DDRC_PMLCB1_TRIGOFFSEL_MASK)

#define DDR_DDRC_PMLCB1_TRIGONSEL_MASK           (0x3C000000U)
#define DDR_DDRC_PMLCB1_TRIGONSEL_SHIFT          (26U)
/*! TRIGONSEL - Trigger-On Select */
#define DDR_DDRC_PMLCB1_TRIGONSEL(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB1_TRIGONSEL_SHIFT)) & DDR_DDRC_PMLCB1_TRIGONSEL_MASK)
/*! @} */

/*! @name PMC1 - Performance Monitor Counter */
/*! @{ */

#define DDR_DDRC_PMC1_PMC1_MASK                  (0xFFFFFFFFU)
#define DDR_DDRC_PMC1_PMC1_SHIFT                 (0U)
/*! PMC1 - Event Count */
#define DDR_DDRC_PMC1_PMC1(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMC1_PMC1_SHIFT)) & DDR_DDRC_PMC1_PMC1_MASK)
/*! @} */

/*! @name PMLCA2 - Performance Monitor Local Control A */
/*! @{ */

#define DDR_DDRC_PMLCA2_BDIST_MASK               (0x3FU)
#define DDR_DDRC_PMLCA2_BDIST_SHIFT              (0U)
/*! BDIST - Burst Distance */
#define DDR_DDRC_PMLCA2_BDIST(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA2_BDIST_SHIFT)) & DDR_DDRC_PMLCA2_BDIST_MASK)

#define DDR_DDRC_PMLCA2_BGRAN_MASK               (0x7C0U)
#define DDR_DDRC_PMLCA2_BGRAN_SHIFT              (6U)
/*! BGRAN - Burst Granularity */
#define DDR_DDRC_PMLCA2_BGRAN(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA2_BGRAN_SHIFT)) & DDR_DDRC_PMLCA2_BGRAN_MASK)

#define DDR_DDRC_PMLCA2_BSIZE_MASK               (0xF800U)
#define DDR_DDRC_PMLCA2_BSIZE_SHIFT              (11U)
/*! BSIZE - Burst Size */
#define DDR_DDRC_PMLCA2_BSIZE(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA2_BSIZE_SHIFT)) & DDR_DDRC_PMLCA2_BSIZE_MASK)

#define DDR_DDRC_PMLCA2_EVENT_MASK               (0x7F0000U)
#define DDR_DDRC_PMLCA2_EVENT_SHIFT              (16U)
/*! EVENT - Event Selector */
#define DDR_DDRC_PMLCA2_EVENT(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA2_EVENT_SHIFT)) & DDR_DDRC_PMLCA2_EVENT_MASK)

#define DDR_DDRC_PMLCA2_CE_MASK                  (0x4000000U)
#define DDR_DDRC_PMLCA2_CE_SHIFT                 (26U)
/*! CE - Condition Enable
 *  0b0..Counter overflow conditions cannot occur
 *  0b1..Counter overflow conditions occur
 */
#define DDR_DDRC_PMLCA2_CE(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA2_CE_SHIFT)) & DDR_DDRC_PMLCA2_CE_MASK)

#define DDR_DDRC_PMLCA2_FC_MASK                  (0x80000000U)
#define DDR_DDRC_PMLCA2_FC_SHIFT                 (31U)
/*! FC - Freeze Counter
 *  0b0..Enabled
 *  0b1..Disabled
 */
#define DDR_DDRC_PMLCA2_FC(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA2_FC_SHIFT)) & DDR_DDRC_PMLCA2_FC_MASK)
/*! @} */

/*! @name PMLCB2 - Performance Monitor Local Control B */
/*! @{ */

#define DDR_DDRC_PMLCB2_THRESHOLD_MASK           (0x3FU)
#define DDR_DDRC_PMLCB2_THRESHOLD_SHIFT          (0U)
/*! THRESHOLD - Threshold */
#define DDR_DDRC_PMLCB2_THRESHOLD(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB2_THRESHOLD_SHIFT)) & DDR_DDRC_PMLCB2_THRESHOLD_MASK)

#define DDR_DDRC_PMLCB2_TBMULT_MASK              (0x700U)
#define DDR_DDRC_PMLCB2_TBMULT_SHIFT             (8U)
/*! TBMULT - Threshold And Burstiness Multiplier
 *  0b000..1
 *  0b001..2
 *  0b010..4
 *  0b011..8
 *  0b100..16
 *  0b101..32
 *  0b110..64
 *  0b111..128
 */
#define DDR_DDRC_PMLCB2_TBMULT(x)                (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB2_TBMULT_SHIFT)) & DDR_DDRC_PMLCB2_TBMULT_MASK)

#define DDR_DDRC_PMLCB2_TRIGOFFCNTL_MASK         (0x30000U)
#define DDR_DDRC_PMLCB2_TRIGOFFCNTL_SHIFT        (16U)
/*! TRIGOFFCNTL - Trigger-Off Control
 *  0b00..Trigger off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB2_TRIGOFFCNTL(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB2_TRIGOFFCNTL_SHIFT)) & DDR_DDRC_PMLCB2_TRIGOFFCNTL_MASK)

#define DDR_DDRC_PMLCB2_TRIGONCNTL_MASK          (0xC0000U)
#define DDR_DDRC_PMLCB2_TRIGONCNTL_SHIFT         (18U)
/*! TRIGONCNTL - Trigger-On Control
 *  0b00..Triggering off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB2_TRIGONCNTL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB2_TRIGONCNTL_SHIFT)) & DDR_DDRC_PMLCB2_TRIGONCNTL_MASK)

#define DDR_DDRC_PMLCB2_TRIGOFFSEL_MASK          (0xF00000U)
#define DDR_DDRC_PMLCB2_TRIGOFFSEL_SHIFT         (20U)
/*! TRIGOFFSEL - Trigger-Off Select */
#define DDR_DDRC_PMLCB2_TRIGOFFSEL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB2_TRIGOFFSEL_SHIFT)) & DDR_DDRC_PMLCB2_TRIGOFFSEL_MASK)

#define DDR_DDRC_PMLCB2_TRIGONSEL_MASK           (0x3C000000U)
#define DDR_DDRC_PMLCB2_TRIGONSEL_SHIFT          (26U)
/*! TRIGONSEL - Trigger-On Select */
#define DDR_DDRC_PMLCB2_TRIGONSEL(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB2_TRIGONSEL_SHIFT)) & DDR_DDRC_PMLCB2_TRIGONSEL_MASK)
/*! @} */

/*! @name PMC2 - Performance Monitor Counter */
/*! @{ */

#define DDR_DDRC_PMC2_PMC2_MASK                  (0xFFFFFFFFU)
#define DDR_DDRC_PMC2_PMC2_SHIFT                 (0U)
/*! PMC2 - Event Count */
#define DDR_DDRC_PMC2_PMC2(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMC2_PMC2_SHIFT)) & DDR_DDRC_PMC2_PMC2_MASK)
/*! @} */

/*! @name PMLCA3 - Performance Monitor Local Control A */
/*! @{ */

#define DDR_DDRC_PMLCA3_BDIST_MASK               (0x3FU)
#define DDR_DDRC_PMLCA3_BDIST_SHIFT              (0U)
/*! BDIST - Burst Distance */
#define DDR_DDRC_PMLCA3_BDIST(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA3_BDIST_SHIFT)) & DDR_DDRC_PMLCA3_BDIST_MASK)

#define DDR_DDRC_PMLCA3_BGRAN_MASK               (0x7C0U)
#define DDR_DDRC_PMLCA3_BGRAN_SHIFT              (6U)
/*! BGRAN - Burst Granularity */
#define DDR_DDRC_PMLCA3_BGRAN(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA3_BGRAN_SHIFT)) & DDR_DDRC_PMLCA3_BGRAN_MASK)

#define DDR_DDRC_PMLCA3_BSIZE_MASK               (0xF800U)
#define DDR_DDRC_PMLCA3_BSIZE_SHIFT              (11U)
/*! BSIZE - Burst Size */
#define DDR_DDRC_PMLCA3_BSIZE(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA3_BSIZE_SHIFT)) & DDR_DDRC_PMLCA3_BSIZE_MASK)

#define DDR_DDRC_PMLCA3_EVENT_MASK               (0x7F0000U)
#define DDR_DDRC_PMLCA3_EVENT_SHIFT              (16U)
/*! EVENT - Event Selector */
#define DDR_DDRC_PMLCA3_EVENT(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA3_EVENT_SHIFT)) & DDR_DDRC_PMLCA3_EVENT_MASK)

#define DDR_DDRC_PMLCA3_CE_MASK                  (0x4000000U)
#define DDR_DDRC_PMLCA3_CE_SHIFT                 (26U)
/*! CE - Condition Enable
 *  0b0..Counter overflow conditions cannot occur
 *  0b1..Counter overflow conditions occur
 */
#define DDR_DDRC_PMLCA3_CE(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA3_CE_SHIFT)) & DDR_DDRC_PMLCA3_CE_MASK)

#define DDR_DDRC_PMLCA3_FC_MASK                  (0x80000000U)
#define DDR_DDRC_PMLCA3_FC_SHIFT                 (31U)
/*! FC - Freeze Counter
 *  0b0..Enabled
 *  0b1..Disabled
 */
#define DDR_DDRC_PMLCA3_FC(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA3_FC_SHIFT)) & DDR_DDRC_PMLCA3_FC_MASK)
/*! @} */

/*! @name PMLCB3 - Performance Monitor Local Control B */
/*! @{ */

#define DDR_DDRC_PMLCB3_THRESHOLD_MASK           (0x3FU)
#define DDR_DDRC_PMLCB3_THRESHOLD_SHIFT          (0U)
/*! THRESHOLD - Threshold */
#define DDR_DDRC_PMLCB3_THRESHOLD(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB3_THRESHOLD_SHIFT)) & DDR_DDRC_PMLCB3_THRESHOLD_MASK)

#define DDR_DDRC_PMLCB3_TBMULT_MASK              (0x700U)
#define DDR_DDRC_PMLCB3_TBMULT_SHIFT             (8U)
/*! TBMULT - Threshold And Burstiness Multiplier
 *  0b000..1
 *  0b001..2
 *  0b010..4
 *  0b011..8
 *  0b100..16
 *  0b101..32
 *  0b110..64
 *  0b111..128
 */
#define DDR_DDRC_PMLCB3_TBMULT(x)                (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB3_TBMULT_SHIFT)) & DDR_DDRC_PMLCB3_TBMULT_MASK)

#define DDR_DDRC_PMLCB3_TRIGOFFCNTL_MASK         (0x30000U)
#define DDR_DDRC_PMLCB3_TRIGOFFCNTL_SHIFT        (16U)
/*! TRIGOFFCNTL - Trigger-Off Control
 *  0b00..Trigger off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB3_TRIGOFFCNTL(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB3_TRIGOFFCNTL_SHIFT)) & DDR_DDRC_PMLCB3_TRIGOFFCNTL_MASK)

#define DDR_DDRC_PMLCB3_TRIGONCNTL_MASK          (0xC0000U)
#define DDR_DDRC_PMLCB3_TRIGONCNTL_SHIFT         (18U)
/*! TRIGONCNTL - Trigger-On Control
 *  0b00..Triggering off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB3_TRIGONCNTL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB3_TRIGONCNTL_SHIFT)) & DDR_DDRC_PMLCB3_TRIGONCNTL_MASK)

#define DDR_DDRC_PMLCB3_TRIGOFFSEL_MASK          (0xF00000U)
#define DDR_DDRC_PMLCB3_TRIGOFFSEL_SHIFT         (20U)
/*! TRIGOFFSEL - Trigger-Off Select */
#define DDR_DDRC_PMLCB3_TRIGOFFSEL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB3_TRIGOFFSEL_SHIFT)) & DDR_DDRC_PMLCB3_TRIGOFFSEL_MASK)

#define DDR_DDRC_PMLCB3_TRIGONSEL_MASK           (0x3C000000U)
#define DDR_DDRC_PMLCB3_TRIGONSEL_SHIFT          (26U)
/*! TRIGONSEL - Trigger-On Select */
#define DDR_DDRC_PMLCB3_TRIGONSEL(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB3_TRIGONSEL_SHIFT)) & DDR_DDRC_PMLCB3_TRIGONSEL_MASK)
/*! @} */

/*! @name PMC3 - Performance Monitor Counter */
/*! @{ */

#define DDR_DDRC_PMC3_PMC3_MASK                  (0xFFFFFFFFU)
#define DDR_DDRC_PMC3_PMC3_SHIFT                 (0U)
/*! PMC3 - Event Count */
#define DDR_DDRC_PMC3_PMC3(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMC3_PMC3_SHIFT)) & DDR_DDRC_PMC3_PMC3_MASK)
/*! @} */

/*! @name PMLCA4 - Performance Monitor Local Control A */
/*! @{ */

#define DDR_DDRC_PMLCA4_BDIST_MASK               (0x3FU)
#define DDR_DDRC_PMLCA4_BDIST_SHIFT              (0U)
/*! BDIST - Burst Distance */
#define DDR_DDRC_PMLCA4_BDIST(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA4_BDIST_SHIFT)) & DDR_DDRC_PMLCA4_BDIST_MASK)

#define DDR_DDRC_PMLCA4_BGRAN_MASK               (0x7C0U)
#define DDR_DDRC_PMLCA4_BGRAN_SHIFT              (6U)
/*! BGRAN - Burst Granularity */
#define DDR_DDRC_PMLCA4_BGRAN(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA4_BGRAN_SHIFT)) & DDR_DDRC_PMLCA4_BGRAN_MASK)

#define DDR_DDRC_PMLCA4_BSIZE_MASK               (0xF800U)
#define DDR_DDRC_PMLCA4_BSIZE_SHIFT              (11U)
/*! BSIZE - Burst Size */
#define DDR_DDRC_PMLCA4_BSIZE(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA4_BSIZE_SHIFT)) & DDR_DDRC_PMLCA4_BSIZE_MASK)

#define DDR_DDRC_PMLCA4_EVENT_MASK               (0x7F0000U)
#define DDR_DDRC_PMLCA4_EVENT_SHIFT              (16U)
/*! EVENT - Event Selector */
#define DDR_DDRC_PMLCA4_EVENT(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA4_EVENT_SHIFT)) & DDR_DDRC_PMLCA4_EVENT_MASK)

#define DDR_DDRC_PMLCA4_CE_MASK                  (0x4000000U)
#define DDR_DDRC_PMLCA4_CE_SHIFT                 (26U)
/*! CE - Condition Enable
 *  0b0..Counter overflow conditions cannot occur
 *  0b1..Counter overflow conditions occur
 */
#define DDR_DDRC_PMLCA4_CE(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA4_CE_SHIFT)) & DDR_DDRC_PMLCA4_CE_MASK)

#define DDR_DDRC_PMLCA4_FC_MASK                  (0x80000000U)
#define DDR_DDRC_PMLCA4_FC_SHIFT                 (31U)
/*! FC - Freeze Counter
 *  0b0..Enabled
 *  0b1..Disabled
 */
#define DDR_DDRC_PMLCA4_FC(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA4_FC_SHIFT)) & DDR_DDRC_PMLCA4_FC_MASK)
/*! @} */

/*! @name PMLCB4 - Performance Monitor Local Control B */
/*! @{ */

#define DDR_DDRC_PMLCB4_THRESHOLD_MASK           (0x3FU)
#define DDR_DDRC_PMLCB4_THRESHOLD_SHIFT          (0U)
/*! THRESHOLD - Threshold */
#define DDR_DDRC_PMLCB4_THRESHOLD(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB4_THRESHOLD_SHIFT)) & DDR_DDRC_PMLCB4_THRESHOLD_MASK)

#define DDR_DDRC_PMLCB4_TBMULT_MASK              (0x700U)
#define DDR_DDRC_PMLCB4_TBMULT_SHIFT             (8U)
/*! TBMULT - Threshold And Burstiness Multiplier
 *  0b000..1
 *  0b001..2
 *  0b010..4
 *  0b011..8
 *  0b100..16
 *  0b101..32
 *  0b110..64
 *  0b111..128
 */
#define DDR_DDRC_PMLCB4_TBMULT(x)                (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB4_TBMULT_SHIFT)) & DDR_DDRC_PMLCB4_TBMULT_MASK)

#define DDR_DDRC_PMLCB4_TRIGOFFCNTL_MASK         (0x30000U)
#define DDR_DDRC_PMLCB4_TRIGOFFCNTL_SHIFT        (16U)
/*! TRIGOFFCNTL - Trigger-Off Control
 *  0b00..Trigger off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB4_TRIGOFFCNTL(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB4_TRIGOFFCNTL_SHIFT)) & DDR_DDRC_PMLCB4_TRIGOFFCNTL_MASK)

#define DDR_DDRC_PMLCB4_TRIGONCNTL_MASK          (0xC0000U)
#define DDR_DDRC_PMLCB4_TRIGONCNTL_SHIFT         (18U)
/*! TRIGONCNTL - Trigger-On Control
 *  0b00..Triggering off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB4_TRIGONCNTL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB4_TRIGONCNTL_SHIFT)) & DDR_DDRC_PMLCB4_TRIGONCNTL_MASK)

#define DDR_DDRC_PMLCB4_TRIGOFFSEL_MASK          (0xF00000U)
#define DDR_DDRC_PMLCB4_TRIGOFFSEL_SHIFT         (20U)
/*! TRIGOFFSEL - Trigger-Off Select */
#define DDR_DDRC_PMLCB4_TRIGOFFSEL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB4_TRIGOFFSEL_SHIFT)) & DDR_DDRC_PMLCB4_TRIGOFFSEL_MASK)

#define DDR_DDRC_PMLCB4_TRIGONSEL_MASK           (0x3C000000U)
#define DDR_DDRC_PMLCB4_TRIGONSEL_SHIFT          (26U)
/*! TRIGONSEL - Trigger-On Select */
#define DDR_DDRC_PMLCB4_TRIGONSEL(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB4_TRIGONSEL_SHIFT)) & DDR_DDRC_PMLCB4_TRIGONSEL_MASK)
/*! @} */

/*! @name PMC4 - Performance Monitor Counter */
/*! @{ */

#define DDR_DDRC_PMC4_PMC4_MASK                  (0xFFFFFFFFU)
#define DDR_DDRC_PMC4_PMC4_SHIFT                 (0U)
/*! PMC4 - Event Count */
#define DDR_DDRC_PMC4_PMC4(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMC4_PMC4_SHIFT)) & DDR_DDRC_PMC4_PMC4_MASK)
/*! @} */

/*! @name PMLCA5 - Performance Monitor Local Control A */
/*! @{ */

#define DDR_DDRC_PMLCA5_BDIST_MASK               (0x3FU)
#define DDR_DDRC_PMLCA5_BDIST_SHIFT              (0U)
/*! BDIST - Burst Distance */
#define DDR_DDRC_PMLCA5_BDIST(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA5_BDIST_SHIFT)) & DDR_DDRC_PMLCA5_BDIST_MASK)

#define DDR_DDRC_PMLCA5_BGRAN_MASK               (0x7C0U)
#define DDR_DDRC_PMLCA5_BGRAN_SHIFT              (6U)
/*! BGRAN - Burst Granularity */
#define DDR_DDRC_PMLCA5_BGRAN(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA5_BGRAN_SHIFT)) & DDR_DDRC_PMLCA5_BGRAN_MASK)

#define DDR_DDRC_PMLCA5_BSIZE_MASK               (0xF800U)
#define DDR_DDRC_PMLCA5_BSIZE_SHIFT              (11U)
/*! BSIZE - Burst Size */
#define DDR_DDRC_PMLCA5_BSIZE(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA5_BSIZE_SHIFT)) & DDR_DDRC_PMLCA5_BSIZE_MASK)

#define DDR_DDRC_PMLCA5_EVENT_MASK               (0x7F0000U)
#define DDR_DDRC_PMLCA5_EVENT_SHIFT              (16U)
/*! EVENT - Event Selector */
#define DDR_DDRC_PMLCA5_EVENT(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA5_EVENT_SHIFT)) & DDR_DDRC_PMLCA5_EVENT_MASK)

#define DDR_DDRC_PMLCA5_CE_MASK                  (0x4000000U)
#define DDR_DDRC_PMLCA5_CE_SHIFT                 (26U)
/*! CE - Condition Enable
 *  0b0..Counter overflow conditions cannot occur
 *  0b1..Counter overflow conditions occur
 */
#define DDR_DDRC_PMLCA5_CE(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA5_CE_SHIFT)) & DDR_DDRC_PMLCA5_CE_MASK)

#define DDR_DDRC_PMLCA5_FC_MASK                  (0x80000000U)
#define DDR_DDRC_PMLCA5_FC_SHIFT                 (31U)
/*! FC - Freeze Counter
 *  0b0..Enabled
 *  0b1..Disabled
 */
#define DDR_DDRC_PMLCA5_FC(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA5_FC_SHIFT)) & DDR_DDRC_PMLCA5_FC_MASK)
/*! @} */

/*! @name PMLCB5 - Performance Monitor Local Control B */
/*! @{ */

#define DDR_DDRC_PMLCB5_THRESHOLD_MASK           (0x3FU)
#define DDR_DDRC_PMLCB5_THRESHOLD_SHIFT          (0U)
/*! THRESHOLD - Threshold */
#define DDR_DDRC_PMLCB5_THRESHOLD(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB5_THRESHOLD_SHIFT)) & DDR_DDRC_PMLCB5_THRESHOLD_MASK)

#define DDR_DDRC_PMLCB5_TBMULT_MASK              (0x700U)
#define DDR_DDRC_PMLCB5_TBMULT_SHIFT             (8U)
/*! TBMULT - Threshold And Burstiness Multiplier
 *  0b000..1
 *  0b001..2
 *  0b010..4
 *  0b011..8
 *  0b100..16
 *  0b101..32
 *  0b110..64
 *  0b111..128
 */
#define DDR_DDRC_PMLCB5_TBMULT(x)                (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB5_TBMULT_SHIFT)) & DDR_DDRC_PMLCB5_TBMULT_MASK)

#define DDR_DDRC_PMLCB5_TRIGOFFCNTL_MASK         (0x30000U)
#define DDR_DDRC_PMLCB5_TRIGOFFCNTL_SHIFT        (16U)
/*! TRIGOFFCNTL - Trigger-Off Control
 *  0b00..Trigger off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB5_TRIGOFFCNTL(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB5_TRIGOFFCNTL_SHIFT)) & DDR_DDRC_PMLCB5_TRIGOFFCNTL_MASK)

#define DDR_DDRC_PMLCB5_TRIGONCNTL_MASK          (0xC0000U)
#define DDR_DDRC_PMLCB5_TRIGONCNTL_SHIFT         (18U)
/*! TRIGONCNTL - Trigger-On Control
 *  0b00..Triggering off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB5_TRIGONCNTL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB5_TRIGONCNTL_SHIFT)) & DDR_DDRC_PMLCB5_TRIGONCNTL_MASK)

#define DDR_DDRC_PMLCB5_TRIGOFFSEL_MASK          (0xF00000U)
#define DDR_DDRC_PMLCB5_TRIGOFFSEL_SHIFT         (20U)
/*! TRIGOFFSEL - Trigger-Off Select */
#define DDR_DDRC_PMLCB5_TRIGOFFSEL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB5_TRIGOFFSEL_SHIFT)) & DDR_DDRC_PMLCB5_TRIGOFFSEL_MASK)

#define DDR_DDRC_PMLCB5_TRIGONSEL_MASK           (0x3C000000U)
#define DDR_DDRC_PMLCB5_TRIGONSEL_SHIFT          (26U)
/*! TRIGONSEL - Trigger-On Select */
#define DDR_DDRC_PMLCB5_TRIGONSEL(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB5_TRIGONSEL_SHIFT)) & DDR_DDRC_PMLCB5_TRIGONSEL_MASK)
/*! @} */

/*! @name PMC5 - Performance Monitor Counter */
/*! @{ */

#define DDR_DDRC_PMC5_PMC5_MASK                  (0xFFFFFFFFU)
#define DDR_DDRC_PMC5_PMC5_SHIFT                 (0U)
/*! PMC5 - Event Count */
#define DDR_DDRC_PMC5_PMC5(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMC5_PMC5_SHIFT)) & DDR_DDRC_PMC5_PMC5_MASK)
/*! @} */

/*! @name PMLCA6 - Performance Monitor Local Control A */
/*! @{ */

#define DDR_DDRC_PMLCA6_BDIST_MASK               (0x3FU)
#define DDR_DDRC_PMLCA6_BDIST_SHIFT              (0U)
/*! BDIST - Burst Distance */
#define DDR_DDRC_PMLCA6_BDIST(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA6_BDIST_SHIFT)) & DDR_DDRC_PMLCA6_BDIST_MASK)

#define DDR_DDRC_PMLCA6_BGRAN_MASK               (0x7C0U)
#define DDR_DDRC_PMLCA6_BGRAN_SHIFT              (6U)
/*! BGRAN - Burst Granularity */
#define DDR_DDRC_PMLCA6_BGRAN(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA6_BGRAN_SHIFT)) & DDR_DDRC_PMLCA6_BGRAN_MASK)

#define DDR_DDRC_PMLCA6_BSIZE_MASK               (0xF800U)
#define DDR_DDRC_PMLCA6_BSIZE_SHIFT              (11U)
/*! BSIZE - Burst Size */
#define DDR_DDRC_PMLCA6_BSIZE(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA6_BSIZE_SHIFT)) & DDR_DDRC_PMLCA6_BSIZE_MASK)

#define DDR_DDRC_PMLCA6_EVENT_MASK               (0x7F0000U)
#define DDR_DDRC_PMLCA6_EVENT_SHIFT              (16U)
/*! EVENT - Event Selector */
#define DDR_DDRC_PMLCA6_EVENT(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA6_EVENT_SHIFT)) & DDR_DDRC_PMLCA6_EVENT_MASK)

#define DDR_DDRC_PMLCA6_CE_MASK                  (0x4000000U)
#define DDR_DDRC_PMLCA6_CE_SHIFT                 (26U)
/*! CE - Condition Enable
 *  0b0..Counter overflow conditions cannot occur
 *  0b1..Counter overflow conditions occur
 */
#define DDR_DDRC_PMLCA6_CE(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA6_CE_SHIFT)) & DDR_DDRC_PMLCA6_CE_MASK)

#define DDR_DDRC_PMLCA6_FC_MASK                  (0x80000000U)
#define DDR_DDRC_PMLCA6_FC_SHIFT                 (31U)
/*! FC - Freeze Counter
 *  0b0..Enabled
 *  0b1..Disabled
 */
#define DDR_DDRC_PMLCA6_FC(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA6_FC_SHIFT)) & DDR_DDRC_PMLCA6_FC_MASK)
/*! @} */

/*! @name PMLCB6 - Performance Monitor Local Control B */
/*! @{ */

#define DDR_DDRC_PMLCB6_THRESHOLD_MASK           (0x3FU)
#define DDR_DDRC_PMLCB6_THRESHOLD_SHIFT          (0U)
/*! THRESHOLD - Threshold */
#define DDR_DDRC_PMLCB6_THRESHOLD(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB6_THRESHOLD_SHIFT)) & DDR_DDRC_PMLCB6_THRESHOLD_MASK)

#define DDR_DDRC_PMLCB6_TBMULT_MASK              (0x700U)
#define DDR_DDRC_PMLCB6_TBMULT_SHIFT             (8U)
/*! TBMULT - Threshold And Burstiness Multiplier
 *  0b000..1
 *  0b001..2
 *  0b010..4
 *  0b011..8
 *  0b100..16
 *  0b101..32
 *  0b110..64
 *  0b111..128
 */
#define DDR_DDRC_PMLCB6_TBMULT(x)                (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB6_TBMULT_SHIFT)) & DDR_DDRC_PMLCB6_TBMULT_MASK)

#define DDR_DDRC_PMLCB6_TRIGOFFCNTL_MASK         (0x30000U)
#define DDR_DDRC_PMLCB6_TRIGOFFCNTL_SHIFT        (16U)
/*! TRIGOFFCNTL - Trigger-Off Control
 *  0b00..Trigger off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB6_TRIGOFFCNTL(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB6_TRIGOFFCNTL_SHIFT)) & DDR_DDRC_PMLCB6_TRIGOFFCNTL_MASK)

#define DDR_DDRC_PMLCB6_TRIGONCNTL_MASK          (0xC0000U)
#define DDR_DDRC_PMLCB6_TRIGONCNTL_SHIFT         (18U)
/*! TRIGONCNTL - Trigger-On Control
 *  0b00..Triggering off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB6_TRIGONCNTL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB6_TRIGONCNTL_SHIFT)) & DDR_DDRC_PMLCB6_TRIGONCNTL_MASK)

#define DDR_DDRC_PMLCB6_TRIGOFFSEL_MASK          (0xF00000U)
#define DDR_DDRC_PMLCB6_TRIGOFFSEL_SHIFT         (20U)
/*! TRIGOFFSEL - Trigger-Off Select */
#define DDR_DDRC_PMLCB6_TRIGOFFSEL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB6_TRIGOFFSEL_SHIFT)) & DDR_DDRC_PMLCB6_TRIGOFFSEL_MASK)

#define DDR_DDRC_PMLCB6_TRIGONSEL_MASK           (0x3C000000U)
#define DDR_DDRC_PMLCB6_TRIGONSEL_SHIFT          (26U)
/*! TRIGONSEL - Trigger-On Select */
#define DDR_DDRC_PMLCB6_TRIGONSEL(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB6_TRIGONSEL_SHIFT)) & DDR_DDRC_PMLCB6_TRIGONSEL_MASK)
/*! @} */

/*! @name PMC6 - Performance Monitor Counter */
/*! @{ */

#define DDR_DDRC_PMC6_PMC6_MASK                  (0xFFFFFFFFU)
#define DDR_DDRC_PMC6_PMC6_SHIFT                 (0U)
/*! PMC6 - Event Count */
#define DDR_DDRC_PMC6_PMC6(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMC6_PMC6_SHIFT)) & DDR_DDRC_PMC6_PMC6_MASK)
/*! @} */

/*! @name PMLCA7 - Performance Monitor Local Control A */
/*! @{ */

#define DDR_DDRC_PMLCA7_BDIST_MASK               (0x3FU)
#define DDR_DDRC_PMLCA7_BDIST_SHIFT              (0U)
/*! BDIST - Burst Distance */
#define DDR_DDRC_PMLCA7_BDIST(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA7_BDIST_SHIFT)) & DDR_DDRC_PMLCA7_BDIST_MASK)

#define DDR_DDRC_PMLCA7_BGRAN_MASK               (0x7C0U)
#define DDR_DDRC_PMLCA7_BGRAN_SHIFT              (6U)
/*! BGRAN - Burst Granularity */
#define DDR_DDRC_PMLCA7_BGRAN(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA7_BGRAN_SHIFT)) & DDR_DDRC_PMLCA7_BGRAN_MASK)

#define DDR_DDRC_PMLCA7_BSIZE_MASK               (0xF800U)
#define DDR_DDRC_PMLCA7_BSIZE_SHIFT              (11U)
/*! BSIZE - Burst Size */
#define DDR_DDRC_PMLCA7_BSIZE(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA7_BSIZE_SHIFT)) & DDR_DDRC_PMLCA7_BSIZE_MASK)

#define DDR_DDRC_PMLCA7_EVENT_MASK               (0x7F0000U)
#define DDR_DDRC_PMLCA7_EVENT_SHIFT              (16U)
/*! EVENT - Event Selector */
#define DDR_DDRC_PMLCA7_EVENT(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA7_EVENT_SHIFT)) & DDR_DDRC_PMLCA7_EVENT_MASK)

#define DDR_DDRC_PMLCA7_CE_MASK                  (0x4000000U)
#define DDR_DDRC_PMLCA7_CE_SHIFT                 (26U)
/*! CE - Condition Enable
 *  0b0..Counter overflow conditions cannot occur
 *  0b1..Counter overflow conditions occur
 */
#define DDR_DDRC_PMLCA7_CE(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA7_CE_SHIFT)) & DDR_DDRC_PMLCA7_CE_MASK)

#define DDR_DDRC_PMLCA7_FC_MASK                  (0x80000000U)
#define DDR_DDRC_PMLCA7_FC_SHIFT                 (31U)
/*! FC - Freeze Counter
 *  0b0..Enabled
 *  0b1..Disabled
 */
#define DDR_DDRC_PMLCA7_FC(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA7_FC_SHIFT)) & DDR_DDRC_PMLCA7_FC_MASK)
/*! @} */

/*! @name PMLCB7 - Performance Monitor Local Control B */
/*! @{ */

#define DDR_DDRC_PMLCB7_THRESHOLD_MASK           (0x3FU)
#define DDR_DDRC_PMLCB7_THRESHOLD_SHIFT          (0U)
/*! THRESHOLD - Threshold */
#define DDR_DDRC_PMLCB7_THRESHOLD(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB7_THRESHOLD_SHIFT)) & DDR_DDRC_PMLCB7_THRESHOLD_MASK)

#define DDR_DDRC_PMLCB7_TBMULT_MASK              (0x700U)
#define DDR_DDRC_PMLCB7_TBMULT_SHIFT             (8U)
/*! TBMULT - Threshold And Burstiness Multiplier
 *  0b000..1
 *  0b001..2
 *  0b010..4
 *  0b011..8
 *  0b100..16
 *  0b101..32
 *  0b110..64
 *  0b111..128
 */
#define DDR_DDRC_PMLCB7_TBMULT(x)                (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB7_TBMULT_SHIFT)) & DDR_DDRC_PMLCB7_TBMULT_MASK)

#define DDR_DDRC_PMLCB7_TRIGOFFCNTL_MASK         (0x30000U)
#define DDR_DDRC_PMLCB7_TRIGOFFCNTL_SHIFT        (16U)
/*! TRIGOFFCNTL - Trigger-Off Control
 *  0b00..Trigger off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB7_TRIGOFFCNTL(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB7_TRIGOFFCNTL_SHIFT)) & DDR_DDRC_PMLCB7_TRIGOFFCNTL_MASK)

#define DDR_DDRC_PMLCB7_TRIGONCNTL_MASK          (0xC0000U)
#define DDR_DDRC_PMLCB7_TRIGONCNTL_SHIFT         (18U)
/*! TRIGONCNTL - Trigger-On Control
 *  0b00..Triggering off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB7_TRIGONCNTL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB7_TRIGONCNTL_SHIFT)) & DDR_DDRC_PMLCB7_TRIGONCNTL_MASK)

#define DDR_DDRC_PMLCB7_TRIGOFFSEL_MASK          (0xF00000U)
#define DDR_DDRC_PMLCB7_TRIGOFFSEL_SHIFT         (20U)
/*! TRIGOFFSEL - Trigger-Off Select */
#define DDR_DDRC_PMLCB7_TRIGOFFSEL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB7_TRIGOFFSEL_SHIFT)) & DDR_DDRC_PMLCB7_TRIGOFFSEL_MASK)

#define DDR_DDRC_PMLCB7_TRIGONSEL_MASK           (0x3C000000U)
#define DDR_DDRC_PMLCB7_TRIGONSEL_SHIFT          (26U)
/*! TRIGONSEL - Trigger-On Select */
#define DDR_DDRC_PMLCB7_TRIGONSEL(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB7_TRIGONSEL_SHIFT)) & DDR_DDRC_PMLCB7_TRIGONSEL_MASK)
/*! @} */

/*! @name PMC7 - Performance Monitor Counter */
/*! @{ */

#define DDR_DDRC_PMC7_PMC7_MASK                  (0xFFFFFFFFU)
#define DDR_DDRC_PMC7_PMC7_SHIFT                 (0U)
/*! PMC7 - Event Count */
#define DDR_DDRC_PMC7_PMC7(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMC7_PMC7_SHIFT)) & DDR_DDRC_PMC7_PMC7_MASK)
/*! @} */

/*! @name PMLCA8 - Performance Monitor Local Control A */
/*! @{ */

#define DDR_DDRC_PMLCA8_BDIST_MASK               (0x3FU)
#define DDR_DDRC_PMLCA8_BDIST_SHIFT              (0U)
/*! BDIST - Burst Distance */
#define DDR_DDRC_PMLCA8_BDIST(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA8_BDIST_SHIFT)) & DDR_DDRC_PMLCA8_BDIST_MASK)

#define DDR_DDRC_PMLCA8_BGRAN_MASK               (0x7C0U)
#define DDR_DDRC_PMLCA8_BGRAN_SHIFT              (6U)
/*! BGRAN - Burst Granularity */
#define DDR_DDRC_PMLCA8_BGRAN(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA8_BGRAN_SHIFT)) & DDR_DDRC_PMLCA8_BGRAN_MASK)

#define DDR_DDRC_PMLCA8_BSIZE_MASK               (0xF800U)
#define DDR_DDRC_PMLCA8_BSIZE_SHIFT              (11U)
/*! BSIZE - Burst Size */
#define DDR_DDRC_PMLCA8_BSIZE(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA8_BSIZE_SHIFT)) & DDR_DDRC_PMLCA8_BSIZE_MASK)

#define DDR_DDRC_PMLCA8_EVENT_MASK               (0x7F0000U)
#define DDR_DDRC_PMLCA8_EVENT_SHIFT              (16U)
/*! EVENT - Event Selector */
#define DDR_DDRC_PMLCA8_EVENT(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA8_EVENT_SHIFT)) & DDR_DDRC_PMLCA8_EVENT_MASK)

#define DDR_DDRC_PMLCA8_CE_MASK                  (0x4000000U)
#define DDR_DDRC_PMLCA8_CE_SHIFT                 (26U)
/*! CE - Condition Enable
 *  0b0..Counter overflow conditions cannot occur
 *  0b1..Counter overflow conditions occur
 */
#define DDR_DDRC_PMLCA8_CE(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA8_CE_SHIFT)) & DDR_DDRC_PMLCA8_CE_MASK)

#define DDR_DDRC_PMLCA8_FC_MASK                  (0x80000000U)
#define DDR_DDRC_PMLCA8_FC_SHIFT                 (31U)
/*! FC - Freeze Counter
 *  0b0..Enabled
 *  0b1..Disabled
 */
#define DDR_DDRC_PMLCA8_FC(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA8_FC_SHIFT)) & DDR_DDRC_PMLCA8_FC_MASK)
/*! @} */

/*! @name PMLCB8 - Performance Monitor Local Control B */
/*! @{ */

#define DDR_DDRC_PMLCB8_THRESHOLD_MASK           (0x3FU)
#define DDR_DDRC_PMLCB8_THRESHOLD_SHIFT          (0U)
/*! THRESHOLD - Threshold */
#define DDR_DDRC_PMLCB8_THRESHOLD(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB8_THRESHOLD_SHIFT)) & DDR_DDRC_PMLCB8_THRESHOLD_MASK)

#define DDR_DDRC_PMLCB8_TBMULT_MASK              (0x700U)
#define DDR_DDRC_PMLCB8_TBMULT_SHIFT             (8U)
/*! TBMULT - Threshold And Burstiness Multiplier
 *  0b000..1
 *  0b001..2
 *  0b010..4
 *  0b011..8
 *  0b100..16
 *  0b101..32
 *  0b110..64
 *  0b111..128
 */
#define DDR_DDRC_PMLCB8_TBMULT(x)                (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB8_TBMULT_SHIFT)) & DDR_DDRC_PMLCB8_TBMULT_MASK)

#define DDR_DDRC_PMLCB8_TRIGOFFCNTL_MASK         (0x30000U)
#define DDR_DDRC_PMLCB8_TRIGOFFCNTL_SHIFT        (16U)
/*! TRIGOFFCNTL - Trigger-Off Control
 *  0b00..Trigger off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB8_TRIGOFFCNTL(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB8_TRIGOFFCNTL_SHIFT)) & DDR_DDRC_PMLCB8_TRIGOFFCNTL_MASK)

#define DDR_DDRC_PMLCB8_TRIGONCNTL_MASK          (0xC0000U)
#define DDR_DDRC_PMLCB8_TRIGONCNTL_SHIFT         (18U)
/*! TRIGONCNTL - Trigger-On Control
 *  0b00..Triggering off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB8_TRIGONCNTL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB8_TRIGONCNTL_SHIFT)) & DDR_DDRC_PMLCB8_TRIGONCNTL_MASK)

#define DDR_DDRC_PMLCB8_TRIGOFFSEL_MASK          (0xF00000U)
#define DDR_DDRC_PMLCB8_TRIGOFFSEL_SHIFT         (20U)
/*! TRIGOFFSEL - Trigger-Off Select */
#define DDR_DDRC_PMLCB8_TRIGOFFSEL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB8_TRIGOFFSEL_SHIFT)) & DDR_DDRC_PMLCB8_TRIGOFFSEL_MASK)

#define DDR_DDRC_PMLCB8_TRIGONSEL_MASK           (0x3C000000U)
#define DDR_DDRC_PMLCB8_TRIGONSEL_SHIFT          (26U)
/*! TRIGONSEL - Trigger-On Select */
#define DDR_DDRC_PMLCB8_TRIGONSEL(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB8_TRIGONSEL_SHIFT)) & DDR_DDRC_PMLCB8_TRIGONSEL_MASK)
/*! @} */

/*! @name PMC8 - Performance Monitor Counter */
/*! @{ */

#define DDR_DDRC_PMC8_PMC8_MASK                  (0xFFFFFFFFU)
#define DDR_DDRC_PMC8_PMC8_SHIFT                 (0U)
/*! PMC8 - Event Count */
#define DDR_DDRC_PMC8_PMC8(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMC8_PMC8_SHIFT)) & DDR_DDRC_PMC8_PMC8_MASK)
/*! @} */

/*! @name PMLCA9 - Performance Monitor Local Control A */
/*! @{ */

#define DDR_DDRC_PMLCA9_BDIST_MASK               (0x3FU)
#define DDR_DDRC_PMLCA9_BDIST_SHIFT              (0U)
/*! BDIST - Burst Distance */
#define DDR_DDRC_PMLCA9_BDIST(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA9_BDIST_SHIFT)) & DDR_DDRC_PMLCA9_BDIST_MASK)

#define DDR_DDRC_PMLCA9_BGRAN_MASK               (0x7C0U)
#define DDR_DDRC_PMLCA9_BGRAN_SHIFT              (6U)
/*! BGRAN - Burst Granularity */
#define DDR_DDRC_PMLCA9_BGRAN(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA9_BGRAN_SHIFT)) & DDR_DDRC_PMLCA9_BGRAN_MASK)

#define DDR_DDRC_PMLCA9_BSIZE_MASK               (0xF800U)
#define DDR_DDRC_PMLCA9_BSIZE_SHIFT              (11U)
/*! BSIZE - Burst Size */
#define DDR_DDRC_PMLCA9_BSIZE(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA9_BSIZE_SHIFT)) & DDR_DDRC_PMLCA9_BSIZE_MASK)

#define DDR_DDRC_PMLCA9_EVENT_MASK               (0x7F0000U)
#define DDR_DDRC_PMLCA9_EVENT_SHIFT              (16U)
/*! EVENT - Event Selector */
#define DDR_DDRC_PMLCA9_EVENT(x)                 (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA9_EVENT_SHIFT)) & DDR_DDRC_PMLCA9_EVENT_MASK)

#define DDR_DDRC_PMLCA9_CE_MASK                  (0x4000000U)
#define DDR_DDRC_PMLCA9_CE_SHIFT                 (26U)
/*! CE - Condition Enable
 *  0b0..Counter overflow conditions cannot occur
 *  0b1..Counter overflow conditions occur
 */
#define DDR_DDRC_PMLCA9_CE(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA9_CE_SHIFT)) & DDR_DDRC_PMLCA9_CE_MASK)

#define DDR_DDRC_PMLCA9_FC_MASK                  (0x80000000U)
#define DDR_DDRC_PMLCA9_FC_SHIFT                 (31U)
/*! FC - Freeze Counter
 *  0b0..Enabled
 *  0b1..Disabled
 */
#define DDR_DDRC_PMLCA9_FC(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA9_FC_SHIFT)) & DDR_DDRC_PMLCA9_FC_MASK)
/*! @} */

/*! @name PMLCB9 - Performance Monitor Local Control B */
/*! @{ */

#define DDR_DDRC_PMLCB9_THRESHOLD_MASK           (0x3FU)
#define DDR_DDRC_PMLCB9_THRESHOLD_SHIFT          (0U)
/*! THRESHOLD - Threshold */
#define DDR_DDRC_PMLCB9_THRESHOLD(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB9_THRESHOLD_SHIFT)) & DDR_DDRC_PMLCB9_THRESHOLD_MASK)

#define DDR_DDRC_PMLCB9_TBMULT_MASK              (0x700U)
#define DDR_DDRC_PMLCB9_TBMULT_SHIFT             (8U)
/*! TBMULT - Threshold And Burstiness Multiplier
 *  0b000..1
 *  0b001..2
 *  0b010..4
 *  0b011..8
 *  0b100..16
 *  0b101..32
 *  0b110..64
 *  0b111..128
 */
#define DDR_DDRC_PMLCB9_TBMULT(x)                (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB9_TBMULT_SHIFT)) & DDR_DDRC_PMLCB9_TBMULT_MASK)

#define DDR_DDRC_PMLCB9_TRIGOFFCNTL_MASK         (0x30000U)
#define DDR_DDRC_PMLCB9_TRIGOFFCNTL_SHIFT        (16U)
/*! TRIGOFFCNTL - Trigger-Off Control
 *  0b00..Trigger off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB9_TRIGOFFCNTL(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB9_TRIGOFFCNTL_SHIFT)) & DDR_DDRC_PMLCB9_TRIGOFFCNTL_MASK)

#define DDR_DDRC_PMLCB9_TRIGONCNTL_MASK          (0xC0000U)
#define DDR_DDRC_PMLCB9_TRIGONCNTL_SHIFT         (18U)
/*! TRIGONCNTL - Trigger-On Control
 *  0b00..Triggering off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB9_TRIGONCNTL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB9_TRIGONCNTL_SHIFT)) & DDR_DDRC_PMLCB9_TRIGONCNTL_MASK)

#define DDR_DDRC_PMLCB9_TRIGOFFSEL_MASK          (0xF00000U)
#define DDR_DDRC_PMLCB9_TRIGOFFSEL_SHIFT         (20U)
/*! TRIGOFFSEL - Trigger-Off Select */
#define DDR_DDRC_PMLCB9_TRIGOFFSEL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB9_TRIGOFFSEL_SHIFT)) & DDR_DDRC_PMLCB9_TRIGOFFSEL_MASK)

#define DDR_DDRC_PMLCB9_TRIGONSEL_MASK           (0x3C000000U)
#define DDR_DDRC_PMLCB9_TRIGONSEL_SHIFT          (26U)
/*! TRIGONSEL - Trigger-On Select */
#define DDR_DDRC_PMLCB9_TRIGONSEL(x)             (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB9_TRIGONSEL_SHIFT)) & DDR_DDRC_PMLCB9_TRIGONSEL_MASK)
/*! @} */

/*! @name PMC9 - Performance Monitor Counter */
/*! @{ */

#define DDR_DDRC_PMC9_PMC9_MASK                  (0xFFFFFFFFU)
#define DDR_DDRC_PMC9_PMC9_SHIFT                 (0U)
/*! PMC9 - Event Count */
#define DDR_DDRC_PMC9_PMC9(x)                    (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMC9_PMC9_SHIFT)) & DDR_DDRC_PMC9_PMC9_MASK)
/*! @} */

/*! @name PMLCA10 - Performance Monitor Local Control A */
/*! @{ */

#define DDR_DDRC_PMLCA10_BDIST_MASK              (0x3FU)
#define DDR_DDRC_PMLCA10_BDIST_SHIFT             (0U)
/*! BDIST - Burst Distance */
#define DDR_DDRC_PMLCA10_BDIST(x)                (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA10_BDIST_SHIFT)) & DDR_DDRC_PMLCA10_BDIST_MASK)

#define DDR_DDRC_PMLCA10_BGRAN_MASK              (0x7C0U)
#define DDR_DDRC_PMLCA10_BGRAN_SHIFT             (6U)
/*! BGRAN - Burst Granularity */
#define DDR_DDRC_PMLCA10_BGRAN(x)                (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA10_BGRAN_SHIFT)) & DDR_DDRC_PMLCA10_BGRAN_MASK)

#define DDR_DDRC_PMLCA10_BSIZE_MASK              (0xF800U)
#define DDR_DDRC_PMLCA10_BSIZE_SHIFT             (11U)
/*! BSIZE - Burst Size */
#define DDR_DDRC_PMLCA10_BSIZE(x)                (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA10_BSIZE_SHIFT)) & DDR_DDRC_PMLCA10_BSIZE_MASK)

#define DDR_DDRC_PMLCA10_EVENT_MASK              (0x7F0000U)
#define DDR_DDRC_PMLCA10_EVENT_SHIFT             (16U)
/*! EVENT - Event Selector */
#define DDR_DDRC_PMLCA10_EVENT(x)                (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA10_EVENT_SHIFT)) & DDR_DDRC_PMLCA10_EVENT_MASK)

#define DDR_DDRC_PMLCA10_CE_MASK                 (0x4000000U)
#define DDR_DDRC_PMLCA10_CE_SHIFT                (26U)
/*! CE - Condition Enable
 *  0b0..Counter overflow conditions cannot occur
 *  0b1..Counter overflow conditions occur
 */
#define DDR_DDRC_PMLCA10_CE(x)                   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA10_CE_SHIFT)) & DDR_DDRC_PMLCA10_CE_MASK)

#define DDR_DDRC_PMLCA10_FC_MASK                 (0x80000000U)
#define DDR_DDRC_PMLCA10_FC_SHIFT                (31U)
/*! FC - Freeze Counter
 *  0b0..Enabled
 *  0b1..Disabled
 */
#define DDR_DDRC_PMLCA10_FC(x)                   (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCA10_FC_SHIFT)) & DDR_DDRC_PMLCA10_FC_MASK)
/*! @} */

/*! @name PMLCB10 - Performance Monitor Local Control B */
/*! @{ */

#define DDR_DDRC_PMLCB10_THRESHOLD_MASK          (0x3FU)
#define DDR_DDRC_PMLCB10_THRESHOLD_SHIFT         (0U)
/*! THRESHOLD - Threshold */
#define DDR_DDRC_PMLCB10_THRESHOLD(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB10_THRESHOLD_SHIFT)) & DDR_DDRC_PMLCB10_THRESHOLD_MASK)

#define DDR_DDRC_PMLCB10_TBMULT_MASK             (0x700U)
#define DDR_DDRC_PMLCB10_TBMULT_SHIFT            (8U)
/*! TBMULT - Threshold And Burstiness Multiplier
 *  0b000..1
 *  0b001..2
 *  0b010..4
 *  0b011..8
 *  0b100..16
 *  0b101..32
 *  0b110..64
 *  0b111..128
 */
#define DDR_DDRC_PMLCB10_TBMULT(x)               (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB10_TBMULT_SHIFT)) & DDR_DDRC_PMLCB10_TBMULT_MASK)

#define DDR_DDRC_PMLCB10_TRIGOFFCNTL_MASK        (0x30000U)
#define DDR_DDRC_PMLCB10_TRIGOFFCNTL_SHIFT       (16U)
/*! TRIGOFFCNTL - Trigger-Off Control
 *  0b00..Trigger off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB10_TRIGOFFCNTL(x)          (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB10_TRIGOFFCNTL_SHIFT)) & DDR_DDRC_PMLCB10_TRIGOFFCNTL_MASK)

#define DDR_DDRC_PMLCB10_TRIGONCNTL_MASK         (0xC0000U)
#define DDR_DDRC_PMLCB10_TRIGONCNTL_SHIFT        (18U)
/*! TRIGONCNTL - Trigger-On Control
 *  0b00..Triggering off (no triggering to start)
 *  0b01..Trigger on change
 *  0b10..Trigger on overflow
 *  0b11..Reserved
 */
#define DDR_DDRC_PMLCB10_TRIGONCNTL(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB10_TRIGONCNTL_SHIFT)) & DDR_DDRC_PMLCB10_TRIGONCNTL_MASK)

#define DDR_DDRC_PMLCB10_TRIGOFFSEL_MASK         (0xF00000U)
#define DDR_DDRC_PMLCB10_TRIGOFFSEL_SHIFT        (20U)
/*! TRIGOFFSEL - Trigger-Off Select */
#define DDR_DDRC_PMLCB10_TRIGOFFSEL(x)           (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB10_TRIGOFFSEL_SHIFT)) & DDR_DDRC_PMLCB10_TRIGOFFSEL_MASK)

#define DDR_DDRC_PMLCB10_TRIGONSEL_MASK          (0x3C000000U)
#define DDR_DDRC_PMLCB10_TRIGONSEL_SHIFT         (26U)
/*! TRIGONSEL - Trigger-On Select */
#define DDR_DDRC_PMLCB10_TRIGONSEL(x)            (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMLCB10_TRIGONSEL_SHIFT)) & DDR_DDRC_PMLCB10_TRIGONSEL_MASK)
/*! @} */

/*! @name PMC10 - Performance Monitor Counter */
/*! @{ */

#define DDR_DDRC_PMC10_PMC10_MASK                (0xFFFFFFFFU)
#define DDR_DDRC_PMC10_PMC10_SHIFT               (0U)
/*! PMC10 - Event Count */
#define DDR_DDRC_PMC10_PMC10(x)                  (((uint32_t)(((uint32_t)(x)) << DDR_DDRC_PMC10_PMC10_SHIFT)) & DDR_DDRC_PMC10_PMC10_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group DDR_DDRC_Register_Masks */


/*!
 * @}
 */ /* end of group DDR_DDRC_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* DDR_DDRC_H_ */

