;redcode
;assert 1
	MOV -17, <-20
	SPL -6, @-30
	SPL -6, @-30
	MOV <-147, <-20
	MOV -17, <-20
	ADD 130, 9
	ADD 130, 9
	SPL 0, <-90
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, -21
	MOV -17, <-20
	MOV @707, <-30
	SPL <-707, @-70
	JMN @12, #200
	SPL 0, <52
	SUB @121, 103
	SPL 0, #2
	SUB <126, 109
	DJN 260, 90
	DJN 260, 90
	JMZ 130, 9
	SPL 300, 90
	SPL 0, <-2
	SLT 130, 9
	SPL -6, @-30
	SPL -6, @-30
	SPL -6, @-30
	ADD #30, 9
	SUB @121, 103
	SPL 300, 90
	SPL 0, #2
	SPL 0, #2
	JMN 0, <-2
	JMN 0, <-2
	JMN 0, <-2
	ADD 3, @21
	SPL 0, <-2
	JMN 0, <-2
	ADD 3, @21
	ADD 3, @21
	ADD @121, 103
	SLT 210, 30
	SLT 210, 30
	SLT @13, 0
	SLT @13, 0
	CMP 10, 200
	CMP 10, 200
	DJN -1, @-20
	CMP 10, 200
	MOV -17, <-20
	SPL 0, <-2
	MOV -11, <-20
	ADD #130, 9
	MOV 0, <-220
	SPL <480, #176
	ADD #130, 9
	MOV 707, <-20
	DJN -1, @-20
	ADD 211, 60
	ADD 270, @63
	MOV -17, <-20
	MOV -17, <-20
	JMP 0, @-220
	SUB #130, 9
	SPL 0, 2
	SPL 0, 2
	SPL 0, 2
	SUB @121, 103
	MOV 0, <-220
	MOV 0, <-220
	ADD 130, 9
	ADD 0, 9
	ADD 271, 60
	SUB -17, <-20
	SLT 0, 9
	SLT 0, 9
	SUB @120, 6
	SPL 0
	ADD #130, 9
	MOV <-10, <29
	MOV <-10, <29
	ADD 3, @20
	SPL 300, 90
	SPL 0, <-2
	SUB 130, 9
	SPL 0, <-2
	SPL <480, #176
	SPL 0, <-92
	SPL 0, <-2
	ADD 130, 9
	SPL 0, <-12
	SPL 300, 90
	SPL 0, <-2
	MOV 0, <-220
	ADD #130, 9
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	ADD #330, 9
	MOV -11, <-20
	SPL <480, #176
	SPL <480, #176
	SUB 0, -2
	ADD #130, 9
	MOV 707, <-20
	DJN -1, @-20
