library verilog;
use verilog.vl_types.all;
entity smul is
    port(
        ain             : in     vl_logic_vector(11 downto 0);
        bin             : in     vl_logic_vector(6 downto 0);
        pout            : out    vl_logic_vector(8 downto 0)
    );
end smul;
