/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_1z;
  reg [6:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  reg [10:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [6:0] _00_;
  always_ff @(posedge clkin_data[128], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_1_6z[15:10], celloutsig_1_14z };
  assign out_data[134:128] = _00_;
  assign celloutsig_1_5z = in_data[130:125] & in_data[183:178];
  assign celloutsig_0_3z = celloutsig_0_2z * celloutsig_0_1z[6:0];
  assign celloutsig_1_3z = celloutsig_1_2z[2] ? in_data[118:111] : { in_data[119:117], celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[50:46] != in_data[41:37];
  assign celloutsig_1_9z = { celloutsig_1_6z[13:4], celloutsig_1_6z[15], celloutsig_1_6z[2:1], celloutsig_1_6z[14] } != in_data[162:149];
  assign celloutsig_1_13z = { celloutsig_1_6z[11:4], celloutsig_1_6z[15], celloutsig_1_6z[2] } != { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_6z[9:4], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_13z } != { celloutsig_1_8z[6:2], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_1_8z = - { in_data[170:164], celloutsig_1_7z };
  assign celloutsig_1_11z = - { celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_2z = ~ celloutsig_1_0z[7:0];
  assign celloutsig_1_4z = | { in_data[150:127], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_7z = celloutsig_1_4z & celloutsig_1_3z[5];
  assign celloutsig_1_12z = celloutsig_1_11z[3] & celloutsig_1_8z[5];
  assign celloutsig_1_1z = in_data[157:153] ^ in_data[150:146];
  assign celloutsig_0_1z = in_data[60:53] ^ { in_data[37:31], celloutsig_0_0z };
  assign celloutsig_1_19z = in_data[184:175] ^ celloutsig_1_0z[10:1];
  always_latch
    if (clkin_data[96]) celloutsig_1_0z = 11'h000;
    else if (clkin_data[0]) celloutsig_1_0z = in_data[137:127];
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 7'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_2z = { in_data[84:79], celloutsig_0_0z };
  assign { celloutsig_1_6z[14:4], celloutsig_1_6z[15], celloutsig_1_6z[2:1] } = ~ { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign { celloutsig_1_6z[3], celloutsig_1_6z[0] } = celloutsig_1_6z[15:14];
  assign { out_data[105:96], out_data[38:32], out_data[6:0] } = { celloutsig_1_19z, celloutsig_0_2z, celloutsig_0_3z };
endmodule
