{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "import ibmdata\n",
    "import pandas as pd\n",
    "ibmdata.set_display_maxcolumns = 100"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Get chain/sram yield by wafer"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "df = ibmdata.qdat.query(\"select * from zm.zm_DD2_chiplet_ly where type in 'wafer' and lyname in ('X_02CHAIN','X_06SRAM') and level in 'Wafer' and chiplet in ('NST','CORE') \")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We should pull current data from DMIW, but for now as a proof of concept we will use this csv"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "kerf = pd.DataFrame.from_csv('Kerf_WFT_dataset.csv', index_col=None)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style>\n",
       "    .dataframe thead tr:only-child th {\n",
       "        text-align: right;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: left;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>level</th>\n",
       "      <th>family_code</th>\n",
       "      <th>lot_grade</th>\n",
       "      <th>fablot</th>\n",
       "      <th>wafer_id</th>\n",
       "      <th>split_lot_name</th>\n",
       "      <th>split</th>\n",
       "      <th>splitdesc</th>\n",
       "      <th>chiplet</th>\n",
       "      <th>lyname</th>\n",
       "      <th>yield</th>\n",
       "      <th>type</th>\n",
       "      <th>testprogramec</th>\n",
       "      <th>date</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>Wafer</td>\n",
       "      <td>P2</td>\n",
       "      <td>6.7</td>\n",
       "      <td>8IQP11006</td>\n",
       "      <td>6A046006SOE6</td>\n",
       "      <td>None</td>\n",
       "      <td>None</td>\n",
       "      <td>None</td>\n",
       "      <td>NST</td>\n",
       "      <td>X_02CHAIN</td>\n",
       "      <td>57.38</td>\n",
       "      <td>wafer</td>\n",
       "      <td>T0429TFQJWF</td>\n",
       "      <td>2017-07-06 11:47:55.139</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>Wafer</td>\n",
       "      <td>P2</td>\n",
       "      <td>6.8</td>\n",
       "      <td>8IQP24008</td>\n",
       "      <td>6Q0E7009SOG4</td>\n",
       "      <td>None</td>\n",
       "      <td>None</td>\n",
       "      <td>None</td>\n",
       "      <td>CORE</td>\n",
       "      <td>X_06SRAM</td>\n",
       "      <td>93.75</td>\n",
       "      <td>wafer</td>\n",
       "      <td>T0802TFQJWA</td>\n",
       "      <td>2017-09-24 21:19:32.036</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>Wafer</td>\n",
       "      <td>P2</td>\n",
       "      <td>6.8</td>\n",
       "      <td>8IQP24008</td>\n",
       "      <td>6Q0E7120SOF7</td>\n",
       "      <td>None</td>\n",
       "      <td>None</td>\n",
       "      <td>None</td>\n",
       "      <td>CORE</td>\n",
       "      <td>X_06SRAM</td>\n",
       "      <td>93.75</td>\n",
       "      <td>wafer</td>\n",
       "      <td>T0802TFQJWA</td>\n",
       "      <td>2017-09-24 21:19:32.036</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>Wafer</td>\n",
       "      <td>P2</td>\n",
       "      <td>6.8</td>\n",
       "      <td>8IQP23002</td>\n",
       "      <td>6Q0JB057SOC6</td>\n",
       "      <td>NERSP2EDX</td>\n",
       "      <td>S2</td>\n",
       "      <td>celll2</td>\n",
       "      <td>NST</td>\n",
       "      <td>X_06SRAM</td>\n",
       "      <td>93.75</td>\n",
       "      <td>wafer</td>\n",
       "      <td>T0802TFQJWA</td>\n",
       "      <td>2017-09-02 21:29:11.004</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>Wafer</td>\n",
       "      <td>P2</td>\n",
       "      <td>6.8</td>\n",
       "      <td>8IQP23006</td>\n",
       "      <td>6A049242SOF1</td>\n",
       "      <td>DHF_PCRB</td>\n",
       "      <td>S1</td>\n",
       "      <td>DHF PCRB</td>\n",
       "      <td>NST</td>\n",
       "      <td>X_06SRAM</td>\n",
       "      <td>93.75</td>\n",
       "      <td>wafer</td>\n",
       "      <td>T0802TFQJWA</td>\n",
       "      <td>2017-09-20 21:23:42.900</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "   level family_code lot_grade     fablot      wafer_id split_lot_name split  \\\n",
       "0  Wafer          P2       6.7  8IQP11006  6A046006SOE6           None  None   \n",
       "1  Wafer          P2       6.8  8IQP24008  6Q0E7009SOG4           None  None   \n",
       "2  Wafer          P2       6.8  8IQP24008  6Q0E7120SOF7           None  None   \n",
       "3  Wafer          P2       6.8  8IQP23002  6Q0JB057SOC6      NERSP2EDX    S2   \n",
       "4  Wafer          P2       6.8  8IQP23006  6A049242SOF1       DHF_PCRB    S1   \n",
       "\n",
       "  splitdesc chiplet     lyname  yield   type testprogramec  \\\n",
       "0      None     NST  X_02CHAIN  57.38  wafer   T0429TFQJWF   \n",
       "1      None    CORE   X_06SRAM  93.75  wafer   T0802TFQJWA   \n",
       "2      None    CORE   X_06SRAM  93.75  wafer   T0802TFQJWA   \n",
       "3    celll2     NST   X_06SRAM  93.75  wafer   T0802TFQJWA   \n",
       "4  DHF PCRB     NST   X_06SRAM  93.75  wafer   T0802TFQJWA   \n",
       "\n",
       "                     date  \n",
       "0 2017-07-06 11:47:55.139  \n",
       "1 2017-09-24 21:19:32.036  \n",
       "2 2017-09-24 21:19:32.036  \n",
       "3 2017-09-02 21:29:11.004  \n",
       "4 2017-09-20 21:23:42.900  "
      ]
     },
     "execution_count": 36,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df.head()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Merge the two dataframes on wafer_id to correlate in line data with chain/sram yield per wafer"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [],
   "source": [
    "merged = df.merge(kerf, on=['wafer_id'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style>\n",
       "    .dataframe thead tr:only-child th {\n",
       "        text-align: right;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: left;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>level</th>\n",
       "      <th>family_code</th>\n",
       "      <th>lot_grade_x</th>\n",
       "      <th>fablot</th>\n",
       "      <th>wafer_id</th>\n",
       "      <th>split_lot_name</th>\n",
       "      <th>split</th>\n",
       "      <th>splitdesc_x</th>\n",
       "      <th>chiplet</th>\n",
       "      <th>lyname</th>\n",
       "      <th>...</th>\n",
       "      <th>M1_ESPIN_RVT_RO_Delay_nomstg</th>\n",
       "      <th>M1_ESPIN_LVT_RO_ITTR</th>\n",
       "      <th>M1_ESPIN_RVT_RO_Iddq_nom</th>\n",
       "      <th>M1_ED_gsa_Pcritall_Vtsat</th>\n",
       "      <th>M1_ED_DTDCap_FreqRatio</th>\n",
       "      <th>M1_ESPIN_HVT_RO_ITTR</th>\n",
       "      <th>M1_SRAM_A102_PU_Vtsat</th>\n",
       "      <th>M1_SRAM_D102_PG_Vtsat</th>\n",
       "      <th>M1_SRAM_A102_PG_Vtsat</th>\n",
       "      <th>M1_SRAM_A102_PD_Vtsat</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>Wafer</td>\n",
       "      <td>P2</td>\n",
       "      <td>6.8</td>\n",
       "      <td>8IQP24008</td>\n",
       "      <td>6Q0E7009SOG4</td>\n",
       "      <td>None</td>\n",
       "      <td>None</td>\n",
       "      <td>None</td>\n",
       "      <td>CORE</td>\n",
       "      <td>X_06SRAM</td>\n",
       "      <td>...</td>\n",
       "      <td>7.041428</td>\n",
       "      <td>0.467714</td>\n",
       "      <td>7.023925</td>\n",
       "      <td>0.251115</td>\n",
       "      <td>0.765467</td>\n",
       "      <td>-0.399333</td>\n",
       "      <td>0.277225</td>\n",
       "      <td>0.225710</td>\n",
       "      <td>0.24222</td>\n",
       "      <td>0.240420</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>Wafer</td>\n",
       "      <td>P2</td>\n",
       "      <td>6.8</td>\n",
       "      <td>8IQP24008</td>\n",
       "      <td>6Q0E7009SOG4</td>\n",
       "      <td>None</td>\n",
       "      <td>None</td>\n",
       "      <td>None</td>\n",
       "      <td>NST</td>\n",
       "      <td>X_06SRAM</td>\n",
       "      <td>...</td>\n",
       "      <td>7.041428</td>\n",
       "      <td>0.467714</td>\n",
       "      <td>7.023925</td>\n",
       "      <td>0.251115</td>\n",
       "      <td>0.765467</td>\n",
       "      <td>-0.399333</td>\n",
       "      <td>0.277225</td>\n",
       "      <td>0.225710</td>\n",
       "      <td>0.24222</td>\n",
       "      <td>0.240420</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>Wafer</td>\n",
       "      <td>P2</td>\n",
       "      <td>6.8</td>\n",
       "      <td>8IQP24008</td>\n",
       "      <td>6Q0E7009SOG4</td>\n",
       "      <td>None</td>\n",
       "      <td>None</td>\n",
       "      <td>None</td>\n",
       "      <td>NST</td>\n",
       "      <td>X_02CHAIN</td>\n",
       "      <td>...</td>\n",
       "      <td>7.041428</td>\n",
       "      <td>0.467714</td>\n",
       "      <td>7.023925</td>\n",
       "      <td>0.251115</td>\n",
       "      <td>0.765467</td>\n",
       "      <td>-0.399333</td>\n",
       "      <td>0.277225</td>\n",
       "      <td>0.225710</td>\n",
       "      <td>0.24222</td>\n",
       "      <td>0.240420</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>Wafer</td>\n",
       "      <td>P2</td>\n",
       "      <td>6.8</td>\n",
       "      <td>8IQP24008</td>\n",
       "      <td>6Q0E7009SOG4</td>\n",
       "      <td>None</td>\n",
       "      <td>None</td>\n",
       "      <td>None</td>\n",
       "      <td>CORE</td>\n",
       "      <td>X_02CHAIN</td>\n",
       "      <td>...</td>\n",
       "      <td>7.041428</td>\n",
       "      <td>0.467714</td>\n",
       "      <td>7.023925</td>\n",
       "      <td>0.251115</td>\n",
       "      <td>0.765467</td>\n",
       "      <td>-0.399333</td>\n",
       "      <td>0.277225</td>\n",
       "      <td>0.225710</td>\n",
       "      <td>0.24222</td>\n",
       "      <td>0.240420</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>Wafer</td>\n",
       "      <td>P2</td>\n",
       "      <td>6.8</td>\n",
       "      <td>8IQP23002</td>\n",
       "      <td>6Q0JB057SOC6</td>\n",
       "      <td>NERSP2EDX</td>\n",
       "      <td>S2</td>\n",
       "      <td>celll2</td>\n",
       "      <td>NST</td>\n",
       "      <td>X_06SRAM</td>\n",
       "      <td>...</td>\n",
       "      <td>6.837551</td>\n",
       "      <td>0.262528</td>\n",
       "      <td>7.441900</td>\n",
       "      <td>0.248410</td>\n",
       "      <td>0.757852</td>\n",
       "      <td>-0.427850</td>\n",
       "      <td>NaN</td>\n",
       "      <td>0.207295</td>\n",
       "      <td>0.22868</td>\n",
       "      <td>0.233805</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>5 rows × 57 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "   level family_code lot_grade_x     fablot      wafer_id split_lot_name  \\\n",
       "0  Wafer          P2         6.8  8IQP24008  6Q0E7009SOG4           None   \n",
       "1  Wafer          P2         6.8  8IQP24008  6Q0E7009SOG4           None   \n",
       "2  Wafer          P2         6.8  8IQP24008  6Q0E7009SOG4           None   \n",
       "3  Wafer          P2         6.8  8IQP24008  6Q0E7009SOG4           None   \n",
       "4  Wafer          P2         6.8  8IQP23002  6Q0JB057SOC6      NERSP2EDX   \n",
       "\n",
       "  split splitdesc_x chiplet     lyname          ...            \\\n",
       "0  None        None    CORE   X_06SRAM          ...             \n",
       "1  None        None     NST   X_06SRAM          ...             \n",
       "2  None        None     NST  X_02CHAIN          ...             \n",
       "3  None        None    CORE  X_02CHAIN          ...             \n",
       "4    S2      celll2     NST   X_06SRAM          ...             \n",
       "\n",
       "   M1_ESPIN_RVT_RO_Delay_nomstg M1_ESPIN_LVT_RO_ITTR M1_ESPIN_RVT_RO_Iddq_nom  \\\n",
       "0                      7.041428             0.467714                 7.023925   \n",
       "1                      7.041428             0.467714                 7.023925   \n",
       "2                      7.041428             0.467714                 7.023925   \n",
       "3                      7.041428             0.467714                 7.023925   \n",
       "4                      6.837551             0.262528                 7.441900   \n",
       "\n",
       "  M1_ED_gsa_Pcritall_Vtsat M1_ED_DTDCap_FreqRatio M1_ESPIN_HVT_RO_ITTR  \\\n",
       "0                 0.251115               0.765467            -0.399333   \n",
       "1                 0.251115               0.765467            -0.399333   \n",
       "2                 0.251115               0.765467            -0.399333   \n",
       "3                 0.251115               0.765467            -0.399333   \n",
       "4                 0.248410               0.757852            -0.427850   \n",
       "\n",
       "   M1_SRAM_A102_PU_Vtsat M1_SRAM_D102_PG_Vtsat  M1_SRAM_A102_PG_Vtsat  \\\n",
       "0               0.277225              0.225710                0.24222   \n",
       "1               0.277225              0.225710                0.24222   \n",
       "2               0.277225              0.225710                0.24222   \n",
       "3               0.277225              0.225710                0.24222   \n",
       "4                    NaN              0.207295                0.22868   \n",
       "\n",
       "   M1_SRAM_A102_PD_Vtsat  \n",
       "0               0.240420  \n",
       "1               0.240420  \n",
       "2               0.240420  \n",
       "3               0.240420  \n",
       "4               0.233805  \n",
       "\n",
       "[5 rows x 57 columns]"
      ]
     },
     "execution_count": 35,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "merged.head()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style>\n",
       "    .dataframe thead tr:only-child th {\n",
       "        text-align: right;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: left;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>wafer_id</th>\n",
       "      <th>lyname</th>\n",
       "      <th>chiplet</th>\n",
       "      <th>yield</th>\n",
       "      <th>date</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>6Q0E7009SOG4</td>\n",
       "      <td>X_06SRAM</td>\n",
       "      <td>CORE</td>\n",
       "      <td>93.75</td>\n",
       "      <td>2017-09-24 21:19:32.036</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>6Q0E7009SOG4</td>\n",
       "      <td>X_06SRAM</td>\n",
       "      <td>NST</td>\n",
       "      <td>100.00</td>\n",
       "      <td>2017-09-24 21:19:32.036</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>6Q0E7009SOG4</td>\n",
       "      <td>X_02CHAIN</td>\n",
       "      <td>NST</td>\n",
       "      <td>80.85</td>\n",
       "      <td>2017-09-24 21:19:32.036</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>6Q0E7009SOG4</td>\n",
       "      <td>X_02CHAIN</td>\n",
       "      <td>CORE</td>\n",
       "      <td>91.56</td>\n",
       "      <td>2017-09-24 21:19:32.036</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>6Q0JB057SOC6</td>\n",
       "      <td>X_06SRAM</td>\n",
       "      <td>NST</td>\n",
       "      <td>93.75</td>\n",
       "      <td>2017-09-02 21:29:11.004</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "       wafer_id     lyname chiplet   yield                    date\n",
       "0  6Q0E7009SOG4   X_06SRAM    CORE   93.75 2017-09-24 21:19:32.036\n",
       "1  6Q0E7009SOG4   X_06SRAM     NST  100.00 2017-09-24 21:19:32.036\n",
       "2  6Q0E7009SOG4  X_02CHAIN     NST   80.85 2017-09-24 21:19:32.036\n",
       "3  6Q0E7009SOG4  X_02CHAIN    CORE   91.56 2017-09-24 21:19:32.036\n",
       "4  6Q0JB057SOC6   X_06SRAM     NST   93.75 2017-09-02 21:29:11.004"
      ]
     },
     "execution_count": 37,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "merged[['wafer_id', 'lyname', 'chiplet', 'yield', 'date']].head()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.5.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
