library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;


entity memory is
	port(
		clk, rst : in std_logic;  --æ—¶é’Ÿ
		
		--RAM1ï¼ˆä¸²å£ï¼‰
		data_ready : in std_logic;		--æ•°æ®å‡†å¤‡ä¿¡å·ï¼?='1'è¡¨ç¤ºä¸²å£çš„æ•°æ®å·²å‡†å¤‡å¥½ï¼ˆè¯»ä¸²å£æˆåŠŸï¼Œå¯æ˜¾ç¤ºè¯»åˆ°çš„dataï¼?
		tbre : in std_logic;				--å‘é?æ•°æ®æ ‡å¿?
		tsre : in std_logic;				--æ•°æ®å‘é?å®Œæ¯•æ ‡å¿—ï¼Œtsre and tbre = '1'æ—¶å†™ä¸²å£å®Œæ¯•
		wrn : out std_logic;				--å†™ä¸²å£ï¼Œåˆå§‹åŒ–ä¸º'1'ï¼Œå…ˆç½®ä¸º'0'å¹¶æŠŠRAM1dataèµ‹å¥½ï¼Œå†ç½®ä¸º'1'å†™ä¸²å?
		rdn : out std_logic;				--è¯»ä¸²å£ï¼Œåˆå§‹åŒ–ä¸º'1'å¹¶å°†RAM1dataèµ‹ä¸º"ZZ..Z"ï¼?--è‹¥data_ready='1'ï¼Œåˆ™æŠŠrdnç½®ä¸º'0'å³å¯è¯»ä¸²å£ï¼ˆè¯»å‡ºæ•°æ®åœ¨RAM1dataä¸Šï¼‰
		
		--RAM2ï¼ˆIM+DMï¼?
		MemRead, MemWrite : in std_logic;			--æ§åˆ¶è¯»ï¼Œå†™DMçš„ä¿¡å·ï¼Œ='1'ä»£è¡¨éœ?è¦è¯»ï¼Œå†™
		
		WriteData : in std_logic_vector(15 downto 0);		--å†™å†…å­˜æ—¶ï¼Œè¦å†™å…¥DMæˆ–IMçš„æ•°æ?		
		address : in std_logic_vector(15 downto 0);		--è¯»DM/å†™DM/å†™IMæ—¶ï¼Œåœ°å€è¾“å…¥
		PC_out : in std_logic_vector(15 downto 0);		--è¯»IMæ—¶ï¼Œåœ°å€è¾“å…¥
		PC_MUX_out : in std_logic_vector(15 downto 0);	
		PC_Keep : in std_logic;
		
		ReadData : out std_logic_vector(15 downto 0);	--è¯»DMæ—¶ï¼Œè¯»å‡ºæ¥çš„æ•°æ®/è¯»å‡ºçš„ä¸²å£çŠ¶æ€?
		ReadIns : out std_logic_vector(15 downto 0);		--è¯»IMæ—¶ï¼Œå‡ºæ¥çš„æŒ‡ä»?
		
		ram1_addr, ram2_addr : out std_logic_vector(19 downto 0);	--RAM1 RAM2åœ°å€æ€»çº¿
		ram1_data, ram2_data : inout std_logic_vector(31 downto 0);	--RAM1 RAM2æ•°æ®æ€»çº¿
		
		ram2addr_output : out std_logic_vector(17 downto 0);
		
		ram1_en, ram1_oe, ram1_we : out std_logic;		--RAM1ä½¿èƒ½ è¯»ä½¿èƒ? å†™ä½¿èƒ?  ='1'ç¦æ­¢ï¼Œæ°¸è¿œç­‰äº?'1'
		
		ram2_en, ram2_oe, ram2_we : out std_logic;		--RAM2ä½¿èƒ½ è¯»ä½¿èƒ? å†™ä½¿èƒ½ï¼Œ='1'ç¦æ­¢ï¼Œæ°¸è¿œç­‰äº?'0'
		
		memory_state : out std_logic_vector(1 downto 0);
		flash_state_out : out std_logic_vector(2 downto 0);
		
		flash_finished : out std_logic := '0';
		
		--Flash
		flash_addr : out std_logic_vector(22 downto 0);		--flashåœ°å€çº?
		flash_data : inout std_logic_vector(15 downto 0);	--flashæ•°æ®çº?
		
		flash_byte : out std_logic := '1';	--flashæ“ä½œæ¨¡å¼ï¼Œå¸¸ç½?'1'
		flash_vpen : out std_logic := '1';	--flashå†™ä¿æŠ¤ï¼Œå¸¸ç½®'1'
		flash_rp : out std_logic := '1';		--'1'è¡¨ç¤ºflashå·¥ä½œï¼Œå¸¸ç½?'1'
		flash_ce : out std_logic := '0';		--flashä½¿èƒ½
		flash_oe : out std_logic := '1';		--flashè¯»ä½¿èƒ½ï¼Œ'0'æœ‰æ•ˆï¼Œæ¯æ¬¡è¯»æ“ä½œåç½®'1'
		flash_we : out std_logic := '1'		--flashå†™ä½¿èƒ?
	);
end memory;

architecture Behavioral of memory is

	signal state : std_logic_vector(1 downto 0) := "00";	--è®¿å­˜ã€ä¸²å£æ“ä½œçš„çŠ¶æ??
	signal rflag : std_logic := '0';		--rflag='1'ä»£è¡¨æŠŠä¸²å£æ•°æ®çº¿ï¼ˆram1_dataï¼‰ç½®é«˜é˜»ï¼Œç”¨äºèŠ‚çœçŠ¶æ€çš„æ§åˆ¶
	
	signal flash_finished_tmp : std_logic := '0';
	signal flash_state : std_logic_vector(2 downto 0) := "001";
	signal current_addr : std_logic_vector(15 downto 0) := (others => '0');	--flashå½“å‰è¦è¯»çš„åœ°å?
	shared variable cnt : integer := 0;	--ç”¨äºå‰Šå¼±50Mæ—¶é’Ÿé¢‘ç‡è‡?1M
	
begin
	process(clk, rst)
	begin
	
		if (rst = '1') then  --rstè¢«æŒ‰ä¸?
			ram2_oe <= '1';  --è¯»å†™ä½¿èƒ½ç½®å¦  è¯»å†™é”å­˜ç½®å¦
			ram2_we <= '1';
			wrn <= '1';
			rdn <= '1';
			rflag <= '0';  --todo  ä¸æ˜¯å¾ˆæ‡‚
			
			ram1_addr <= (others => '0'); 
			ram2_addr <= (others => '0'); 
			
			ReadData <= (others => '0');
			ReadIns <= (others => '0');
			
			state <= "00";			
			flash_state <= "001";   
			current_addr <= (others => '0');
			flash_addr <= (others => '0');
			
		elsif (clk'event and clk = '1') then 
			if (flash_finished_tmp = '1') then			--ä»flashè½½å…¥kernelæŒ‡ä»¤åˆ°ram2å·²å®Œæˆ?
				flash_byte <= '1';
				flash_vpen <= '1';
				flash_rp <= '1';
				flash_ce <= '1';	--ç¦æ­¢flash
				ram1_en <= '1';
				ram1_oe <= '1';
				ram1_we <= '1';
				ram1_addr(19 downto 0) <= (others => '0');
				ram2_en <= '0';
				ram2_addr(19 downto 16) <= "0000";
				ram2_oe <= '1';
				ram2_we <= '1';
				wrn <= '1';
				rdn <= '1';
				
				case state is 
						
					when "00" =>		--å‡†å¤‡è¯»æŒ‡ä»?
						if PC_Keep = '0' then
							ram2_addr(15 downto 0) <= PC_MUX_out;
						elsif PC_Keep = '1' then
							ram2_addr(15 downto 0) <= PC_out;
						end if;
						ram2_data <= (others => 'Z');
						wrn <= '1';
						rdn <= '1';
						ram2_oe <= '0';
						state <= "01";
						
					when "01" =>		--è¯»å‡ºæŒ‡ä»¤ï¼Œå‡†å¤‡è¯»/å†? ä¸²å£/å†…å­˜
						ram2_oe <= '1';
						ReadIns <= ram2_data(15 downto 0);
						if (MemWrite = '1') then	--å¦‚æœè¦å†™
							rflag <= '0';
							if (address = x"BF00") then 	--å‡†å¤‡å†™ä¸²å?
								ram1_data(7 downto 0) <= WriteData(7 downto 0);
								wrn <= '0';
							else							--å‡†å¤‡å†™å†…å­?
								ram2_addr(15 downto 0) <= address;
								ram2_data <= (31 downto 16 => '0') & WriteData;
								ram2_we <= '0';
							end if;
						elsif (MemRead = '1') then	--å¦‚æœè¦è¯»
							if (address = x"BF01") then 	--å‡†å¤‡è¯»ä¸²å£çŠ¶æ€?
								ReadData(15 downto 2) <= (others => '0');
								ReadData(1) <= data_ready;
								ReadData(0) <= tsre and tbre;
								if (rflag = '0') then	--è¯»ä¸²å£çŠ¶æ€æ—¶æ„å‘³ç?æ¥ä¸‹æ¥å¯èƒ½è¦è¯?/å†™ä¸²å£æ•°æ?
									ram1_data <= (others => 'Z');	--æ•…é¢„å…ˆæŠŠram1_dataç½®ä¸ºé«˜é˜»
									rflag <= '1';	--å¦‚æœæ¥ä¸‹æ¥è¦è¯»ï¼Œåˆ™å¯ç›´æ¥æŠŠrdnç½?'0'ï¼Œçœä¸?ä¸ªçŠ¶æ€ï¼›è¦å†™ï¼Œåˆ™rflag='0'ï¼Œæ­£å¸¸èµ°å†™ä¸²å£çš„æµç¨‹
								end if;	
							elsif (address = x"BF00") then	--å‡†å¤‡è¯»ä¸²å£æ•°æ?
								rflag <= '0';
								rdn <= '0';
							else							--å‡†å¤‡è¯»å†…å­?
								ram2_data <= (others => 'Z');
								ram2_addr(15 downto 0) <= address;
								ram2_oe <= '0';
							end if;
						end if;	
						state <= "10";
						
					when "10" =>		--è¯?/å†? ä¸²å£/å†…å­˜
						if(MemWrite = '1') then		--å†?
							if (address = x"BF00") then		--å†™ä¸²å?
								wrn <= '1';
							else							--å†™å†…å­?
								ram2_we <= '1';
							end if;
						elsif(MemRead = '1') then	--è¯?
							if (address = x"BF01") then		--è¯»ä¸²å£çŠ¶æ€ï¼ˆå·²è¯»å‡ºï¼‰
								null;
							elsif (address = x"BF00") then 	--è¯»ä¸²å£æ•°æ?
								rdn <= '1';
								ReadData(15 downto 8) <= (others => '0');
								ReadData(7 downto 0) <= ram1_data(7 downto 0);
							else							--è¯»å†…å­?
								ram2_oe <= '1';
								ReadData <= ram2_data(15 downto 0);
							end if;
						end if;
						state <= "00";
						
					when others =>
						state <= "00";
						
				end case;
				
			else				--ä»flashè½½å…¥kernelæŒ‡ä»¤åˆ°ram2å°šæœªå®Œæˆï¼Œåˆ™ç»§ç»­è½½å…¥
				if (cnt = 1000) then
					cnt := 0;
					
					case flash_state is
						
						
						when "001" =>		--WEç½?0
							ram2_en <= '0';
							ram2_we <= '0';
							ram2_oe <= '1';
							wrn <= '1';
							rdn <= '1';
							flash_we <= '0';
							flash_oe <= '1';
							
							flash_byte <= '1';
							flash_vpen <= '1';
							flash_rp <= '1';
							flash_ce <= '0';
							
							flash_state <= "010";
							
						when "010" =>
							flash_data <= x"00FF";
							flash_state <= "011";
							
						when "011" =>
							flash_we <= '1';
							flash_state <= "100";
							
						when "100" =>
							flash_addr <= "000000" & current_addr & '0';
							flash_data <= (others => 'Z');
							flash_oe <= '0';
							flash_state <= "101";
							
						when "101" =>
							flash_oe <= '1';
							ram2_we <= '0';
							ram2_addr <= "0000" & current_addr;
							ram2addr_output <= "00" & current_addr;	--è°ƒè¯•
							ram2_data <= (31 downto 16 => '0') & flash_data;
							flash_state <= "110";
						
						when "110" =>
							ram2_we <= '1';
							current_addr <= current_addr + '1';
							flash_state <= "001";
						
							
						when others =>
							flash_state <= "001";
						
					end case;
					
					if (current_addr > x"0249") then
						flash_finished_tmp <= '1';
					end if;
				else 
					if (cnt < 1000) then
						cnt := cnt + 1;
					end if;
				end if;	--cnt 
				
			end if;	--flash finished or not
			
		end if;	--rst/clk_raise
		
	end process;
	
	
	memory_state <= state;
	flash_finished <= flash_finished_tmp;
	flash_state_out <= flash_state;
	
	
end Behavioral;

