Saurabh N. Adya , Igor L. Markov, Fixed-outline floorplanning: enabling hierarchical design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.6, p.1120-1135, December 2003
Chyi-Shiang Hoo , Kanesan Jeevan , Velappa Ganapathy , Harikrishnan Ramiah, Variable-Order Ant System for VLSI multiobjective floorplanning, Applied Soft Computing, v.13 n.7, p.3285-3297, July, 2013
Chyi-Shiang Hoo , Kanesan Jeevan , Harikrishnan Ramiah, Cost reduction in bottom-up hierarchical-based VLSI floorplanning designs, International Journal of Circuit Theory and Applications, v.43 n.3, p.286-306, March 2015
