

================================================================
== Vitis HLS Report for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_7_4_0_0_linear_config7_s'
================================================================
* Date:           Fri Apr 11 03:51:09 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  1.944 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%p_read_9 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 2 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_10 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 3 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_11 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 4 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read310 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 5 'read' 'p_read310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read29 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 6 'read' 'p_read29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read18 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 7 'read' 'p_read18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_12 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 8 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_6)   --->   "%trunc_ln29 = trunc i16 %p_read_9" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 9 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_5)   --->   "%trunc_ln29_1 = trunc i16 %p_read_10" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 10 'trunc' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_4)   --->   "%trunc_ln29_2 = trunc i16 %p_read_11" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 11 'trunc' 'trunc_ln29_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_3)   --->   "%trunc_ln29_3 = trunc i16 %p_read310" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 12 'trunc' 'trunc_ln29_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_2)   --->   "%trunc_ln29_4 = trunc i16 %p_read29" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 13 'trunc' 'trunc_ln29_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_1)   --->   "%trunc_ln29_5 = trunc i16 %p_read18" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 14 'trunc' 'trunc_ln29_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node add_ln377)   --->   "%trunc_ln29_6 = trunc i16 %p_read_12" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 15 'trunc' 'trunc_ln29_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 16 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln377)   --->   "%p_Val2_s = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_read_12, i32 1, i32 15"   --->   Operation 17 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln377)   --->   "%sext_ln818 = sext i15 %p_Val2_s"   --->   Operation 18 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln377)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_12, i32 1"   --->   Operation 19 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln377)   --->   "%and_ln374 = and i1 %tmp, i1 %trunc_ln29_6"   --->   Operation 20 'and' 'and_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln377)   --->   "%zext_ln377 = zext i1 %and_ln374"   --->   Operation 21 'zext' 'zext_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln377 = add i16 %zext_ln377, i16 %sext_ln818"   --->   Operation 22 'add' 'add_ln377' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_1)   --->   "%p_Val2_1 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_read18, i32 1, i32 15"   --->   Operation 23 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_1)   --->   "%sext_ln818_1 = sext i15 %p_Val2_1"   --->   Operation 24 'sext' 'sext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read18, i32 1"   --->   Operation 25 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_1)   --->   "%and_ln374_1 = and i1 %tmp_1, i1 %trunc_ln29_5"   --->   Operation 26 'and' 'and_ln374_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_1)   --->   "%zext_ln377_1 = zext i1 %and_ln374_1"   --->   Operation 27 'zext' 'zext_ln377_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln377_1 = add i16 %zext_ln377_1, i16 %sext_ln818_1"   --->   Operation 28 'add' 'add_ln377_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_2)   --->   "%p_Val2_2 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_read29, i32 1, i32 15"   --->   Operation 29 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_2)   --->   "%sext_ln818_2 = sext i15 %p_Val2_2"   --->   Operation 30 'sext' 'sext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_2)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read29, i32 1"   --->   Operation 31 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_2)   --->   "%and_ln374_2 = and i1 %tmp_2, i1 %trunc_ln29_4"   --->   Operation 32 'and' 'and_ln374_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_2)   --->   "%zext_ln377_2 = zext i1 %and_ln374_2"   --->   Operation 33 'zext' 'zext_ln377_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln377_2 = add i16 %zext_ln377_2, i16 %sext_ln818_2"   --->   Operation 34 'add' 'add_ln377_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_3)   --->   "%p_Val2_3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_read310, i32 1, i32 15"   --->   Operation 35 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_3)   --->   "%sext_ln818_3 = sext i15 %p_Val2_3"   --->   Operation 36 'sext' 'sext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_3)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read310, i32 1"   --->   Operation 37 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_3)   --->   "%and_ln374_3 = and i1 %tmp_3, i1 %trunc_ln29_3"   --->   Operation 38 'and' 'and_ln374_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_3)   --->   "%zext_ln377_3 = zext i1 %and_ln374_3"   --->   Operation 39 'zext' 'zext_ln377_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln377_3 = add i16 %zext_ln377_3, i16 %sext_ln818_3"   --->   Operation 40 'add' 'add_ln377_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_4)   --->   "%p_Val2_4 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_read_11, i32 1, i32 15"   --->   Operation 41 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_4)   --->   "%sext_ln818_4 = sext i15 %p_Val2_4"   --->   Operation 42 'sext' 'sext_ln818_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_4)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_11, i32 1"   --->   Operation 43 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_4)   --->   "%and_ln374_4 = and i1 %tmp_4, i1 %trunc_ln29_2"   --->   Operation 44 'and' 'and_ln374_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_4)   --->   "%zext_ln377_4 = zext i1 %and_ln374_4"   --->   Operation 45 'zext' 'zext_ln377_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln377_4 = add i16 %zext_ln377_4, i16 %sext_ln818_4"   --->   Operation 46 'add' 'add_ln377_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_5)   --->   "%p_Val2_5 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_read_10, i32 1, i32 15"   --->   Operation 47 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_5)   --->   "%sext_ln818_5 = sext i15 %p_Val2_5"   --->   Operation 48 'sext' 'sext_ln818_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_5)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_10, i32 1"   --->   Operation 49 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_5)   --->   "%and_ln374_5 = and i1 %tmp_5, i1 %trunc_ln29_1"   --->   Operation 50 'and' 'and_ln374_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_5)   --->   "%zext_ln377_5 = zext i1 %and_ln374_5"   --->   Operation 51 'zext' 'zext_ln377_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln377_5 = add i16 %zext_ln377_5, i16 %sext_ln818_5"   --->   Operation 52 'add' 'add_ln377_5' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_6)   --->   "%p_Val2_6 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_read_9, i32 1, i32 15"   --->   Operation 53 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_6)   --->   "%sext_ln818_6 = sext i15 %p_Val2_6"   --->   Operation 54 'sext' 'sext_ln818_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_6)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_9, i32 1"   --->   Operation 55 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_6)   --->   "%and_ln374_6 = and i1 %tmp_6, i1 %trunc_ln29"   --->   Operation 56 'and' 'and_ln374_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_6)   --->   "%zext_ln377_6 = zext i1 %and_ln374_6"   --->   Operation 57 'zext' 'zext_ln377_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln377_6 = add i16 %zext_ln377_6, i16 %sext_ln818_6"   --->   Operation 58 'add' 'add_ln377_6' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mrv = insertvalue i112 <undef>, i16 %add_ln377" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 59 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i112 %mrv, i16 %add_ln377_1" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 60 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i112 %mrv_1, i16 %add_ln377_2" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 61 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i112 %mrv_2, i16 %add_ln377_3" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 62 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i112 %mrv_3, i16 %add_ln377_4" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 63 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i112 %mrv_4, i16 %add_ln377_5" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 64 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i112 %mrv_5, i16 %add_ln377_6" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 65 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln34 = ret i112 %mrv_6" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 66 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_9          (read        ) [ 00]
p_read_10         (read        ) [ 00]
p_read_11         (read        ) [ 00]
p_read310         (read        ) [ 00]
p_read29          (read        ) [ 00]
p_read18          (read        ) [ 00]
p_read_12         (read        ) [ 00]
trunc_ln29        (trunc       ) [ 00]
trunc_ln29_1      (trunc       ) [ 00]
trunc_ln29_2      (trunc       ) [ 00]
trunc_ln29_3      (trunc       ) [ 00]
trunc_ln29_4      (trunc       ) [ 00]
trunc_ln29_5      (trunc       ) [ 00]
trunc_ln29_6      (trunc       ) [ 00]
specpipeline_ln29 (specpipeline) [ 00]
p_Val2_s          (partselect  ) [ 00]
sext_ln818        (sext        ) [ 00]
tmp               (bitselect   ) [ 00]
and_ln374         (and         ) [ 00]
zext_ln377        (zext        ) [ 00]
add_ln377         (add         ) [ 00]
p_Val2_1          (partselect  ) [ 00]
sext_ln818_1      (sext        ) [ 00]
tmp_1             (bitselect   ) [ 00]
and_ln374_1       (and         ) [ 00]
zext_ln377_1      (zext        ) [ 00]
add_ln377_1       (add         ) [ 00]
p_Val2_2          (partselect  ) [ 00]
sext_ln818_2      (sext        ) [ 00]
tmp_2             (bitselect   ) [ 00]
and_ln374_2       (and         ) [ 00]
zext_ln377_2      (zext        ) [ 00]
add_ln377_2       (add         ) [ 00]
p_Val2_3          (partselect  ) [ 00]
sext_ln818_3      (sext        ) [ 00]
tmp_3             (bitselect   ) [ 00]
and_ln374_3       (and         ) [ 00]
zext_ln377_3      (zext        ) [ 00]
add_ln377_3       (add         ) [ 00]
p_Val2_4          (partselect  ) [ 00]
sext_ln818_4      (sext        ) [ 00]
tmp_4             (bitselect   ) [ 00]
and_ln374_4       (and         ) [ 00]
zext_ln377_4      (zext        ) [ 00]
add_ln377_4       (add         ) [ 00]
p_Val2_5          (partselect  ) [ 00]
sext_ln818_5      (sext        ) [ 00]
tmp_5             (bitselect   ) [ 00]
and_ln374_5       (and         ) [ 00]
zext_ln377_5      (zext        ) [ 00]
add_ln377_5       (add         ) [ 00]
p_Val2_6          (partselect  ) [ 00]
sext_ln818_6      (sext        ) [ 00]
tmp_6             (bitselect   ) [ 00]
and_ln374_6       (and         ) [ 00]
zext_ln377_6      (zext        ) [ 00]
add_ln377_6       (add         ) [ 00]
mrv               (insertvalue ) [ 00]
mrv_1             (insertvalue ) [ 00]
mrv_2             (insertvalue ) [ 00]
mrv_3             (insertvalue ) [ 00]
mrv_4             (insertvalue ) [ 00]
mrv_5             (insertvalue ) [ 00]
mrv_6             (insertvalue ) [ 00]
ret_ln34          (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="p_read_9_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="16" slack="0"/>
<pin id="36" dir="0" index="1" bw="16" slack="0"/>
<pin id="37" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="p_read_10_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_read_11_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_read310_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read310/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_read29_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read29/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read18_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read18/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_12_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="trunc_ln29_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="trunc_ln29_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="trunc_ln29_2_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="trunc_ln29_3_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="trunc_ln29_4_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln29_5_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_5/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="trunc_ln29_6_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_6/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_Val2_s_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="15" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="0" index="3" bw="5" slack="0"/>
<pin id="109" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln818_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="15" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="and_ln374_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln377_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln377_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="15" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln377/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_Val2_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="15" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="0" index="3" bw="5" slack="0"/>
<pin id="147" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sext_ln818_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="15" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="and_ln374_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln377_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln377_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="15" slack="0"/>
<pin id="177" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln377_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Val2_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="15" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="0" index="3" bw="5" slack="0"/>
<pin id="185" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sext_ln818_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="15" slack="0"/>
<pin id="192" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818_2/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="and_ln374_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374_2/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln377_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377_2/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln377_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="15" slack="0"/>
<pin id="215" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln377_2/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_Val2_3_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="15" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="0" index="3" bw="5" slack="0"/>
<pin id="223" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sext_ln818_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="15" slack="0"/>
<pin id="230" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818_3/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="and_ln374_3_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374_3/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln377_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377_3/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln377_3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="15" slack="0"/>
<pin id="253" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln377_3/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_Val2_4_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="15" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="0" index="3" bw="5" slack="0"/>
<pin id="261" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln818_4_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="15" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818_4/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_4_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="and_ln374_4_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374_4/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln377_4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377_4/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln377_4_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="15" slack="0"/>
<pin id="291" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln377_4/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_Val2_5_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="15" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="0" index="3" bw="5" slack="0"/>
<pin id="299" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sext_ln818_5_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="15" slack="0"/>
<pin id="306" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818_5/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_5_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="and_ln374_5_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374_5/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln377_5_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377_5/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln377_5_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="15" slack="0"/>
<pin id="329" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln377_5/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_Val2_6_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="15" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="0" index="3" bw="5" slack="0"/>
<pin id="337" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_6/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sext_ln818_6_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="15" slack="0"/>
<pin id="344" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818_6/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_6_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="and_ln374_6_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374_6/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln377_6_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377_6/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln377_6_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="15" slack="0"/>
<pin id="367" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln377_6/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="mrv_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="112" slack="0"/>
<pin id="372" dir="0" index="1" bw="16" slack="0"/>
<pin id="373" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="mrv_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="112" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="0"/>
<pin id="379" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="mrv_2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="112" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="0"/>
<pin id="385" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="mrv_3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="112" slack="0"/>
<pin id="390" dir="0" index="1" bw="16" slack="0"/>
<pin id="391" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="mrv_4_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="112" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="0"/>
<pin id="397" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="mrv_5_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="112" slack="0"/>
<pin id="402" dir="0" index="1" bw="16" slack="0"/>
<pin id="403" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="mrv_6_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="112" slack="0"/>
<pin id="408" dir="0" index="1" bw="16" slack="0"/>
<pin id="409" dir="1" index="2" bw="112" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="14" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="12" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="14" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="34" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="40" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="46" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="52" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="58" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="64" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="70" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="70" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="117"><net_src comp="104" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="70" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="100" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="114" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="64" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="155"><net_src comp="142" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="64" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="96" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="152" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="58" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="193"><net_src comp="180" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="58" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="92" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="190" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="52" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="231"><net_src comp="218" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="52" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="26" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="88" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="228" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="46" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="269"><net_src comp="256" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="30" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="46" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="84" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="266" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="24" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="40" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="26" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="28" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="307"><net_src comp="294" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="40" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="26" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="80" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="304" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="24" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="34" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="26" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="28" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="345"><net_src comp="332" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="30" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="34" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="26" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="346" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="76" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="342" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="32" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="136" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="174" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="212" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="250" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="288" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="326" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="364" pin="2"/><net_sink comp="406" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 7, 4, 0, 0>, linear_config7> : p_read | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 7, 4, 0, 0>, linear_config7> : p_read1 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 7, 4, 0, 0>, linear_config7> : p_read2 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 7, 4, 0, 0>, linear_config7> : p_read3 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 7, 4, 0, 0>, linear_config7> : p_read4 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 7, 4, 0, 0>, linear_config7> : p_read5 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 7, 4, 0, 0>, linear_config7> : p_read6 | {1 }
  - Chain level:
	State 1
		sext_ln818 : 1
		and_ln374 : 1
		zext_ln377 : 1
		add_ln377 : 2
		sext_ln818_1 : 1
		and_ln374_1 : 1
		zext_ln377_1 : 1
		add_ln377_1 : 2
		sext_ln818_2 : 1
		and_ln374_2 : 1
		zext_ln377_2 : 1
		add_ln377_2 : 2
		sext_ln818_3 : 1
		and_ln374_3 : 1
		zext_ln377_3 : 1
		add_ln377_3 : 2
		sext_ln818_4 : 1
		and_ln374_4 : 1
		zext_ln377_4 : 1
		add_ln377_4 : 2
		sext_ln818_5 : 1
		and_ln374_5 : 1
		zext_ln377_5 : 1
		add_ln377_5 : 2
		sext_ln818_6 : 1
		and_ln374_6 : 1
		zext_ln377_6 : 1
		add_ln377_6 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		mrv_4 : 7
		mrv_5 : 8
		mrv_6 : 9
		ret_ln34 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln377_fu_136   |    0    |    20   |
|          |  add_ln377_1_fu_174  |    0    |    20   |
|          |  add_ln377_2_fu_212  |    0    |    20   |
|    add   |  add_ln377_3_fu_250  |    0    |    20   |
|          |  add_ln377_4_fu_288  |    0    |    20   |
|          |  add_ln377_5_fu_326  |    0    |    20   |
|          |  add_ln377_6_fu_364  |    0    |    20   |
|----------|----------------------|---------|---------|
|          |   and_ln374_fu_126   |    0    |    2    |
|          |  and_ln374_1_fu_164  |    0    |    2    |
|          |  and_ln374_2_fu_202  |    0    |    2    |
|    and   |  and_ln374_3_fu_240  |    0    |    2    |
|          |  and_ln374_4_fu_278  |    0    |    2    |
|          |  and_ln374_5_fu_316  |    0    |    2    |
|          |  and_ln374_6_fu_354  |    0    |    2    |
|----------|----------------------|---------|---------|
|          |  p_read_9_read_fu_34 |    0    |    0    |
|          | p_read_10_read_fu_40 |    0    |    0    |
|          | p_read_11_read_fu_46 |    0    |    0    |
|   read   | p_read310_read_fu_52 |    0    |    0    |
|          |  p_read29_read_fu_58 |    0    |    0    |
|          |  p_read18_read_fu_64 |    0    |    0    |
|          | p_read_12_read_fu_70 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   trunc_ln29_fu_76   |    0    |    0    |
|          |  trunc_ln29_1_fu_80  |    0    |    0    |
|          |  trunc_ln29_2_fu_84  |    0    |    0    |
|   trunc  |  trunc_ln29_3_fu_88  |    0    |    0    |
|          |  trunc_ln29_4_fu_92  |    0    |    0    |
|          |  trunc_ln29_5_fu_96  |    0    |    0    |
|          |  trunc_ln29_6_fu_100 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    p_Val2_s_fu_104   |    0    |    0    |
|          |    p_Val2_1_fu_142   |    0    |    0    |
|          |    p_Val2_2_fu_180   |    0    |    0    |
|partselect|    p_Val2_3_fu_218   |    0    |    0    |
|          |    p_Val2_4_fu_256   |    0    |    0    |
|          |    p_Val2_5_fu_294   |    0    |    0    |
|          |    p_Val2_6_fu_332   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln818_fu_114  |    0    |    0    |
|          |  sext_ln818_1_fu_152 |    0    |    0    |
|          |  sext_ln818_2_fu_190 |    0    |    0    |
|   sext   |  sext_ln818_3_fu_228 |    0    |    0    |
|          |  sext_ln818_4_fu_266 |    0    |    0    |
|          |  sext_ln818_5_fu_304 |    0    |    0    |
|          |  sext_ln818_6_fu_342 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_118      |    0    |    0    |
|          |     tmp_1_fu_156     |    0    |    0    |
|          |     tmp_2_fu_194     |    0    |    0    |
| bitselect|     tmp_3_fu_232     |    0    |    0    |
|          |     tmp_4_fu_270     |    0    |    0    |
|          |     tmp_5_fu_308     |    0    |    0    |
|          |     tmp_6_fu_346     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln377_fu_132  |    0    |    0    |
|          |  zext_ln377_1_fu_170 |    0    |    0    |
|          |  zext_ln377_2_fu_208 |    0    |    0    |
|   zext   |  zext_ln377_3_fu_246 |    0    |    0    |
|          |  zext_ln377_4_fu_284 |    0    |    0    |
|          |  zext_ln377_5_fu_322 |    0    |    0    |
|          |  zext_ln377_6_fu_360 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      mrv_fu_370      |    0    |    0    |
|          |     mrv_1_fu_376     |    0    |    0    |
|          |     mrv_2_fu_382     |    0    |    0    |
|insertvalue|     mrv_3_fu_388     |    0    |    0    |
|          |     mrv_4_fu_394     |    0    |    0    |
|          |     mrv_5_fu_400     |    0    |    0    |
|          |     mrv_6_fu_406     |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   154   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   154  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   154  |
+-----------+--------+--------+
