

================================================================
== Vivado HLS Report for 'get_line_bases'
================================================================
* Date:           Wed Mar 18 11:36:08 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.542 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    19557|    20517| 0.978 ms | 1.026 ms |  19557|  20517|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_line_bases_label4     |      320|      320|         1|          1|          1|   320|    yes   |
        |- get_histogram_label3      |     7383|     7383|        47|         23|          1|   320|    yes   |
        |- get_line_bases_label5     |    10880|    10880|        34|          -|          -|   320|    no    |
        | + get_line_bases_label5.1  |       32|       32|         2|          -|          -|    16|    no    |
        |- get_line_bases_label0     |        6|        6|         2|          1|          1|     6|    yes   |
        |- get_line_bases_label3     |      960|     1920|   3 ~ 6  |          -|          -|   320|    no    |
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    514|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    521|    -|
|Register         |        -|      -|     310|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     310|   1035|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |histogram_U  |get_line_bases_hiFfa  |        1|  0|   0|    0|   320|    8|     1|         2560|
    |smoothed_U   |get_line_bases_smGfk  |        1|  0|   0|    0|   320|    8|     1|         2560|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                      |        2|  0|   0|    0|   640|   16|     2|         5120|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln61_fu_665_p2                 |     +    |      0|  0|  15|           2|           9|
    |add_ln86_fu_726_p2                 |     +    |      0|  0|  14|          10|           2|
    |grp_fu_397_p2                      |     +    |      0|  0|  15|           8|           1|
    |grp_fu_404_p2                      |     +    |      0|  0|  15|           8|           1|
    |grp_fu_438_p2                      |     +    |      0|  0|  15|           8|           1|
    |h_fu_472_p2                        |     +    |      0|  0|  15|           9|           1|
    |i_4_fu_603_p2                      |     +    |      0|  0|  12|           3|           1|
    |i_5_fu_635_p2                      |     +    |      0|  0|  15|           9|           1|
    |i_fu_455_p2                        |     +    |      0|  0|  15|           9|           1|
    |last_max_dist_fu_856_p2            |     +    |      0|  0|  23|          16|           1|
    |meceta_counter_fu_703_p2           |     +    |      0|  0|  23|          16|           1|
    |p_tmp_fu_751_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp_fu_525_p2                      |     +    |      0|  0|  14|          10|          10|
    |total_fu_583_p2                    |     +    |      0|  0|  23|          16|          16|
    |x_fu_505_p2                        |     +    |      0|  0|  15|           5|           1|
    |y_fu_489_p2                        |     +    |      0|  0|  15|           9|           1|
    |sub_ln75_fu_763_p2                 |     -    |      0|  0|  24|          17|          17|
    |and_ln40_fu_573_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln86_fu_837_p2                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage10_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp1_stage6_iter0  |    and   |      0|  0|   2|           1|           1|
    |grp_fu_391_p2                      |   icmp   |      0|  0|  11|           8|           1|
    |grp_fu_430_p2                      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln18_fu_466_p2                |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln30_fu_449_p2                |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln36_fu_483_p2                |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln38_fu_499_p2                |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln40_fu_568_p2                |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln47_fu_597_p2                |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln53_fu_629_p2                |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln54_1_fu_652_p2              |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln54_fu_646_p2                |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln62_fu_801_p2                |   icmp   |      0|  0|  13|          16|           6|
    |icmp_ln72_fu_698_p2                |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln75_fu_769_p2                |   icmp   |      0|  0|  18|          17|           6|
    |icmp_ln86_1_fu_831_p2              |   icmp   |      0|  0|  13|          16|           6|
    |total_1_fu_589_p3                  |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |xor_ln39_fu_515_p2                 |    xor   |      0|  0|   5|           4|           5|
    |xor_ln40_fu_562_p2                 |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 514|         329|         205|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  173|         39|    1|         39|
    |ap_enable_reg_pp1_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1           |   15|          3|    1|          3|
    |ap_phi_mux_h_0_i_i_phi_fu_278_p4  |    9|          2|    9|         18|
    |bottom_data_V_blk_n               |    9|          2|    1|          2|
    |h_0_i_i_reg_274                   |    9|          2|    9|         18|
    |histogram_address0                |   21|          4|    9|         36|
    |histogram_address1                |   21|          4|    9|         36|
    |histogram_d0                      |   15|          3|    8|         24|
    |histogram_d1                      |   15|          3|    8|         24|
    |i1_0_i_reg_320                    |    9|          2|    3|          6|
    |i2_0_i_reg_343                    |    9|          2|    9|         18|
    |i_0_i_reg_263                     |    9|          2|    9|         18|
    |last_max_dist_0_i_reg_331         |    9|          2|   16|         32|
    |last_max_dist_6_i_reg_355         |    9|          2|   16|         32|
    |line_bases_address0               |   27|          5|    3|         15|
    |line_bases_address1               |   27|          5|    3|         15|
    |line_bases_d0                     |   15|          3|   17|         51|
    |line_bases_d1                     |   33|          6|   17|        102|
    |line_counter_3_fu_122             |   15|          3|    8|         24|
    |meceta_counter_1_fu_126           |    9|          2|   16|         32|
    |smoothed_address0                 |   27|          5|    9|         45|
    |total_0_i_reg_308                 |    9|          2|   16|         32|
    |x_0_i_reg_297                     |    9|          2|    5|         10|
    |y_0_i_reg_285                     |    9|          2|    9|         18|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  521|        109|  212|        652|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  38|   0|   38|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                 |   1|   0|    1|          0|
    |flag_meceta_0_i_fu_118                  |   1|   0|    1|          0|
    |h_0_i_i_reg_274                         |   9|   0|    9|          0|
    |h_reg_879                               |   9|   0|    9|          0|
    |histogram_addr_1_reg_884                |   9|   0|    9|          0|
    |histogram_addr_1_reg_884_pp1_iter1_reg  |   9|   0|    9|          0|
    |i1_0_i_reg_320                          |   3|   0|    3|          0|
    |i2_0_i_reg_343                          |   9|   0|    9|          0|
    |i_0_i_reg_263                           |   9|   0|    9|          0|
    |i_5_reg_1069                            |   9|   0|    9|          0|
    |icmp_ln18_reg_875                       |   1|   0|    1|          0|
    |icmp_ln47_reg_1020                      |   1|   0|    1|          0|
    |icmp_ln895_10_reg_922                   |   1|   0|    1|          0|
    |icmp_ln895_11_reg_926                   |   1|   0|    1|          0|
    |icmp_ln895_12_reg_930                   |   1|   0|    1|          0|
    |icmp_ln895_13_reg_934                   |   1|   0|    1|          0|
    |icmp_ln895_14_reg_938                   |   1|   0|    1|          0|
    |icmp_ln895_15_reg_942                   |   1|   0|    1|          0|
    |icmp_ln895_16_reg_946                   |   1|   0|    1|          0|
    |icmp_ln895_17_reg_950                   |   1|   0|    1|          0|
    |icmp_ln895_18_reg_954                   |   1|   0|    1|          0|
    |icmp_ln895_19_reg_958                   |   1|   0|    1|          0|
    |icmp_ln895_20_reg_962                   |   1|   0|    1|          0|
    |icmp_ln895_21_reg_966                   |   1|   0|    1|          0|
    |icmp_ln895_22_reg_970                   |   1|   0|    1|          0|
    |icmp_ln895_23_reg_974                   |   1|   0|    1|          0|
    |icmp_ln895_24_reg_978                   |   1|   0|    1|          0|
    |icmp_ln895_3_reg_894                    |   1|   0|    1|          0|
    |icmp_ln895_4_reg_898                    |   1|   0|    1|          0|
    |icmp_ln895_5_reg_902                    |   1|   0|    1|          0|
    |icmp_ln895_6_reg_906                    |   1|   0|    1|          0|
    |icmp_ln895_7_reg_910                    |   1|   0|    1|          0|
    |icmp_ln895_8_reg_914                    |   1|   0|    1|          0|
    |icmp_ln895_9_reg_918                    |   1|   0|    1|          0|
    |icmp_ln895_reg_890                      |   1|   0|    1|          0|
    |last_max_dist_0_i_reg_331               |  16|   0|   16|          0|
    |last_max_dist_6_i_reg_355               |  16|   0|   16|          0|
    |line_bases_addr_1_reg_1029              |   3|   0|    3|          0|
    |line_bases_addr_2_reg_1091              |   3|   0|    3|          0|
    |line_bases_load_1_reg_1097              |  17|   0|   17|          0|
    |line_counter_3_fu_122                   |   8|   0|    8|          0|
    |meceta_counter_1_fu_126                 |  16|   0|   16|          0|
    |smoothed_load_reg_1082                  |   8|   0|    8|          0|
    |tmp_reg_1004                            |  10|   0|   10|          0|
    |total_0_i_reg_308                       |  16|   0|   16|          0|
    |trunc_ln61_reg_1103                     |  16|   0|   16|          0|
    |x_0_i_reg_297                           |   5|   0|    5|          0|
    |x_reg_999                               |   5|   0|    5|          0|
    |y_0_i_reg_285                           |   9|   0|    9|          0|
    |y_reg_986                               |   9|   0|    9|          0|
    |zext_ln38_reg_991                       |   9|   0|   10|          1|
    |zext_ln53_reg_1058                      |   9|   0|   16|          7|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 310|   0|  318|          8|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | get_line_bases | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | get_line_bases | return value |
|ap_start               |  in |    1| ap_ctrl_hs | get_line_bases | return value |
|ap_done                | out |    1| ap_ctrl_hs | get_line_bases | return value |
|ap_idle                | out |    1| ap_ctrl_hs | get_line_bases | return value |
|ap_ready               | out |    1| ap_ctrl_hs | get_line_bases | return value |
|bottom_data_V_dout     |  in |    8|   ap_fifo  |  bottom_data_V |    pointer   |
|bottom_data_V_empty_n  |  in |    1|   ap_fifo  |  bottom_data_V |    pointer   |
|bottom_data_V_read     | out |    1|   ap_fifo  |  bottom_data_V |    pointer   |
|line_bases_address0    | out |    3|  ap_memory |   line_bases   |     array    |
|line_bases_ce0         | out |    1|  ap_memory |   line_bases   |     array    |
|line_bases_we0         | out |    1|  ap_memory |   line_bases   |     array    |
|line_bases_d0          | out |   17|  ap_memory |   line_bases   |     array    |
|line_bases_q0          |  in |   17|  ap_memory |   line_bases   |     array    |
|line_bases_address1    | out |    3|  ap_memory |   line_bases   |     array    |
|line_bases_ce1         | out |    1|  ap_memory |   line_bases   |     array    |
|line_bases_we1         | out |    1|  ap_memory |   line_bases   |     array    |
|line_bases_d1          | out |   17|  ap_memory |   line_bases   |     array    |
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 23, depth = 47
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 23, D = 47, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
  Pipeline-2 : II = 1, D = 2, States = { 55 56 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 51 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 4 
51 --> 52 
52 --> 53 55 
53 --> 54 52 
54 --> 53 
55 --> 57 56 
56 --> 55 
57 --> 58 
58 --> 59 
59 --> 60 63 
60 --> 61 
61 --> 63 62 
62 --> 63 
63 --> 58 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %bottom_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%line_bases_addr = getelementptr inbounds [6 x i17]* %line_bases, i64 0, i64 0"   --->   Operation 65 'getelementptr' 'line_bases_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.76ns)   --->   "br label %0" [./wd_stage_2.h:30]   --->   Operation 66 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%i_0_i = phi i9 [ 0, %entry ], [ %i, %get_line_bases_label4 ]"   --->   Operation 67 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.66ns)   --->   "%icmp_ln30 = icmp eq i9 %i_0_i, -192" [./wd_stage_2.h:30]   --->   Operation 68 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 69 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.82ns)   --->   "%i = add i9 %i_0_i, 1" [./wd_stage_2.h:30]   --->   Operation 70 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.preheader46.i.preheader, label %get_line_bases_label4" [./wd_stage_2.h:30]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str11) nounwind" [./wd_stage_2.h:31]   --->   Operation 72 'specloopname' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_59_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str11)" [./wd_stage_2.h:31]   --->   Operation 73 'specregionbegin' 'tmp_59_i' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_2.h:31]   --->   Operation 74 'specpipeline' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i9 %i_0_i to i64" [./wd_stage_2.h:31]   --->   Operation 75 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%histogram_addr = getelementptr inbounds [320 x i8]* @histogram, i64 0, i64 %zext_ln31" [./wd_stage_2.h:31]   --->   Operation 76 'getelementptr' 'histogram_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (3.25ns)   --->   "store i8 0, i8* %histogram_addr, align 1" [./wd_stage_2.h:31]   --->   Operation 77 'store' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str11, i32 %tmp_59_i)" [./wd_stage_2.h:31]   --->   Operation 78 'specregionend' 'empty' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br label %0" [./wd_stage_2.h:30]   --->   Operation 79 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 80 [1/1] (1.76ns)   --->   "br label %.preheader46.i" [./wd_stage_2.h:18->./wd_stage_2.h:33]   --->   Operation 80 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.63>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%h_0_i_i = phi i9 [ %h, %get_histogram_label3_end ], [ 0, %.preheader46.i.preheader ]"   --->   Operation 81 'phi' 'h_0_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.66ns)   --->   "%icmp_ln18 = icmp eq i9 %h_0_i_i, -192" [./wd_stage_2.h:18->./wd_stage_2.h:33]   --->   Operation 82 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 83 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.82ns)   --->   "%h = add i9 %h_0_i_i, 1" [./wd_stage_2.h:18->./wd_stage_2.h:33]   --->   Operation 84 'add' 'h' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %get_histogram.exit.i.preheader, label %get_histogram_label3_begin" [./wd_stage_2.h:18->./wd_stage_2.h:33]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_60_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str10)" [./wd_stage_2.h:19->./wd_stage_2.h:33]   --->   Operation 86 'specregionbegin' 'tmp_60_i' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i9 %h_0_i_i to i64" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 87 'zext' 'zext_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%histogram_addr_1 = getelementptr inbounds [320 x i8]* @histogram, i64 0, i64 %zext_ln21" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 88 'getelementptr' 'histogram_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str10, i32 %tmp_60_i)" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 89 'specregionend' 'empty_161' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader46.i" [./wd_stage_2.h:18->./wd_stage_2.h:33]   --->   Operation 90 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.16>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str10) nounwind" [./wd_stage_2.h:19->./wd_stage_2.h:33]   --->   Operation 91 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_2.h:19->./wd_stage_2.h:33]   --->   Operation 92 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (3.63ns)   --->   "%bottom_data_V_read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 93 'read' 'bottom_data_V_read' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 94 [1/1] (1.55ns)   --->   "%icmp_ln895 = icmp eq i8 %bottom_data_V_read, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 94 'icmp' 'icmp_ln895' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %._crit_edge.i.0.i, label %1" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 95 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (3.25ns)   --->   "%histogram_load = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 96 'load' 'histogram_load' <Predicate = (!icmp_ln18 & !icmp_ln895)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>

State 6 <SV = 5> <Delay = 8.42>
ST_6 : Operation 97 [1/2] (3.25ns)   --->   "%histogram_load = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 97 'load' 'histogram_load' <Predicate = (!icmp_ln18 & !icmp_ln895)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_6 : Operation 98 [1/1] (1.91ns)   --->   "%add_ln21 = add i8 %histogram_load, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 98 'add' 'add_ln21' <Predicate = (!icmp_ln18 & !icmp_ln895)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (3.25ns)   --->   "store i8 %add_ln21, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 99 'store' <Predicate = (!icmp_ln18 & !icmp_ln895)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.0.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 100 'br' <Predicate = (!icmp_ln18 & !icmp_ln895)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (3.63ns)   --->   "%bottom_data_V_read_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 101 'read' 'bottom_data_V_read_1' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 102 [1/1] (1.55ns)   --->   "%icmp_ln895_3 = icmp eq i8 %bottom_data_V_read_1, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 102 'icmp' 'icmp_ln895_3' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_3, label %._crit_edge.i.1.i, label %2" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 103 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.18>
ST_7 : Operation 104 [2/2] (3.25ns)   --->   "%histogram_load_1 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 104 'load' 'histogram_load_1' <Predicate = (!icmp_ln18 & !icmp_ln895_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_7 : Operation 105 [1/1] (3.63ns)   --->   "%bottom_data_V_read_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 105 'read' 'bottom_data_V_read_2' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 106 [1/1] (1.55ns)   --->   "%icmp_ln895_4 = icmp eq i8 %bottom_data_V_read_2, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 106 'icmp' 'icmp_ln895_4' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_4, label %._crit_edge.i.2.i, label %3" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 107 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.42>
ST_8 : Operation 108 [1/2] (3.25ns)   --->   "%histogram_load_1 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 108 'load' 'histogram_load_1' <Predicate = (!icmp_ln18 & !icmp_ln895_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_8 : Operation 109 [1/1] (1.91ns)   --->   "%add_ln21_1 = add i8 %histogram_load_1, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 109 'add' 'add_ln21_1' <Predicate = (!icmp_ln18 & !icmp_ln895_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (3.25ns)   --->   "store i8 %add_ln21_1, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 110 'store' <Predicate = (!icmp_ln18 & !icmp_ln895_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.1.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 111 'br' <Predicate = (!icmp_ln18 & !icmp_ln895_3)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (3.63ns)   --->   "%bottom_data_V_read_3 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 112 'read' 'bottom_data_V_read_3' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 113 [1/1] (1.55ns)   --->   "%icmp_ln895_5 = icmp eq i8 %bottom_data_V_read_3, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 113 'icmp' 'icmp_ln895_5' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_5, label %._crit_edge.i.3.i, label %4" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 114 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.18>
ST_9 : Operation 115 [2/2] (3.25ns)   --->   "%histogram_load_3 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 115 'load' 'histogram_load_3' <Predicate = (!icmp_ln18 & !icmp_ln895_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_9 : Operation 116 [1/1] (3.63ns)   --->   "%bottom_data_V_read_4 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 116 'read' 'bottom_data_V_read_4' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_9 : Operation 117 [1/1] (1.55ns)   --->   "%icmp_ln895_6 = icmp eq i8 %bottom_data_V_read_4, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 117 'icmp' 'icmp_ln895_6' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_6, label %._crit_edge.i.4.i, label %5" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 118 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.42>
ST_10 : Operation 119 [1/2] (3.25ns)   --->   "%histogram_load_3 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 119 'load' 'histogram_load_3' <Predicate = (!icmp_ln18 & !icmp_ln895_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_10 : Operation 120 [1/1] (1.91ns)   --->   "%add_ln21_2 = add i8 %histogram_load_3, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 120 'add' 'add_ln21_2' <Predicate = (!icmp_ln18 & !icmp_ln895_4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (3.25ns)   --->   "store i8 %add_ln21_2, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 121 'store' <Predicate = (!icmp_ln18 & !icmp_ln895_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.2.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 122 'br' <Predicate = (!icmp_ln18 & !icmp_ln895_4)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (3.63ns)   --->   "%bottom_data_V_read_5 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 123 'read' 'bottom_data_V_read_5' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_10 : Operation 124 [1/1] (1.55ns)   --->   "%icmp_ln895_7 = icmp eq i8 %bottom_data_V_read_5, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 124 'icmp' 'icmp_ln895_7' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_7, label %._crit_edge.i.5.i, label %6" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 125 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.18>
ST_11 : Operation 126 [2/2] (3.25ns)   --->   "%histogram_load_4 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 126 'load' 'histogram_load_4' <Predicate = (!icmp_ln18 & !icmp_ln895_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_11 : Operation 127 [1/1] (3.63ns)   --->   "%bottom_data_V_read_6 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 127 'read' 'bottom_data_V_read_6' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_11 : Operation 128 [1/1] (1.55ns)   --->   "%icmp_ln895_8 = icmp eq i8 %bottom_data_V_read_6, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 128 'icmp' 'icmp_ln895_8' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_8, label %._crit_edge.i.6.i, label %7" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 129 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 8.42>
ST_12 : Operation 130 [1/2] (3.25ns)   --->   "%histogram_load_4 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 130 'load' 'histogram_load_4' <Predicate = (!icmp_ln18 & !icmp_ln895_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_12 : Operation 131 [1/1] (1.91ns)   --->   "%add_ln21_3 = add i8 %histogram_load_4, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 131 'add' 'add_ln21_3' <Predicate = (!icmp_ln18 & !icmp_ln895_5)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (3.25ns)   --->   "store i8 %add_ln21_3, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 132 'store' <Predicate = (!icmp_ln18 & !icmp_ln895_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.3.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 133 'br' <Predicate = (!icmp_ln18 & !icmp_ln895_5)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (3.63ns)   --->   "%bottom_data_V_read_7 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 134 'read' 'bottom_data_V_read_7' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_12 : Operation 135 [1/1] (1.55ns)   --->   "%icmp_ln895_9 = icmp eq i8 %bottom_data_V_read_7, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 135 'icmp' 'icmp_ln895_9' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_9, label %._crit_edge.i.7.i, label %8" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 136 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 5.18>
ST_13 : Operation 137 [2/2] (3.25ns)   --->   "%histogram_load_5 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 137 'load' 'histogram_load_5' <Predicate = (!icmp_ln18 & !icmp_ln895_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_13 : Operation 138 [1/1] (3.63ns)   --->   "%bottom_data_V_read_8 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 138 'read' 'bottom_data_V_read_8' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_13 : Operation 139 [1/1] (1.55ns)   --->   "%icmp_ln895_10 = icmp eq i8 %bottom_data_V_read_8, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 139 'icmp' 'icmp_ln895_10' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_10, label %._crit_edge.i.8.i, label %9" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 140 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 8.42>
ST_14 : Operation 141 [1/2] (3.25ns)   --->   "%histogram_load_5 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 141 'load' 'histogram_load_5' <Predicate = (!icmp_ln18 & !icmp_ln895_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_14 : Operation 142 [1/1] (1.91ns)   --->   "%add_ln21_4 = add i8 %histogram_load_5, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 142 'add' 'add_ln21_4' <Predicate = (!icmp_ln18 & !icmp_ln895_6)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (3.25ns)   --->   "store i8 %add_ln21_4, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 143 'store' <Predicate = (!icmp_ln18 & !icmp_ln895_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.4.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 144 'br' <Predicate = (!icmp_ln18 & !icmp_ln895_6)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (3.63ns)   --->   "%bottom_data_V_read_9 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 145 'read' 'bottom_data_V_read_9' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_14 : Operation 146 [1/1] (1.55ns)   --->   "%icmp_ln895_11 = icmp eq i8 %bottom_data_V_read_9, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 146 'icmp' 'icmp_ln895_11' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_11, label %._crit_edge.i.9.i, label %10" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 147 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 5.18>
ST_15 : Operation 148 [2/2] (3.25ns)   --->   "%histogram_load_6 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 148 'load' 'histogram_load_6' <Predicate = (!icmp_ln18 & !icmp_ln895_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_15 : Operation 149 [1/1] (3.63ns)   --->   "%bottom_data_V_read_10 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 149 'read' 'bottom_data_V_read_10' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_15 : Operation 150 [1/1] (1.55ns)   --->   "%icmp_ln895_12 = icmp eq i8 %bottom_data_V_read_10, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 150 'icmp' 'icmp_ln895_12' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_12, label %._crit_edge.i.10.i, label %11" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 151 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 8.42>
ST_16 : Operation 152 [1/2] (3.25ns)   --->   "%histogram_load_6 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 152 'load' 'histogram_load_6' <Predicate = (!icmp_ln18 & !icmp_ln895_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_16 : Operation 153 [1/1] (1.91ns)   --->   "%add_ln21_5 = add i8 %histogram_load_6, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 153 'add' 'add_ln21_5' <Predicate = (!icmp_ln18 & !icmp_ln895_7)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [1/1] (3.25ns)   --->   "store i8 %add_ln21_5, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 154 'store' <Predicate = (!icmp_ln18 & !icmp_ln895_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.5.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 155 'br' <Predicate = (!icmp_ln18 & !icmp_ln895_7)> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (3.63ns)   --->   "%bottom_data_V_read_11 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 156 'read' 'bottom_data_V_read_11' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_16 : Operation 157 [1/1] (1.55ns)   --->   "%icmp_ln895_13 = icmp eq i8 %bottom_data_V_read_11, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 157 'icmp' 'icmp_ln895_13' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_13, label %._crit_edge.i.11.i, label %12" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 158 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 5.18>
ST_17 : Operation 159 [2/2] (3.25ns)   --->   "%histogram_load_7 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 159 'load' 'histogram_load_7' <Predicate = (!icmp_ln18 & !icmp_ln895_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_17 : Operation 160 [1/1] (3.63ns)   --->   "%bottom_data_V_read_12 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 160 'read' 'bottom_data_V_read_12' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_17 : Operation 161 [1/1] (1.55ns)   --->   "%icmp_ln895_14 = icmp eq i8 %bottom_data_V_read_12, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 161 'icmp' 'icmp_ln895_14' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_14, label %._crit_edge.i.12.i, label %13" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 162 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 8.42>
ST_18 : Operation 163 [1/2] (3.25ns)   --->   "%histogram_load_7 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 163 'load' 'histogram_load_7' <Predicate = (!icmp_ln18 & !icmp_ln895_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_18 : Operation 164 [1/1] (1.91ns)   --->   "%add_ln21_6 = add i8 %histogram_load_7, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 164 'add' 'add_ln21_6' <Predicate = (!icmp_ln18 & !icmp_ln895_8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 165 [1/1] (3.25ns)   --->   "store i8 %add_ln21_6, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 165 'store' <Predicate = (!icmp_ln18 & !icmp_ln895_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.6.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 166 'br' <Predicate = (!icmp_ln18 & !icmp_ln895_8)> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (3.63ns)   --->   "%bottom_data_V_read_13 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 167 'read' 'bottom_data_V_read_13' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_18 : Operation 168 [1/1] (1.55ns)   --->   "%icmp_ln895_15 = icmp eq i8 %bottom_data_V_read_13, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 168 'icmp' 'icmp_ln895_15' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_15, label %._crit_edge.i.13.i, label %14" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 169 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 5.18>
ST_19 : Operation 170 [2/2] (3.25ns)   --->   "%histogram_load_8 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 170 'load' 'histogram_load_8' <Predicate = (!icmp_ln18 & !icmp_ln895_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_19 : Operation 171 [1/1] (3.63ns)   --->   "%bottom_data_V_read_14 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 171 'read' 'bottom_data_V_read_14' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_19 : Operation 172 [1/1] (1.55ns)   --->   "%icmp_ln895_16 = icmp eq i8 %bottom_data_V_read_14, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 172 'icmp' 'icmp_ln895_16' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_16, label %._crit_edge.i.14.i, label %15" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 173 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 8.42>
ST_20 : Operation 174 [1/2] (3.25ns)   --->   "%histogram_load_8 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 174 'load' 'histogram_load_8' <Predicate = (!icmp_ln18 & !icmp_ln895_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_20 : Operation 175 [1/1] (1.91ns)   --->   "%add_ln21_7 = add i8 %histogram_load_8, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 175 'add' 'add_ln21_7' <Predicate = (!icmp_ln18 & !icmp_ln895_9)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [1/1] (3.25ns)   --->   "store i8 %add_ln21_7, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 176 'store' <Predicate = (!icmp_ln18 & !icmp_ln895_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.7.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 177 'br' <Predicate = (!icmp_ln18 & !icmp_ln895_9)> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (3.63ns)   --->   "%bottom_data_V_read_15 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 178 'read' 'bottom_data_V_read_15' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_20 : Operation 179 [1/1] (1.55ns)   --->   "%icmp_ln895_17 = icmp eq i8 %bottom_data_V_read_15, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 179 'icmp' 'icmp_ln895_17' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_17, label %._crit_edge.i.15.i, label %16" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 180 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 5.18>
ST_21 : Operation 181 [2/2] (3.25ns)   --->   "%histogram_load_9 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 181 'load' 'histogram_load_9' <Predicate = (!icmp_ln18 & !icmp_ln895_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_21 : Operation 182 [1/1] (3.63ns)   --->   "%bottom_data_V_read_16 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 182 'read' 'bottom_data_V_read_16' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_21 : Operation 183 [1/1] (1.55ns)   --->   "%icmp_ln895_18 = icmp eq i8 %bottom_data_V_read_16, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 183 'icmp' 'icmp_ln895_18' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_18, label %._crit_edge.i.16.i, label %17" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 184 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 8.42>
ST_22 : Operation 185 [1/2] (3.25ns)   --->   "%histogram_load_9 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 185 'load' 'histogram_load_9' <Predicate = (!icmp_ln18 & !icmp_ln895_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_22 : Operation 186 [1/1] (1.91ns)   --->   "%add_ln21_8 = add i8 %histogram_load_9, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 186 'add' 'add_ln21_8' <Predicate = (!icmp_ln18 & !icmp_ln895_10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 187 [1/1] (3.25ns)   --->   "store i8 %add_ln21_8, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 187 'store' <Predicate = (!icmp_ln18 & !icmp_ln895_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_22 : Operation 188 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.8.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 188 'br' <Predicate = (!icmp_ln18 & !icmp_ln895_10)> <Delay = 0.00>
ST_22 : Operation 189 [1/1] (3.63ns)   --->   "%bottom_data_V_read_17 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 189 'read' 'bottom_data_V_read_17' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_22 : Operation 190 [1/1] (1.55ns)   --->   "%icmp_ln895_19 = icmp eq i8 %bottom_data_V_read_17, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 190 'icmp' 'icmp_ln895_19' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 191 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_19, label %._crit_edge.i.17.i, label %18" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 191 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 5.18>
ST_23 : Operation 192 [2/2] (3.25ns)   --->   "%histogram_load_10 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 192 'load' 'histogram_load_10' <Predicate = (!icmp_ln18 & !icmp_ln895_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_23 : Operation 193 [1/1] (3.63ns)   --->   "%bottom_data_V_read_18 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 193 'read' 'bottom_data_V_read_18' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_23 : Operation 194 [1/1] (1.55ns)   --->   "%icmp_ln895_20 = icmp eq i8 %bottom_data_V_read_18, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 194 'icmp' 'icmp_ln895_20' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_20, label %._crit_edge.i.18.i, label %19" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 195 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 8.42>
ST_24 : Operation 196 [1/2] (3.25ns)   --->   "%histogram_load_10 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 196 'load' 'histogram_load_10' <Predicate = (!icmp_ln18 & !icmp_ln895_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_24 : Operation 197 [1/1] (1.91ns)   --->   "%add_ln21_9 = add i8 %histogram_load_10, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 197 'add' 'add_ln21_9' <Predicate = (!icmp_ln18 & !icmp_ln895_11)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 198 [1/1] (3.25ns)   --->   "store i8 %add_ln21_9, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 198 'store' <Predicate = (!icmp_ln18 & !icmp_ln895_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.9.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 199 'br' <Predicate = (!icmp_ln18 & !icmp_ln895_11)> <Delay = 0.00>
ST_24 : Operation 200 [1/1] (3.63ns)   --->   "%bottom_data_V_read_19 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 200 'read' 'bottom_data_V_read_19' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_24 : Operation 201 [1/1] (1.55ns)   --->   "%icmp_ln895_21 = icmp eq i8 %bottom_data_V_read_19, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 201 'icmp' 'icmp_ln895_21' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_21, label %._crit_edge.i.19.i, label %20" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 202 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 5.18>
ST_25 : Operation 203 [2/2] (3.25ns)   --->   "%histogram_load_11 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 203 'load' 'histogram_load_11' <Predicate = (!icmp_ln18 & !icmp_ln895_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_25 : Operation 204 [1/1] (3.63ns)   --->   "%bottom_data_V_read_20 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 204 'read' 'bottom_data_V_read_20' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_25 : Operation 205 [1/1] (1.55ns)   --->   "%icmp_ln895_22 = icmp eq i8 %bottom_data_V_read_20, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 205 'icmp' 'icmp_ln895_22' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_22, label %._crit_edge.i.20.i, label %21" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 206 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 8.42>
ST_26 : Operation 207 [1/2] (3.25ns)   --->   "%histogram_load_11 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 207 'load' 'histogram_load_11' <Predicate = (!icmp_ln18 & !icmp_ln895_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_26 : Operation 208 [1/1] (1.91ns)   --->   "%add_ln21_10 = add i8 %histogram_load_11, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 208 'add' 'add_ln21_10' <Predicate = (!icmp_ln18 & !icmp_ln895_12)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 209 [1/1] (3.25ns)   --->   "store i8 %add_ln21_10, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 209 'store' <Predicate = (!icmp_ln18 & !icmp_ln895_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_26 : Operation 210 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.10.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 210 'br' <Predicate = (!icmp_ln18 & !icmp_ln895_12)> <Delay = 0.00>
ST_26 : Operation 211 [1/1] (3.63ns)   --->   "%bottom_data_V_read_21 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 211 'read' 'bottom_data_V_read_21' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_26 : Operation 212 [1/1] (1.55ns)   --->   "%icmp_ln895_23 = icmp eq i8 %bottom_data_V_read_21, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 212 'icmp' 'icmp_ln895_23' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_23, label %._crit_edge.i.21.i, label %22" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 213 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 5.18>
ST_27 : Operation 214 [2/2] (3.25ns)   --->   "%histogram_load_12 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 214 'load' 'histogram_load_12' <Predicate = (!icmp_ln895_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_27 : Operation 215 [1/1] (3.63ns)   --->   "%bottom_data_V_read_22 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 215 'read' 'bottom_data_V_read_22' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_27 : Operation 216 [1/1] (1.55ns)   --->   "%icmp_ln895_24 = icmp eq i8 %bottom_data_V_read_22, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 216 'icmp' 'icmp_ln895_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 217 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_24, label %get_histogram_label3_end, label %23" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 217 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 8.42>
ST_28 : Operation 218 [1/2] (3.25ns)   --->   "%histogram_load_12 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 218 'load' 'histogram_load_12' <Predicate = (!icmp_ln895_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_28 : Operation 219 [1/1] (1.91ns)   --->   "%add_ln21_11 = add i8 %histogram_load_12, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 219 'add' 'add_ln21_11' <Predicate = (!icmp_ln895_13)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 220 [1/1] (3.25ns)   --->   "store i8 %add_ln21_11, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 220 'store' <Predicate = (!icmp_ln895_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_28 : Operation 221 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.11.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 221 'br' <Predicate = (!icmp_ln895_13)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 3.25>
ST_29 : Operation 222 [2/2] (3.25ns)   --->   "%histogram_load_13 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 222 'load' 'histogram_load_13' <Predicate = (!icmp_ln895_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>

State 30 <SV = 29> <Delay = 8.42>
ST_30 : Operation 223 [1/2] (3.25ns)   --->   "%histogram_load_13 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 223 'load' 'histogram_load_13' <Predicate = (!icmp_ln895_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_30 : Operation 224 [1/1] (1.91ns)   --->   "%add_ln21_12 = add i8 %histogram_load_13, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 224 'add' 'add_ln21_12' <Predicate = (!icmp_ln895_14)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 225 [1/1] (3.25ns)   --->   "store i8 %add_ln21_12, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 225 'store' <Predicate = (!icmp_ln895_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_30 : Operation 226 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.12.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 226 'br' <Predicate = (!icmp_ln895_14)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 227 [2/2] (3.25ns)   --->   "%histogram_load_14 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 227 'load' 'histogram_load_14' <Predicate = (!icmp_ln895_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>

State 32 <SV = 31> <Delay = 8.42>
ST_32 : Operation 228 [1/2] (3.25ns)   --->   "%histogram_load_14 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 228 'load' 'histogram_load_14' <Predicate = (!icmp_ln895_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_32 : Operation 229 [1/1] (1.91ns)   --->   "%add_ln21_13 = add i8 %histogram_load_14, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 229 'add' 'add_ln21_13' <Predicate = (!icmp_ln895_15)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 230 [1/1] (3.25ns)   --->   "store i8 %add_ln21_13, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 230 'store' <Predicate = (!icmp_ln895_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_32 : Operation 231 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.13.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 231 'br' <Predicate = (!icmp_ln895_15)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 3.25>
ST_33 : Operation 232 [2/2] (3.25ns)   --->   "%histogram_load_15 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 232 'load' 'histogram_load_15' <Predicate = (!icmp_ln895_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>

State 34 <SV = 33> <Delay = 8.42>
ST_34 : Operation 233 [1/2] (3.25ns)   --->   "%histogram_load_15 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 233 'load' 'histogram_load_15' <Predicate = (!icmp_ln895_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_34 : Operation 234 [1/1] (1.91ns)   --->   "%add_ln21_14 = add i8 %histogram_load_15, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 234 'add' 'add_ln21_14' <Predicate = (!icmp_ln895_16)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 235 [1/1] (3.25ns)   --->   "store i8 %add_ln21_14, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 235 'store' <Predicate = (!icmp_ln895_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_34 : Operation 236 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.14.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 236 'br' <Predicate = (!icmp_ln895_16)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 3.25>
ST_35 : Operation 237 [2/2] (3.25ns)   --->   "%histogram_load_16 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 237 'load' 'histogram_load_16' <Predicate = (!icmp_ln895_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>

State 36 <SV = 35> <Delay = 8.42>
ST_36 : Operation 238 [1/2] (3.25ns)   --->   "%histogram_load_16 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 238 'load' 'histogram_load_16' <Predicate = (!icmp_ln895_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_36 : Operation 239 [1/1] (1.91ns)   --->   "%add_ln21_15 = add i8 %histogram_load_16, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 239 'add' 'add_ln21_15' <Predicate = (!icmp_ln895_17)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 240 [1/1] (3.25ns)   --->   "store i8 %add_ln21_15, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 240 'store' <Predicate = (!icmp_ln895_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_36 : Operation 241 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.15.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 241 'br' <Predicate = (!icmp_ln895_17)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 3.25>
ST_37 : Operation 242 [2/2] (3.25ns)   --->   "%histogram_load_17 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 242 'load' 'histogram_load_17' <Predicate = (!icmp_ln895_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>

State 38 <SV = 37> <Delay = 8.42>
ST_38 : Operation 243 [1/2] (3.25ns)   --->   "%histogram_load_17 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 243 'load' 'histogram_load_17' <Predicate = (!icmp_ln895_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_38 : Operation 244 [1/1] (1.91ns)   --->   "%add_ln21_16 = add i8 %histogram_load_17, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 244 'add' 'add_ln21_16' <Predicate = (!icmp_ln895_18)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 245 [1/1] (3.25ns)   --->   "store i8 %add_ln21_16, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 245 'store' <Predicate = (!icmp_ln895_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_38 : Operation 246 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.16.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 246 'br' <Predicate = (!icmp_ln895_18)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 3.25>
ST_39 : Operation 247 [2/2] (3.25ns)   --->   "%histogram_load_18 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 247 'load' 'histogram_load_18' <Predicate = (!icmp_ln895_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>

State 40 <SV = 39> <Delay = 8.42>
ST_40 : Operation 248 [1/2] (3.25ns)   --->   "%histogram_load_18 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 248 'load' 'histogram_load_18' <Predicate = (!icmp_ln895_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_40 : Operation 249 [1/1] (1.91ns)   --->   "%add_ln21_17 = add i8 %histogram_load_18, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 249 'add' 'add_ln21_17' <Predicate = (!icmp_ln895_19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 250 [1/1] (3.25ns)   --->   "store i8 %add_ln21_17, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 250 'store' <Predicate = (!icmp_ln895_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_40 : Operation 251 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.17.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 251 'br' <Predicate = (!icmp_ln895_19)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 3.25>
ST_41 : Operation 252 [2/2] (3.25ns)   --->   "%histogram_load_19 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 252 'load' 'histogram_load_19' <Predicate = (!icmp_ln895_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>

State 42 <SV = 41> <Delay = 8.42>
ST_42 : Operation 253 [1/2] (3.25ns)   --->   "%histogram_load_19 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 253 'load' 'histogram_load_19' <Predicate = (!icmp_ln895_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_42 : Operation 254 [1/1] (1.91ns)   --->   "%add_ln21_18 = add i8 %histogram_load_19, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 254 'add' 'add_ln21_18' <Predicate = (!icmp_ln895_20)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 255 [1/1] (3.25ns)   --->   "store i8 %add_ln21_18, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 255 'store' <Predicate = (!icmp_ln895_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_42 : Operation 256 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.18.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 256 'br' <Predicate = (!icmp_ln895_20)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 3.25>
ST_43 : Operation 257 [2/2] (3.25ns)   --->   "%histogram_load_20 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 257 'load' 'histogram_load_20' <Predicate = (!icmp_ln895_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>

State 44 <SV = 43> <Delay = 8.42>
ST_44 : Operation 258 [1/2] (3.25ns)   --->   "%histogram_load_20 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 258 'load' 'histogram_load_20' <Predicate = (!icmp_ln895_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_44 : Operation 259 [1/1] (1.91ns)   --->   "%add_ln21_19 = add i8 %histogram_load_20, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 259 'add' 'add_ln21_19' <Predicate = (!icmp_ln895_21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 260 [1/1] (3.25ns)   --->   "store i8 %add_ln21_19, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 260 'store' <Predicate = (!icmp_ln895_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_44 : Operation 261 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.19.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 261 'br' <Predicate = (!icmp_ln895_21)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 3.25>
ST_45 : Operation 262 [2/2] (3.25ns)   --->   "%histogram_load_21 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 262 'load' 'histogram_load_21' <Predicate = (!icmp_ln895_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>

State 46 <SV = 45> <Delay = 8.42>
ST_46 : Operation 263 [1/2] (3.25ns)   --->   "%histogram_load_21 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 263 'load' 'histogram_load_21' <Predicate = (!icmp_ln895_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_46 : Operation 264 [1/1] (1.91ns)   --->   "%add_ln21_20 = add i8 %histogram_load_21, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 264 'add' 'add_ln21_20' <Predicate = (!icmp_ln895_22)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 265 [1/1] (3.25ns)   --->   "store i8 %add_ln21_20, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 265 'store' <Predicate = (!icmp_ln895_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_46 : Operation 266 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.20.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 266 'br' <Predicate = (!icmp_ln895_22)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 3.25>
ST_47 : Operation 267 [2/2] (3.25ns)   --->   "%histogram_load_22 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 267 'load' 'histogram_load_22' <Predicate = (!icmp_ln895_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>

State 48 <SV = 47> <Delay = 8.42>
ST_48 : Operation 268 [1/2] (3.25ns)   --->   "%histogram_load_22 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 268 'load' 'histogram_load_22' <Predicate = (!icmp_ln895_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_48 : Operation 269 [1/1] (1.91ns)   --->   "%add_ln21_21 = add i8 %histogram_load_22, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 269 'add' 'add_ln21_21' <Predicate = (!icmp_ln895_23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 270 [1/1] (3.25ns)   --->   "store i8 %add_ln21_21, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 270 'store' <Predicate = (!icmp_ln895_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_48 : Operation 271 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.21.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 271 'br' <Predicate = (!icmp_ln895_23)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 3.25>
ST_49 : Operation 272 [2/2] (3.25ns)   --->   "%histogram_load_23 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 272 'load' 'histogram_load_23' <Predicate = (!icmp_ln895_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>

State 50 <SV = 49> <Delay = 8.42>
ST_50 : Operation 273 [1/2] (3.25ns)   --->   "%histogram_load_23 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 273 'load' 'histogram_load_23' <Predicate = (!icmp_ln895_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_50 : Operation 274 [1/1] (1.91ns)   --->   "%add_ln21_22 = add i8 %histogram_load_23, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 274 'add' 'add_ln21_22' <Predicate = (!icmp_ln895_24)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 275 [1/1] (3.25ns)   --->   "store i8 %add_ln21_22, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 275 'store' <Predicate = (!icmp_ln895_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_50 : Operation 276 [1/1] (0.00ns)   --->   "br label %get_histogram_label3_end" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 276 'br' <Predicate = (!icmp_ln895_24)> <Delay = 0.00>

State 51 <SV = 4> <Delay = 1.76>
ST_51 : Operation 277 [1/1] (1.76ns)   --->   "br label %get_histogram.exit.i" [./wd_stage_2.h:36]   --->   Operation 277 'br' <Predicate = true> <Delay = 1.76>

State 52 <SV = 5> <Delay = 2.63>
ST_52 : Operation 278 [1/1] (0.00ns)   --->   "%y_0_i = phi i9 [ %y, %get_line_bases_label5_end ], [ 0, %get_histogram.exit.i.preheader ]"   --->   Operation 278 'phi' 'y_0_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 279 [1/1] (1.66ns)   --->   "%icmp_ln36 = icmp eq i9 %y_0_i, -192" [./wd_stage_2.h:36]   --->   Operation 279 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 280 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 281 [1/1] (1.82ns)   --->   "%y = add i9 %y_0_i, 1" [./wd_stage_2.h:36]   --->   Operation 281 'add' 'y' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 282 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %.preheader2.i.preheader, label %get_line_bases_label5_begin" [./wd_stage_2.h:36]   --->   Operation 282 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str12) nounwind" [./wd_stage_2.h:36]   --->   Operation 283 'specloopname' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_61_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str12)" [./wd_stage_2.h:36]   --->   Operation 284 'specregionbegin' 'tmp_61_i' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i9 %y_0_i to i10" [./wd_stage_2.h:38]   --->   Operation 285 'zext' 'zext_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 286 [1/1] (1.76ns)   --->   "br label %24" [./wd_stage_2.h:38]   --->   Operation 286 'br' <Predicate = (!icmp_ln36)> <Delay = 1.76>
ST_52 : Operation 287 [1/1] (1.76ns)   --->   "br label %.preheader2.i" [./wd_stage_2.h:47]   --->   Operation 287 'br' <Predicate = (icmp_ln36)> <Delay = 1.76>

State 53 <SV = 6> <Delay = 5.07>
ST_53 : Operation 288 [1/1] (0.00ns)   --->   "%x_0_i = phi i5 [ 0, %get_line_bases_label5_begin ], [ %x, %_ifconv ]"   --->   Operation 288 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 289 [1/1] (0.00ns)   --->   "%total_0_i = phi i16 [ 0, %get_line_bases_label5_begin ], [ %total_1, %_ifconv ]"   --->   Operation 289 'phi' 'total_0_i' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 290 [1/1] (1.36ns)   --->   "%icmp_ln38 = icmp eq i5 %x_0_i, -16" [./wd_stage_2.h:38]   --->   Operation 290 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 291 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 292 [1/1] (1.78ns)   --->   "%x = add i5 %x_0_i, 1" [./wd_stage_2.h:38]   --->   Operation 292 'add' 'x' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 293 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %get_line_bases_label5_end, label %_ifconv" [./wd_stage_2.h:38]   --->   Operation 293 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%trunc_ln39 = trunc i5 %x_0_i to i4" [./wd_stage_2.h:39]   --->   Operation 294 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln39 = xor i4 %trunc_ln39, -8" [./wd_stage_2.h:39]   --->   Operation 295 'xor' 'xor_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%sext_ln39_1 = sext i4 %xor_ln39 to i10" [./wd_stage_2.h:39]   --->   Operation 296 'sext' 'sext_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 297 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp = add i10 %sext_ln39_1, %zext_ln38" [./wd_stage_2.h:39]   --->   Operation 297 'add' 'tmp' <Predicate = (!icmp_ln38)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i10 %tmp to i32" [./wd_stage_2.h:39]   --->   Operation 298 'sext' 'sext_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i32 %sext_ln39 to i64" [./wd_stage_2.h:41]   --->   Operation 299 'zext' 'zext_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 300 [1/1] (0.00ns)   --->   "%histogram_addr_2 = getelementptr inbounds [320 x i8]* @histogram, i64 0, i64 %zext_ln41" [./wd_stage_2.h:41]   --->   Operation 300 'getelementptr' 'histogram_addr_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 301 [2/2] (3.25ns)   --->   "%histogram_load_2 = load i8* %histogram_addr_2, align 1" [./wd_stage_2.h:41]   --->   Operation 301 'load' 'histogram_load_2' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_53 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %total_0_i, i32 4, i32 11)" [./wd_stage_2.h:43]   --->   Operation 302 'partselect' 'trunc_ln' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i9 %y_0_i to i64" [./wd_stage_2.h:43]   --->   Operation 303 'zext' 'zext_ln43' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 304 [1/1] (0.00ns)   --->   "%smoothed_addr = getelementptr inbounds [320 x i8]* @smoothed, i64 0, i64 %zext_ln43" [./wd_stage_2.h:43]   --->   Operation 304 'getelementptr' 'smoothed_addr' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 305 [1/1] (3.25ns)   --->   "store i8 %trunc_ln, i8* %smoothed_addr, align 1" [./wd_stage_2.h:43]   --->   Operation 305 'store' <Predicate = (icmp_ln38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_53 : Operation 306 [1/1] (0.00ns)   --->   "%empty_162 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str12, i32 %tmp_61_i)" [./wd_stage_2.h:44]   --->   Operation 306 'specregionend' 'empty_162' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 307 [1/1] (0.00ns)   --->   "br label %get_histogram.exit.i" [./wd_stage_2.h:36]   --->   Operation 307 'br' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 54 <SV = 7> <Delay = 6.30>
ST_54 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node total_1)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp, i32 9)" [./wd_stage_2.h:40]   --->   Operation 308 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node total_1)   --->   "%xor_ln40 = xor i1 %tmp_44, true" [./wd_stage_2.h:40]   --->   Operation 309 'xor' 'xor_ln40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 310 [1/1] (1.77ns)   --->   "%icmp_ln40 = icmp slt i10 %tmp, 320" [./wd_stage_2.h:40]   --->   Operation 310 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node total_1)   --->   "%and_ln40 = and i1 %icmp_ln40, %xor_ln40" [./wd_stage_2.h:40]   --->   Operation 311 'and' 'and_ln40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 312 [1/2] (3.25ns)   --->   "%histogram_load_2 = load i8* %histogram_addr_2, align 1" [./wd_stage_2.h:41]   --->   Operation 312 'load' 'histogram_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_54 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i8 %histogram_load_2 to i16" [./wd_stage_2.h:41]   --->   Operation 313 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 314 [1/1] (2.07ns)   --->   "%total = add i16 %total_0_i, %zext_ln41_1" [./wd_stage_2.h:41]   --->   Operation 314 'add' 'total' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 315 [1/1] (0.97ns) (out node of the LUT)   --->   "%total_1 = select i1 %and_ln40, i16 %total, i16 %total_0_i" [./wd_stage_2.h:40]   --->   Operation 315 'select' 'total_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 316 [1/1] (0.00ns)   --->   "br label %24" [./wd_stage_2.h:38]   --->   Operation 316 'br' <Predicate = true> <Delay = 0.00>

State 55 <SV = 6> <Delay = 2.32>
ST_55 : Operation 317 [1/1] (0.00ns)   --->   "%i1_0_i = phi i3 [ %i_4, %get_line_bases_label0 ], [ 0, %.preheader2.i.preheader ]"   --->   Operation 317 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 318 [1/1] (1.13ns)   --->   "%icmp_ln47 = icmp eq i3 %i1_0_i, -2" [./wd_stage_2.h:47]   --->   Operation 318 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 319 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 319 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 320 [1/1] (1.65ns)   --->   "%i_4 = add i3 %i1_0_i, 1" [./wd_stage_2.h:47]   --->   Operation 320 'add' 'i_4' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 321 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %.preheader.i.preheader, label %get_line_bases_label0" [./wd_stage_2.h:47]   --->   Operation 321 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i3 %i1_0_i to i64" [./wd_stage_2.h:48]   --->   Operation 322 'zext' 'zext_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_55 : Operation 323 [1/1] (0.00ns)   --->   "%line_bases_addr_1 = getelementptr [6 x i17]* %line_bases, i64 0, i64 %zext_ln48" [./wd_stage_2.h:48]   --->   Operation 323 'getelementptr' 'line_bases_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_55 : Operation 324 [2/2] (2.32ns)   --->   "%line_bases_load = load i17* %line_bases_addr_1, align 4" [./wd_stage_2.h:48]   --->   Operation 324 'load' 'line_bases_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>

State 56 <SV = 7> <Delay = 4.64>
ST_56 : Operation 325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str13) nounwind" [./wd_stage_2.h:48]   --->   Operation 325 'specloopname' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_56 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_62_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str13)" [./wd_stage_2.h:48]   --->   Operation 326 'specregionbegin' 'tmp_62_i' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_56 : Operation 327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_2.h:48]   --->   Operation 327 'specpipeline' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_56 : Operation 328 [1/2] (2.32ns)   --->   "%line_bases_load = load i17* %line_bases_addr_1, align 4" [./wd_stage_2.h:48]   --->   Operation 328 'load' 'line_bases_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_56 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_43 = call i17 @_ssdm_op_BitSet.i17.i17.i32.i1(i17 %line_bases_load, i32 16, i1 false)" [./wd_stage_2.h:48]   --->   Operation 329 'bitset' 'tmp_43' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_56 : Operation 330 [1/1] (2.32ns)   --->   "store i17 %tmp_43, i17* %line_bases_addr_1, align 4" [./wd_stage_2.h:48]   --->   Operation 330 'store' <Predicate = (!icmp_ln47)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_56 : Operation 331 [1/1] (0.00ns)   --->   "%empty_163 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str13, i32 %tmp_62_i)" [./wd_stage_2.h:48]   --->   Operation 331 'specregionend' 'empty_163' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_56 : Operation 332 [1/1] (0.00ns)   --->   "br label %.preheader2.i" [./wd_stage_2.h:47]   --->   Operation 332 'br' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 57 <SV = 7> <Delay = 1.90>
ST_57 : Operation 333 [1/1] (0.00ns)   --->   "%flag_meceta_0_i = alloca i1"   --->   Operation 333 'alloca' 'flag_meceta_0_i' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 334 [1/1] (0.00ns)   --->   "%line_counter_3 = alloca i8"   --->   Operation 334 'alloca' 'line_counter_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 335 [1/1] (0.00ns)   --->   "%meceta_counter_1 = alloca i16"   --->   Operation 335 'alloca' 'meceta_counter_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 336 [1/1] (1.76ns)   --->   "store i16 0, i16* %meceta_counter_1" [./wd_stage_2.h:53]   --->   Operation 336 'store' <Predicate = true> <Delay = 1.76>
ST_57 : Operation 337 [1/1] (1.90ns)   --->   "store i8 0, i8* %line_counter_3" [./wd_stage_2.h:53]   --->   Operation 337 'store' <Predicate = true> <Delay = 1.90>
ST_57 : Operation 338 [1/1] (1.76ns)   --->   "store i1 false, i1* %flag_meceta_0_i" [./wd_stage_2.h:53]   --->   Operation 338 'store' <Predicate = true> <Delay = 1.76>
ST_57 : Operation 339 [1/1] (1.76ns)   --->   "br label %.preheader.i" [./wd_stage_2.h:53]   --->   Operation 339 'br' <Predicate = true> <Delay = 1.76>

State 58 <SV = 8> <Delay = 3.25>
ST_58 : Operation 340 [1/1] (0.00ns)   --->   "%last_max_dist_0_i = phi i16 [ %last_max_dist, %._crit_edge5.i ], [ 0, %.preheader.i.preheader ]"   --->   Operation 340 'phi' 'last_max_dist_0_i' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 341 [1/1] (0.00ns)   --->   "%i2_0_i = phi i9 [ %i_5, %._crit_edge5.i ], [ 0, %.preheader.i.preheader ]"   --->   Operation 341 'phi' 'i2_0_i' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i9 %i2_0_i to i16" [./wd_stage_2.h:53]   --->   Operation 342 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 343 [1/1] (1.66ns)   --->   "%icmp_ln53 = icmp eq i9 %i2_0_i, -192" [./wd_stage_2.h:53]   --->   Operation 343 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 344 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 345 [1/1] (1.82ns)   --->   "%i_5 = add i9 %i2_0_i, 1" [./wd_stage_2.h:53]   --->   Operation 345 'add' 'i_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 346 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %get_line_bases.exit, label %25" [./wd_stage_2.h:53]   --->   Operation 346 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i9 %i2_0_i to i64" [./wd_stage_2.h:54]   --->   Operation 347 'zext' 'zext_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_58 : Operation 348 [1/1] (0.00ns)   --->   "%smoothed_addr_1 = getelementptr inbounds [320 x i8]* @smoothed, i64 0, i64 %zext_ln54" [./wd_stage_2.h:54]   --->   Operation 348 'getelementptr' 'smoothed_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_58 : Operation 349 [2/2] (3.25ns)   --->   "%smoothed_load = load i8* %smoothed_addr_1, align 1" [./wd_stage_2.h:54]   --->   Operation 349 'load' 'smoothed_load' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_58 : Operation 350 [1/1] (0.00ns)   --->   "ret void" [./wd_stage_2.h:26]   --->   Operation 350 'ret' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 59 <SV = 9> <Delay = 6.76>
ST_59 : Operation 351 [1/1] (0.00ns)   --->   "%line_counter_3_load = load i8* %line_counter_3" [./wd_stage_2.h:54]   --->   Operation 351 'load' 'line_counter_3_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 352 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str14) nounwind" [./wd_stage_2.h:53]   --->   Operation 352 'specloopname' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 353 [1/1] (1.55ns)   --->   "%icmp_ln54 = icmp eq i8 %line_counter_3_load, 0" [./wd_stage_2.h:54]   --->   Operation 353 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 354 [1/2] (3.25ns)   --->   "%smoothed_load = load i8* %smoothed_addr_1, align 1" [./wd_stage_2.h:54]   --->   Operation 354 'load' 'smoothed_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_59 : Operation 355 [1/1] (1.55ns)   --->   "%icmp_ln54_1 = icmp eq i8 %smoothed_load, 0" [./wd_stage_2.h:54]   --->   Operation 355 'icmp' 'icmp_ln54_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 356 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %26, label %.critedge.i" [./wd_stage_2.h:54]   --->   Operation 356 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 357 [1/1] (1.76ns)   --->   "br i1 %icmp_ln54_1, label %._crit_edge5.i, label %28" [./wd_stage_2.h:60]   --->   Operation 357 'br' <Predicate = (!icmp_ln54)> <Delay = 1.76>
ST_59 : Operation 358 [1/1] (0.00ns)   --->   "%line_counter_3_load_1 = load i8* %line_counter_3" [./wd_stage_2.h:61]   --->   Operation 358 'load' 'line_counter_3_load_1' <Predicate = (!icmp_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_59 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i8 %line_counter_3_load_1 to i9" [./wd_stage_2.h:61]   --->   Operation 359 'zext' 'zext_ln61' <Predicate = (!icmp_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_59 : Operation 360 [1/1] (1.91ns)   --->   "%add_ln61 = add i9 -1, %zext_ln61" [./wd_stage_2.h:61]   --->   Operation 360 'add' 'add_ln61' <Predicate = (!icmp_ln54 & !icmp_ln54_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i9 %add_ln61 to i64" [./wd_stage_2.h:61]   --->   Operation 361 'sext' 'sext_ln61' <Predicate = (!icmp_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_59 : Operation 362 [1/1] (0.00ns)   --->   "%line_bases_addr_2 = getelementptr [6 x i17]* %line_bases, i64 0, i64 %sext_ln61" [./wd_stage_2.h:61]   --->   Operation 362 'getelementptr' 'line_bases_addr_2' <Predicate = (!icmp_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_59 : Operation 363 [2/2] (2.32ns)   --->   "%line_bases_load_1 = load i17* %line_bases_addr_2, align 4" [./wd_stage_2.h:61]   --->   Operation 363 'load' 'line_bases_load_1' <Predicate = (!icmp_ln54 & !icmp_ln54_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_59 : Operation 364 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54_1, label %.._crit_edge5.i_crit_edge, label %27" [./wd_stage_2.h:54]   --->   Operation 364 'br' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_59 : Operation 365 [1/1] (0.00ns)   --->   "%gep84345_part_set_i = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 true, i16 %zext_ln53)" [./wd_stage_2.h:56]   --->   Operation 365 'bitconcatenate' 'gep84345_part_set_i' <Predicate = (icmp_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_59 : Operation 366 [1/1] (2.32ns)   --->   "store i17 %gep84345_part_set_i, i17* %line_bases_addr, align 16" [./wd_stage_2.h:56]   --->   Operation 366 'store' <Predicate = (icmp_ln54 & !icmp_ln54_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_59 : Operation 367 [1/1] (1.90ns)   --->   "store i8 1, i8* %line_counter_3" [./wd_stage_2.h:59]   --->   Operation 367 'store' <Predicate = (icmp_ln54 & !icmp_ln54_1)> <Delay = 1.90>
ST_59 : Operation 368 [1/1] (1.76ns)   --->   "br label %._crit_edge5.i" [./wd_stage_2.h:59]   --->   Operation 368 'br' <Predicate = (icmp_ln54 & !icmp_ln54_1)> <Delay = 1.76>
ST_59 : Operation 369 [1/1] (1.90ns)   --->   "store i8 0, i8* %line_counter_3" [./wd_stage_2.h:54]   --->   Operation 369 'store' <Predicate = (icmp_ln54 & icmp_ln54_1)> <Delay = 1.90>
ST_59 : Operation 370 [1/1] (1.76ns)   --->   "br label %._crit_edge5.i" [./wd_stage_2.h:54]   --->   Operation 370 'br' <Predicate = (icmp_ln54 & icmp_ln54_1)> <Delay = 1.76>

State 60 <SV = 10> <Delay = 5.57>
ST_60 : Operation 371 [1/2] (2.32ns)   --->   "%line_bases_load_1 = load i17* %line_bases_addr_2, align 4" [./wd_stage_2.h:61]   --->   Operation 371 'load' 'line_bases_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_60 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i17 %line_bases_load_1 to i16" [./wd_stage_2.h:61]   --->   Operation 372 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i16 %trunc_ln61 to i64" [./wd_stage_2.h:61]   --->   Operation 373 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 374 [1/1] (0.00ns)   --->   "%smoothed_addr_2 = getelementptr inbounds [320 x i8]* @smoothed, i64 0, i64 %zext_ln61_1" [./wd_stage_2.h:61]   --->   Operation 374 'getelementptr' 'smoothed_addr_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 375 [2/2] (3.25ns)   --->   "%smoothed_load_1 = load i8* %smoothed_addr_2, align 1" [./wd_stage_2.h:61]   --->   Operation 375 'load' 'smoothed_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>

State 61 <SV = 11> <Delay = 8.54>
ST_61 : Operation 376 [1/2] (3.25ns)   --->   "%smoothed_load_1 = load i8* %smoothed_addr_2, align 1" [./wd_stage_2.h:61]   --->   Operation 376 'load' 'smoothed_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_61 : Operation 377 [1/1] (1.55ns)   --->   "%icmp_ln61 = icmp ugt i8 %smoothed_load, %smoothed_load_1" [./wd_stage_2.h:61]   --->   Operation 377 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 378 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %29, label %32" [./wd_stage_2.h:61]   --->   Operation 378 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 379 [1/1] (1.55ns)   --->   "%icmp_ln72 = icmp ult i8 %smoothed_load, %smoothed_load_1" [./wd_stage_2.h:72]   --->   Operation 379 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln61)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 380 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %33, label %39" [./wd_stage_2.h:72]   --->   Operation 380 'br' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_61 : Operation 381 [1/1] (0.00ns)   --->   "%meceta_counter_1_loa_1 = load i16* %meceta_counter_1" [./wd_stage_2.h:95]   --->   Operation 381 'load' 'meceta_counter_1_loa_1' <Predicate = (!icmp_ln61 & !icmp_ln72)> <Delay = 0.00>
ST_61 : Operation 382 [1/1] (2.07ns)   --->   "%meceta_counter = add i16 %meceta_counter_1_loa_1, 1" [./wd_stage_2.h:95]   --->   Operation 382 'add' 'meceta_counter' <Predicate = (!icmp_ln61 & !icmp_ln72)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 383 [1/1] (1.76ns)   --->   "store i16 %meceta_counter, i16* %meceta_counter_1" [./wd_stage_2.h:95]   --->   Operation 383 'store' <Predicate = (!icmp_ln61 & !icmp_ln72)> <Delay = 1.76>
ST_61 : Operation 384 [1/1] (1.76ns)   --->   "store i1 true, i1* %flag_meceta_0_i"   --->   Operation 384 'store' <Predicate = (!icmp_ln61 & !icmp_ln72)> <Delay = 1.76>
ST_61 : Operation 385 [1/1] (1.76ns)   --->   "br label %._crit_edge5.i"   --->   Operation 385 'br' <Predicate = (!icmp_ln61 & !icmp_ln72)> <Delay = 1.76>
ST_61 : Operation 386 [1/1] (0.00ns)   --->   "%flag_meceta_0_i_load = load i1* %flag_meceta_0_i" [./wd_stage_2.h:73]   --->   Operation 386 'load' 'flag_meceta_0_i_load' <Predicate = (!icmp_ln61 & icmp_ln72)> <Delay = 0.00>
ST_61 : Operation 387 [1/1] (0.00ns)   --->   "br i1 %flag_meceta_0_i_load, label %34, label %37" [./wd_stage_2.h:73]   --->   Operation 387 'br' <Predicate = (!icmp_ln61 & icmp_ln72)> <Delay = 0.00>
ST_61 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i9 %i2_0_i to i10" [./wd_stage_2.h:86]   --->   Operation 388 'zext' 'zext_ln86' <Predicate = (!icmp_ln61 & icmp_ln72 & !flag_meceta_0_i_load)> <Delay = 0.00>
ST_61 : Operation 389 [1/1] (1.82ns)   --->   "%add_ln86 = add i10 %zext_ln86, -1" [./wd_stage_2.h:86]   --->   Operation 389 'add' 'add_ln86' <Predicate = (!icmp_ln61 & icmp_ln72 & !flag_meceta_0_i_load)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i10 %add_ln86 to i64" [./wd_stage_2.h:86]   --->   Operation 390 'sext' 'sext_ln86' <Predicate = (!icmp_ln61 & icmp_ln72 & !flag_meceta_0_i_load)> <Delay = 0.00>
ST_61 : Operation 391 [1/1] (0.00ns)   --->   "%smoothed_addr_3 = getelementptr inbounds [320 x i8]* @smoothed, i64 0, i64 %sext_ln86" [./wd_stage_2.h:86]   --->   Operation 391 'getelementptr' 'smoothed_addr_3' <Predicate = (!icmp_ln61 & icmp_ln72 & !flag_meceta_0_i_load)> <Delay = 0.00>
ST_61 : Operation 392 [2/2] (3.25ns)   --->   "%smoothed_load_2 = load i8* %smoothed_addr_3, align 1" [./wd_stage_2.h:86]   --->   Operation 392 'load' 'smoothed_load_2' <Predicate = (!icmp_ln61 & icmp_ln72 & !flag_meceta_0_i_load)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_61 : Operation 393 [1/1] (0.00ns)   --->   "%meceta_counter_1_loa = load i16* %meceta_counter_1" [./wd_stage_2.h:74]   --->   Operation 393 'load' 'meceta_counter_1_loa' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load)> <Delay = 0.00>
ST_61 : Operation 394 [1/1] (0.00ns)   --->   "%lshr_ln = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %meceta_counter_1_loa, i32 1, i32 15)" [./wd_stage_2.h:74]   --->   Operation 394 'partselect' 'lshr_ln' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load)> <Delay = 0.00>
ST_61 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i15 %lshr_ln to i16" [./wd_stage_2.h:74]   --->   Operation 395 'zext' 'zext_ln74' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load)> <Delay = 0.00>
ST_61 : Operation 396 [1/1] (2.07ns)   --->   "%p_tmp = add i16 %trunc_ln61, %zext_ln74" [./wd_stage_2.h:74]   --->   Operation 396 'add' 'p_tmp' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln75_cast_i = zext i16 %p_tmp to i17" [./wd_stage_2.h:74]   --->   Operation 397 'zext' 'zext_ln75_cast_i' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load)> <Delay = 0.00>
ST_61 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i16 %trunc_ln61 to i17" [./wd_stage_2.h:75]   --->   Operation 398 'zext' 'zext_ln75' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load)> <Delay = 0.00>
ST_61 : Operation 399 [1/1] (2.07ns)   --->   "%sub_ln75 = sub i17 %zext_ln75_cast_i, %zext_ln75" [./wd_stage_2.h:75]   --->   Operation 399 'sub' 'sub_ln75' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 400 [1/1] (2.43ns)   --->   "%icmp_ln75 = icmp sgt i17 %sub_ln75, 51" [./wd_stage_2.h:75]   --->   Operation 400 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 401 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %35, label %36" [./wd_stage_2.h:75]   --->   Operation 401 'br' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load)> <Delay = 0.00>
ST_61 : Operation 402 [1/1] (0.00ns)   --->   "%line_bases_y_3_addr1_1 = call i17 @llvm.part.set.i17.i16(i17 %line_bases_load_1, i16 %p_tmp, i32 0, i32 15)" [./wd_stage_2.h:80]   --->   Operation 402 'partset' 'line_bases_y_3_addr1_1' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & !icmp_ln75)> <Delay = 0.00>
ST_61 : Operation 403 [1/1] (2.32ns)   --->   "store i17 %line_bases_y_3_addr1_1, i17* %line_bases_addr_2, align 4" [./wd_stage_2.h:80]   --->   Operation 403 'store' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & !icmp_ln75)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_61 : Operation 404 [1/1] (1.76ns)   --->   "store i16 0, i16* %meceta_counter_1"   --->   Operation 404 'store' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & !icmp_ln75)> <Delay = 1.76>
ST_61 : Operation 405 [1/1] (1.76ns)   --->   "store i1 false, i1* %flag_meceta_0_i"   --->   Operation 405 'store' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & !icmp_ln75)> <Delay = 1.76>
ST_61 : Operation 406 [1/1] (1.76ns)   --->   "br label %._crit_edge5.i"   --->   Operation 406 'br' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & !icmp_ln75)> <Delay = 1.76>
ST_61 : Operation 407 [1/1] (0.00ns)   --->   "%line_counter_3_load_3 = load i8* %line_counter_3" [./wd_stage_2.h:78]   --->   Operation 407 'load' 'line_counter_3_load_3' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & icmp_ln75)> <Delay = 0.00>
ST_61 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i8 %line_counter_3_load_3 to i64" [./wd_stage_2.h:76]   --->   Operation 408 'zext' 'zext_ln76' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & icmp_ln75)> <Delay = 0.00>
ST_61 : Operation 409 [1/1] (0.00ns)   --->   "%line_bases_addr_4 = getelementptr [6 x i17]* %line_bases, i64 0, i64 %zext_ln76" [./wd_stage_2.h:76]   --->   Operation 409 'getelementptr' 'line_bases_addr_4' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & icmp_ln75)> <Delay = 0.00>
ST_61 : Operation 410 [1/1] (0.00ns)   --->   "%line_bases_active_3_2 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 true, i16 %p_tmp)" [./wd_stage_2.h:77]   --->   Operation 410 'bitconcatenate' 'line_bases_active_3_2' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & icmp_ln75)> <Delay = 0.00>
ST_61 : Operation 411 [1/1] (2.32ns)   --->   "store i17 %line_bases_active_3_2, i17* %line_bases_addr_4, align 4" [./wd_stage_2.h:77]   --->   Operation 411 'store' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & icmp_ln75)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_61 : Operation 412 [1/1] (1.91ns)   --->   "%line_counter_4 = add i8 %line_counter_3_load_3, 1" [./wd_stage_2.h:78]   --->   Operation 412 'add' 'line_counter_4' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & icmp_ln75)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 413 [1/1] (1.76ns)   --->   "store i16 0, i16* %meceta_counter_1" [./wd_stage_2.h:79]   --->   Operation 413 'store' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & icmp_ln75)> <Delay = 1.76>
ST_61 : Operation 414 [1/1] (1.90ns)   --->   "store i8 %line_counter_4, i8* %line_counter_3" [./wd_stage_2.h:79]   --->   Operation 414 'store' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & icmp_ln75)> <Delay = 1.90>
ST_61 : Operation 415 [1/1] (1.76ns)   --->   "store i1 false, i1* %flag_meceta_0_i" [./wd_stage_2.h:79]   --->   Operation 415 'store' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & icmp_ln75)> <Delay = 1.76>
ST_61 : Operation 416 [1/1] (1.76ns)   --->   "br label %._crit_edge5.i" [./wd_stage_2.h:79]   --->   Operation 416 'br' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & icmp_ln75)> <Delay = 1.76>
ST_61 : Operation 417 [1/1] (2.42ns)   --->   "%icmp_ln62 = icmp ult i16 %last_max_dist_0_i, 52" [./wd_stage_2.h:62]   --->   Operation 417 'icmp' 'icmp_ln62' <Predicate = (icmp_ln61)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 418 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %30, label %31" [./wd_stage_2.h:62]   --->   Operation 418 'br' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_61 : Operation 419 [1/1] (0.00ns)   --->   "%line_counter_3_load_2 = load i8* %line_counter_3" [./wd_stage_2.h:67]   --->   Operation 419 'load' 'line_counter_3_load_2' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 0.00>
ST_61 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i8 %line_counter_3_load_2 to i64" [./wd_stage_2.h:65]   --->   Operation 420 'zext' 'zext_ln65' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 0.00>
ST_61 : Operation 421 [1/1] (0.00ns)   --->   "%line_bases_addr_3 = getelementptr [6 x i17]* %line_bases, i64 0, i64 %zext_ln65" [./wd_stage_2.h:65]   --->   Operation 421 'getelementptr' 'line_bases_addr_3' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 0.00>
ST_61 : Operation 422 [1/1] (0.00ns)   --->   "%line_bases_active_3_1 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 true, i16 %zext_ln53)" [./wd_stage_2.h:66]   --->   Operation 422 'bitconcatenate' 'line_bases_active_3_1' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 0.00>
ST_61 : Operation 423 [1/1] (2.32ns)   --->   "store i17 %line_bases_active_3_1, i17* %line_bases_addr_3, align 4" [./wd_stage_2.h:66]   --->   Operation 423 'store' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_61 : Operation 424 [1/1] (1.91ns)   --->   "%line_counter = add i8 %line_counter_3_load_2, 1" [./wd_stage_2.h:67]   --->   Operation 424 'add' 'line_counter' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 425 [1/1] (1.76ns)   --->   "store i16 0, i16* %meceta_counter_1"   --->   Operation 425 'store' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 1.76>
ST_61 : Operation 426 [1/1] (1.90ns)   --->   "store i8 %line_counter, i8* %line_counter_3" [./wd_stage_2.h:67]   --->   Operation 426 'store' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 1.90>
ST_61 : Operation 427 [1/1] (1.76ns)   --->   "br label %._crit_edge5.i"   --->   Operation 427 'br' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 1.76>
ST_61 : Operation 428 [1/1] (0.00ns)   --->   "%line_bases_y_3_addr1 = call i17 @llvm.part.set.i17.i16(i17 %line_bases_load_1, i16 %zext_ln53, i32 0, i32 15)" [./wd_stage_2.h:63]   --->   Operation 428 'partset' 'line_bases_y_3_addr1' <Predicate = (icmp_ln61 & icmp_ln62)> <Delay = 0.00>
ST_61 : Operation 429 [1/1] (2.32ns)   --->   "store i17 %line_bases_y_3_addr1, i17* %line_bases_addr_2, align 4" [./wd_stage_2.h:63]   --->   Operation 429 'store' <Predicate = (icmp_ln61 & icmp_ln62)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_61 : Operation 430 [1/1] (1.76ns)   --->   "store i16 0, i16* %meceta_counter_1" [./wd_stage_2.h:64]   --->   Operation 430 'store' <Predicate = (icmp_ln61 & icmp_ln62)> <Delay = 1.76>
ST_61 : Operation 431 [1/1] (1.76ns)   --->   "br label %._crit_edge5.i" [./wd_stage_2.h:64]   --->   Operation 431 'br' <Predicate = (icmp_ln61 & icmp_ln62)> <Delay = 1.76>

State 62 <SV = 12> <Delay = 6.76>
ST_62 : Operation 432 [1/2] (3.25ns)   --->   "%smoothed_load_2 = load i8* %smoothed_addr_3, align 1" [./wd_stage_2.h:86]   --->   Operation 432 'load' 'smoothed_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_62 : Operation 433 [1/1] (1.55ns)   --->   "%icmp_ln86 = icmp ugt i8 %smoothed_load, %smoothed_load_2" [./wd_stage_2.h:86]   --->   Operation 433 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 434 [1/1] (2.42ns)   --->   "%icmp_ln86_1 = icmp ugt i16 %last_max_dist_0_i, 51" [./wd_stage_2.h:86]   --->   Operation 434 'icmp' 'icmp_ln86_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 435 [1/1] (0.97ns)   --->   "%and_ln86 = and i1 %icmp_ln86, %icmp_ln86_1" [./wd_stage_2.h:86]   --->   Operation 435 'and' 'and_ln86' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 436 [1/1] (0.00ns)   --->   "br i1 %and_ln86, label %38, label %.._crit_edge5.i_crit_edge155" [./wd_stage_2.h:86]   --->   Operation 436 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 437 [1/1] (1.76ns)   --->   "store i1 false, i1* %flag_meceta_0_i" [./wd_stage_2.h:86]   --->   Operation 437 'store' <Predicate = (!and_ln86)> <Delay = 1.76>
ST_62 : Operation 438 [1/1] (1.76ns)   --->   "br label %._crit_edge5.i" [./wd_stage_2.h:86]   --->   Operation 438 'br' <Predicate = (!and_ln86)> <Delay = 1.76>
ST_62 : Operation 439 [1/1] (0.00ns)   --->   "%line_counter_3_load_4 = load i8* %line_counter_3" [./wd_stage_2.h:89]   --->   Operation 439 'load' 'line_counter_3_load_4' <Predicate = (and_ln86)> <Delay = 0.00>
ST_62 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i8 %line_counter_3_load_4 to i64" [./wd_stage_2.h:87]   --->   Operation 440 'zext' 'zext_ln87' <Predicate = (and_ln86)> <Delay = 0.00>
ST_62 : Operation 441 [1/1] (0.00ns)   --->   "%line_bases_addr_5 = getelementptr [6 x i17]* %line_bases, i64 0, i64 %zext_ln87" [./wd_stage_2.h:87]   --->   Operation 441 'getelementptr' 'line_bases_addr_5' <Predicate = (and_ln86)> <Delay = 0.00>
ST_62 : Operation 442 [1/1] (0.00ns)   --->   "%line_bases_active_3_3 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 true, i16 %zext_ln53)" [./wd_stage_2.h:88]   --->   Operation 442 'bitconcatenate' 'line_bases_active_3_3' <Predicate = (and_ln86)> <Delay = 0.00>
ST_62 : Operation 443 [1/1] (2.32ns)   --->   "store i17 %line_bases_active_3_3, i17* %line_bases_addr_5, align 4" [./wd_stage_2.h:88]   --->   Operation 443 'store' <Predicate = (and_ln86)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_62 : Operation 444 [1/1] (1.91ns)   --->   "%line_counter_5 = add i8 %line_counter_3_load_4, 1" [./wd_stage_2.h:89]   --->   Operation 444 'add' 'line_counter_5' <Predicate = (and_ln86)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 445 [1/1] (1.90ns)   --->   "store i8 %line_counter_5, i8* %line_counter_3" [./wd_stage_2.h:91]   --->   Operation 445 'store' <Predicate = (and_ln86)> <Delay = 1.90>
ST_62 : Operation 446 [1/1] (1.76ns)   --->   "store i1 false, i1* %flag_meceta_0_i" [./wd_stage_2.h:91]   --->   Operation 446 'store' <Predicate = (and_ln86)> <Delay = 1.76>
ST_62 : Operation 447 [1/1] (1.76ns)   --->   "br label %._crit_edge5.i" [./wd_stage_2.h:91]   --->   Operation 447 'br' <Predicate = (and_ln86)> <Delay = 1.76>

State 63 <SV = 13> <Delay = 2.07>
ST_63 : Operation 448 [1/1] (0.00ns)   --->   "%last_max_dist_6_i = phi i16 [ 0, %27 ], [ 0, %31 ], [ 0, %30 ], [ %last_max_dist_0_i, %39 ], [ 0, %36 ], [ 0, %35 ], [ 0, %38 ], [ %last_max_dist_0_i, %.critedge.i ], [ %last_max_dist_0_i, %.._crit_edge5.i_crit_edge155 ], [ %last_max_dist_0_i, %.._crit_edge5.i_crit_edge ]" [./wd_stage_2.h:102]   --->   Operation 448 'phi' 'last_max_dist_6_i' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 449 [1/1] (2.07ns)   --->   "%last_max_dist = add i16 %last_max_dist_6_i, 1" [./wd_stage_2.h:102]   --->   Operation 449 'add' 'last_max_dist' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 450 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./wd_stage_2.h:53]   --->   Operation 450 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bottom_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ line_bases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ histogram]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ smoothed]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
line_bases_addr        (getelementptr    ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln30                (br               ) [ 0110000000000000000000000000000000000000000000000000000000000000]
i_0_i                  (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000000]
icmp_ln30              (icmp             ) [ 0010000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
i                      (add              ) [ 0110000000000000000000000000000000000000000000000000000000000000]
br_ln30                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln31      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_59_i               (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln31      (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln31              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln31             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty                  (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln30                (br               ) [ 0110000000000000000000000000000000000000000000000000000000000000]
br_ln18                (br               ) [ 0001111111111111111111111111111111111111111111111110000000000000]
h_0_i_i                (phi              ) [ 0000111111111111111111111111111111111111111111111110000000000000]
icmp_ln18              (icmp             ) [ 0000111111111111111111111111111111111111111111111110000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
h                      (add              ) [ 0001111111111111111111111111111111111111111111111110000000000000]
br_ln18                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_60_i               (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln21              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_addr_1       (getelementptr    ) [ 0000111111111111111111111111111111111111111111111110000000000000]
empty_161              (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln18                (br               ) [ 0001111111111111111111111111111111111111111111111110000000000000]
specloopname_ln19      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln19      (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read     (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895             (icmp             ) [ 0000111111111111111111111111111111111111111111111110000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load         (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_1   (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_3           (icmp             ) [ 0000000110000000000000000000000000000000000000000000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_2   (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_4           (icmp             ) [ 0000000011100000000000000000000000000000000000000000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_1       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_3   (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_5           (icmp             ) [ 0000000001111000000000000000000000000000000000000000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_4   (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_6           (icmp             ) [ 0000000000111110000000000000000000000000000000000000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_3       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_2             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_5   (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_7           (icmp             ) [ 0000000000011111100000000000000000000000000000000000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_6   (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_8           (icmp             ) [ 0000000000001111111000000000000000000000000000000000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_4       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_3             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_7   (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_9           (icmp             ) [ 0000000000000111111110000000000000000000000000000000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_8   (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_10          (icmp             ) [ 0000000000000011111111100000000000000000000000000000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_5       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_4             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_9   (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_11          (icmp             ) [ 0000000000000001111111111000000000000000000000000000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_10  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_12          (icmp             ) [ 0000000000000000111111111110000000000000000000000000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_6       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_5             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_11  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_13          (icmp             ) [ 0000110000000000011111111111100000000000000000000000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_12  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_14          (icmp             ) [ 0000111100000000001111111111111000000000000000000000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_7       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_6             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_13  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_15          (icmp             ) [ 0000111111000000000111111111111110000000000000000000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_14  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_16          (icmp             ) [ 0000111111110000000011111111111111100000000000000000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_8       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_7             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_15  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_17          (icmp             ) [ 0000111111111100000001111111111111111000000000000000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_16  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_18          (icmp             ) [ 0000111111111111000000111111111111111110000000000000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_9       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_8             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_17  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_19          (icmp             ) [ 0000111111111111110000011111111111111111100000000000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_18  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_20          (icmp             ) [ 0000111111111111111100001111111111111111111000000000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_10      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_9             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_19  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_21          (icmp             ) [ 0000111111111111111111000111111111111111111110000000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_20  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_22          (icmp             ) [ 0000111111111111111111110011111111111111111111100000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_11      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_10            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_21  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_23          (icmp             ) [ 0000111111111111111111111101111111111111111111111000000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bottom_data_V_read_22  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln895_24          (icmp             ) [ 0000111111111111111111111110111111111111111111111110000000000000]
br_ln20                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_12      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_11            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_13      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_12            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_14      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_13            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_15      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_14            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_16      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_15            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_17      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_16            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_18      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_17            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_19      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_18            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_20      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_19            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_21      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_20            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_22      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_21            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_23      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln21_22            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln21             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln36                (br               ) [ 0000000000000000000000000000000000000000000000000001111000000000]
y_0_i                  (phi              ) [ 0000000000000000000000000000000000000000000000000000111000000000]
icmp_ln36              (icmp             ) [ 0000000000000000000000000000000000000000000000000000111110000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
y                      (add              ) [ 0000000000000000000000000000000000000000000000000001111000000000]
br_ln36                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln36      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_61_i               (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000011000000000]
zext_ln38              (zext             ) [ 0000000000000000000000000000000000000000000000000000011000000000]
br_ln38                (br               ) [ 0000000000000000000000000000000000000000000000000000111000000000]
br_ln47                (br               ) [ 0000000000000000000000000000000000000000000000000000111110000000]
x_0_i                  (phi              ) [ 0000000000000000000000000000000000000000000000000000010000000000]
total_0_i              (phi              ) [ 0000000000000000000000000000000000000000000000000000011000000000]
icmp_ln38              (icmp             ) [ 0000000000000000000000000000000000000000000000000000111000000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
x                      (add              ) [ 0000000000000000000000000000000000000000000000000000111000000000]
br_ln38                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln39             (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
xor_ln39               (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln39_1            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp                    (add              ) [ 0000000000000000000000000000000000000000000000000000001000000000]
sext_ln39              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln41              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_addr_2       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000001000000000]
trunc_ln               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln43              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
smoothed_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln43             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_162              (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln36                (br               ) [ 0000000000000000000000000000000000000000000000000001111000000000]
tmp_44                 (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000]
xor_ln40               (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln40              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
and_ln40               (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
histogram_load_2       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln41_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
total                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
total_1                (select           ) [ 0000000000000000000000000000000000000000000000000000111000000000]
br_ln38                (br               ) [ 0000000000000000000000000000000000000000000000000000111000000000]
i1_0_i                 (phi              ) [ 0000000000000000000000000000000000000000000000000000000100000000]
icmp_ln47              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000110000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
i_4                    (add              ) [ 0000000000000000000000000000000000000000000000000000100110000000]
br_ln47                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln48              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
line_bases_addr_1      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000110000000]
specloopname_ln48      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_62_i               (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln48      (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
line_bases_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_43                 (bitset           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln48             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_163              (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln47                (br               ) [ 0000000000000000000000000000000000000000000000000000100110000000]
flag_meceta_0_i        (alloca           ) [ 0000000000000000000000000000000000000000000000000000000001111111]
line_counter_3         (alloca           ) [ 0000000000000000000000000000000000000000000000000000000001111111]
meceta_counter_1       (alloca           ) [ 0000000000000000000000000000000000000000000000000000000001111111]
store_ln53             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln53             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln53             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln53                (br               ) [ 0000000000000000000000000000000000000000000000000000000001111111]
last_max_dist_0_i      (phi              ) [ 0000000000000000000000000000000000000000000000000000000000111111]
i2_0_i                 (phi              ) [ 0000000000000000000000000000000000000000000000000000000000111100]
zext_ln53              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000011110]
icmp_ln53              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000111111]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
i_5                    (add              ) [ 0000000000000000000000000000000000000000000000000000000001111111]
br_ln53                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln54              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
smoothed_addr_1        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000010000]
ret_ln26               (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
line_counter_3_load    (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln53      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln54              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000111111]
smoothed_load          (load             ) [ 0000000000000000000000000000000000000000000000000000000000001110]
icmp_ln54_1            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000111111]
br_ln54                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln60                (br               ) [ 0000000000000000000000000000000000000000000000000000000000111111]
line_counter_3_load_1  (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln61              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln61               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln61              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
line_bases_addr_2      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000001100]
br_ln54                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
gep84345_part_set_i    (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln56             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln59             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln59                (br               ) [ 0000000000000000000000000000000000000000000000000000000000111111]
store_ln54             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln54                (br               ) [ 0000000000000000000000000000000000000000000000000000000000111111]
line_bases_load_1      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000100]
trunc_ln61             (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000100]
zext_ln61_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
smoothed_addr_2        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000100]
smoothed_load_1        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln61              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000111111]
br_ln61                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln72              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000111111]
br_ln72                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
meceta_counter_1_loa_1 (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
meceta_counter         (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln95             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000111111]
flag_meceta_0_i_load   (load             ) [ 0000000000000000000000000000000000000000000000000000000000111111]
br_ln73                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln86              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln86               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln86              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
smoothed_addr_3        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000010]
meceta_counter_1_loa   (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
lshr_ln                (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln74              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_tmp                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln75_cast_i       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln75              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub_ln75               (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln75              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000111111]
br_ln75                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
line_bases_y_3_addr1_1 (partset          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln80             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000111111]
line_counter_3_load_3  (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln76              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
line_bases_addr_4      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
line_bases_active_3_2  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln77             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
line_counter_4         (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln79             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln79             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln79             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln79                (br               ) [ 0000000000000000000000000000000000000000000000000000000000111111]
icmp_ln62              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000111111]
br_ln62                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
line_counter_3_load_2  (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln65              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
line_bases_addr_3      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
line_bases_active_3_1  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln66             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
line_counter           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln67             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000111111]
line_bases_y_3_addr1   (partset          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln63             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln64             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln64                (br               ) [ 0000000000000000000000000000000000000000000000000000000000111111]
smoothed_load_2        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln86              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln86_1            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
and_ln86               (and              ) [ 0000000000000000000000000000000000000000000000000000000000111111]
br_ln86                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln86             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln86                (br               ) [ 0000000000000000000000000000000000000000000000000000000000111111]
line_counter_3_load_4  (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln87              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
line_bases_addr_5      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
line_bases_active_3_3  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln88             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
line_counter_5         (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln91             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln91             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln91                (br               ) [ 0000000000000000000000000000000000000000000000000000000000111111]
last_max_dist_6_i      (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000001]
last_max_dist          (add              ) [ 0000000000000000000000000000000000000000000000000000000001111111]
br_ln53                (br               ) [ 0000000000000000000000000000000000000000000000000000000001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bottom_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="line_bases">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_bases"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="histogram">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="smoothed">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="smoothed"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i17.i17.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i1.i16"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i17.i16"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="flag_meceta_0_i_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flag_meceta_0_i/57 "/>
</bind>
</comp>

<comp id="122" class="1004" name="line_counter_3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_counter_3/57 "/>
</bind>
</comp>

<comp id="126" class="1004" name="meceta_counter_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="meceta_counter_1/57 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bottom_data_V_read/5 bottom_data_V_read_1/6 bottom_data_V_read_2/7 bottom_data_V_read_3/8 bottom_data_V_read_4/9 bottom_data_V_read_5/10 bottom_data_V_read_6/11 bottom_data_V_read_7/12 bottom_data_V_read_8/13 bottom_data_V_read_9/14 bottom_data_V_read_10/15 bottom_data_V_read_11/16 bottom_data_V_read_12/17 bottom_data_V_read_13/18 bottom_data_V_read_14/19 bottom_data_V_read_15/20 bottom_data_V_read_16/21 bottom_data_V_read_17/22 bottom_data_V_read_18/23 bottom_data_V_read_19/24 bottom_data_V_read_20/25 bottom_data_V_read_21/26 bottom_data_V_read_22/27 "/>
</bind>
</comp>

<comp id="136" class="1004" name="line_bases_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="17" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_bases_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="histogram_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="9" slack="0"/>
<pin id="148" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="histogram_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="0"/>
<pin id="165" dir="0" index="4" bw="9" slack="0"/>
<pin id="166" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="167" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
<pin id="168" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln31/2 histogram_load/5 store_ln21/6 histogram_load_1/7 store_ln21/8 histogram_load_3/9 store_ln21/10 histogram_load_4/11 store_ln21/12 histogram_load_5/13 store_ln21/14 histogram_load_6/15 store_ln21/16 histogram_load_7/17 store_ln21/18 histogram_load_8/19 store_ln21/20 histogram_load_9/21 store_ln21/22 histogram_load_10/23 store_ln21/24 histogram_load_11/25 store_ln21/26 histogram_load_12/27 store_ln21/28 histogram_load_13/29 store_ln21/30 histogram_load_14/31 store_ln21/32 histogram_load_15/33 store_ln21/34 histogram_load_16/35 store_ln21/36 histogram_load_17/37 store_ln21/38 histogram_load_18/39 store_ln21/40 histogram_load_19/41 store_ln21/42 histogram_load_20/43 store_ln21/44 histogram_load_21/45 store_ln21/46 histogram_load_22/47 store_ln21/48 histogram_load_23/49 store_ln21/50 histogram_load_2/53 "/>
</bind>
</comp>

<comp id="158" class="1004" name="histogram_addr_1_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="9" slack="0"/>
<pin id="162" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="histogram_addr_1/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="histogram_addr_2_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="histogram_addr_2/53 "/>
</bind>
</comp>

<comp id="177" class="1004" name="smoothed_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="9" slack="0"/>
<pin id="181" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="smoothed_addr/53 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln43/53 smoothed_load/58 smoothed_load_1/60 smoothed_load_2/61 "/>
</bind>
</comp>

<comp id="190" class="1004" name="line_bases_addr_1_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="17" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_bases_addr_1/55 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="17" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="0"/>
<pin id="203" dir="0" index="4" bw="3" slack="0"/>
<pin id="204" dir="0" index="5" bw="17" slack="2147483647"/>
<pin id="205" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="17" slack="0"/>
<pin id="206" dir="1" index="7" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_bases_load/55 store_ln48/56 line_bases_load_1/59 store_ln56/59 store_ln80/61 store_ln77/61 store_ln66/61 store_ln63/61 store_ln88/62 "/>
</bind>
</comp>

<comp id="207" class="1004" name="smoothed_addr_1_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="9" slack="0"/>
<pin id="211" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="smoothed_addr_1/58 "/>
</bind>
</comp>

<comp id="215" class="1004" name="line_bases_addr_2_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="17" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="9" slack="0"/>
<pin id="219" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_bases_addr_2/59 "/>
</bind>
</comp>

<comp id="223" class="1004" name="smoothed_addr_2_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="16" slack="0"/>
<pin id="227" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="smoothed_addr_2/60 "/>
</bind>
</comp>

<comp id="231" class="1004" name="smoothed_addr_3_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="10" slack="0"/>
<pin id="235" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="smoothed_addr_3/61 "/>
</bind>
</comp>

<comp id="239" class="1004" name="line_bases_addr_4_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="17" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="8" slack="0"/>
<pin id="243" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_bases_addr_4/61 "/>
</bind>
</comp>

<comp id="247" class="1004" name="line_bases_addr_3_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="17" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="8" slack="0"/>
<pin id="251" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_bases_addr_3/61 "/>
</bind>
</comp>

<comp id="255" class="1004" name="line_bases_addr_5_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="17" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_bases_addr_5/62 "/>
</bind>
</comp>

<comp id="263" class="1005" name="i_0_i_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="1"/>
<pin id="265" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="i_0_i_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="9" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="h_0_i_i_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="1"/>
<pin id="276" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="h_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="h_0_i_i_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="9" slack="0"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="1" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0_i_i/4 "/>
</bind>
</comp>

<comp id="285" class="1005" name="y_0_i_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="1"/>
<pin id="287" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="y_0_i (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="y_0_i_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="9" slack="0"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="1" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0_i/52 "/>
</bind>
</comp>

<comp id="297" class="1005" name="x_0_i_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="1"/>
<pin id="299" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_0_i (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="x_0_i_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="5" slack="0"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_i/53 "/>
</bind>
</comp>

<comp id="308" class="1005" name="total_0_i_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="1"/>
<pin id="310" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="total_0_i (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="total_0_i_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="16" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="total_0_i/53 "/>
</bind>
</comp>

<comp id="320" class="1005" name="i1_0_i_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="1"/>
<pin id="322" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="i1_0_i_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="0"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="1" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i/55 "/>
</bind>
</comp>

<comp id="331" class="1005" name="last_max_dist_0_i_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="1"/>
<pin id="333" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="last_max_dist_0_i (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="last_max_dist_0_i_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="1" slack="1"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_max_dist_0_i/58 "/>
</bind>
</comp>

<comp id="343" class="1005" name="i2_0_i_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="9" slack="1"/>
<pin id="345" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i2_0_i (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="i2_0_i_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="0"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="1" slack="1"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0_i/58 "/>
</bind>
</comp>

<comp id="355" class="1005" name="last_max_dist_6_i_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="1"/>
<pin id="357" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="last_max_dist_6_i (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="last_max_dist_6_i_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="4"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="1" slack="2"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="4" bw="1" slack="2"/>
<pin id="365" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="6" bw="16" slack="5"/>
<pin id="367" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="8" bw="1" slack="2"/>
<pin id="369" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="10" bw="1" slack="2"/>
<pin id="371" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="12" bw="1" slack="1"/>
<pin id="373" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="14" bw="16" slack="5"/>
<pin id="375" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="16" bw="16" slack="5"/>
<pin id="377" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="18" bw="16" slack="5"/>
<pin id="379" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="20" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_max_dist_6_i/63 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/5 icmp_ln895_3/6 icmp_ln895_4/7 icmp_ln895_5/8 icmp_ln895_6/9 icmp_ln895_7/10 icmp_ln895_8/11 icmp_ln895_9/12 icmp_ln895_10/13 icmp_ln895_11/14 icmp_ln895_12/15 icmp_ln895_13/16 icmp_ln895_14/17 icmp_ln895_15/18 icmp_ln895_16/19 icmp_ln895_17/20 icmp_ln895_18/21 icmp_ln895_19/22 icmp_ln895_20/23 icmp_ln895_21/24 icmp_ln895_22/25 icmp_ln895_23/26 icmp_ln895_24/27 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/6 add_ln21_1/8 add_ln21_2/10 add_ln21_3/12 add_ln21_4/14 add_ln21_5/16 add_ln21_6/18 add_ln21_7/20 add_ln21_8/22 add_ln21_9/24 add_ln21_10/26 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_11/28 add_ln21_12/30 add_ln21_13/32 add_ln21_14/34 add_ln21_15/36 add_ln21_16/38 add_ln21_17/40 add_ln21_18/42 add_ln21_19/44 add_ln21_20/46 add_ln21_21/48 add_ln21_22/50 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="0"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/57 store_ln0/61 store_ln79/61 store_ln0/61 store_ln64/61 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/57 store_ln54/59 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/57 store_ln0/61 store_ln79/61 store_ln86/62 store_ln91/62 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="2"/>
<pin id="429" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_counter_3_load/59 line_counter_3_load_3/61 line_counter_3_load_2/61 line_counter_3_load_4/62 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="2"/>
<pin id="432" dir="0" index="1" bw="8" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/61 icmp_ln86/62 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="4"/>
<pin id="437" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meceta_counter_1_loa_1/61 meceta_counter_1_loa/61 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="line_counter_4/61 line_counter/61 line_counter_5/62 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="8" slack="4"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/61 store_ln67/61 store_ln91/62 "/>
</bind>
</comp>

<comp id="449" class="1004" name="icmp_ln30_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="9" slack="0"/>
<pin id="451" dir="0" index="1" bw="9" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="i_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln31_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="9" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln18_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="9" slack="0"/>
<pin id="468" dir="0" index="1" bw="9" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="h_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="9" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln21_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="9" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln36_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="0"/>
<pin id="485" dir="0" index="1" bw="9" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/52 "/>
</bind>
</comp>

<comp id="489" class="1004" name="y_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="9" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/52 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln38_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="9" slack="0"/>
<pin id="497" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/52 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln38_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="0"/>
<pin id="501" dir="0" index="1" bw="5" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/53 "/>
</bind>
</comp>

<comp id="505" class="1004" name="x_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/53 "/>
</bind>
</comp>

<comp id="511" class="1004" name="trunc_ln39_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/53 "/>
</bind>
</comp>

<comp id="515" class="1004" name="xor_ln39_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="0" index="1" bw="4" slack="0"/>
<pin id="518" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39/53 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sext_ln39_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="0"/>
<pin id="523" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_1/53 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="0" index="1" bw="9" slack="1"/>
<pin id="528" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/53 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sext_ln39_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="10" slack="0"/>
<pin id="532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/53 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln41_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="10" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/53 "/>
</bind>
</comp>

<comp id="539" class="1004" name="trunc_ln_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="0"/>
<pin id="541" dir="0" index="1" bw="16" slack="0"/>
<pin id="542" dir="0" index="2" bw="4" slack="0"/>
<pin id="543" dir="0" index="3" bw="5" slack="0"/>
<pin id="544" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/53 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln43_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="9" slack="1"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/53 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_44_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="10" slack="1"/>
<pin id="558" dir="0" index="2" bw="5" slack="0"/>
<pin id="559" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/54 "/>
</bind>
</comp>

<comp id="562" class="1004" name="xor_ln40_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40/54 "/>
</bind>
</comp>

<comp id="568" class="1004" name="icmp_ln40_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="10" slack="1"/>
<pin id="570" dir="0" index="1" bw="10" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/54 "/>
</bind>
</comp>

<comp id="573" class="1004" name="and_ln40_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40/54 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln41_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/54 "/>
</bind>
</comp>

<comp id="583" class="1004" name="total_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="1"/>
<pin id="585" dir="0" index="1" bw="8" slack="0"/>
<pin id="586" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="total/54 "/>
</bind>
</comp>

<comp id="589" class="1004" name="total_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="16" slack="0"/>
<pin id="592" dir="0" index="2" bw="16" slack="1"/>
<pin id="593" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="total_1/54 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln47_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="3" slack="0"/>
<pin id="599" dir="0" index="1" bw="3" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/55 "/>
</bind>
</comp>

<comp id="603" class="1004" name="i_4_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="3" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/55 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln48_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="3" slack="0"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/55 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_43_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="17" slack="0"/>
<pin id="616" dir="0" index="1" bw="17" slack="0"/>
<pin id="617" dir="0" index="2" bw="6" slack="0"/>
<pin id="618" dir="0" index="3" bw="1" slack="0"/>
<pin id="619" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_43/56 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln53_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="9" slack="0"/>
<pin id="627" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/58 "/>
</bind>
</comp>

<comp id="629" class="1004" name="icmp_ln53_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="9" slack="0"/>
<pin id="631" dir="0" index="1" bw="9" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/58 "/>
</bind>
</comp>

<comp id="635" class="1004" name="i_5_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="9" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/58 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln54_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="9" slack="0"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/58 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_ln54_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="0" index="1" bw="8" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/59 "/>
</bind>
</comp>

<comp id="652" class="1004" name="icmp_ln54_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="0" index="1" bw="8" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54_1/59 "/>
</bind>
</comp>

<comp id="658" class="1004" name="line_counter_3_load_1_load_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="2"/>
<pin id="660" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_counter_3_load_1/59 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln61_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="0"/>
<pin id="663" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/59 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln61_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="8" slack="0"/>
<pin id="668" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/59 "/>
</bind>
</comp>

<comp id="671" class="1004" name="sext_ln61_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="9" slack="0"/>
<pin id="673" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/59 "/>
</bind>
</comp>

<comp id="676" class="1004" name="gep84345_part_set_i_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="17" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="0" index="2" bw="9" slack="1"/>
<pin id="680" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="gep84345_part_set_i/59 "/>
</bind>
</comp>

<comp id="684" class="1004" name="store_ln59_store_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="8" slack="2"/>
<pin id="687" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/59 "/>
</bind>
</comp>

<comp id="689" class="1004" name="trunc_ln61_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="17" slack="0"/>
<pin id="691" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/60 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln61_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="16" slack="0"/>
<pin id="695" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/60 "/>
</bind>
</comp>

<comp id="698" class="1004" name="icmp_ln72_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="2"/>
<pin id="700" dir="0" index="1" bw="8" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/61 "/>
</bind>
</comp>

<comp id="703" class="1004" name="meceta_counter_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="meceta_counter/61 "/>
</bind>
</comp>

<comp id="709" class="1004" name="store_ln95_store_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="16" slack="0"/>
<pin id="711" dir="0" index="1" bw="16" slack="4"/>
<pin id="712" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/61 "/>
</bind>
</comp>

<comp id="714" class="1004" name="store_ln0_store_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="4"/>
<pin id="717" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/61 "/>
</bind>
</comp>

<comp id="719" class="1004" name="flag_meceta_0_i_load_load_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="4"/>
<pin id="721" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flag_meceta_0_i_load/61 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln86_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="9" slack="3"/>
<pin id="724" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/61 "/>
</bind>
</comp>

<comp id="726" class="1004" name="add_ln86_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="9" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/61 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sext_ln86_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="10" slack="0"/>
<pin id="734" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86/61 "/>
</bind>
</comp>

<comp id="737" class="1004" name="lshr_ln_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="15" slack="0"/>
<pin id="739" dir="0" index="1" bw="16" slack="0"/>
<pin id="740" dir="0" index="2" bw="1" slack="0"/>
<pin id="741" dir="0" index="3" bw="5" slack="0"/>
<pin id="742" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/61 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln74_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="15" slack="0"/>
<pin id="749" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/61 "/>
</bind>
</comp>

<comp id="751" class="1004" name="p_tmp_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="1"/>
<pin id="753" dir="0" index="1" bw="15" slack="0"/>
<pin id="754" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_tmp/61 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln75_cast_i_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="0"/>
<pin id="758" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_cast_i/61 "/>
</bind>
</comp>

<comp id="760" class="1004" name="zext_ln75_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="1"/>
<pin id="762" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/61 "/>
</bind>
</comp>

<comp id="763" class="1004" name="sub_ln75_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="0"/>
<pin id="765" dir="0" index="1" bw="16" slack="0"/>
<pin id="766" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln75/61 "/>
</bind>
</comp>

<comp id="769" class="1004" name="icmp_ln75_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="17" slack="0"/>
<pin id="771" dir="0" index="1" bw="17" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/61 "/>
</bind>
</comp>

<comp id="775" class="1004" name="line_bases_y_3_addr1_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="17" slack="0"/>
<pin id="777" dir="0" index="1" bw="17" slack="1"/>
<pin id="778" dir="0" index="2" bw="16" slack="0"/>
<pin id="779" dir="0" index="3" bw="1" slack="0"/>
<pin id="780" dir="0" index="4" bw="5" slack="0"/>
<pin id="781" dir="1" index="5" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="line_bases_y_3_addr1_1/61 "/>
</bind>
</comp>

<comp id="787" class="1004" name="zext_ln76_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="0"/>
<pin id="789" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/61 "/>
</bind>
</comp>

<comp id="792" class="1004" name="line_bases_active_3_2_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="17" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="0" index="2" bw="16" slack="0"/>
<pin id="796" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="line_bases_active_3_2/61 "/>
</bind>
</comp>

<comp id="801" class="1004" name="icmp_ln62_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="3"/>
<pin id="803" dir="0" index="1" bw="16" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/61 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln65_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="0"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/61 "/>
</bind>
</comp>

<comp id="812" class="1004" name="line_bases_active_3_1_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="17" slack="0"/>
<pin id="814" dir="0" index="1" bw="1" slack="0"/>
<pin id="815" dir="0" index="2" bw="9" slack="3"/>
<pin id="816" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="line_bases_active_3_1/61 "/>
</bind>
</comp>

<comp id="820" class="1004" name="line_bases_y_3_addr1_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="17" slack="0"/>
<pin id="822" dir="0" index="1" bw="17" slack="1"/>
<pin id="823" dir="0" index="2" bw="9" slack="3"/>
<pin id="824" dir="0" index="3" bw="1" slack="0"/>
<pin id="825" dir="0" index="4" bw="5" slack="0"/>
<pin id="826" dir="1" index="5" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="line_bases_y_3_addr1/61 "/>
</bind>
</comp>

<comp id="831" class="1004" name="icmp_ln86_1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="16" slack="4"/>
<pin id="833" dir="0" index="1" bw="16" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_1/62 "/>
</bind>
</comp>

<comp id="837" class="1004" name="and_ln86_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86/62 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zext_ln87_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="0"/>
<pin id="845" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/62 "/>
</bind>
</comp>

<comp id="848" class="1004" name="line_bases_active_3_3_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="17" slack="0"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="0" index="2" bw="9" slack="4"/>
<pin id="852" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="line_bases_active_3_3/62 "/>
</bind>
</comp>

<comp id="856" class="1004" name="last_max_dist_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="16" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="last_max_dist/63 "/>
</bind>
</comp>

<comp id="862" class="1005" name="line_bases_addr_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="3" slack="9"/>
<pin id="864" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="line_bases_addr "/>
</bind>
</comp>

<comp id="870" class="1005" name="i_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="9" slack="0"/>
<pin id="872" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="875" class="1005" name="icmp_ln18_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="1"/>
<pin id="877" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="879" class="1005" name="h_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="9" slack="0"/>
<pin id="881" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="884" class="1005" name="histogram_addr_1_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="9" slack="1"/>
<pin id="886" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="histogram_addr_1 "/>
</bind>
</comp>

<comp id="890" class="1005" name="icmp_ln895_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="1"/>
<pin id="892" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895 "/>
</bind>
</comp>

<comp id="894" class="1005" name="icmp_ln895_3_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_3 "/>
</bind>
</comp>

<comp id="898" class="1005" name="icmp_ln895_4_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="2"/>
<pin id="900" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_4 "/>
</bind>
</comp>

<comp id="902" class="1005" name="icmp_ln895_5_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="3"/>
<pin id="904" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_5 "/>
</bind>
</comp>

<comp id="906" class="1005" name="icmp_ln895_6_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="4"/>
<pin id="908" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_6 "/>
</bind>
</comp>

<comp id="910" class="1005" name="icmp_ln895_7_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="5"/>
<pin id="912" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_7 "/>
</bind>
</comp>

<comp id="914" class="1005" name="icmp_ln895_8_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="6"/>
<pin id="916" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_8 "/>
</bind>
</comp>

<comp id="918" class="1005" name="icmp_ln895_9_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="7"/>
<pin id="920" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_9 "/>
</bind>
</comp>

<comp id="922" class="1005" name="icmp_ln895_10_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="8"/>
<pin id="924" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_10 "/>
</bind>
</comp>

<comp id="926" class="1005" name="icmp_ln895_11_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="9"/>
<pin id="928" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_11 "/>
</bind>
</comp>

<comp id="930" class="1005" name="icmp_ln895_12_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="10"/>
<pin id="932" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_12 "/>
</bind>
</comp>

<comp id="934" class="1005" name="icmp_ln895_13_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="11"/>
<pin id="936" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_13 "/>
</bind>
</comp>

<comp id="938" class="1005" name="icmp_ln895_14_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="12"/>
<pin id="940" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_14 "/>
</bind>
</comp>

<comp id="942" class="1005" name="icmp_ln895_15_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="13"/>
<pin id="944" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_15 "/>
</bind>
</comp>

<comp id="946" class="1005" name="icmp_ln895_16_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="14"/>
<pin id="948" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_16 "/>
</bind>
</comp>

<comp id="950" class="1005" name="icmp_ln895_17_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="15"/>
<pin id="952" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_17 "/>
</bind>
</comp>

<comp id="954" class="1005" name="icmp_ln895_18_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="16"/>
<pin id="956" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_18 "/>
</bind>
</comp>

<comp id="958" class="1005" name="icmp_ln895_19_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="17"/>
<pin id="960" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_19 "/>
</bind>
</comp>

<comp id="962" class="1005" name="icmp_ln895_20_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="18"/>
<pin id="964" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_20 "/>
</bind>
</comp>

<comp id="966" class="1005" name="icmp_ln895_21_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="19"/>
<pin id="968" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_21 "/>
</bind>
</comp>

<comp id="970" class="1005" name="icmp_ln895_22_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="20"/>
<pin id="972" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_22 "/>
</bind>
</comp>

<comp id="974" class="1005" name="icmp_ln895_23_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="21"/>
<pin id="976" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_23 "/>
</bind>
</comp>

<comp id="978" class="1005" name="icmp_ln895_24_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="22"/>
<pin id="980" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895_24 "/>
</bind>
</comp>

<comp id="982" class="1005" name="icmp_ln36_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="1"/>
<pin id="984" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="986" class="1005" name="y_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="9" slack="0"/>
<pin id="988" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="991" class="1005" name="zext_ln38_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="10" slack="1"/>
<pin id="993" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln38 "/>
</bind>
</comp>

<comp id="999" class="1005" name="x_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="5" slack="0"/>
<pin id="1001" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1004" class="1005" name="tmp_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="10" slack="1"/>
<pin id="1006" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1010" class="1005" name="histogram_addr_2_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="9" slack="1"/>
<pin id="1012" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="histogram_addr_2 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="total_1_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="16" slack="1"/>
<pin id="1017" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="total_1 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="icmp_ln47_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="1"/>
<pin id="1022" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="i_4_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="3" slack="0"/>
<pin id="1026" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="line_bases_addr_1_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="3" slack="1"/>
<pin id="1031" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="line_bases_addr_1 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="flag_meceta_0_i_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="0"/>
<pin id="1037" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="flag_meceta_0_i "/>
</bind>
</comp>

<comp id="1042" class="1005" name="line_counter_3_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="0"/>
<pin id="1044" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="line_counter_3 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="meceta_counter_1_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="16" slack="0"/>
<pin id="1053" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="meceta_counter_1 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="zext_ln53_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="16" slack="1"/>
<pin id="1060" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln53 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="i_5_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="9" slack="0"/>
<pin id="1071" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="smoothed_addr_1_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="9" slack="1"/>
<pin id="1076" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="smoothed_addr_1 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="smoothed_load_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="8" slack="2"/>
<pin id="1084" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="smoothed_load "/>
</bind>
</comp>

<comp id="1091" class="1005" name="line_bases_addr_2_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="3" slack="1"/>
<pin id="1093" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="line_bases_addr_2 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="line_bases_load_1_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="17" slack="1"/>
<pin id="1099" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="line_bases_load_1 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="trunc_ln61_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="16" slack="1"/>
<pin id="1105" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln61 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="smoothed_addr_2_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="9" slack="1"/>
<pin id="1111" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="smoothed_addr_2 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="smoothed_addr_3_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="9" slack="1"/>
<pin id="1125" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="smoothed_addr_3 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="last_max_dist_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="16" slack="1"/>
<pin id="1139" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="last_max_dist "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="42" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="50" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="207" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="215" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="20" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="236"><net_src comp="6" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="244"><net_src comp="2" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="20" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="239" pin="3"/><net_sink comp="197" pin=2"/></net>

<net id="252"><net_src comp="2" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="247" pin="3"/><net_sink comp="197" pin=2"/></net>

<net id="260"><net_src comp="2" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="20" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="255" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="266"><net_src comp="22" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="288"><net_src comp="22" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="296"><net_src comp="289" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="300"><net_src comp="56" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="312" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="323"><net_src comp="82" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="334"><net_src comp="58" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="342"><net_src comp="335" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="346"><net_src comp="22" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="354"><net_src comp="347" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="358"><net_src comp="58" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="381"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="382"><net_src comp="355" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="383"><net_src comp="355" pin="1"/><net_sink comp="359" pin=4"/></net>

<net id="384"><net_src comp="331" pin="1"/><net_sink comp="359" pin=6"/></net>

<net id="385"><net_src comp="355" pin="1"/><net_sink comp="359" pin=8"/></net>

<net id="386"><net_src comp="355" pin="1"/><net_sink comp="359" pin=10"/></net>

<net id="387"><net_src comp="355" pin="1"/><net_sink comp="359" pin=12"/></net>

<net id="388"><net_src comp="331" pin="1"/><net_sink comp="359" pin=14"/></net>

<net id="389"><net_src comp="331" pin="1"/><net_sink comp="359" pin=16"/></net>

<net id="390"><net_src comp="331" pin="1"/><net_sink comp="359" pin=18"/></net>

<net id="395"><net_src comp="130" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="44" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="151" pin="7"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="52" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="397" pin="2"/><net_sink comp="151" pin=4"/></net>

<net id="408"><net_src comp="151" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="52" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="410"><net_src comp="404" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="411"><net_src comp="404" pin="2"/><net_sink comp="151" pin=4"/></net>

<net id="416"><net_src comp="58" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="44" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="94" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="434"><net_src comp="184" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="442"><net_src comp="427" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="52" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="267" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="24" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="267" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="30" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="267" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="470"><net_src comp="278" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="24" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="278" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="30" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="278" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="487"><net_src comp="289" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="24" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="289" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="30" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="289" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="301" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="60" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="301" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="64" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="301" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="66" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="545"><net_src comp="68" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="312" pin="4"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="70" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="548"><net_src comp="72" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="549"><net_src comp="539" pin="4"/><net_sink comp="184" pin=1"/></net>

<net id="553"><net_src comp="285" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="560"><net_src comp="74" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="76" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="566"><net_src comp="555" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="78" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="80" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="568" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="562" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="151" pin="7"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="308" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="594"><net_src comp="573" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="583" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="308" pin="1"/><net_sink comp="589" pin=2"/></net>

<net id="601"><net_src comp="324" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="84" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="324" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="88" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="324" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="620"><net_src comp="92" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="197" pin="3"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="18" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="94" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="624"><net_src comp="614" pin="4"/><net_sink comp="197" pin=4"/></net>

<net id="628"><net_src comp="347" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="347" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="24" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="347" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="30" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="347" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="650"><net_src comp="427" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="44" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="184" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="44" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="664"><net_src comp="658" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="98" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="661" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="665" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="681"><net_src comp="100" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="78" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="676" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="688"><net_src comp="52" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="197" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="689" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="702"><net_src comp="184" pin="3"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="435" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="102" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="703" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="78" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="725"><net_src comp="343" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="730"><net_src comp="722" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="104" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="735"><net_src comp="726" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="743"><net_src comp="106" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="435" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="745"><net_src comp="42" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="746"><net_src comp="108" pin="0"/><net_sink comp="737" pin=3"/></net>

<net id="750"><net_src comp="737" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="747" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="751" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="767"><net_src comp="756" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="760" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="110" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="782"><net_src comp="112" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="783"><net_src comp="751" pin="2"/><net_sink comp="775" pin=2"/></net>

<net id="784"><net_src comp="12" pin="0"/><net_sink comp="775" pin=3"/></net>

<net id="785"><net_src comp="108" pin="0"/><net_sink comp="775" pin=4"/></net>

<net id="786"><net_src comp="775" pin="5"/><net_sink comp="197" pin=4"/></net>

<net id="790"><net_src comp="427" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="797"><net_src comp="100" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="78" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="751" pin="2"/><net_sink comp="792" pin=2"/></net>

<net id="800"><net_src comp="792" pin="3"/><net_sink comp="197" pin=4"/></net>

<net id="805"><net_src comp="331" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="114" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="427" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="817"><net_src comp="100" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="818"><net_src comp="78" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="819"><net_src comp="812" pin="3"/><net_sink comp="197" pin=4"/></net>

<net id="827"><net_src comp="112" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="12" pin="0"/><net_sink comp="820" pin=3"/></net>

<net id="829"><net_src comp="108" pin="0"/><net_sink comp="820" pin=4"/></net>

<net id="830"><net_src comp="820" pin="5"/><net_sink comp="197" pin=4"/></net>

<net id="835"><net_src comp="331" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="116" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="430" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="831" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="846"><net_src comp="427" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="853"><net_src comp="100" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="78" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="855"><net_src comp="848" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="860"><net_src comp="359" pin="20"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="102" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="865"><net_src comp="136" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="873"><net_src comp="455" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="878"><net_src comp="466" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="472" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="887"><net_src comp="158" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="893"><net_src comp="391" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="391" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="901"><net_src comp="391" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="391" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="391" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="391" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="917"><net_src comp="391" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="391" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="391" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="391" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="933"><net_src comp="391" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="391" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="391" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="945"><net_src comp="391" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="949"><net_src comp="391" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="391" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="391" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="961"><net_src comp="391" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="965"><net_src comp="391" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="969"><net_src comp="391" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="973"><net_src comp="391" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="977"><net_src comp="391" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="981"><net_src comp="391" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="985"><net_src comp="483" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="989"><net_src comp="489" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="994"><net_src comp="495" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="1002"><net_src comp="505" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1007"><net_src comp="525" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1013"><net_src comp="169" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1018"><net_src comp="589" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1023"><net_src comp="597" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="603" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1032"><net_src comp="190" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="1038"><net_src comp="118" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="1040"><net_src comp="1035" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1041"><net_src comp="1035" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1045"><net_src comp="122" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1048"><net_src comp="1042" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1049"><net_src comp="1042" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="1050"><net_src comp="1042" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="1054"><net_src comp="126" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="1056"><net_src comp="1051" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1057"><net_src comp="1051" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1061"><net_src comp="625" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="676" pin=2"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="812" pin=2"/></net>

<net id="1064"><net_src comp="1058" pin="1"/><net_sink comp="820" pin=2"/></net>

<net id="1065"><net_src comp="1058" pin="1"/><net_sink comp="848" pin=2"/></net>

<net id="1072"><net_src comp="635" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="1077"><net_src comp="207" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="1085"><net_src comp="184" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1094"><net_src comp="215" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1096"><net_src comp="1091" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="1100"><net_src comp="197" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1102"><net_src comp="1097" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1106"><net_src comp="689" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1112"><net_src comp="223" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="1126"><net_src comp="231" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="1140"><net_src comp="856" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="335" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bottom_data_V | {}
	Port: line_bases | {56 59 61 62 }
	Port: histogram | {2 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 }
	Port: smoothed | {53 }
 - Input state : 
	Port: get_line_bases : bottom_data_V | {5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
	Port: get_line_bases : line_bases | {55 56 59 60 }
	Port: get_line_bases : histogram | {5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 53 54 }
	Port: get_line_bases : smoothed | {58 59 60 61 62 }
  - Chain level:
	State 1
	State 2
		icmp_ln30 : 1
		i : 1
		br_ln30 : 2
		zext_ln31 : 1
		histogram_addr : 2
		store_ln31 : 3
		empty : 1
	State 3
	State 4
		icmp_ln18 : 1
		h : 1
		br_ln18 : 2
		zext_ln21 : 1
		histogram_addr_1 : 2
		empty_161 : 1
	State 5
		br_ln20 : 1
	State 6
		add_ln21 : 1
		store_ln21 : 2
		br_ln20 : 1
	State 7
		br_ln20 : 1
	State 8
		add_ln21_1 : 1
		store_ln21 : 2
		br_ln20 : 1
	State 9
		br_ln20 : 1
	State 10
		add_ln21_2 : 1
		store_ln21 : 2
		br_ln20 : 1
	State 11
		br_ln20 : 1
	State 12
		add_ln21_3 : 1
		store_ln21 : 2
		br_ln20 : 1
	State 13
		br_ln20 : 1
	State 14
		add_ln21_4 : 1
		store_ln21 : 2
		br_ln20 : 1
	State 15
		br_ln20 : 1
	State 16
		add_ln21_5 : 1
		store_ln21 : 2
		br_ln20 : 1
	State 17
		br_ln20 : 1
	State 18
		add_ln21_6 : 1
		store_ln21 : 2
		br_ln20 : 1
	State 19
		br_ln20 : 1
	State 20
		add_ln21_7 : 1
		store_ln21 : 2
		br_ln20 : 1
	State 21
		br_ln20 : 1
	State 22
		add_ln21_8 : 1
		store_ln21 : 2
		br_ln20 : 1
	State 23
		br_ln20 : 1
	State 24
		add_ln21_9 : 1
		store_ln21 : 2
		br_ln20 : 1
	State 25
		br_ln20 : 1
	State 26
		add_ln21_10 : 1
		store_ln21 : 2
		br_ln20 : 1
	State 27
		br_ln20 : 1
	State 28
		add_ln21_11 : 1
		store_ln21 : 2
	State 29
	State 30
		add_ln21_12 : 1
		store_ln21 : 2
	State 31
	State 32
		add_ln21_13 : 1
		store_ln21 : 2
	State 33
	State 34
		add_ln21_14 : 1
		store_ln21 : 2
	State 35
	State 36
		add_ln21_15 : 1
		store_ln21 : 2
	State 37
	State 38
		add_ln21_16 : 1
		store_ln21 : 2
	State 39
	State 40
		add_ln21_17 : 1
		store_ln21 : 2
	State 41
	State 42
		add_ln21_18 : 1
		store_ln21 : 2
	State 43
	State 44
		add_ln21_19 : 1
		store_ln21 : 2
	State 45
	State 46
		add_ln21_20 : 1
		store_ln21 : 2
	State 47
	State 48
		add_ln21_21 : 1
		store_ln21 : 2
	State 49
	State 50
		add_ln21_22 : 1
		store_ln21 : 2
	State 51
	State 52
		icmp_ln36 : 1
		y : 1
		br_ln36 : 2
		zext_ln38 : 1
	State 53
		icmp_ln38 : 1
		x : 1
		br_ln38 : 2
		trunc_ln39 : 1
		xor_ln39 : 2
		sext_ln39_1 : 2
		tmp : 3
		sext_ln39 : 4
		zext_ln41 : 5
		histogram_addr_2 : 6
		histogram_load_2 : 7
		trunc_ln : 1
		smoothed_addr : 1
		store_ln43 : 2
	State 54
		xor_ln40 : 1
		and_ln40 : 1
		zext_ln41_1 : 1
		total : 2
		total_1 : 3
	State 55
		icmp_ln47 : 1
		i_4 : 1
		br_ln47 : 2
		zext_ln48 : 1
		line_bases_addr_1 : 2
		line_bases_load : 3
	State 56
		tmp_43 : 1
		store_ln48 : 2
		empty_163 : 1
	State 57
		store_ln53 : 1
		store_ln53 : 1
		store_ln53 : 1
	State 58
		zext_ln53 : 1
		icmp_ln53 : 1
		i_5 : 1
		br_ln53 : 2
		zext_ln54 : 1
		smoothed_addr_1 : 2
		smoothed_load : 3
	State 59
		icmp_ln54 : 1
		icmp_ln54_1 : 1
		br_ln54 : 2
		br_ln60 : 2
		zext_ln61 : 1
		add_ln61 : 2
		sext_ln61 : 3
		line_bases_addr_2 : 4
		line_bases_load_1 : 5
		br_ln54 : 2
		store_ln56 : 1
	State 60
		trunc_ln61 : 1
		zext_ln61_1 : 2
		smoothed_addr_2 : 3
		smoothed_load_1 : 4
	State 61
		icmp_ln61 : 1
		br_ln61 : 2
		icmp_ln72 : 1
		br_ln72 : 2
		meceta_counter : 1
		store_ln95 : 2
		br_ln73 : 1
		add_ln86 : 1
		sext_ln86 : 2
		smoothed_addr_3 : 3
		smoothed_load_2 : 4
		lshr_ln : 1
		zext_ln74 : 2
		p_tmp : 3
		zext_ln75_cast_i : 4
		sub_ln75 : 5
		icmp_ln75 : 6
		br_ln75 : 7
		line_bases_y_3_addr1_1 : 4
		store_ln80 : 5
		zext_ln76 : 1
		line_bases_addr_4 : 2
		line_bases_active_3_2 : 4
		store_ln77 : 5
		line_counter_4 : 1
		store_ln79 : 2
		br_ln62 : 1
		zext_ln65 : 1
		line_bases_addr_3 : 2
		store_ln66 : 3
		line_counter : 1
		store_ln67 : 2
		store_ln63 : 1
	State 62
		icmp_ln86 : 1
		and_ln86 : 2
		br_ln86 : 2
		zext_ln87 : 1
		line_bases_addr_5 : 2
		store_ln88 : 3
		line_counter_5 : 1
		store_ln91 : 2
	State 63
		last_max_dist : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_397          |    0    |    15   |
|          |           grp_fu_404          |    0    |    15   |
|          |           grp_fu_438          |    0    |    15   |
|          |            i_fu_455           |    0    |    15   |
|          |            h_fu_472           |    0    |    15   |
|          |            y_fu_489           |    0    |    15   |
|          |            x_fu_505           |    0    |    15   |
|    add   |           tmp_fu_525          |    0    |    15   |
|          |          total_fu_583         |    0    |    23   |
|          |           i_4_fu_603          |    0    |    12   |
|          |           i_5_fu_635          |    0    |    15   |
|          |        add_ln61_fu_665        |    0    |    15   |
|          |     meceta_counter_fu_703     |    0    |    23   |
|          |        add_ln86_fu_726        |    0    |    15   |
|          |          p_tmp_fu_751         |    0    |    23   |
|          |      last_max_dist_fu_856     |    0    |    23   |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_391          |    0    |    11   |
|          |           grp_fu_430          |    0    |    11   |
|          |        icmp_ln30_fu_449       |    0    |    13   |
|          |        icmp_ln18_fu_466       |    0    |    13   |
|          |        icmp_ln36_fu_483       |    0    |    13   |
|          |        icmp_ln38_fu_499       |    0    |    11   |
|          |        icmp_ln40_fu_568       |    0    |    13   |
|   icmp   |        icmp_ln47_fu_597       |    0    |    9    |
|          |        icmp_ln53_fu_629       |    0    |    13   |
|          |        icmp_ln54_fu_646       |    0    |    11   |
|          |       icmp_ln54_1_fu_652      |    0    |    11   |
|          |        icmp_ln72_fu_698       |    0    |    11   |
|          |        icmp_ln75_fu_769       |    0    |    18   |
|          |        icmp_ln62_fu_801       |    0    |    13   |
|          |       icmp_ln86_1_fu_831      |    0    |    13   |
|----------|-------------------------------|---------|---------|
|    sub   |        sub_ln75_fu_763        |    0    |    23   |
|----------|-------------------------------|---------|---------|
|  select  |         total_1_fu_589        |    0    |    16   |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln39_fu_515        |    0    |    4    |
|          |        xor_ln40_fu_562        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    and   |        and_ln40_fu_573        |    0    |    2    |
|          |        and_ln86_fu_837        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|   read   |        grp_read_fu_130        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        zext_ln31_fu_461       |    0    |    0    |
|          |        zext_ln21_fu_478       |    0    |    0    |
|          |        zext_ln38_fu_495       |    0    |    0    |
|          |        zext_ln41_fu_534       |    0    |    0    |
|          |        zext_ln43_fu_550       |    0    |    0    |
|          |       zext_ln41_1_fu_579      |    0    |    0    |
|          |        zext_ln48_fu_609       |    0    |    0    |
|          |        zext_ln53_fu_625       |    0    |    0    |
|   zext   |        zext_ln54_fu_641       |    0    |    0    |
|          |        zext_ln61_fu_661       |    0    |    0    |
|          |       zext_ln61_1_fu_693      |    0    |    0    |
|          |        zext_ln86_fu_722       |    0    |    0    |
|          |        zext_ln74_fu_747       |    0    |    0    |
|          |    zext_ln75_cast_i_fu_756    |    0    |    0    |
|          |        zext_ln75_fu_760       |    0    |    0    |
|          |        zext_ln76_fu_787       |    0    |    0    |
|          |        zext_ln65_fu_807       |    0    |    0    |
|          |        zext_ln87_fu_843       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln39_fu_511       |    0    |    0    |
|          |       trunc_ln61_fu_689       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       sext_ln39_1_fu_521      |    0    |    0    |
|   sext   |        sext_ln39_fu_530       |    0    |    0    |
|          |        sext_ln61_fu_671       |    0    |    0    |
|          |        sext_ln86_fu_732       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|        trunc_ln_fu_539        |    0    |    0    |
|          |         lshr_ln_fu_737        |    0    |    0    |
|----------|-------------------------------|---------|---------|
| bitselect|         tmp_44_fu_555         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  bitset  |         tmp_43_fu_614         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |   gep84345_part_set_i_fu_676  |    0    |    0    |
|bitconcatenate|  line_bases_active_3_2_fu_792 |    0    |    0    |
|          |  line_bases_active_3_1_fu_812 |    0    |    0    |
|          |  line_bases_active_3_3_fu_848 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  partset | line_bases_y_3_addr1_1_fu_775 |    0    |    0    |
|          |  line_bases_y_3_addr1_fu_820  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   502   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| flag_meceta_0_i_reg_1035 |    1   |
|      h_0_i_i_reg_274     |    9   |
|         h_reg_879        |    9   |
| histogram_addr_1_reg_884 |    9   |
| histogram_addr_2_reg_1010|    9   |
|      i1_0_i_reg_320      |    3   |
|      i2_0_i_reg_343      |    9   |
|       i_0_i_reg_263      |    9   |
|       i_4_reg_1024       |    3   |
|       i_5_reg_1069       |    9   |
|         i_reg_870        |    9   |
|     icmp_ln18_reg_875    |    1   |
|     icmp_ln36_reg_982    |    1   |
|    icmp_ln47_reg_1020    |    1   |
|   icmp_ln895_10_reg_922  |    1   |
|   icmp_ln895_11_reg_926  |    1   |
|   icmp_ln895_12_reg_930  |    1   |
|   icmp_ln895_13_reg_934  |    1   |
|   icmp_ln895_14_reg_938  |    1   |
|   icmp_ln895_15_reg_942  |    1   |
|   icmp_ln895_16_reg_946  |    1   |
|   icmp_ln895_17_reg_950  |    1   |
|   icmp_ln895_18_reg_954  |    1   |
|   icmp_ln895_19_reg_958  |    1   |
|   icmp_ln895_20_reg_962  |    1   |
|   icmp_ln895_21_reg_966  |    1   |
|   icmp_ln895_22_reg_970  |    1   |
|   icmp_ln895_23_reg_974  |    1   |
|   icmp_ln895_24_reg_978  |    1   |
|   icmp_ln895_3_reg_894   |    1   |
|   icmp_ln895_4_reg_898   |    1   |
|   icmp_ln895_5_reg_902   |    1   |
|   icmp_ln895_6_reg_906   |    1   |
|   icmp_ln895_7_reg_910   |    1   |
|   icmp_ln895_8_reg_914   |    1   |
|   icmp_ln895_9_reg_918   |    1   |
|    icmp_ln895_reg_890    |    1   |
| last_max_dist_0_i_reg_331|   16   |
| last_max_dist_6_i_reg_355|   16   |
|  last_max_dist_reg_1137  |   16   |
|line_bases_addr_1_reg_1029|    3   |
|line_bases_addr_2_reg_1091|    3   |
|  line_bases_addr_reg_862 |    3   |
|line_bases_load_1_reg_1097|   17   |
|  line_counter_3_reg_1042 |    8   |
| meceta_counter_1_reg_1051|   16   |
| smoothed_addr_1_reg_1074 |    9   |
| smoothed_addr_2_reg_1109 |    9   |
| smoothed_addr_3_reg_1123 |    9   |
|  smoothed_load_reg_1082  |    8   |
|       tmp_reg_1004       |   10   |
|     total_0_i_reg_308    |   16   |
|     total_1_reg_1015     |   16   |
|    trunc_ln61_reg_1103   |   16   |
|       x_0_i_reg_297      |    5   |
|         x_reg_999        |    5   |
|       y_0_i_reg_285      |    9   |
|         y_reg_986        |    9   |
|     zext_ln38_reg_991    |   10   |
|    zext_ln53_reg_1058    |   16   |
+--------------------------+--------+
|           Total          |   350  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_151     |  p0  |   2  |   9  |   18   ||    9    |
|     grp_access_fu_151     |  p1  |   2  |   8  |   16   ||    9    |
|     grp_access_fu_151     |  p2  |   3  |   0  |    0   ||    15   |
|     grp_access_fu_151     |  p4  |   2  |   9  |   18   ||    9    |
|     grp_access_fu_184     |  p0  |   7  |   9  |   63   ||    38   |
|     grp_access_fu_197     |  p0  |   6  |   3  |   18   ||    33   |
|     grp_access_fu_197     |  p1  |   2  |  17  |   34   ||    9    |
|     grp_access_fu_197     |  p2  |   4  |   0  |    0   ||    21   |
|     grp_access_fu_197     |  p4  |   5  |   3  |   15   ||    27   |
|       y_0_i_reg_285       |  p0  |   2  |   9  |   18   ||    9    |
|     total_0_i_reg_308     |  p0  |   2  |  16  |   32   ||    9    |
| last_max_dist_0_i_reg_331 |  p0  |   2  |  16  |   32   ||    9    |
|       i2_0_i_reg_343      |  p0  |   2  |   9  |   18   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   282  || 23.6622 ||   206   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   502  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   23   |    -   |   206  |
|  Register |    -   |   350  |    -   |
+-----------+--------+--------+--------+
|   Total   |   23   |   350  |   708  |
+-----------+--------+--------+--------+
