/**
 * Copyright © 2025 Karol Zmijewski
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy of this
 * software and associated documentation files (the “Software”), to deal in the Software
 * without restriction, including without limitation the rights to use, copy, modify, merge,
 * publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons
 * to whom the Software is furnished to do so, subject to the following conditions:
 * The above copyright notice and this permission notice shall be included in all copies or
 * substantial portions of the Software.
 * THE SOFTWARE IS PROVIDED “AS IS”, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED,
 *
 * INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
 * PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE
 * FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */

#include "riscv-cpu-types.hpp"
#include "riscv-cpu-encode.hpp"
#include "riscv-cpu-decode.hpp"

namespace kz::riscv::core {
    void RiscvCpuDecoder::dec_instr_(instr_t instr, dec_instr_t *p_dec_instr) {
        p_dec_instr->opcode = (instr >> 2);
        p_dec_instr->rd = (instr >> 7);
        p_dec_instr->func3 = (instr >> 12);
        p_dec_instr->rs1 = (instr >> 15);
        p_dec_instr->rs2 = (instr >> 20);
        p_dec_instr->func7 = (instr >> 25);
        p_dec_instr->type = operation_type_t::get_op_type(p_dec_instr->opcode);
    }

    void RiscvCpuDecoder::dec_imm_(instr_t instr, dec_instr_t *p_dec_instr) {
        dec_imm_t dec_imm;
        dec_imm.instr_31 = (instr >> 31);
        dec_imm.instr_30_25 = (instr >> 25);
        dec_imm.instr_24_21 = (instr >> 21);
        dec_imm.instr_20 = (instr >> 20);
        dec_imm.instr_19_12 = (instr >> 12);
        dec_imm.instr_11_8 = (instr >> 8);
        dec_imm.instr_7 = (instr >> 7);
        switch(p_dec_instr->type) {
            case operation_type_t::UNDEF_TYPE: p_dec_instr->imm = 0; break;
            case operation_type_t::R_TYPE: p_dec_instr->imm = 0; break;
            case operation_type_t::I_TYPE: p_dec_instr->imm = RiscvCpuEncoder::enc_i_imm(dec_imm); break;
            case operation_type_t::S_TYPE: p_dec_instr->imm = RiscvCpuEncoder::enc_s_imm(dec_imm); break;
            case operation_type_t::B_TYPE: p_dec_instr->imm = RiscvCpuEncoder::enc_b_imm(dec_imm); break;
            case operation_type_t::U_TYPE: p_dec_instr->imm = RiscvCpuEncoder::enc_u_imm(dec_imm); break;
            case operation_type_t::J_TYPE: p_dec_instr->imm = RiscvCpuEncoder::enc_j_imm(dec_imm); break;
            case operation_type_t::OTHER_TYPE: p_dec_instr->imm = 0; break;
        }
    }

    void RiscvCpuDecoder::decode(instr_t instr, dec_instr_t *p_dec_instr) {
        dec_instr_(instr, p_dec_instr);
        dec_imm_(instr, p_dec_instr);
    }
} /* ! kz::riscv::core ! */
