static T_1\r\nF_1 ( struct V_1 * V_2 , T_1 V_3 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_2 ) ;\r\nT_1 V_6 = F_3 ( V_5 , V_3 ) ;\r\nif ( ! ( V_6 & 0x00000100 ) )\r\nreturn F_4 ( V_2 , 0x00e800 ) ;\r\nreturn F_4 ( V_2 , 0x00e820 ) ;\r\n}\r\nstatic T_1\r\nF_4 ( struct V_1 * V_2 , T_1 V_7 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_2 ) ;\r\nT_1 V_8 = F_3 ( V_5 , V_7 + 0 ) ;\r\nT_1 V_9 = F_3 ( V_5 , V_7 + 4 ) ;\r\nT_1 V_10 = ( V_9 & 0x003f0000 ) >> 16 ;\r\nT_1 V_11 = ( V_9 & 0x0000ff00 ) >> 8 ;\r\nT_1 V_12 = ( V_9 & 0x000000ff ) >> 0 ;\r\nT_1 V_13 , V_14 ;\r\nif ( ! ( V_8 & 0x00000001 ) )\r\nreturn 0 ;\r\nswitch ( V_7 & 0xfff000 ) {\r\ncase 0x00e000 :\r\nV_13 = 27000 ;\r\nV_10 = 1 ;\r\nbreak;\r\ncase 0x137000 :\r\nV_14 = ( V_7 - 0x137000 ) / 0x20 ;\r\nV_13 = F_5 ( V_2 , V_14 , 0x137120 , 0x137140 ) ;\r\nbreak;\r\ncase 0x132000 :\r\nswitch ( V_7 ) {\r\ncase 0x132000 :\r\nV_13 = F_4 ( V_2 , 0x132020 ) ;\r\nbreak;\r\ncase 0x132020 :\r\nV_13 = F_5 ( V_2 , 0 , 0x137320 , 0x137330 ) ;\r\nbreak;\r\ndefault:\r\nreturn 0 ;\r\n}\r\nbreak;\r\ndefault:\r\nreturn 0 ;\r\n}\r\nreturn V_13 * V_11 / V_12 / V_10 ;\r\n}\r\nstatic T_1\r\nF_5 ( struct V_1 * V_2 , int V_14 , T_1 V_3 , T_1 V_15 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_2 ) ;\r\nT_1 V_6 = F_3 ( V_5 , V_3 + ( V_14 * 4 ) ) ;\r\nT_1 V_16 = F_3 ( V_5 , V_15 + ( V_14 * 4 ) ) ;\r\nswitch ( V_6 & 0x00000003 ) {\r\ncase 0 :\r\nif ( ( V_6 & 0x00030000 ) != 0x00030000 )\r\nreturn 27000 ;\r\nreturn 108000 ;\r\ncase 2 :\r\nreturn 100000 ;\r\ncase 3 :\r\nif ( V_16 & 0x80000000 ) {\r\nT_1 V_13 = F_1 ( V_2 , V_3 + ( V_14 * 4 ) ) ;\r\nT_1 V_17 = ( V_16 & 0x0000003f ) + 2 ;\r\nreturn ( V_13 * 2 ) / V_17 ;\r\n}\r\nreturn F_1 ( V_2 , V_3 + ( V_14 * 4 ) ) ;\r\ndefault:\r\nreturn 0 ;\r\n}\r\n}\r\nstatic T_1\r\nF_6 ( struct V_1 * V_2 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_2 ) ;\r\nT_1 V_18 = F_3 ( V_5 , 0x1373f0 ) ;\r\nif ( V_18 & 0x00000001 )\r\nreturn F_5 ( V_2 , 0 , 0x137300 , 0x137310 ) ;\r\nreturn F_4 ( V_2 , 0x132000 ) ;\r\n}\r\nstatic T_1\r\nF_7 ( struct V_1 * V_2 , int V_19 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_2 ) ;\r\nT_1 V_16 = F_3 ( V_5 , 0x137250 + ( V_19 * 4 ) ) ;\r\nT_1 V_18 = F_3 ( V_5 , 0x137100 ) ;\r\nT_1 V_13 , V_17 ;\r\nif ( V_18 & ( 1 << V_19 ) ) {\r\nif ( V_19 < 7 )\r\nV_13 = F_4 ( V_2 , 0x137000 + ( V_19 * 0x20 ) ) ;\r\nelse\r\nV_13 = F_4 ( V_2 , 0x1370e0 ) ;\r\nV_17 = ( ( V_16 & 0x00003f00 ) >> 8 ) + 2 ;\r\n} else {\r\nV_13 = F_5 ( V_2 , V_19 , 0x137160 , 0x1371d0 ) ;\r\nV_17 = ( ( V_16 & 0x0000003f ) >> 0 ) + 2 ;\r\n}\r\nif ( V_16 & 0x80000000 )\r\nreturn ( V_13 * 2 ) / V_17 ;\r\nreturn V_13 ;\r\n}\r\nint\r\nF_8 ( struct V_1 * V_2 , struct V_20 * V_21 )\r\n{\r\nV_21 -> V_22 = F_7 ( V_2 , 0x00 ) ;\r\nV_21 -> V_23 = V_21 -> V_22 / 2 ;\r\nV_21 -> V_24 = F_6 ( V_2 ) ;\r\nV_21 -> V_25 = F_7 ( V_2 , 0x01 ) ;\r\nV_21 -> V_26 = F_7 ( V_2 , 0x02 ) ;\r\nV_21 -> V_27 = F_7 ( V_2 , 0x07 ) ;\r\nV_21 -> V_28 = F_7 ( V_2 , 0x08 ) ;\r\nV_21 -> V_29 = F_7 ( V_2 , 0x09 ) ;\r\nV_21 -> V_30 = F_7 ( V_2 , 0x0c ) ;\r\nV_21 -> V_31 = F_7 ( V_2 , 0x0e ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_1\r\nF_9 ( struct V_1 * V_2 , int V_19 , T_1 V_32 , T_1 V_33 , T_1 * V_34 )\r\n{\r\nT_1 div = F_10 ( ( V_32 * 2 ) / V_33 , ( T_1 ) 65 ) ;\r\nif ( div < 2 )\r\ndiv = 2 ;\r\n* V_34 = div - 2 ;\r\nreturn ( V_32 * 2 ) / div ;\r\n}\r\nstatic T_1\r\nF_11 ( struct V_1 * V_2 , int V_19 , T_1 V_33 , T_1 * V_3 , T_1 * V_34 )\r\n{\r\nT_1 V_13 ;\r\n* V_34 = 0x00000000 ;\r\nswitch ( V_33 ) {\r\ncase 27000 :\r\ncase 108000 :\r\n* V_3 = 0x00000000 ;\r\nif ( V_33 == 108000 )\r\n* V_3 |= 0x00030000 ;\r\nreturn V_33 ;\r\ncase 100000 :\r\n* V_3 = 0x00000002 ;\r\nreturn V_33 ;\r\ndefault:\r\n* V_3 = 0x00000003 ;\r\nbreak;\r\n}\r\nV_13 = F_1 ( V_2 , V_19 ) ;\r\nif ( V_19 < 7 )\r\nV_13 = F_9 ( V_2 , V_19 , V_13 , V_33 , V_34 ) ;\r\nreturn V_13 ;\r\n}\r\nstatic T_1\r\nF_12 ( struct V_1 * V_2 , int V_19 , T_1 V_33 , T_1 * V_9 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_2 ) ;\r\nstruct V_35 * V_36 = V_35 ( V_5 ) ;\r\nstruct V_37 V_38 ;\r\nint V_11 , V_12 , V_10 , V_39 ;\r\nV_39 = F_13 ( V_36 , 0x137000 + ( V_19 * 0x20 ) , & V_38 ) ;\r\nif ( V_39 )\r\nreturn 0 ;\r\nV_38 . V_40 = F_5 ( V_2 , V_19 , 0x137120 , 0x137140 ) ;\r\nif ( ! V_38 . V_40 )\r\nreturn 0 ;\r\nV_39 = F_14 ( V_2 , & V_38 , V_33 , & V_11 , NULL , & V_12 , & V_10 ) ;\r\nif ( V_39 <= 0 )\r\nreturn 0 ;\r\n* V_9 = ( V_10 << 16 ) | ( V_11 << 8 ) | V_12 ;\r\nreturn V_39 ;\r\n}\r\nstatic int\r\nF_15 ( struct V_1 * V_2 , int V_19 , struct V_41 * V_42 , T_1 V_33 )\r\n{\r\nT_1 V_43 , V_44 , V_45 , V_46 = 0 ;\r\nT_1 V_47 , V_48 = 0 ;\r\nif ( ! V_33 )\r\nreturn 0 ;\r\nV_47 = F_11 ( V_2 , V_19 , V_33 , & V_43 , & V_44 ) ;\r\nV_47 = F_9 ( V_2 , V_19 , V_47 , V_33 , & V_45 ) ;\r\nif ( V_47 != V_33 && ( 0x00004387 & ( 1 << V_19 ) ) ) {\r\nif ( V_19 < 7 )\r\nV_48 = F_12 ( V_2 , V_19 , V_33 , & V_42 -> V_9 ) ;\r\nelse\r\nV_48 = F_4 ( V_2 , 0x1370e0 ) ;\r\nV_48 = F_9 ( V_2 , V_19 , V_48 , V_33 , & V_46 ) ;\r\n}\r\nif ( abs ( ( int ) V_33 - V_47 ) <= abs ( ( int ) V_33 - V_48 ) ) {\r\nV_42 -> V_3 = V_43 ;\r\nif ( V_44 ) {\r\nV_42 -> V_34 |= 0x80000000 ;\r\nV_42 -> V_34 |= V_44 << 8 ;\r\nV_42 -> V_34 |= V_44 ;\r\n}\r\nif ( V_45 ) {\r\nV_42 -> V_49 |= 0x80000000 ;\r\nV_42 -> V_49 |= V_45 ;\r\n}\r\nV_42 -> V_18 = 0 ;\r\nV_42 -> V_33 = V_47 ;\r\n} else {\r\nif ( V_46 ) {\r\nV_42 -> V_49 |= 0x80000000 ;\r\nV_42 -> V_49 |= V_46 << 8 ;\r\n}\r\nV_42 -> V_18 = ( 1 << V_19 ) ;\r\nV_42 -> V_33 = V_48 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_16 ( struct V_1 * V_2 , struct V_41 * V_42 , T_1 V_33 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_2 ) ;\r\nstruct V_35 * V_36 = V_35 ( V_5 ) ;\r\nstruct V_37 V_7 ;\r\nint V_11 , V_12 , V_10 , V_39 ;\r\nT_1 V_8 ;\r\nV_8 = F_3 ( V_5 , 0x132020 ) ;\r\nif ( ! ( V_8 & 0x00000001 ) ) {\r\nF_17 ( V_5 , 0x137320 , 0x00000103 ) ;\r\nF_17 ( V_5 , 0x137330 , 0x81200606 ) ;\r\nF_18 ( V_5 , 0x132020 , 0x00010000 , 0x00010000 ) ;\r\nF_17 ( V_5 , 0x132024 , 0x0001150f ) ;\r\nF_19 ( V_5 , 0x132020 , 0x00000001 , 0x00000001 ) ;\r\nF_18 ( V_5 , 0x137390 , 0x00020000 , 0x00020000 ) ;\r\nF_19 ( V_5 , 0x132020 , 0x00000004 , 0x00000004 ) ;\r\n}\r\nV_39 = F_13 ( V_36 , 0x132000 , & V_7 ) ;\r\nif ( V_39 == 0 ) {\r\nV_7 . V_40 = F_4 ( V_2 , 0x132020 ) ;\r\nif ( V_7 . V_40 ) {\r\nV_39 = F_14 ( V_2 , & V_7 , V_33 , & V_11 , NULL , & V_12 , & V_10 ) ;\r\nif ( V_39 > 0 ) {\r\nV_42 -> V_9 = ( V_10 << 16 ) | ( V_11 << 8 ) | V_12 ;\r\nreturn 0 ;\r\n}\r\n}\r\n}\r\nreturn - V_50 ;\r\n}\r\nvoid *\r\nF_20 ( struct V_1 * V_2 , struct V_20 * V_21 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_2 ) ;\r\nstruct V_51 * V_42 ;\r\nint V_39 ;\r\nV_42 = F_21 ( sizeof( * V_42 ) , V_52 ) ;\r\nif ( ! V_42 )\r\nreturn F_22 ( - V_53 ) ;\r\nif ( V_5 -> V_54 == 0xd9 )\r\nV_21 -> V_25 = 0 ;\r\nif ( ( V_39 = F_15 ( V_2 , 0x00 , & V_42 -> V_55 [ 0x00 ] , V_21 -> V_22 ) ) ||\r\n( V_39 = F_15 ( V_2 , 0x01 , & V_42 -> V_55 [ 0x01 ] , V_21 -> V_25 ) ) ||\r\n( V_39 = F_15 ( V_2 , 0x02 , & V_42 -> V_55 [ 0x02 ] , V_21 -> V_26 ) ) ||\r\n( V_39 = F_15 ( V_2 , 0x07 , & V_42 -> V_55 [ 0x07 ] , V_21 -> V_27 ) ) ||\r\n( V_39 = F_15 ( V_2 , 0x08 , & V_42 -> V_55 [ 0x08 ] , V_21 -> V_28 ) ) ||\r\n( V_39 = F_15 ( V_2 , 0x09 , & V_42 -> V_55 [ 0x09 ] , V_21 -> V_29 ) ) ||\r\n( V_39 = F_15 ( V_2 , 0x0c , & V_42 -> V_55 [ 0x0c ] , V_21 -> V_30 ) ) ||\r\n( V_39 = F_15 ( V_2 , 0x0e , & V_42 -> V_55 [ 0x0e ] , V_21 -> V_31 ) ) ) {\r\nF_23 ( V_42 ) ;\r\nreturn F_22 ( V_39 ) ;\r\n}\r\nif ( V_21 -> V_24 ) {\r\nV_39 = F_16 ( V_2 , & V_42 -> V_56 , V_21 -> V_24 ) ;\r\nif ( V_39 ) {\r\nF_23 ( V_42 ) ;\r\nreturn F_22 ( V_39 ) ;\r\n}\r\n}\r\nV_42 -> V_21 = V_21 ;\r\nreturn V_42 ;\r\n}\r\nstatic void\r\nF_24 ( struct V_1 * V_2 , int V_19 , struct V_41 * V_42 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_2 ) ;\r\nif ( V_19 < 7 && ! V_42 -> V_18 ) {\r\nF_19 ( V_5 , 0x1371d0 + ( V_19 * 0x04 ) , 0x80003f3f , V_42 -> V_34 ) ;\r\nF_17 ( V_5 , 0x137160 + ( V_19 * 0x04 ) , V_42 -> V_3 ) ;\r\n}\r\nF_19 ( V_5 , 0x137100 , ( 1 << V_19 ) , 0x00000000 ) ;\r\nF_18 ( V_5 , 0x137100 , ( 1 << V_19 ) , 0x00000000 ) ;\r\nif ( V_19 < 7 ) {\r\nT_1 V_57 = 0x137000 + ( V_19 * 0x20 ) ;\r\nT_1 V_8 = F_3 ( V_5 , V_57 + 0x00 ) ;\r\nif ( V_8 & 0x00000001 ) {\r\nF_19 ( V_5 , V_57 + 0x00 , 0x00000004 , 0x00000000 ) ;\r\nF_19 ( V_5 , V_57 + 0x00 , 0x00000001 , 0x00000000 ) ;\r\n}\r\nif ( V_42 -> V_18 ) {\r\nF_17 ( V_5 , V_57 + 0x04 , V_42 -> V_9 ) ;\r\nF_19 ( V_5 , V_57 + 0x00 , 0x00000001 , 0x00000001 ) ;\r\nF_18 ( V_5 , V_57 + 0x00 , 0x00020000 , 0x00020000 ) ;\r\nF_19 ( V_5 , V_57 + 0x00 , 0x00020004 , 0x00000004 ) ;\r\n}\r\n}\r\nF_19 ( V_5 , 0x137100 , ( 1 << V_19 ) , V_42 -> V_18 ) ;\r\nF_18 ( V_5 , 0x137100 , ( 1 << V_19 ) , V_42 -> V_18 ) ;\r\nF_19 ( V_5 , 0x137250 + ( V_19 * 0x04 ) , 0x00003f3f , V_42 -> V_49 ) ;\r\n}\r\nstatic void\r\nF_25 ( struct V_58 * V_59 )\r\n{\r\n}\r\nstatic void\r\nF_26 ( struct V_58 * V_59 )\r\n{\r\n}\r\nstatic void\r\nF_27 ( struct V_58 * V_59 , bool V_60 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_59 -> V_2 ) ;\r\nF_17 ( V_5 , 0x10f210 , V_60 ? 0x80000000 : 0x00000000 ) ;\r\n}\r\nstatic void\r\nF_28 ( struct V_58 * V_59 , bool V_60 )\r\n{\r\n}\r\nstatic void\r\nF_29 ( struct V_58 * V_59 , T_1 V_61 )\r\n{\r\nF_30 ( ( V_61 + 500 ) / 1000 ) ;\r\n}\r\nstatic T_1\r\nF_31 ( struct V_58 * V_59 , int V_62 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_59 -> V_2 ) ;\r\nstruct V_63 * V_64 = V_63 ( V_5 ) ;\r\nif ( V_64 -> V_65 -> type != V_66 ) {\r\nif ( V_62 <= 1 )\r\nreturn F_3 ( V_5 , 0x10f300 + ( ( V_62 - 0 ) * 4 ) ) ;\r\nreturn F_3 ( V_5 , 0x10f320 + ( ( V_62 - 2 ) * 4 ) ) ;\r\n} else {\r\nif ( V_62 == 0 )\r\nreturn F_3 ( V_5 , 0x10f300 + ( V_62 * 4 ) ) ;\r\nelse\r\nif ( V_62 <= 7 )\r\nreturn F_3 ( V_5 , 0x10f32c + ( V_62 * 4 ) ) ;\r\nreturn F_3 ( V_5 , 0x10f34c ) ;\r\n}\r\n}\r\nstatic void\r\nF_32 ( struct V_58 * V_59 , int V_62 , T_1 V_67 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_59 -> V_2 ) ;\r\nstruct V_63 * V_64 = V_63 ( V_5 ) ;\r\nif ( V_64 -> V_65 -> type != V_66 ) {\r\nif ( V_62 <= 1 ) {\r\nF_17 ( V_5 , 0x10f300 + ( ( V_62 - 0 ) * 4 ) , V_67 ) ;\r\nif ( V_64 -> V_65 -> V_68 > 1 )\r\nF_17 ( V_5 , 0x10f308 + ( ( V_62 - 0 ) * 4 ) , V_67 ) ;\r\n} else\r\nif ( V_62 <= 3 ) {\r\nF_17 ( V_5 , 0x10f320 + ( ( V_62 - 2 ) * 4 ) , V_67 ) ;\r\nif ( V_64 -> V_65 -> V_68 > 1 )\r\nF_17 ( V_5 , 0x10f328 + ( ( V_62 - 2 ) * 4 ) , V_67 ) ;\r\n}\r\n} else {\r\nif ( V_62 == 0 ) F_17 ( V_5 , 0x10f300 + ( V_62 * 4 ) , V_67 ) ;\r\nelse if ( V_62 <= 7 ) F_17 ( V_5 , 0x10f32c + ( V_62 * 4 ) , V_67 ) ;\r\nelse if ( V_62 == 15 ) F_17 ( V_5 , 0x10f34c , V_67 ) ;\r\n}\r\n}\r\nstatic void\r\nF_33 ( struct V_58 * V_59 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_59 -> V_2 ) ;\r\nstruct V_51 * V_42 = V_59 -> V_69 ;\r\nT_1 V_8 = F_3 ( V_5 , 0x132000 ) ;\r\nF_17 ( V_5 , 0x137360 , 0x00000001 ) ;\r\nF_17 ( V_5 , 0x137370 , 0x00000000 ) ;\r\nF_17 ( V_5 , 0x137380 , 0x00000000 ) ;\r\nif ( V_8 & 0x00000001 )\r\nF_17 ( V_5 , 0x132000 , ( V_8 &= ~ 0x00000001 ) ) ;\r\nF_17 ( V_5 , 0x132004 , V_42 -> V_56 . V_9 ) ;\r\nF_17 ( V_5 , 0x132000 , ( V_8 |= 0x00000001 ) ) ;\r\nF_18 ( V_5 , 0x137390 , 0x00000002 , 0x00000002 ) ;\r\nF_17 ( V_5 , 0x132018 , 0x00005000 ) ;\r\nF_17 ( V_5 , 0x137370 , 0x00000001 ) ;\r\nF_17 ( V_5 , 0x137380 , 0x00000001 ) ;\r\nF_17 ( V_5 , 0x137360 , 0x00000000 ) ;\r\n}\r\nstatic void\r\nF_34 ( struct V_58 * V_59 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_59 -> V_2 ) ;\r\nstruct V_51 * V_42 = V_59 -> V_69 ;\r\nstruct V_20 * V_21 = V_42 -> V_21 ;\r\nint V_70 ;\r\nfor ( V_70 = 0 ; V_70 < 5 ; V_70 ++ )\r\nF_17 ( V_5 , 0x10f290 + ( V_70 * 4 ) , V_21 -> V_71 . V_72 [ V_70 ] ) ;\r\n}\r\nstatic void\r\nF_35 ( struct V_1 * V_2 , struct V_51 * V_42 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_2 ) ;\r\nstruct V_58 V_59 = {\r\n. V_2 = V_2 ,\r\n. V_73 = F_25 ,\r\n. V_74 = F_26 ,\r\n. V_75 = F_27 ,\r\n. V_76 = F_28 ,\r\n. V_77 = F_29 ,\r\n. V_78 = F_31 ,\r\n. V_79 = F_32 ,\r\n. V_80 = F_33 ,\r\n. V_81 = F_34 ,\r\n. V_69 = V_42\r\n} ;\r\nif ( V_5 -> V_54 < 0xd0 )\r\nF_17 ( V_5 , 0x611200 , 0x00003300 ) ;\r\nelse\r\nF_17 ( V_5 , 0x62c000 , 0x03030000 ) ;\r\nF_36 ( & V_59 , V_42 -> V_21 ) ;\r\nif ( V_5 -> V_54 < 0xd0 )\r\nF_17 ( V_5 , 0x611200 , 0x00003330 ) ;\r\nelse\r\nF_17 ( V_5 , 0x62c000 , 0x03030300 ) ;\r\n}\r\nint\r\nF_37 ( struct V_1 * V_2 , void * V_67 )\r\n{\r\nstruct V_51 * V_42 = V_67 ;\r\nint V_70 ;\r\nif ( V_42 -> V_56 . V_9 )\r\nF_35 ( V_2 , V_42 ) ;\r\nfor ( V_70 = 0 ; V_70 < 16 ; V_70 ++ ) {\r\nif ( ! V_42 -> V_55 [ V_70 ] . V_33 )\r\ncontinue;\r\nF_24 ( V_2 , V_70 , & V_42 -> V_55 [ V_70 ] ) ;\r\n}\r\nF_23 ( V_42 ) ;\r\nreturn 0 ;\r\n}
