$date
	Sun Oct 23 10:10:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#318667
b100 !
1"
#318670
b100 &
b100 %
1$
#318671
0"
#318674
b10 &
b10 %
#318678
b1 &
1#
b1 %
#318682
b0 &
b0 %
0#
0$
#1305951
b11100 !
1"
#1305954
b11100 &
b11100 %
1$
#1305955
0"
#1305958
b1110 &
b1110 %
#1305962
b111 &
b111 %
#1305966
b10110 &
b10110 %
#1305970
b1011 &
b1011 %
#1305974
b100010 &
b100010 %
#1305978
b10001 &
b10001 %
#1305982
b110100 &
b110100 %
#1305986
b11010 &
b11010 %
#1305990
b1101 &
b1101 %
#1305994
b101000 &
b101000 %
#1305998
b10100 &
b10100 %
#1306002
b1010 &
b1010 %
#1306006
b101 &
b101 %
#1306010
b10000 &
b10000 %
#1306014
b1000 &
b1000 %
#1306018
b100 &
b100 %
#1306022
b10 &
b10 %
#1306026
b1 &
b1 %
1#
#1306030
b0 &
0#
b0 %
0$
#2368399
b110 !
1"
#2368402
b110 &
b110 %
1$
#2368403
0"
#2368406
b11 &
b11 %
#2368410
b1010 &
b1010 %
#2368414
b101 &
b101 %
#2368418
b10000 &
b10000 %
#2368422
b1000 &
b1000 %
#2368426
b100 &
b100 %
#2368430
b10 &
b10 %
#2368434
b1 &
b1 %
1#
#2368438
b0 &
0#
b0 %
0$
#4500012
