
synthesis -f "erros_2_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Wed Apr 23 20:11:43 2025


Command Line:  synthesis -f erros_2_impl1_lattice.synproj -gui 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-45F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = erro_2.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p D:/RTL_FPGA/VHDL/erros_2/impl1 (searchpath added)
-p D:/RTL_FPGA/VHDL/erros_2 (searchpath added)
VHDL library = work
VHDL design file = D:/RTL_FPGA/VHDL/erros_2/erro_2.vhd
NGD file = erros_2_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="D:/RTL_FPGA/VHDL/erros_2/impl1"  />
Analyzing VHDL file d:/rtl_fpga/vhdl/erros_2/erro_2.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/rtl_fpga/vhdl/erros_2/erro_2.vhd(4): " arg1="erro_2" arg2="d:/rtl_fpga/vhdl/erros_2/erro_2.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/rtl_fpga/vhdl/erros_2/erro_2.vhd(12): " arg1="behaviour" arg2="d:/rtl_fpga/vhdl/erros_2/erro_2.vhd" arg3="12"  />
unit erro_2 is not yet analyzed. VHDL-1485
    <postMsg mid="35001714" type="Warning" dynamic="1" navigation="0" arg0="saida"  />
unit erro_2 is not yet analyzed. VHDL-1485
d:/rtl_fpga/vhdl/erros_2/erro_2.vhd(4): executing erro_2(behaviour)

    <postMsg mid="35001714" type="Warning" dynamic="1" navigation="0" arg0="saida"  />
	 instance i5

	 instance i4

    <postMsg mid="35931000" type="Error"   dynamic="4" navigation="2" arg0="d:/rtl_fpga/vhdl/erros_2/erro_2.vhd(18): " arg1="saida" arg2="i4" arg3="o" arg4="d:/rtl_fpga/vhdl/erros_2/erro_2.vhd" arg5="18"  />
