# RISCV-Single_Cycle_Processor_-R-S-U-I
This repo contains the single cycle architecture for RISC V involving R, I, U and S type instructions
