INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/FPGA_Prototyping_CH4/FPGA_Prototyping_CH4.srcs/sources_1/new/stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stack
WARNING: [VRFC 10-3380] identifier 'B' is used before its declaration [C:/Projects/FPGA-Intro/FPGA_Prototyping_CH4/FPGA_Prototyping_CH4.srcs/sources_1/new/stack.v:26]
WARNING: [VRFC 10-3380] identifier 'B' is used before its declaration [C:/Projects/FPGA-Intro/FPGA_Prototyping_CH4/FPGA_Prototyping_CH4.srcs/sources_1/new/stack.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/FPGA_Prototyping_CH4/FPGA_Prototyping_CH4.srcs/sim_1/new/stack_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stack_test
