Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_mult_hw_top glbl -Oenable_linking_all_libraries -prj mult_hw.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s mult_hw -debug wave 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_mult_hw_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_A_V_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_A_V_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_B_V_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_B_V_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_C_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_C_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module mult_hw_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module mult_hw_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module mult_hw_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module mult_hw_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module mult_hw_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module mult_hw_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module mult_hw_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module mult_hw_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module mult_hw_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module mult_hw_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_mac_muladd_8ns_8ns_16ns_17_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module mult_hw_mac_muladd_8ns_8ns_16ns_17_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_mult_hw_Pipeline_mult_outer_mult_middle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_mult_hw_Pipeline_mult_outer_mult_middle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_mult_hw_Pipeline_readA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_mult_hw_Pipeline_readA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_mult_hw_Pipeline_readB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_mult_hw_Pipeline_readB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_mult_hw_Pipeline_writeC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_mult_hw_Pipeline_writeC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_mul_8ns_8ns_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_mul_8ns_8ns_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/mult_hw_mux_164_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_hw_mux_164_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/charisvt/Desktop/hls/lab1/matmul/sol1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.mult_hw_A_V_RAM_1WNR_AUTO_1R1W
Compiling module xil_defaultlib.mult_hw_B_V_RAM_1WNR_AUTO_1R1W
Compiling module xil_defaultlib.mult_hw_C_V_RAM_AUTO_1R1W
Compiling module xil_defaultlib.mult_hw_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.mult_hw_mult_hw_Pipeline_readA
Compiling module xil_defaultlib.mult_hw_mult_hw_Pipeline_readB
Compiling module xil_defaultlib.mult_hw_mul_8ns_8ns_16_1_1(NUM_S...
Compiling module xil_defaultlib.mult_hw_mux_164_8_1_1(ID=1,din0_...
Compiling module xil_defaultlib.mult_hw_mac_muladd_8ns_8ns_16ns_...
Compiling module xil_defaultlib.mult_hw_mac_muladd_8ns_8ns_16ns_...
Compiling module xil_defaultlib.mult_hw_mult_hw_Pipeline_mult_ou...
Compiling module xil_defaultlib.mult_hw_mult_hw_Pipeline_writeC
Compiling module xil_defaultlib.mult_hw_control_s_axi
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.mult_hw_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_throttle(CON...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_write(CONSER...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi_read(C_USER_...
Compiling module xil_defaultlib.mult_hw_gmem0_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.mult_hw
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_mult_hw_top
Compiling module work.glbl
Built simulation snapshot mult_hw
