<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="LVS Discrepancy Types" />
<meta name="abstract" content="The LVS Report contains a number of discrepancy types that are listed in the individual CELL COMPARISON RESULTS sections of the hierarchical report, or at the primary level of the flat report." />
<meta name="description" content="The LVS Report contains a number of discrepancy types that are listed in the individual CELL COMPARISON RESULTS sections of the hierarchical report, or at the primary level of the flat report." />
<meta name="DC.subject" content="LVS, discrepancy types, report, discrepancy types" />
<meta name="keywords" content="LVS, discrepancy types, report, discrepancy types" />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id5cebb800-1a21-444a-b238-2b8adc32b5d8" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>LVS Discrepancy Types</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="LVS Discrepancy Types" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">LVS
Discrepancy Types</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">The LVS
Report contains a number of discrepancy types that are listed in
the individual CELL COMPARISON RESULTS sections of the hierarchical
report, or at the primary level of the flat report.</span>
</div>
<div class="section Subsections"><div class="section Subsection" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8__id7f5c3d53-c62c-4f56-9111-0a8bb356c312"><ul class="ul"><li class="li" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8__id4c8483dd-48e6-42dc-b083-32af0ee6549a"><p class="p"><span class="ph FontProperty HeadingLabel">Bad Component Subtype</span> </p>
<p class="p">This indicates that an instance of the
wrong cell or device subtype was placed in the layout. It is reported
when a layout instance is matched to a source instance with identical
component type but a different component subtype. The layout and
source type and subtype names are indicated.</p>
<p class="p">The report format shows the layout and source
instances followed by their respective component type and subtype
names. The subtype names are indicated in parentheses. For example:</p>
<pre class="pre codeblock leveled"><code>--------------------------------------------------------
5  I75  R(X)                    I$34  R(Y)
   bad component subtype: R(X)  component subtype: R(Y)
--------------------------------------------------------</code></pre><p class="p">Layout instance I75 is
a resistor R with subtype X. It corresponds to source instance ⁠⁠I$34
which is a resistor R with subtype Y.</p>
</li>
<li class="li" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8__ide72ea5d1-5acf-43ee-8a08-3d2f08f796d7"><p class="p"><span class="ph FontProperty HeadingLabel">Bad Component Type</span> </p>
<p class="p">This indicates that an instance of the
wrong cell or device was placed in the layout. It is reported when
a layout instance is matched to a source instance with a different component
type. The layout instance should be replaced by an instance of a
layout component which corresponds to the indicated source component.</p>
<p class="p">This discrepancy can be reported for logic
gates that are generated internally by the logic gate recognition
feature of LVS. In this case, a logic gate of the wrong type was implemented
in the layout. The layout gate structure should be replaced by a
gate of the type indicated for the source.</p>
<p class="p">Calibre nmLVS matches instances of different
component types when they have similar connections in the source
and layout circuits.</p>
<p class="p">The report format shows, for regular instances,
the layout instance and the source instance followed by their corresponding
component type names. For logic gates generated internally by LVS,
the layout and source gate types are indicated in parentheses followed
by a list of the transistors forming each gate. For example:</p>
<pre class="pre codeblock leveled"><code>--------------------------------------------------------
  5  I75  MP                        I$34  MN
     bad component type: MP         component type: MN
--------------------------------------------------------</code></pre><p class="p">Layout instance I75 is
an instance of an MP transistor. It corresponds to source instance I$34,
which is an MN transistor. The type of I$75 in the layout should
be changed to MN.</p>
<pre class="pre codeblock leveled"><code>--------------------------------------------------------
  6    (NAND)                      (NOR)
        bad component type: NAND    component type: NOR

       Transistors:
         MP27  MP
         MP28  MP
         MN13  MN
         MN14  MN
                                          /MP6   MP
                                          /MP7   MP
                                          /MN10  MN
                                          /MN12  MN
--------------------------------------------------------</code></pre><p class="p">The NAND gate formed by layout transistors
MP27, MP28, MN13, and MN14 is matched to the NOR gate that is formed
by the source transistors /MP6, /MP7, /MN10, and /MN12. The layout
NAND structure should be replaced by a NOR. The layout and source
transistors are listed on separate lines; this indicates that the
transistors were not matched to each other. Component types are
indicated next to each transistor.</p>
</li>
<li class="li" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8__idbe8deb62-bd6d-4a17-a49d-7f76c9f2cd83"><p class="p"><span class="ph FontProperty HeadingLabel">Bad Power Supply</span> </p>
<p class="p">This indicates a logic gate whose power
or ground supply in the layout is different from the one in the
source. The discrepancy is reported only in logic gates formed by
LVS. </p>
<p class="p">The report format shows the layout gate type
and the corresponding source gate type on the left and right side,
respectively. Next, the bad power or ground connections are listed in
the layout and source. Power supplies are indicated with the words
“power supply” and ground supplies are indicated with the words
“ground supply.” Layout supplies are listed in one of the following
forms:</p>
<pre class="pre codeblock leveled"><code>power supply: <span class="keyword ParameterName OptionalReplaceable">layout_net_name</span>   ** <span class="keyword ParameterName OptionalReplaceable">source_net_name</span> ** 
power supply: <span class="keyword ParameterName OptionalReplaceable">layout_net_name</span>   ** missing net ** 
power supply: <span class="keyword ParameterName OptionalReplaceable">layout_net_name</span>   ** no similar net ** 
power supply: <span class="keyword ParameterName OptionalReplaceable">layout_net_name</span>   ** unmatched net ** </code></pre><p class="p">In all forms, the layout net name appears
on the left. If the layout net is matched, then the corresponding
source net name appears on the right. Otherwise, the text on the
right indicates whether the layout net was classified as a Missing
Net discrepancy, a No Similar Net discrepancy, or an unmatched net.</p>
<p class="p">Source supplies are listed in one of the
following forms:</p>
<pre class="pre codeblock leveled"><code>** <span class="keyword ParameterName OptionalReplaceable">layout_net_name</span> **         power supply: <span class="keyword ParameterName OptionalReplaceable">source_net_name</span> 
** missing net **             power supply: <span class="keyword ParameterName OptionalReplaceable">source_net_name</span> 
** no similar net **          power supply: <span class="keyword ParameterName OptionalReplaceable">source_net_name</span> 
** unmatched net **           power supply: <span class="keyword ParameterName OptionalReplaceable">source_net_name</span> </code></pre><p class="p">In all forms, the source net name appears
on the right. If the source net is matched, then the corresponding
layout net name appears on the left. Otherwise, the text on the
left indicates whether the source net was classified as a Missing
Net discrepancy, a No Similar Net discrepancy, or an unmatched net.</p>
<p class="p">Next, the transistors forming the gate in
the layout and source are listed. For example:</p>
<pre class="pre codeblock leveled"><code>-------------------------------------------------------
 5   (NAND)                        (NAND)
       ground supply: GND1           ** GND1 **
       ** GND2 **                    ground supply: GND2

     Transistors:
       mp20                          2/mp0
       mp21                          2/mp1
       mp22                          2/mp2
       mp23                          2/mp3
-------------------------------------------------------</code></pre><p class="p">The ground supply to this NAND gate in the
layout is GND1, which is matched to net GND1 in the source. The
power supply to the corresponding NAND gate in the source is GND2,
which is matched to net GND2 in the layout.</p>
</li>
<li class="li" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8__id66a8a016-21c6-4a4b-aeca-43ae4d964465"><p class="p"><span class="ph FontProperty HeadingLabel">Badly Connected Instance</span> </p>
<p class="p">This indicates a badly connected layout
instance. A Badly Connected Instance is generated only for instances
that are not listed elsewhere as part of net discrepancies.</p>
<p class="p">The report format shows the layout instance
and its corresponding source instance on the left and right side
of the report, respectively. Next, the correct connections of both instances
are listed in the form:</p>
<pre class="pre codeblock leveled"><code>layout_pin_name:layout_net_name src_pin_name:src_net_name</code></pre><p class="p">Next, the bad layout connections are listed
in one of four forms:</p>
<pre class="pre codeblock leveled"><code><span class="keyword ParameterName OptionalReplaceable">layout_pin_name</span>:<span class="keyword ParameterName OptionalReplaceable">layout_net_name</span>        ** src_net_name ** 
<span class="keyword ParameterName OptionalReplaceable">layout_pin_name</span>:<span class="keyword ParameterName OptionalReplaceable">layout_net_name</span>        ** missing net ** 
<span class="keyword ParameterName OptionalReplaceable">layout_pin_name</span>:<span class="keyword ParameterName OptionalReplaceable">layout_net_name</span>        ** no similar net ** 
<span class="keyword ParameterName OptionalReplaceable">layout_pin_name</span>:<span class="keyword ParameterName OptionalReplaceable">layout_net_name</span>        ** unmatched net ** </code></pre><p class="p">In all forms, the layout pin name and the
layout net name appear on the left. If the layout net is matched,
then the corresponding source net name appears on the right. Otherwise, the
text on the right indicates whether the layout net was classified
as a Missing Net discrepancy, a No Similar Net discrepancy, or an
unmatched net. </p>
<p class="p">Next, the bad source connections are listed
in one of four forms:</p>
<pre class="pre codeblock leveled"><code>** <span class="keyword ParameterName OptionalReplaceable">layout_net_name</span> **                <span class="keyword ParameterName OptionalReplaceable">src_pin_name</span>:<span class="keyword ParameterName OptionalReplaceable">src_net_name</span> 
** missing net **                    <span class="keyword ParameterName OptionalReplaceable">src_pin_name</span>:<span class="keyword ParameterName OptionalReplaceable">src_net_name</span> 
** no similar net **                 <span class="keyword ParameterName OptionalReplaceable">src_pin_name</span>:<span class="keyword ParameterName OptionalReplaceable">src_net_name</span> 
** unmatched net **                  <span class="keyword ParameterName OptionalReplaceable">src_pin_name</span>:<span class="keyword ParameterName OptionalReplaceable">src_net_name</span> </code></pre><p class="p">In all forms, the source pin name and the
source net name appear on the right. If the source net is matched,
then the corresponding layout net name appears on the left. Otherwise,
the text on the left indicates whether the source net was classified
as a Missing Net discrepancy, a No Similar Net discrepancy, or an
unmatched net. For example:</p>
<pre class="pre codeblock leveled"><code>--------------------------------------------------------
   I23  BUFF                        I$34  BUFF
     input: SIGA                     input: /SIGA
     output: NET1                    ** missing net **
     ** SIGB **                      output: /SIGB
--------------------------------------------------------</code></pre><p class="p">Layout instance I23 corresponds
to source instance I$34 but is badly connected. The input pin in
the layout is correctly connected to layout net SIGA and the input
pin in the source is connected to the corresponding source net /SIGA.
The output pin in the layout is connected to layout net NET1, which
is missing in the source. The output pin in the source is connected
to source net /SIGB which corresponds to layout net SIGB. BUFF is the
component type.</p>
</li>
<li class="li" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8__id47aab7b4-41c7-4c4d-9715-d6a244c90f92"><p class="p"><span class="ph FontProperty HeadingLabel">Missing Connection</span> </p>
<p class="p">This indicates a missing connection in
a layout or source net. The connection may be to an instance pin
or a pin of a logic gate, which was generated internally by LVS.
A missing connection occurs when a net in circuit A is connected
to more pins of a certain type than the corresponding net in circuit
B, and all the connections of this type in the second net have been
matched.</p>
<p class="p">The report format shows the layout net and
the corresponding source net followed by a list of the missing connections.
Connections are represented by the respective instance pins. The
“Detailed Instance Connections” section also lists matched instances
whose pins are listed as missing. For example:</p>
<pre class="pre codeblock leveled"><code>-------------------------------------------------------
5   Net N716                       N$781
    ------------------             ------------------
    ** missing connection **       I$274/XGATE/I$702:S
    ** missing connection **       I$274/XGATE/I$703:S
-------------------------------------------------------</code></pre><p class="p">Layout net N716 was matched
to source net N$781, but the connections to instance pins I$274/XGATE/I$702:S
and I$274/XGATE/I$703:S in the source net are missing in the layout
net.</p>
<pre class="pre codeblock leveled"><code>-------------------------------------------------------
5   Net N720                   N$790
    -------------------        -------------------
    (NAND):INPUT               ** missing connection **
      MP1:G
      MN1:G
-------------------------------------------------------</code></pre><p class="p">Layout net N720 was matched
to source net N$790, but the connections to the NAND input formed
by the gate pins of transistors MP1 and MN1 are missing in the source
net. The indicated transistors are a pair of MP and MN transistors
that form one input of the NAND gate.</p>
</li>
<li class="li" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8__idf25a7e63-471b-4902-8cc2-ccfe44398b88"><p class="p"><span class="ph FontProperty HeadingLabel">Missing Gate</span> </p>
<p class="p">This indicates a missing logic gate in
the layout or source circuit. This is similar to the Missing Instance
discrepancy, except that it is reported for gates which are generated internally
by the logic gate recognition feature of LVS. A missing gate occurs
when all instances of a particular logic gate type in one of the
circuits have been matched and there are some unmatched instances
of the same gate type left in the other circuit. The unmatched gates
are reported as missing. When encountering this discrepancy, check the
“Numbers of Elements After Transformation” section.</p>
<p class="p">The report format shows the gate type in
parentheses followed by a list of transistors forming the gate.
For example:</p>
<pre class="pre codeblock leveled"><code>--------------------------------------------------------
  5    ** missing gate **      (INV)

                               Transistors:
                                 /I$767/MP/MP/I$702  MP
                                 /I$767/MN/MN/I$786  MN
--------------------------------------------------------</code></pre><p class="p">The inverter formed by source transistors
/I$767/MP/MP/I$702 and /I$767/MN/MN/I$786 is missing in the layout.
MP and MN are the component types.</p>
<p class="p">In certain cases, a good way to debug this type of discrepancy
is to set LVS Recognize Gates NONE and LVS Inject Logic NO in the
rule file. This configuration may reveal an underlying connectivity
problem that causes gates not to form.</p>
</li>
<li class="li" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8__idaff0cb7e-f07c-4647-8b3a-f7798b40536e"><p class="p"><span class="ph FontProperty HeadingLabel">Missing Injected Instance</span> </p>
<p class="p">This discrepancy indicates a missing
injected-component instance in the layout or source circuit. This
is similar to the missing instance discrepancy, except that it is reported
for injected components formed internally by the logic injection
feature of Calibre nmLVS-H. </p>
<p class="p">This discrepancy happens when all instances
of a particular injected-component type in one of the circuits have
been matched, and there are some unmatched instances of the same
injected-component type left in the other circuit. The unmatched
instances are reported as missing. When encountering this discrepancy,
check the numbers of instances after transformation reported in
the OVERALL COMPARISON RESULTS or CELL COMPARISON RESULTS section.</p>
<p class="p">The injected component type is indicated
in parentheses followed by a list of devices forming the injected
component. The devices forming the injected component are highlighted. </p>
<p class="p">Example:</p>
<pre class="pre codeblock leveled"><code>---------------------------------------------------- 
  2    (_bitv) ** missing injected instance ** 
       Devices:  
         x1/x2/m1  MP(P) 
         x1/x2/m2  MN(N) 
         x1/x1/m1  MP(P) 
         x1/x1/m2  MN(N) 
         x1/m4  MP(P) 
         x1/m3  MP(P) 
---------------------------------------------------- </code></pre><p class="p">The _bitv structure formed by the layout
transistors shown is missing in the source. MP(P) and MN(N) are
the component types and subtypes of the respective transistors.</p>
<p class="p">In certain cases, a good way to debug this type of discrepancy
is to set LVS Inject Logic NO and LVS Recognize Gates NONE in the
rule file. This configuration may reveal an underlying connectivity
problem.</p>
</li>
<li class="li" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8__idde82cc6e-dd7e-4944-a047-c41ed0d507cd"><p class="p"><span class="ph FontProperty HeadingLabel">Missing Instance</span> </p>
<p class="p">This indicates a missing instance in
the layout or source circuit. A missing instance occurs when all
instances of a particular component type in one of the circuits
have been matched and there are some unmatched instances of the
same component type left in the other circuit. The unmatched instances
are reported as missing. When encountering this discrepancy, check
the numbers of instances reported in the “Overall Comparison Results”
section.</p>
<p class="p">The report format shows the missing instance.
For example:</p>
<pre class="pre codeblock leveled"><code>--------------------------------------------------------
  5    I75  C(A)                 ** missing instance **
--------------------------------------------------------</code></pre><p class="p">Layout instance I75 is missing in the source
circuit. C is the component type, and A is the component subtype.</p>
</li>
<li class="li" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8__id8a266dff-c487-4117-862a-8ab4721155df"><p class="p"><span class="ph FontProperty HeadingLabel">Missing Net</span> </p>
<p class="p">This indicates a missing net in the layout
or source circuit. A missing net occurs when all nets in one of
the circuits have been matched and there are some unmatched nets
left in the other circuit. The unmatched nets are reported as missing.
When encountering this discrepancy, check the numbers of nets reported
in the “Overall Comparison Results” section.</p>
<p class="p">The report format shows the missing net.
For example:</p>
<pre class="pre codeblock leveled"><code>-------------------------------------------------------
  5    ** missing net **                N$716
-------------------------------------------------------</code></pre><p class="p">Source net N$716 is missing
in the layout.</p>
</li>
<li class="li" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8__id04b8a80b-bc9b-43bf-9588-111071d741a4"><p class="p"><span class="ph FontProperty HeadingLabel">Missing Port</span> </p>
<p class="p">This indicates a missing port in the
layout or source circuit. A missing port occurs when all ports in
one of the circuits have been matched and there are some unmatched
ports left in the other circuit. The unmatched ports are reported
as missing.</p>
<p class="p">The report format shows the missing port.
For example:</p>
<pre class="pre codeblock leveled"><code>-------------------------------------------------------
 5    ** missing port **             IN2 on net: IN2
-------------------------------------------------------</code></pre><p class="p">Source port IN2 on net
IN2 is missing in the layout.</p>
</li>
<li class="li" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8__id19302513-7f39-41cc-b386-f6a2595bbec1"><p class="p"><span class="ph FontProperty HeadingLabel">Nets With Power/Ground Conflict</span> </p>
<p class="p">This indicates a power or ground conflict
in a layout or source cell due to the propagation of port signals
from lower-level cells throughout the hierarchy. This occurs when <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Cell Supply', 'svrf_ur'); return false;">LVS Cell Supply</a> YES is specified. The discrepancy appears in the detailed section
of the report for each cell in which there is a conflict. The nets
involved in the conflict are reported. For example:</p>
<pre class="pre codeblock leveled"><code>DISC# 
      ******************************************************************* 
      1    nets with power/ground conflict caused by propagation of  
           cell port signals:   45 105 VSS5 VCC6 </code></pre><p class="p">In the statistics sections for these cells,
the conflicting nets are summarized:</p>
<pre class="pre codeblock leveled"><code>     45    layout power/ground conflicts were caused during  
           propagation of cell supplies. </code></pre></li>
<li class="li" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8__id36912fb2-9cd7-47df-a19e-835f1fd2ca7b"><p class="p"><span class="ph FontProperty HeadingLabel">No Similar Net</span> </p>
<p class="p">This indicates a net in the layout or
source circuit for which there is no corresponding net with similar
connections in the other circuit. This discrepancy is reported only
when LVS cannot match the net and classify it as missing.</p>
<p class="p">The report format shows the net. For example:</p>
<pre class="pre codeblock leveled"><code>-------------------------------------------------------
  5    ** no similar net **              N$716
-------------------------------------------------------</code></pre><p class="p">Source net N$716 has no
similar net in the layout.</p>
</li>
<li class="li" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8__idbb868fee-354d-4a8d-a7e9-ef57c90a0fa9"><p class="p"><span class="ph FontProperty HeadingLabel">No Similar Port</span> </p>
<p class="p">This indicates a port in the layout or
source circuit for which there is no similar corresponding port
in the other circuit. The port is usually connected to a net for
which a “No Similar Net” discrepancy was reported. Note that this
discrepancy is reported only when Calibre nmLVS-H cannot match the
port or the corresponding net and cannot classify the port as missing.</p>
<p class="p">The report format shows the port and its
net. For example:</p>
<pre class="pre codeblock leveled"><code>-------------------------------------------------------
  5    ** no similar port **          IN2  on net: IN2
--------------------------------------------------------</code></pre><p class="p">Source port IN2 on net /IN2 has no similar
port in the layout.</p>
</li>
<li class="li" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8__id65de02e4-82a7-41ea-a2c1-3532f4564bac"><p class="p"><span class="ph FontProperty HeadingLabel">Open Circuit</span> </p>
<p class="p">This indicates an open circuit in the
layout. An open circuit is detected when two layout nets should
be connected to correspond to a single net in the source.</p>
<p class="p">The report format shows two layout nets on
the left and the corresponding source net on the right. For example:</p>
<pre class="pre codeblock leveled"><code>---------------------------------------------
 5    Net N4                          SIG1
          N87
---------------------------------------------</code></pre><p class="p">For the previous example,
layout nets N4 and N87 should be connected to correspond to the
single source net SIG1.</p>
</li>
<li class="li" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8__id77f3ca38-2770-425b-801f-49b3ac2a8e4d"><p class="p"><span class="ph FontProperty HeadingLabel">Properties Missing on Instances </span></p>
<p class="p">This type of discrepancy indicates that
a property is missing on an instance in the layout or source. The
property is required because it is referenced by statements such
as <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Trace Property', 'svrf_ur'); return false;">Trace Property</a> or
device reduction tolerance. The property may also be required because
it is used in effective property calculation for other properties
that appear in such statements. Discrepancies of this type appear
in the LVS report in the “Layout Errors” section for layout devices
and in the “Source Errors” section for source devices.</p>
<p class="p">Here is an example:</p>
<pre class="pre codeblock leveled"><code>************************************************************ 
Properties Missing on Instances: 
  5    property r              not found on    2/r1 (R) 
  6    property c              not found on    2/c2 (C) 
************************************************************ </code></pre><p class="p">Two discrepancies are shown. Discrepancy
5 indicates that property r is missing on instance 2/r1 which is
of type R. Discrepancy 6 indicates that property c is missing on instance
2/c2 which is of type C.</p>
</li>
<li class="li" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8__id7ce9e414-50d2-4cee-a458-7c8688a2ac4e"><p class="p"><span class="ph FontProperty HeadingLabel">Short Circuit</span> </p>
<p class="p">This indicates a short-circuit in the
layout. A short circuit is detected when two source nets are connected
together in the layout.</p>
<p class="p">The report format shows the layout net on
the left and two corresponding source nets on the right. For example:</p>
<pre class="pre codeblock leveled"><code>---------------------------------------------
5    Net VDD                 VDD
                             N$87
---------------------------------------------</code></pre><p class="p">For the previous example,
source nets VDD and N$87 are connected in the layout to form the
single layout net VDD.</p>
</li>
<li class="li" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8__id456eeda6-7074-4d96-8bcd-5616d9d90562"><p class="p"><span class="ph FontProperty HeadingLabel">Split Gate Property Ratio Error</span> </p>
<p class="p">This indicates a split gate ratio property
error. For more information, refer to the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Split Gate Ratio', 'svrf_ur'); return false;">LVS Split Gate Ratio</a> specification statement. Discrepancies of this
type appear in the LVS report in the “Layout Errors” and “Source
Errors” sections for layout devices and source devices respectively.
The LVS Split Gate Ratio statements are listed in the “LVS Parameters”
section of the report.</p>
<p class="p">The report format shows individual devices
in each “row” of the split gate along with respective property values,
the computed property ratio, and error percentage for the row. The
base row and all error rows are indicated; correct rows are not
listed.</p>
<div class="fig fignone" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8__idf0bfcbd8-cfe6-4f5e-a5eb-4f6a73fcf6a2"><span class="figcap"><span class="fig--title-label">Figure 1. </span>Split Gate Property Ratio Error</span><br /><div class="imagecenter"><img class="image imagecenter" height="173" src="../graphics/lvs_results01a.png" width="251" /></div><br /><pre class="pre codeblock leveled"><code>*************************************************************
Property Ratio Errors in Split Gates:

1  property  w
   base: m1 MP(P): 1u, m4 MP(P):  4u. ratio: 4
         m2 MP(P): 2u, m5 MP(P):  9u. ratio: 4.5 error: 12.5%
         m3 MP(P): 3u, m6 MP(P): 15u. ratio: 5   error: 25%
*************************************************************</code></pre></div>
<p class="p">In the previous example, LVS checks the property
w. The base row consists of transistor m1 with w=1u and transistor
m4 with w = 4u. The property ratio in the base row is 4⁠ ⁄ 1=4.
The second row consists of transistors m2 with w = 2u and m5 with
w = 9u. The property ratio in this row is 9⁄2 = 4.5 and the error
percentage is (4.5 - 4) ⁄ 4 = 12.5%. The third row consists of transistors
m3 with w = 3u and m6 with w = 15u. The property ratio in this row
is (5 - 4) ⁄ 4 = 25%. All transistors have component type MP and subtype
P as indicated.</p>
</li>
<li class="li" id="id5cebb800-1a21-444a-b238-2b8adc32b5d8__idba105df6-03fa-4c8c-a8dc-ebdf961606c3"><p class="p">Unmatched objects
are objects that cannot be classified by any of the preceding discrepancy
types. See “<a class="xref fm:HeadingAndPage" href="General_UnmatchedObjects_id38cc182b.html#id38cc182b-76fc-4799-91c8-774febf671e7__General_UnmatchedObjects_id38cc182b.xml#id38cc182b-76fc-4799-91c8-774febf671e7" title="Unmatched objects in the LVS Report are nets, ports, instances, and internally generated logic gates in the layout or source that cannot be matched to corresponding elements in the other circuit and cannot be classified as any of the available discrepancy types. Unmatched objects are reported when there are elements of similar type in the other circuit that have similar connections, but LVS cannot make a decision because of a discrepancy nearby.">Unmatched Objects</a>” for
a listing.</p>
</li>
</ul>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_LvsReport_id17bc3f60.html" title="The LVS Report contains the results of an LVS run in human-readable text form.">LVS Report</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "LVS Discrepancy Types"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_LvsDiscrepancyTypes_id5cebb800.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>