// Seed: 1095790993
module module_0 #(
    parameter id_20 = 32'd88,
    parameter id_23 = 32'd69
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  _id_20  ,  id_21  ,  id_22  ,  _id_23  ,  id_24  ,  id_25  ,  id_26  ;
  logic id_27;
  logic [id_20 : id_23] id_28;
  assign id_14 = -1;
endmodule
module module_1 #(
    parameter id_13 = 32'd67,
    parameter id_19 = 32'd5,
    parameter id_7  = 32'd28
) (
    output wand id_0,
    input wand id_1,
    output uwire id_2,
    output supply1 id_3,
    input wor id_4,
    input supply0 id_5,
    output wire id_6,
    output uwire _id_7,
    input uwire id_8,
    input supply0 id_9,
    output wire id_10,
    input tri0 id_11,
    input wand id_12,
    input wand _id_13,
    output tri0 id_14,
    input tri0 id_15,
    output wand id_16,
    input wire id_17,
    output supply0 id_18,
    input tri1 _id_19,
    input uwire id_20,
    output tri0 id_21
);
  always disable id_23;
  localparam id_24 = -1'b0;
  logic [id_13  ^  id_7 : 1] id_25;
  assign id_0#(.id_12(-1)) = id_24[id_19];
  integer id_26;
  xor primCall (
      id_0,
      id_12,
      id_11,
      id_15,
      id_5,
      id_20,
      id_25,
      id_24,
      id_26,
      id_17,
      id_1,
      id_4,
      id_23,
      id_8,
      id_9
  );
  module_0 modCall_1 (
      id_26,
      id_25,
      id_26,
      id_26,
      id_26,
      id_25
  );
  assign modCall_1.id_13 = 0;
endmodule
