Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar  2 12:52:30 2023
| Host         : BHM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PWM_timing_summary_routed.rpt -pb PWM_timing_summary_routed.pb -rpx PWM_timing_summary_routed.rpx -warn_on_violation
| Design       : PWM
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.788        0.000                      0                 1539        0.022        0.000                      0                 1539        1.646        0.000                       0                   704  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.788        0.000                      0                 1539        0.022        0.000                      0                 1539        1.646        0.000                       0                   704  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PWM_module_0/inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.607ns (42.837%)  route 2.144ns (57.163%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 7.219 - 5.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.390     2.469    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=11, routed)          0.710     3.612    PWM_module_0/inst/period[2]
    SLICE_X33Y91         LUT6 (Prop_lut6_I1_O)        0.105     3.717 r  PWM_module_0/inst/cnt1_carry_i_6/O
                         net (fo=10, routed)          0.425     4.141    PWM_module_0/inst/cnt1_carry_i_6_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I3_O)        0.105     4.246 r  PWM_module_0/inst/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.328     4.574    PWM_module_0/inst/cnt1_carry_i_7_n_0
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.105     4.679 r  PWM_module_0/inst/cnt1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.679    PWM_module_0/inst/cnt1_carry_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.995 r  PWM_module_0/inst/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.995    PWM_module_0/inst/cnt1_carry_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.095 r  PWM_module_0/inst/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.095    PWM_module_0/inst/cnt1_carry__0_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.286 r  PWM_module_0/inst/cnt1_carry__1/CO[2]
                         net (fo=1, routed)           0.261     5.547    PWM_module_0/inst/cnt1
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.252     5.799 r  PWM_module_0/inst/cnt[10]_i_1/O
                         net (fo=11, routed)          0.421     6.220    PWM_module_0/inst/cnt0
    SLICE_X35Y92         FDRE                                         r  PWM_module_0/inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.236     7.219    PWM_module_0/inst/sys_clk
    SLICE_X35Y92         FDRE                                         r  PWM_module_0/inst/cnt_reg[3]/C
                         clock pessimism              0.224     7.443    
                         clock uncertainty           -0.083     7.360    
    SLICE_X35Y92         FDRE (Setup_fdre_C_R)       -0.352     7.008    PWM_module_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.008    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PWM_module_0/inst/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.607ns (42.837%)  route 2.144ns (57.163%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 7.219 - 5.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.390     2.469    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=11, routed)          0.710     3.612    PWM_module_0/inst/period[2]
    SLICE_X33Y91         LUT6 (Prop_lut6_I1_O)        0.105     3.717 r  PWM_module_0/inst/cnt1_carry_i_6/O
                         net (fo=10, routed)          0.425     4.141    PWM_module_0/inst/cnt1_carry_i_6_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I3_O)        0.105     4.246 r  PWM_module_0/inst/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.328     4.574    PWM_module_0/inst/cnt1_carry_i_7_n_0
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.105     4.679 r  PWM_module_0/inst/cnt1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.679    PWM_module_0/inst/cnt1_carry_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.995 r  PWM_module_0/inst/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.995    PWM_module_0/inst/cnt1_carry_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.095 r  PWM_module_0/inst/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.095    PWM_module_0/inst/cnt1_carry__0_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.286 r  PWM_module_0/inst/cnt1_carry__1/CO[2]
                         net (fo=1, routed)           0.261     5.547    PWM_module_0/inst/cnt1
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.252     5.799 r  PWM_module_0/inst/cnt[10]_i_1/O
                         net (fo=11, routed)          0.421     6.220    PWM_module_0/inst/cnt0
    SLICE_X35Y92         FDRE                                         r  PWM_module_0/inst/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.236     7.219    PWM_module_0/inst/sys_clk
    SLICE_X35Y92         FDRE                                         r  PWM_module_0/inst/cnt_reg[4]/C
                         clock pessimism              0.224     7.443    
                         clock uncertainty           -0.083     7.360    
    SLICE_X35Y92         FDRE (Setup_fdre_C_R)       -0.352     7.008    PWM_module_0/inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.008    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PWM_module_0/inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 1.607ns (42.860%)  route 2.142ns (57.140%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 7.218 - 5.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.390     2.469    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=11, routed)          0.710     3.612    PWM_module_0/inst/period[2]
    SLICE_X33Y91         LUT6 (Prop_lut6_I1_O)        0.105     3.717 r  PWM_module_0/inst/cnt1_carry_i_6/O
                         net (fo=10, routed)          0.425     4.141    PWM_module_0/inst/cnt1_carry_i_6_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I3_O)        0.105     4.246 r  PWM_module_0/inst/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.328     4.574    PWM_module_0/inst/cnt1_carry_i_7_n_0
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.105     4.679 r  PWM_module_0/inst/cnt1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.679    PWM_module_0/inst/cnt1_carry_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.995 r  PWM_module_0/inst/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.995    PWM_module_0/inst/cnt1_carry_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.095 r  PWM_module_0/inst/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.095    PWM_module_0/inst/cnt1_carry__0_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.286 r  PWM_module_0/inst/cnt1_carry__1/CO[2]
                         net (fo=1, routed)           0.261     5.547    PWM_module_0/inst/cnt1
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.252     5.799 r  PWM_module_0/inst/cnt[10]_i_1/O
                         net (fo=11, routed)          0.419     6.218    PWM_module_0/inst/cnt0
    SLICE_X35Y90         FDRE                                         r  PWM_module_0/inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.235     7.218    PWM_module_0/inst/sys_clk
    SLICE_X35Y90         FDRE                                         r  PWM_module_0/inst/cnt_reg[2]/C
                         clock pessimism              0.224     7.442    
                         clock uncertainty           -0.083     7.359    
    SLICE_X35Y90         FDRE (Setup_fdre_C_R)       -0.352     7.007    PWM_module_0/inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.007    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PWM_module_0/inst/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 1.607ns (42.860%)  route 2.142ns (57.140%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 7.218 - 5.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.390     2.469    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=11, routed)          0.710     3.612    PWM_module_0/inst/period[2]
    SLICE_X33Y91         LUT6 (Prop_lut6_I1_O)        0.105     3.717 r  PWM_module_0/inst/cnt1_carry_i_6/O
                         net (fo=10, routed)          0.425     4.141    PWM_module_0/inst/cnt1_carry_i_6_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I3_O)        0.105     4.246 r  PWM_module_0/inst/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.328     4.574    PWM_module_0/inst/cnt1_carry_i_7_n_0
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.105     4.679 r  PWM_module_0/inst/cnt1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.679    PWM_module_0/inst/cnt1_carry_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.995 r  PWM_module_0/inst/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.995    PWM_module_0/inst/cnt1_carry_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.095 r  PWM_module_0/inst/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.095    PWM_module_0/inst/cnt1_carry__0_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.286 r  PWM_module_0/inst/cnt1_carry__1/CO[2]
                         net (fo=1, routed)           0.261     5.547    PWM_module_0/inst/cnt1
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.252     5.799 r  PWM_module_0/inst/cnt[10]_i_1/O
                         net (fo=11, routed)          0.419     6.218    PWM_module_0/inst/cnt0
    SLICE_X35Y90         FDRE                                         r  PWM_module_0/inst/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.235     7.218    PWM_module_0/inst/sys_clk
    SLICE_X35Y90         FDRE                                         r  PWM_module_0/inst/cnt_reg[6]/C
                         clock pessimism              0.224     7.442    
                         clock uncertainty           -0.083     7.359    
    SLICE_X35Y90         FDRE (Setup_fdre_C_R)       -0.352     7.007    PWM_module_0/inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.007    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PWM_module_0/inst/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 1.607ns (42.860%)  route 2.142ns (57.140%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 7.218 - 5.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.390     2.469    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=11, routed)          0.710     3.612    PWM_module_0/inst/period[2]
    SLICE_X33Y91         LUT6 (Prop_lut6_I1_O)        0.105     3.717 r  PWM_module_0/inst/cnt1_carry_i_6/O
                         net (fo=10, routed)          0.425     4.141    PWM_module_0/inst/cnt1_carry_i_6_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I3_O)        0.105     4.246 r  PWM_module_0/inst/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.328     4.574    PWM_module_0/inst/cnt1_carry_i_7_n_0
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.105     4.679 r  PWM_module_0/inst/cnt1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.679    PWM_module_0/inst/cnt1_carry_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.995 r  PWM_module_0/inst/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.995    PWM_module_0/inst/cnt1_carry_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.095 r  PWM_module_0/inst/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.095    PWM_module_0/inst/cnt1_carry__0_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.286 r  PWM_module_0/inst/cnt1_carry__1/CO[2]
                         net (fo=1, routed)           0.261     5.547    PWM_module_0/inst/cnt1
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.252     5.799 r  PWM_module_0/inst/cnt[10]_i_1/O
                         net (fo=11, routed)          0.419     6.218    PWM_module_0/inst/cnt0
    SLICE_X35Y90         FDRE                                         r  PWM_module_0/inst/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.235     7.218    PWM_module_0/inst/sys_clk
    SLICE_X35Y90         FDRE                                         r  PWM_module_0/inst/cnt_reg[7]/C
                         clock pessimism              0.224     7.442    
                         clock uncertainty           -0.083     7.359    
    SLICE_X35Y90         FDRE (Setup_fdre_C_R)       -0.352     7.007    PWM_module_0/inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.007    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PWM_module_0/inst/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 1.607ns (42.860%)  route 2.142ns (57.140%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 7.218 - 5.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.390     2.469    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=11, routed)          0.710     3.612    PWM_module_0/inst/period[2]
    SLICE_X33Y91         LUT6 (Prop_lut6_I1_O)        0.105     3.717 r  PWM_module_0/inst/cnt1_carry_i_6/O
                         net (fo=10, routed)          0.425     4.141    PWM_module_0/inst/cnt1_carry_i_6_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I3_O)        0.105     4.246 r  PWM_module_0/inst/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.328     4.574    PWM_module_0/inst/cnt1_carry_i_7_n_0
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.105     4.679 r  PWM_module_0/inst/cnt1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.679    PWM_module_0/inst/cnt1_carry_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.995 r  PWM_module_0/inst/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.995    PWM_module_0/inst/cnt1_carry_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.095 r  PWM_module_0/inst/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.095    PWM_module_0/inst/cnt1_carry__0_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.286 r  PWM_module_0/inst/cnt1_carry__1/CO[2]
                         net (fo=1, routed)           0.261     5.547    PWM_module_0/inst/cnt1
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.252     5.799 r  PWM_module_0/inst/cnt[10]_i_1/O
                         net (fo=11, routed)          0.419     6.218    PWM_module_0/inst/cnt0
    SLICE_X35Y90         FDRE                                         r  PWM_module_0/inst/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.235     7.218    PWM_module_0/inst/sys_clk
    SLICE_X35Y90         FDRE                                         r  PWM_module_0/inst/cnt_reg[8]/C
                         clock pessimism              0.224     7.442    
                         clock uncertainty           -0.083     7.359    
    SLICE_X35Y90         FDRE (Setup_fdre_C_R)       -0.352     7.007    PWM_module_0/inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          7.007    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PWM_module_0/inst/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 1.607ns (42.860%)  route 2.142ns (57.140%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 7.218 - 5.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.390     2.469    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=11, routed)          0.710     3.612    PWM_module_0/inst/period[2]
    SLICE_X33Y91         LUT6 (Prop_lut6_I1_O)        0.105     3.717 r  PWM_module_0/inst/cnt1_carry_i_6/O
                         net (fo=10, routed)          0.425     4.141    PWM_module_0/inst/cnt1_carry_i_6_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I3_O)        0.105     4.246 r  PWM_module_0/inst/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.328     4.574    PWM_module_0/inst/cnt1_carry_i_7_n_0
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.105     4.679 r  PWM_module_0/inst/cnt1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.679    PWM_module_0/inst/cnt1_carry_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.995 r  PWM_module_0/inst/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.995    PWM_module_0/inst/cnt1_carry_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.095 r  PWM_module_0/inst/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.095    PWM_module_0/inst/cnt1_carry__0_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.286 r  PWM_module_0/inst/cnt1_carry__1/CO[2]
                         net (fo=1, routed)           0.261     5.547    PWM_module_0/inst/cnt1
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.252     5.799 r  PWM_module_0/inst/cnt[10]_i_1/O
                         net (fo=11, routed)          0.419     6.218    PWM_module_0/inst/cnt0
    SLICE_X35Y90         FDRE                                         r  PWM_module_0/inst/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.235     7.218    PWM_module_0/inst/sys_clk
    SLICE_X35Y90         FDRE                                         r  PWM_module_0/inst/cnt_reg[9]/C
                         clock pessimism              0.224     7.442    
                         clock uncertainty           -0.083     7.359    
    SLICE_X35Y90         FDRE (Setup_fdre_C_R)       -0.352     7.007    PWM_module_0/inst/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          7.007    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PWM_module_0/inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.607ns (44.129%)  route 2.035ns (55.871%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 7.218 - 5.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.390     2.469    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=11, routed)          0.710     3.612    PWM_module_0/inst/period[2]
    SLICE_X33Y91         LUT6 (Prop_lut6_I1_O)        0.105     3.717 r  PWM_module_0/inst/cnt1_carry_i_6/O
                         net (fo=10, routed)          0.425     4.141    PWM_module_0/inst/cnt1_carry_i_6_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I3_O)        0.105     4.246 r  PWM_module_0/inst/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.328     4.574    PWM_module_0/inst/cnt1_carry_i_7_n_0
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.105     4.679 r  PWM_module_0/inst/cnt1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.679    PWM_module_0/inst/cnt1_carry_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.995 r  PWM_module_0/inst/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.995    PWM_module_0/inst/cnt1_carry_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.095 r  PWM_module_0/inst/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.095    PWM_module_0/inst/cnt1_carry__0_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.286 r  PWM_module_0/inst/cnt1_carry__1/CO[2]
                         net (fo=1, routed)           0.261     5.547    PWM_module_0/inst/cnt1
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.252     5.799 r  PWM_module_0/inst/cnt[10]_i_1/O
                         net (fo=11, routed)          0.311     6.111    PWM_module_0/inst/cnt0
    SLICE_X35Y91         FDRE                                         r  PWM_module_0/inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.235     7.218    PWM_module_0/inst/sys_clk
    SLICE_X35Y91         FDRE                                         r  PWM_module_0/inst/cnt_reg[0]/C
                         clock pessimism              0.227     7.445    
                         clock uncertainty           -0.083     7.362    
    SLICE_X35Y91         FDRE (Setup_fdre_C_R)       -0.352     7.010    PWM_module_0/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.010    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PWM_module_0/inst/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.607ns (44.129%)  route 2.035ns (55.871%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 7.218 - 5.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.390     2.469    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=11, routed)          0.710     3.612    PWM_module_0/inst/period[2]
    SLICE_X33Y91         LUT6 (Prop_lut6_I1_O)        0.105     3.717 r  PWM_module_0/inst/cnt1_carry_i_6/O
                         net (fo=10, routed)          0.425     4.141    PWM_module_0/inst/cnt1_carry_i_6_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I3_O)        0.105     4.246 r  PWM_module_0/inst/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.328     4.574    PWM_module_0/inst/cnt1_carry_i_7_n_0
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.105     4.679 r  PWM_module_0/inst/cnt1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.679    PWM_module_0/inst/cnt1_carry_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.995 r  PWM_module_0/inst/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.995    PWM_module_0/inst/cnt1_carry_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.095 r  PWM_module_0/inst/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.095    PWM_module_0/inst/cnt1_carry__0_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.286 r  PWM_module_0/inst/cnt1_carry__1/CO[2]
                         net (fo=1, routed)           0.261     5.547    PWM_module_0/inst/cnt1
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.252     5.799 r  PWM_module_0/inst/cnt[10]_i_1/O
                         net (fo=11, routed)          0.311     6.111    PWM_module_0/inst/cnt0
    SLICE_X35Y91         FDRE                                         r  PWM_module_0/inst/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.235     7.218    PWM_module_0/inst/sys_clk
    SLICE_X35Y91         FDRE                                         r  PWM_module_0/inst/cnt_reg[10]/C
                         clock pessimism              0.227     7.445    
                         clock uncertainty           -0.083     7.362    
    SLICE_X35Y91         FDRE (Setup_fdre_C_R)       -0.352     7.010    PWM_module_0/inst/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.010    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PWM_module_0/inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.607ns (44.129%)  route 2.035ns (55.871%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 7.218 - 5.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.390     2.469    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=11, routed)          0.710     3.612    PWM_module_0/inst/period[2]
    SLICE_X33Y91         LUT6 (Prop_lut6_I1_O)        0.105     3.717 r  PWM_module_0/inst/cnt1_carry_i_6/O
                         net (fo=10, routed)          0.425     4.141    PWM_module_0/inst/cnt1_carry_i_6_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I3_O)        0.105     4.246 r  PWM_module_0/inst/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.328     4.574    PWM_module_0/inst/cnt1_carry_i_7_n_0
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.105     4.679 r  PWM_module_0/inst/cnt1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.679    PWM_module_0/inst/cnt1_carry_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.995 r  PWM_module_0/inst/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.995    PWM_module_0/inst/cnt1_carry_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.095 r  PWM_module_0/inst/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.095    PWM_module_0/inst/cnt1_carry__0_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.286 r  PWM_module_0/inst/cnt1_carry__1/CO[2]
                         net (fo=1, routed)           0.261     5.547    PWM_module_0/inst/cnt1
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.252     5.799 r  PWM_module_0/inst/cnt[10]_i_1/O
                         net (fo=11, routed)          0.311     6.111    PWM_module_0/inst/cnt0
    SLICE_X35Y91         FDRE                                         r  PWM_module_0/inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.235     7.218    PWM_module_0/inst/sys_clk
    SLICE_X35Y91         FDRE                                         r  PWM_module_0/inst/cnt_reg[1]/C
                         clock pessimism              0.227     7.445    
                         clock uncertainty           -0.083     7.362    
    SLICE_X35Y91         FDRE (Setup_fdre_C_R)       -0.352     7.010    PWM_module_0/inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.010    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                  0.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.666%)  route 0.244ns (63.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.659     0.995    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y101        FDRE                                         r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.244     1.380    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y95         SRLC32E                                      r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.844     1.210    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.358    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.575     0.911    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.108     1.160    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X30Y91         SRLC32E                                      r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.843     1.209    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.831%)  route 0.174ns (55.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.575     0.911    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.174     1.225    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X26Y91         SRLC32E                                      r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.842     1.208    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.068%)  route 0.159ns (52.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.575     0.911    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.159     1.210    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X30Y89         SRLC32E                                      r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.842     1.208    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.009%)  route 0.179ns (55.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.656     0.992    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.179     1.312    processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.878     1.244    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.209    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.209    processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.009%)  route 0.179ns (55.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.656     0.992    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.179     1.312    processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.878     1.244    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.209    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.209    processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.844%)  route 0.167ns (54.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.573     0.909    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y96         FDRE                                         r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[22]/Q
                         net (fo=1, routed)           0.167     1.216    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X26Y93         SRLC32E                                      r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.843     1.209    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.363%)  route 0.118ns (45.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.575     0.911    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y90         FDRE                                         r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[0]/Q
                         net (fo=1, routed)           0.118     1.170    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X26Y90         SRLC32E                                      r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.842     1.208    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.061    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.725%)  route 0.117ns (45.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.575     0.911    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           0.117     1.168    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X26Y91         SRLC32E                                      r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.842     1.208    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.059    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.778%)  route 0.174ns (55.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.567     0.903    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y82         FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.174     1.217    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y86         SRLC32E                                      r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.838     1.204    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.103    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         5.000       3.408      BUFGCTRL_X0Y16  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         5.000       4.000      SLICE_X29Y100   COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X29Y87    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X29Y87    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X29Y87    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X30Y98    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X30Y98    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X29Y100   COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X29Y100   COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X28Y90    COM_IP_0/inst/COM_IP_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X26Y90    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X26Y90    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X26Y90    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X26Y90    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X30Y91    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X30Y91    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X30Y91    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X30Y91    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X26Y91    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X26Y91    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X26Y90    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X26Y90    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X26Y90    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X26Y90    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X30Y91    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X30Y91    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X30Y91    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X30Y91    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X26Y91    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X26Y91    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.966ns  (logic 0.105ns (5.341%)  route 1.861ns (94.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.378     1.378    rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.105     1.483 r  rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.482     1.966    rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y101        FDRE                                         r  rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.391     2.373    rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.045ns (4.845%)  route 0.884ns (95.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.661     0.661    rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.045     0.706 r  rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.222     0.929    rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y101        FDRE                                         r  rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.911     1.277    rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y101        FDRE                                         r  rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_module_0/inst/pwm_pos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PWM_PORT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.526ns  (logic 3.678ns (48.870%)  route 3.848ns (51.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.389     2.468    PWM_module_0/inst/sys_clk
    SLICE_X35Y89         FDRE                                         r  PWM_module_0/inst/pwm_pos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  PWM_module_0/inst/pwm_pos_reg/Q
                         net (fo=3, routed)           3.848     6.695    PWM_PORT_OBUF[0]
    W16                  OBUF (Prop_obuf_I_O)         3.299     9.994 r  PWM_PORT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.994    PWM_PORT[0]
    W16                                                               r  PWM_PORT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_module_0/inst/pwm_pos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PWM_PORT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.418ns  (logic 3.678ns (49.579%)  route 3.740ns (50.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.389     2.468    PWM_module_0/inst/sys_clk
    SLICE_X35Y89         FDRE                                         r  PWM_module_0/inst/pwm_pos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  PWM_module_0/inst/pwm_pos_reg/Q
                         net (fo=3, routed)           3.740     6.587    PWM_PORT_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.299     9.886 r  PWM_PORT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.886    PWM_PORT[2]
    V16                                                               r  PWM_PORT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_module_0/inst/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EN_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.304ns  (logic 3.734ns (51.117%)  route 3.571ns (48.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.389     2.468    PWM_module_0/inst/sys_clk
    SLICE_X36Y91         FDRE                                         r  PWM_module_0/inst/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.433     2.901 r  PWM_module_0/inst/en_reg/Q
                         net (fo=5, routed)           3.571     6.472    EN_LED_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.301     9.772 r  EN_LED_OBUF_inst/O
                         net (fo=0)                   0.000     9.772    EN_LED
    H15                                                               r  EN_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_module_0/inst/pwm_neg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PWM_PORT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 3.762ns (53.551%)  route 3.263ns (46.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.389     2.468    PWM_module_0/inst/sys_clk
    SLICE_X36Y91         FDRE                                         r  PWM_module_0/inst/pwm_neg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.433     2.901 r  PWM_module_0/inst/pwm_neg_reg/Q
                         net (fo=3, routed)           3.263     6.164    PWM_PORT_OBUF[3]
    T14                  OBUF (Prop_obuf_I_O)         3.329     9.493 r  PWM_PORT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.493    PWM_PORT[3]
    T14                                                               r  PWM_PORT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_module_0/inst/pwm_neg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PWM_PORT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.015ns  (logic 3.757ns (53.555%)  route 3.258ns (46.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.389     2.468    PWM_module_0/inst/sys_clk
    SLICE_X36Y91         FDRE                                         r  PWM_module_0/inst/pwm_neg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.433     2.901 r  PWM_module_0/inst/pwm_neg_reg/Q
                         net (fo=3, routed)           3.258     6.159    PWM_PORT_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.324     9.483 r  PWM_PORT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.483    PWM_PORT[1]
    T15                                                               r  PWM_PORT[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_module_0/inst/pwm_neg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PWM_PORT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.892ns  (logic 1.448ns (50.063%)  route 1.444ns (49.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.555     0.891    PWM_module_0/inst/sys_clk
    SLICE_X36Y91         FDRE                                         r  PWM_module_0/inst/pwm_neg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  PWM_module_0/inst/pwm_neg_reg/Q
                         net (fo=3, routed)           1.444     2.499    PWM_PORT_OBUF[3]
    T14                  OBUF (Prop_obuf_I_O)         1.284     3.782 r  PWM_PORT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.782    PWM_PORT[3]
    T14                                                               r  PWM_PORT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_module_0/inst/pwm_neg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PWM_PORT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.898ns  (logic 1.443ns (49.787%)  route 1.455ns (50.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.555     0.891    PWM_module_0/inst/sys_clk
    SLICE_X36Y91         FDRE                                         r  PWM_module_0/inst/pwm_neg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  PWM_module_0/inst/pwm_neg_reg/Q
                         net (fo=3, routed)           1.455     2.510    PWM_PORT_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.279     3.788 r  PWM_PORT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.788    PWM_PORT[1]
    T15                                                               r  PWM_PORT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_module_0/inst/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EN_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.979ns  (logic 1.420ns (47.655%)  route 1.560ns (52.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.555     0.891    PWM_module_0/inst/sys_clk
    SLICE_X36Y91         FDRE                                         r  PWM_module_0/inst/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  PWM_module_0/inst/en_reg/Q
                         net (fo=5, routed)           1.560     2.614    EN_LED_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.256     3.870 r  EN_LED_OBUF_inst/O
                         net (fo=0)                   0.000     3.870    EN_LED
    H15                                                               r  EN_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_module_0/inst/pwm_pos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PWM_PORT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.087ns  (logic 1.395ns (45.183%)  route 1.692ns (54.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.556     0.892    PWM_module_0/inst/sys_clk
    SLICE_X35Y89         FDRE                                         r  PWM_module_0/inst/pwm_pos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  PWM_module_0/inst/pwm_pos_reg/Q
                         net (fo=3, routed)           1.692     2.725    PWM_PORT_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         1.254     3.979 r  PWM_PORT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.979    PWM_PORT[2]
    V16                                                               r  PWM_PORT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_module_0/inst/pwm_pos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PWM_PORT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.139ns  (logic 1.395ns (44.441%)  route 1.744ns (55.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.556     0.892    PWM_module_0/inst/sys_clk
    SLICE_X35Y89         FDRE                                         r  PWM_module_0/inst/pwm_pos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  PWM_module_0/inst/pwm_pos_reg/Q
                         net (fo=3, routed)           1.744     2.777    PWM_PORT_OBUF[0]
    W16                  OBUF (Prop_obuf_I_O)         1.254     4.031 r  PWM_PORT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.031    PWM_PORT[0]
    W16                                                               r  PWM_PORT[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN_SWITCH
                            (input port)
  Destination:            key_debounce_0/inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.545ns  (logic 1.577ns (28.431%)  route 3.969ns (71.569%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  EN_SWITCH (IN)
                         net (fo=0)                   0.000     0.000    EN_SWITCH
    L14                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  EN_SWITCH_IBUF_inst/O
                         net (fo=10, routed)          3.412     4.884    key_debounce_0/inst/key
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.105     4.989 r  key_debounce_0/inst/cnt[15]_i_1/O
                         net (fo=13, routed)          0.556     5.545    key_debounce_0/inst/cnt[15]_i_1_n_0
    SLICE_X34Y93         FDRE                                         r  key_debounce_0/inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.236     2.219    key_debounce_0/inst/sys_clk
    SLICE_X34Y93         FDRE                                         r  key_debounce_0/inst/cnt_reg[1]/C

Slack:                    inf
  Source:                 EN_SWITCH
                            (input port)
  Destination:            key_debounce_0/inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.545ns  (logic 1.577ns (28.431%)  route 3.969ns (71.569%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  EN_SWITCH (IN)
                         net (fo=0)                   0.000     0.000    EN_SWITCH
    L14                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  EN_SWITCH_IBUF_inst/O
                         net (fo=10, routed)          3.412     4.884    key_debounce_0/inst/key
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.105     4.989 r  key_debounce_0/inst/cnt[15]_i_1/O
                         net (fo=13, routed)          0.556     5.545    key_debounce_0/inst/cnt[15]_i_1_n_0
    SLICE_X34Y93         FDRE                                         r  key_debounce_0/inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.236     2.219    key_debounce_0/inst/sys_clk
    SLICE_X34Y93         FDRE                                         r  key_debounce_0/inst/cnt_reg[2]/C

Slack:                    inf
  Source:                 EN_SWITCH
                            (input port)
  Destination:            key_debounce_0/inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.545ns  (logic 1.577ns (28.431%)  route 3.969ns (71.569%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  EN_SWITCH (IN)
                         net (fo=0)                   0.000     0.000    EN_SWITCH
    L14                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  EN_SWITCH_IBUF_inst/O
                         net (fo=10, routed)          3.412     4.884    key_debounce_0/inst/key
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.105     4.989 r  key_debounce_0/inst/cnt[15]_i_1/O
                         net (fo=13, routed)          0.556     5.545    key_debounce_0/inst/cnt[15]_i_1_n_0
    SLICE_X34Y93         FDRE                                         r  key_debounce_0/inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.236     2.219    key_debounce_0/inst/sys_clk
    SLICE_X34Y93         FDRE                                         r  key_debounce_0/inst/cnt_reg[3]/C

Slack:                    inf
  Source:                 EN_SWITCH
                            (input port)
  Destination:            key_debounce_0/inst/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.545ns  (logic 1.577ns (28.431%)  route 3.969ns (71.569%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  EN_SWITCH (IN)
                         net (fo=0)                   0.000     0.000    EN_SWITCH
    L14                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  EN_SWITCH_IBUF_inst/O
                         net (fo=10, routed)          3.412     4.884    key_debounce_0/inst/key
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.105     4.989 r  key_debounce_0/inst/cnt[15]_i_1/O
                         net (fo=13, routed)          0.556     5.545    key_debounce_0/inst/cnt[15]_i_1_n_0
    SLICE_X34Y93         FDRE                                         r  key_debounce_0/inst/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.236     2.219    key_debounce_0/inst/sys_clk
    SLICE_X34Y93         FDRE                                         r  key_debounce_0/inst/cnt_reg[4]/C

Slack:                    inf
  Source:                 EN_SWITCH
                            (input port)
  Destination:            key_debounce_0/inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.519ns  (logic 1.577ns (28.565%)  route 3.943ns (71.435%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  EN_SWITCH (IN)
                         net (fo=0)                   0.000     0.000    EN_SWITCH
    L14                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  EN_SWITCH_IBUF_inst/O
                         net (fo=10, routed)          3.412     4.884    key_debounce_0/inst/key
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.105     4.989 r  key_debounce_0/inst/cnt[15]_i_1/O
                         net (fo=13, routed)          0.530     5.519    key_debounce_0/inst/cnt[15]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  key_debounce_0/inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.236     2.219    key_debounce_0/inst/sys_clk
    SLICE_X35Y94         FDRE                                         r  key_debounce_0/inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 EN_SWITCH
                            (input port)
  Destination:            key_debounce_0/inst/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.519ns  (logic 1.577ns (28.565%)  route 3.943ns (71.435%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  EN_SWITCH (IN)
                         net (fo=0)                   0.000     0.000    EN_SWITCH
    L14                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  EN_SWITCH_IBUF_inst/O
                         net (fo=10, routed)          3.412     4.884    key_debounce_0/inst/key
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.105     4.989 r  key_debounce_0/inst/cnt[15]_i_1/O
                         net (fo=13, routed)          0.530     5.519    key_debounce_0/inst/cnt[15]_i_1_n_0
    SLICE_X34Y94         FDRE                                         r  key_debounce_0/inst/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.236     2.219    key_debounce_0/inst/sys_clk
    SLICE_X34Y94         FDRE                                         r  key_debounce_0/inst/cnt_reg[5]/C

Slack:                    inf
  Source:                 EN_SWITCH
                            (input port)
  Destination:            key_debounce_0/inst/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.519ns  (logic 1.577ns (28.565%)  route 3.943ns (71.435%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  EN_SWITCH (IN)
                         net (fo=0)                   0.000     0.000    EN_SWITCH
    L14                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  EN_SWITCH_IBUF_inst/O
                         net (fo=10, routed)          3.412     4.884    key_debounce_0/inst/key
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.105     4.989 r  key_debounce_0/inst/cnt[15]_i_1/O
                         net (fo=13, routed)          0.530     5.519    key_debounce_0/inst/cnt[15]_i_1_n_0
    SLICE_X34Y94         FDRE                                         r  key_debounce_0/inst/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.236     2.219    key_debounce_0/inst/sys_clk
    SLICE_X34Y94         FDRE                                         r  key_debounce_0/inst/cnt_reg[7]/C

Slack:                    inf
  Source:                 EN_SWITCH
                            (input port)
  Destination:            key_debounce_0/inst/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.519ns  (logic 1.577ns (28.565%)  route 3.943ns (71.435%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  EN_SWITCH (IN)
                         net (fo=0)                   0.000     0.000    EN_SWITCH
    L14                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  EN_SWITCH_IBUF_inst/O
                         net (fo=10, routed)          3.412     4.884    key_debounce_0/inst/key
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.105     4.989 r  key_debounce_0/inst/cnt[15]_i_1/O
                         net (fo=13, routed)          0.530     5.519    key_debounce_0/inst/cnt[15]_i_1_n_0
    SLICE_X34Y94         FDRE                                         r  key_debounce_0/inst/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.236     2.219    key_debounce_0/inst/sys_clk
    SLICE_X34Y94         FDRE                                         r  key_debounce_0/inst/cnt_reg[8]/C

Slack:                    inf
  Source:                 EN_SWITCH
                            (input port)
  Destination:            key_debounce_0/inst/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.418ns  (logic 1.577ns (29.098%)  route 3.841ns (70.902%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  EN_SWITCH (IN)
                         net (fo=0)                   0.000     0.000    EN_SWITCH
    L14                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  EN_SWITCH_IBUF_inst/O
                         net (fo=10, routed)          3.412     4.884    key_debounce_0/inst/key
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.105     4.989 r  key_debounce_0/inst/cnt[15]_i_1/O
                         net (fo=13, routed)          0.429     5.418    key_debounce_0/inst/cnt[15]_i_1_n_0
    SLICE_X34Y95         FDRE                                         r  key_debounce_0/inst/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.236     2.219    key_debounce_0/inst/sys_clk
    SLICE_X34Y95         FDRE                                         r  key_debounce_0/inst/cnt_reg[10]/C

Slack:                    inf
  Source:                 EN_SWITCH
                            (input port)
  Destination:            key_debounce_0/inst/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.418ns  (logic 1.577ns (29.098%)  route 3.841ns (70.902%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  EN_SWITCH (IN)
                         net (fo=0)                   0.000     0.000    EN_SWITCH
    L14                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  EN_SWITCH_IBUF_inst/O
                         net (fo=10, routed)          3.412     4.884    key_debounce_0/inst/key
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.105     4.989 r  key_debounce_0/inst/cnt[15]_i_1/O
                         net (fo=13, routed)          0.429     5.418    key_debounce_0/inst/cnt[15]_i_1_n_0
    SLICE_X34Y95         FDRE                                         r  key_debounce_0/inst/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         1.236     2.219    key_debounce_0/inst/sys_clk
    SLICE_X34Y95         FDRE                                         r  key_debounce_0/inst/cnt_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN_SWITCH
                            (input port)
  Destination:            key_debounce_0/inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.017ns  (logic 0.353ns (17.493%)  route 1.664ns (82.507%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  EN_SWITCH (IN)
                         net (fo=0)                   0.000     0.000    EN_SWITCH
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  EN_SWITCH_IBUF_inst/O
                         net (fo=10, routed)          1.664     1.972    key_debounce_0/inst/key
    SLICE_X35Y95         LUT4 (Prop_lut4_I3_O)        0.045     2.017 r  key_debounce_0/inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.017    key_debounce_0/inst/p_1_in[6]
    SLICE_X35Y95         FDRE                                         r  key_debounce_0/inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.825     1.191    key_debounce_0/inst/sys_clk
    SLICE_X35Y95         FDRE                                         r  key_debounce_0/inst/cnt_reg[6]/C

Slack:                    inf
  Source:                 EN_SWITCH
                            (input port)
  Destination:            key_debounce_0/inst/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.021ns  (logic 0.357ns (17.656%)  route 1.664ns (82.344%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  EN_SWITCH (IN)
                         net (fo=0)                   0.000     0.000    EN_SWITCH
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  EN_SWITCH_IBUF_inst/O
                         net (fo=10, routed)          1.664     1.972    key_debounce_0/inst/key
    SLICE_X35Y95         LUT4 (Prop_lut4_I3_O)        0.049     2.021 r  key_debounce_0/inst/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.021    key_debounce_0/inst/p_1_in[9]
    SLICE_X35Y95         FDRE                                         r  key_debounce_0/inst/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.825     1.191    key_debounce_0/inst/sys_clk
    SLICE_X35Y95         FDRE                                         r  key_debounce_0/inst/cnt_reg[9]/C

Slack:                    inf
  Source:                 EN_SWITCH
                            (input port)
  Destination:            key_debounce_0/inst/key_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.072ns  (logic 0.308ns (14.854%)  route 1.764ns (85.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  EN_SWITCH (IN)
                         net (fo=0)                   0.000     0.000    EN_SWITCH
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  EN_SWITCH_IBUF_inst/O
                         net (fo=10, routed)          1.764     2.072    key_debounce_0/inst/key
    SLICE_X35Y96         FDSE                                         r  key_debounce_0/inst/key_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.825     1.191    key_debounce_0/inst/sys_clk
    SLICE_X35Y96         FDSE                                         r  key_debounce_0/inst/key_reg_reg/C

Slack:                    inf
  Source:                 EN_SWITCH
                            (input port)
  Destination:            key_debounce_0/inst/key_value_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.098ns  (logic 0.353ns (16.813%)  route 1.745ns (83.187%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  EN_SWITCH (IN)
                         net (fo=0)                   0.000     0.000    EN_SWITCH
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  EN_SWITCH_IBUF_inst/O
                         net (fo=10, routed)          1.745     2.053    key_debounce_0/inst/key
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.045     2.098 r  key_debounce_0/inst/key_value_i_2/O
                         net (fo=1, routed)           0.000     2.098    key_debounce_0/inst/key_value_i_2_n_0
    SLICE_X36Y94         FDSE                                         r  key_debounce_0/inst/key_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.824     1.190    key_debounce_0/inst/sys_clk
    SLICE_X36Y94         FDSE                                         r  key_debounce_0/inst/key_value_reg/C

Slack:                    inf
  Source:                 EN_SWITCH
                            (input port)
  Destination:            key_debounce_0/inst/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.155ns  (logic 0.350ns (16.228%)  route 1.805ns (83.772%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  EN_SWITCH (IN)
                         net (fo=0)                   0.000     0.000    EN_SWITCH
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  EN_SWITCH_IBUF_inst/O
                         net (fo=10, routed)          1.805     2.113    key_debounce_0/inst/key
    SLICE_X35Y96         LUT4 (Prop_lut4_I3_O)        0.042     2.155 r  key_debounce_0/inst/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     2.155    key_debounce_0/inst/p_1_in[16]
    SLICE_X35Y96         FDRE                                         r  key_debounce_0/inst/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.825     1.191    key_debounce_0/inst/sys_clk
    SLICE_X35Y96         FDRE                                         r  key_debounce_0/inst/cnt_reg[16]/C

Slack:                    inf
  Source:                 EN_SWITCH
                            (input port)
  Destination:            key_debounce_0/inst/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.158ns  (logic 0.353ns (16.345%)  route 1.805ns (83.655%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  EN_SWITCH (IN)
                         net (fo=0)                   0.000     0.000    EN_SWITCH
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  EN_SWITCH_IBUF_inst/O
                         net (fo=10, routed)          1.805     2.113    key_debounce_0/inst/key
    SLICE_X35Y96         LUT4 (Prop_lut4_I3_O)        0.045     2.158 r  key_debounce_0/inst/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     2.158    key_debounce_0/inst/p_1_in[14]
    SLICE_X35Y96         FDRE                                         r  key_debounce_0/inst/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.825     1.191    key_debounce_0/inst/sys_clk
    SLICE_X35Y96         FDRE                                         r  key_debounce_0/inst/cnt_reg[14]/C

Slack:                    inf
  Source:                 EN_SWITCH
                            (input port)
  Destination:            key_debounce_0/inst/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.218ns  (logic 0.350ns (15.768%)  route 1.868ns (84.232%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  EN_SWITCH (IN)
                         net (fo=0)                   0.000     0.000    EN_SWITCH
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  EN_SWITCH_IBUF_inst/O
                         net (fo=10, routed)          1.868     2.176    key_debounce_0/inst/key
    SLICE_X35Y97         LUT4 (Prop_lut4_I3_O)        0.042     2.218 r  key_debounce_0/inst/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.218    key_debounce_0/inst/p_1_in[18]
    SLICE_X35Y97         FDRE                                         r  key_debounce_0/inst/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.826     1.192    key_debounce_0/inst/sys_clk
    SLICE_X35Y97         FDRE                                         r  key_debounce_0/inst/cnt_reg[18]/C

Slack:                    inf
  Source:                 EN_SWITCH
                            (input port)
  Destination:            key_debounce_0/inst/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.221ns  (logic 0.353ns (15.882%)  route 1.868ns (84.118%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  EN_SWITCH (IN)
                         net (fo=0)                   0.000     0.000    EN_SWITCH
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  EN_SWITCH_IBUF_inst/O
                         net (fo=10, routed)          1.868     2.176    key_debounce_0/inst/key
    SLICE_X35Y97         LUT4 (Prop_lut4_I3_O)        0.045     2.221 r  key_debounce_0/inst/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     2.221    key_debounce_0/inst/p_1_in[17]
    SLICE_X35Y97         FDRE                                         r  key_debounce_0/inst/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.826     1.192    key_debounce_0/inst/sys_clk
    SLICE_X35Y97         FDRE                                         r  key_debounce_0/inst/cnt_reg[17]/C

Slack:                    inf
  Source:                 EN_SWITCH
                            (input port)
  Destination:            key_debounce_0/inst/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.345ns  (logic 0.353ns (15.043%)  route 1.992ns (84.957%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  EN_SWITCH (IN)
                         net (fo=0)                   0.000     0.000    EN_SWITCH
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  EN_SWITCH_IBUF_inst/O
                         net (fo=10, routed)          1.992     2.300    key_debounce_0/inst/key
    SLICE_X35Y97         LUT4 (Prop_lut4_I3_O)        0.045     2.345 r  key_debounce_0/inst/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     2.345    key_debounce_0/inst/p_1_in[19]
    SLICE_X35Y97         FDRE                                         r  key_debounce_0/inst/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.826     1.192    key_debounce_0/inst/sys_clk
    SLICE_X35Y97         FDRE                                         r  key_debounce_0/inst/cnt_reg[19]/C

Slack:                    inf
  Source:                 EN_SWITCH
                            (input port)
  Destination:            key_debounce_0/inst/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.396ns  (logic 0.353ns (14.725%)  route 2.043ns (85.275%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  EN_SWITCH (IN)
                         net (fo=0)                   0.000     0.000    EN_SWITCH
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  EN_SWITCH_IBUF_inst/O
                         net (fo=10, routed)          1.854     2.162    key_debounce_0/inst/key
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.045     2.207 r  key_debounce_0/inst/cnt[15]_i_1/O
                         net (fo=13, routed)          0.189     2.396    key_debounce_0/inst/cnt[15]_i_1_n_0
    SLICE_X34Y96         FDRE                                         r  key_debounce_0/inst/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=704, routed)         0.825     1.191    key_debounce_0/inst/sys_clk
    SLICE_X34Y96         FDRE                                         r  key_debounce_0/inst/cnt_reg[13]/C





