\hypertarget{group___f_l_a_s_h___latency}{}\section{F\+L\+A\+SH Latency}
\label{group___f_l_a_s_h___latency}\index{F\+L\+A\+S\+H Latency@{F\+L\+A\+S\+H Latency}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___f_l_a_s_h___latency_ga1276f51e97dc9857ca261fae4eb890f3}{F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+0}~(0x00000000\+U)
\item 
\#define \hyperlink{group___f_l_a_s_h___latency_ga28c611f2cb4a3772ab37c538357fd5f6}{F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+1}~\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+L\+A\+T\+E\+N\+CY}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___f_l_a_s_h___latency_ga1276f51e97dc9857ca261fae4eb890f3}\label{group___f_l_a_s_h___latency_ga1276f51e97dc9857ca261fae4eb890f3}} 
\index{F\+L\+A\+S\+H Latency@{F\+L\+A\+S\+H Latency}!F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+0@{F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+0}}
\index{F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+0@{F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+0}!F\+L\+A\+S\+H Latency@{F\+L\+A\+S\+H Latency}}
\subsubsection{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+0}{FLASH\_LATENCY\_0}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+0~(0x00000000\+U)}

F\+L\+A\+SH Zero Latency cycle \mbox{\Hypertarget{group___f_l_a_s_h___latency_ga28c611f2cb4a3772ab37c538357fd5f6}\label{group___f_l_a_s_h___latency_ga28c611f2cb4a3772ab37c538357fd5f6}} 
\index{F\+L\+A\+S\+H Latency@{F\+L\+A\+S\+H Latency}!F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+1@{F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+1}}
\index{F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+1@{F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+1}!F\+L\+A\+S\+H Latency@{F\+L\+A\+S\+H Latency}}
\subsubsection{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+1}{FLASH\_LATENCY\_1}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+\_\+\+L\+A\+T\+E\+N\+C\+Y\+\_\+1~\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+L\+A\+T\+E\+N\+CY}}

F\+L\+A\+SH One Latency cycle 