

================================================================
== Vitis HLS Report for 'save_variables_locally_Pipeline_VITIS_LOOP_25_2'
================================================================
* Date:           Tue Oct 18 21:02:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_2  |       33|       33|         3|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg12 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_16 = alloca i32 1"   --->   Operation 7 'alloca' 'i_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln25_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln25"   --->   Operation 8 'read' 'sext_ln25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln25_cast = sext i58 %sext_ln25_read"   --->   Operation 9 'sext' 'sext_ln25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_49, i32 0, i32 0, void @empty_30, i32 64, i32 0, void @empty_36, void @empty_35, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 0, i6 %i_16"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i480 0, i480 %shiftreg12"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc12"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i6 %i_16"   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.71ns)   --->   "%icmp_ln25 = icmp_eq  i6 %i, i6 32" [forward_prop/src/forward_prop.cpp:25]   --->   Operation 15 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%add_ln25 = add i6 %i, i6 1" [forward_prop/src/forward_prop.cpp:25]   --->   Operation 16 'add' 'add_ln25' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc12.split, void %VITIS_LOOP_28_3.exitStub" [forward_prop/src/forward_prop.cpp:25]   --->   Operation 17 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_142 = trunc i6 %i"   --->   Operation 18 'trunc' 'empty_142' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.72ns)   --->   "%icmp_ln26 = icmp_eq  i4 %empty_142, i4 0" [forward_prop/src/forward_prop.cpp:26]   --->   Operation 19 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln25 = store i6 %add_ln25, i6 %i_16" [forward_prop/src/forward_prop.cpp:25]   --->   Operation 20 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln25_cast" [forward_prop/src/forward_prop.cpp:25]   --->   Operation 21 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr" [forward_prop/src/forward_prop.cpp:26]   --->   Operation 24 'read' 'gmem_addr_read' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%shiftreg12_load = load i480 %shiftreg12"   --->   Operation 25 'load' 'shiftreg12_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shiftreg12_cast = zext i480 %shiftreg12_load"   --->   Operation 26 'zext' 'shiftreg12_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%i_16_cast17 = zext i6 %i"   --->   Operation 27 'zext' 'i_16_cast17' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [forward_prop/src/forward_prop.cpp:25]   --->   Operation 28 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.46ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc12.split._crit_edge, void" [forward_prop/src/forward_prop.cpp:26]   --->   Operation 29 'br' 'br_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.46>
ST_3 : Operation 30 [1/1] (0.46ns)   --->   "%br_ln26 = br void %for.inc12.split._crit_edge" [forward_prop/src/forward_prop.cpp:26]   --->   Operation 30 'br' 'br_ln26' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.46>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_141 = phi i512 %gmem_addr_read, void, i512 %shiftreg12_cast, void %for.inc12.split" [forward_prop/src/forward_prop.cpp:26]   --->   Operation 31 'phi' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i512 %empty_141" [forward_prop/src/forward_prop.cpp:26]   --->   Operation 32 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i32 %trunc_ln26" [forward_prop/src/forward_prop.cpp:26]   --->   Operation 33 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty_141, i32 32, i32 511" [forward_prop/src/forward_prop.cpp:26]   --->   Operation 34 'partselect' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%conv2d_32_biases_addr = getelementptr i32 %conv2d_32_biases, i64 0, i64 %i_16_cast17" [forward_prop/src/forward_prop.cpp:26]   --->   Operation 35 'getelementptr' 'conv2d_32_biases_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.29ns)   --->   "%store_ln26 = store i32 %bitcast_ln26, i5 %conv2d_32_biases_addr" [forward_prop/src/forward_prop.cpp:26]   --->   Operation 36 'store' 'store_ln26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln25 = store i480 %trunc_ln26_1, i480 %shiftreg12" [forward_prop/src/forward_prop.cpp:25]   --->   Operation 37 'store' 'store_ln25' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc12" [forward_prop/src/forward_prop.cpp:25]   --->   Operation 38 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i') on local variable 'i' [13]  (0 ns)
	'add' operation ('add_ln25', forward_prop/src/forward_prop.cpp:25) [18]  (0.84 ns)
	'store' operation ('store_ln25', forward_prop/src/forward_prop.cpp:25) of variable 'add_ln25', forward_prop/src/forward_prop.cpp:25 on local variable 'i' [38]  (0.46 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', forward_prop/src/forward_prop.cpp:25) [14]  (0 ns)
	bus read operation ('gmem_addr_read', forward_prop/src/forward_prop.cpp:26) on port 'gmem' (forward_prop/src/forward_prop.cpp:26) [29]  (7.3 ns)

 <State 3>: 1.76ns
The critical path consists of the following:
	'load' operation ('shiftreg12_load') on local variable 'shiftreg12' [21]  (0 ns)
	multiplexor before 'phi' operation ('empty_141', forward_prop/src/forward_prop.cpp:26) with incoming values : ('shiftreg12_cast') ('gmem_addr_read', forward_prop/src/forward_prop.cpp:26) [32]  (0.46 ns)
	'phi' operation ('empty_141', forward_prop/src/forward_prop.cpp:26) with incoming values : ('shiftreg12_cast') ('gmem_addr_read', forward_prop/src/forward_prop.cpp:26) [32]  (0 ns)
	'store' operation ('store_ln26', forward_prop/src/forward_prop.cpp:26) of variable 'bitcast_ln26', forward_prop/src/forward_prop.cpp:26 on array 'conv2d_32_biases' [37]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
