<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta name=description content="Overview"><meta property="og:title" content="Overview"><meta property="og:description" content="Overview The OrangeCrab is a small pocket sized development board in the Adafruit feather format. While small in size it packs a punch! The standard version is equiped with a Lattice ECP5 FPGA, and DDR3L memory. Paired with the FPGA is a FLASH chip, with enough memory to store multiple bitstreams.
FPGA The FPGA used on the OrangeCrab is an ECP5 from Lattice Semiconductor. The ECP5 series is a medium tier, low power, low cost FPGA product line."><meta property="og:type" content="article"><meta property="og:url" content="https://orangecrab-fpga.github.io/orangecrab-hardware/r0.2/docs/overview/"><meta property="article:modified_time" content="2020-01-30T20:58:46+10:30"><title>Overview | OrangeCrab Docs</title><link rel=icon href=/orangecrab-hardware/favicon.png type=image/x-icon><link rel=stylesheet href=/orangecrab-hardware/book.min.9001cdd3af82a164c028a02f58c268e4c0dfc2dd67fd072c795a9ec392fe81d8.css integrity="sha256-kAHN06+CoWTAKKAvWMJo5MDfwt1n/QcseVqew5L+gdg="><script defer src=/orangecrab-hardware/en.search.min.cf9b8bee02daa4eeb32ad13c2e7095302086fc8cf503d1184fd2c7355151c459.js integrity="sha256-z5uL7gLapO6zKtE8LnCVMCCG/Iz1A9EYT9LHNVFRxFk="></script></head><body><input type=checkbox class=hidden id=menu-control><main class="container flex"><aside class=book-menu><nav><h2 class=book-brand><a href=/orangecrab-hardware><img src=/orangecrab-hardware/crab.svg alt=Logo><span>OrangeCrab Docs</span></a></h2><div class=book-search><input type=text id=book-search-input placeholder=Search aria-label=Search maxlength=64 data-hotkeys=s/><div class="book-search-spinner spinner hidden"></div><ul id=book-search-results></ul></div><ul><li><a href=/orangecrab-hardware/r0.2/>Introduction</a></li><li><a href=/orangecrab-hardware/r0.2/docs/overview/>Overview</a></li><li><a href=/orangecrab-hardware/r0.2/docs/getting-started/>Getting Started</a></li><li><a href=/orangecrab-hardware/r0.2/docs/pinout/>Pinout</a></li><li><a href=/orangecrab-hardware/r0.2/docs/downloads/>Downloads</a></li></ul></nav><script>(function(){var menu=document.querySelector("aside.book-menu nav");addEventListener("beforeunload",function(event){localStorage.setItem("menu.scrollTop",menu.scrollTop);});menu.scrollTop=localStorage.getItem("menu.scrollTop");})();</script></aside><div class=book-page><header class=book-header><div class="flex align-center justify-between"><label for=menu-control><img src=/orangecrab-hardware/svg/menu.svg class=book-icon alt=Menu></label>
<strong>Overview</strong>
<label for=toc-control><img src=/orangecrab-hardware/svg/toc.svg class=book-icon alt="Table of Contents"></label></div></header><article class=markdown><h1 id=overview>Overview</h1><p>The OrangeCrab is a small pocket sized development board in the Adafruit feather format. While small in size it packs a punch! The standard version is equiped with a Lattice ECP5 FPGA, and DDR3L memory. Paired with the FPGA is a FLASH chip, with enough memory to store multiple bitstreams.</p><h2 id=fpga>FPGA</h2><p>The FPGA used on the OrangeCrab is an ECP5 from Lattice Semiconductor. The ECP5 series is a medium tier, low power, low cost FPGA product line. This device supports various DDR3 memory interfaces, because of this the board features DDR3L memory. The ECP5 is also one of the platforms that is fully supported by the Open Source Synthesis flow.</p><h2 id=ddr3>DDR3</h2><p>There is DDR3L memory attached to the FPGA. The hardware is configured by default for DDR3L (1.35V). There are enough address lines wired to the memory to support upto 8Gbit parts. (Twin-die is not supported) The standard OrangeCrab configulation makes use of 1Gbit. This is connected to the FPGA using a 16-bit data bus.</p><h2 id=usb>USB</h2><p>The micro usb connector is wired directly into the FPGA. Just as a microprocessor can emulate UART or SPI using standard I/O pins the FPGA can do the same for USB. By using some of the FPGA logic to create a USB core, we can use the I/O pins on the FPGA to act as a USB device. This will operate at USB 2.0 full-speed rates (12Mbit/s). Operating at High Speed rates (480Mbit/s) is not possible with the OrangeCrab hardware.</p></article><footer class=book-footer><div class="flex justify-between"></div><div class=book-comments></div></footer></div></main></body></html>