Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jan 08 11:03:09 2024
| Host         : DESKTOP-SVSSHE3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ImplementarePlaca_control_sets_placed.rpt
| Design       : ImplementarePlaca
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               6 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------+----------------------+------------------+----------------+
|  Clock Signal  |                    Enable Signal                   |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------------+----------------------+------------------+----------------+
|  Clk_IBUF_BUFG | IMP/UnitateComanda/t_i_1_n_0                       |                      |                1 |              1 |
|  Clk_IBUF_BUFG | IMP/UnitateComanda/FSM_sequential_stare[3]_i_1_n_0 | Rst_IBUF             |                1 |              4 |
|  Clk_IBUF_BUFG | IMP/UnitateComanda/E[0]                            | Rst_IBUF             |                2 |              4 |
|  Clk_IBUF_BUFG | IMP/UnitateComanda/Q_reg[0]                        |                      |                2 |              5 |
|  Clk_IBUF_BUFG | IMP/UnitateComanda/q1_reg[5][0]                    | Rst_IBUF             |                2 |              5 |
|  Clk_IBUF_BUFG |                                                    |                      |                6 |             18 |
|  Clk_IBUF_BUFG | IMP/UnitateComanda/c[0]_i_2_n_0                    | IMP/UnitateComanda/c |                8 |             31 |
+----------------+----------------------------------------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     2 |
| 5      |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


