
turret_servo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d58  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000838  08009ef8  08009ef8  0000aef8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a730  0800a730  0000c1ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a730  0800a730  0000b730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a738  0800a738  0000c1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a738  0800a738  0000b738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a73c  0800a73c  0000b73c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800a740  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b84  200001f0  0800a92c  0000c1f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000d74  0800a92c  0000cd74  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e857  00000000  00000000  0000c21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022c6  00000000  00000000  0001aa73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dd8  00000000  00000000  0001cd40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000acc  00000000  00000000  0001db18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ab7  00000000  00000000  0001e5e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f608  00000000  00000000  0003609b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090e3e  00000000  00000000  000456a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d64e1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005150  00000000  00000000  000d6524  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000db674  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009ee0 	.word	0x08009ee0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	08009ee0 	.word	0x08009ee0

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b9be 	b.w	8000fac <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f83c 	bl	8000cb4 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2lz>:
 8000c48:	b538      	push	{r3, r4, r5, lr}
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	4604      	mov	r4, r0
 8000c50:	460d      	mov	r5, r1
 8000c52:	f7ff ff5b 	bl	8000b0c <__aeabi_dcmplt>
 8000c56:	b928      	cbnz	r0, 8000c64 <__aeabi_d2lz+0x1c>
 8000c58:	4620      	mov	r0, r4
 8000c5a:	4629      	mov	r1, r5
 8000c5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c60:	f000 b80a 	b.w	8000c78 <__aeabi_d2ulz>
 8000c64:	4620      	mov	r0, r4
 8000c66:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c6a:	f000 f805 	bl	8000c78 <__aeabi_d2ulz>
 8000c6e:	4240      	negs	r0, r0
 8000c70:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c74:	bd38      	pop	{r3, r4, r5, pc}
 8000c76:	bf00      	nop

08000c78 <__aeabi_d2ulz>:
 8000c78:	b5d0      	push	{r4, r6, r7, lr}
 8000c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000cac <__aeabi_d2ulz+0x34>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	4606      	mov	r6, r0
 8000c80:	460f      	mov	r7, r1
 8000c82:	f7ff fcd1 	bl	8000628 <__aeabi_dmul>
 8000c86:	f7ff ffa7 	bl	8000bd8 <__aeabi_d2uiz>
 8000c8a:	4604      	mov	r4, r0
 8000c8c:	f7ff fc52 	bl	8000534 <__aeabi_ui2d>
 8000c90:	4b07      	ldr	r3, [pc, #28]	@ (8000cb0 <__aeabi_d2ulz+0x38>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	f7ff fcc8 	bl	8000628 <__aeabi_dmul>
 8000c98:	4602      	mov	r2, r0
 8000c9a:	460b      	mov	r3, r1
 8000c9c:	4630      	mov	r0, r6
 8000c9e:	4639      	mov	r1, r7
 8000ca0:	f7ff fb0a 	bl	80002b8 <__aeabi_dsub>
 8000ca4:	f7ff ff98 	bl	8000bd8 <__aeabi_d2uiz>
 8000ca8:	4621      	mov	r1, r4
 8000caa:	bdd0      	pop	{r4, r6, r7, pc}
 8000cac:	3df00000 	.word	0x3df00000
 8000cb0:	41f00000 	.word	0x41f00000

08000cb4 <__udivmoddi4>:
 8000cb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cb8:	9d08      	ldr	r5, [sp, #32]
 8000cba:	468e      	mov	lr, r1
 8000cbc:	4604      	mov	r4, r0
 8000cbe:	4688      	mov	r8, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14a      	bne.n	8000d5a <__udivmoddi4+0xa6>
 8000cc4:	428a      	cmp	r2, r1
 8000cc6:	4617      	mov	r7, r2
 8000cc8:	d962      	bls.n	8000d90 <__udivmoddi4+0xdc>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	b14e      	cbz	r6, 8000ce4 <__udivmoddi4+0x30>
 8000cd0:	f1c6 0320 	rsb	r3, r6, #32
 8000cd4:	fa01 f806 	lsl.w	r8, r1, r6
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	40b7      	lsls	r7, r6
 8000cde:	ea43 0808 	orr.w	r8, r3, r8
 8000ce2:	40b4      	lsls	r4, r6
 8000ce4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce8:	fa1f fc87 	uxth.w	ip, r7
 8000cec:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cf0:	0c23      	lsrs	r3, r4, #16
 8000cf2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cf6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfa:	fb01 f20c 	mul.w	r2, r1, ip
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x62>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d08:	f080 80ea 	bcs.w	8000ee0 <__udivmoddi4+0x22c>
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	f240 80e7 	bls.w	8000ee0 <__udivmoddi4+0x22c>
 8000d12:	3902      	subs	r1, #2
 8000d14:	443b      	add	r3, r7
 8000d16:	1a9a      	subs	r2, r3, r2
 8000d18:	b2a3      	uxth	r3, r4
 8000d1a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d1e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d26:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2a:	459c      	cmp	ip, r3
 8000d2c:	d909      	bls.n	8000d42 <__udivmoddi4+0x8e>
 8000d2e:	18fb      	adds	r3, r7, r3
 8000d30:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d34:	f080 80d6 	bcs.w	8000ee4 <__udivmoddi4+0x230>
 8000d38:	459c      	cmp	ip, r3
 8000d3a:	f240 80d3 	bls.w	8000ee4 <__udivmoddi4+0x230>
 8000d3e:	443b      	add	r3, r7
 8000d40:	3802      	subs	r0, #2
 8000d42:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d46:	eba3 030c 	sub.w	r3, r3, ip
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	b11d      	cbz	r5, 8000d56 <__udivmoddi4+0xa2>
 8000d4e:	40f3      	lsrs	r3, r6
 8000d50:	2200      	movs	r2, #0
 8000d52:	e9c5 3200 	strd	r3, r2, [r5]
 8000d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5a:	428b      	cmp	r3, r1
 8000d5c:	d905      	bls.n	8000d6a <__udivmoddi4+0xb6>
 8000d5e:	b10d      	cbz	r5, 8000d64 <__udivmoddi4+0xb0>
 8000d60:	e9c5 0100 	strd	r0, r1, [r5]
 8000d64:	2100      	movs	r1, #0
 8000d66:	4608      	mov	r0, r1
 8000d68:	e7f5      	b.n	8000d56 <__udivmoddi4+0xa2>
 8000d6a:	fab3 f183 	clz	r1, r3
 8000d6e:	2900      	cmp	r1, #0
 8000d70:	d146      	bne.n	8000e00 <__udivmoddi4+0x14c>
 8000d72:	4573      	cmp	r3, lr
 8000d74:	d302      	bcc.n	8000d7c <__udivmoddi4+0xc8>
 8000d76:	4282      	cmp	r2, r0
 8000d78:	f200 8105 	bhi.w	8000f86 <__udivmoddi4+0x2d2>
 8000d7c:	1a84      	subs	r4, r0, r2
 8000d7e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d82:	2001      	movs	r0, #1
 8000d84:	4690      	mov	r8, r2
 8000d86:	2d00      	cmp	r5, #0
 8000d88:	d0e5      	beq.n	8000d56 <__udivmoddi4+0xa2>
 8000d8a:	e9c5 4800 	strd	r4, r8, [r5]
 8000d8e:	e7e2      	b.n	8000d56 <__udivmoddi4+0xa2>
 8000d90:	2a00      	cmp	r2, #0
 8000d92:	f000 8090 	beq.w	8000eb6 <__udivmoddi4+0x202>
 8000d96:	fab2 f682 	clz	r6, r2
 8000d9a:	2e00      	cmp	r6, #0
 8000d9c:	f040 80a4 	bne.w	8000ee8 <__udivmoddi4+0x234>
 8000da0:	1a8a      	subs	r2, r1, r2
 8000da2:	0c03      	lsrs	r3, r0, #16
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	b280      	uxth	r0, r0
 8000daa:	b2bc      	uxth	r4, r7
 8000dac:	2101      	movs	r1, #1
 8000dae:	fbb2 fcfe 	udiv	ip, r2, lr
 8000db2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000db6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dba:	fb04 f20c 	mul.w	r2, r4, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d907      	bls.n	8000dd2 <__udivmoddi4+0x11e>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dc8:	d202      	bcs.n	8000dd0 <__udivmoddi4+0x11c>
 8000dca:	429a      	cmp	r2, r3
 8000dcc:	f200 80e0 	bhi.w	8000f90 <__udivmoddi4+0x2dc>
 8000dd0:	46c4      	mov	ip, r8
 8000dd2:	1a9b      	subs	r3, r3, r2
 8000dd4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dd8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000ddc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000de0:	fb02 f404 	mul.w	r4, r2, r4
 8000de4:	429c      	cmp	r4, r3
 8000de6:	d907      	bls.n	8000df8 <__udivmoddi4+0x144>
 8000de8:	18fb      	adds	r3, r7, r3
 8000dea:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dee:	d202      	bcs.n	8000df6 <__udivmoddi4+0x142>
 8000df0:	429c      	cmp	r4, r3
 8000df2:	f200 80ca 	bhi.w	8000f8a <__udivmoddi4+0x2d6>
 8000df6:	4602      	mov	r2, r0
 8000df8:	1b1b      	subs	r3, r3, r4
 8000dfa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dfe:	e7a5      	b.n	8000d4c <__udivmoddi4+0x98>
 8000e00:	f1c1 0620 	rsb	r6, r1, #32
 8000e04:	408b      	lsls	r3, r1
 8000e06:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0a:	431f      	orrs	r7, r3
 8000e0c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e10:	fa20 f306 	lsr.w	r3, r0, r6
 8000e14:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e18:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e1c:	4323      	orrs	r3, r4
 8000e1e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e22:	fa1f fc87 	uxth.w	ip, r7
 8000e26:	fbbe f0f9 	udiv	r0, lr, r9
 8000e2a:	0c1c      	lsrs	r4, r3, #16
 8000e2c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e30:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e34:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e38:	45a6      	cmp	lr, r4
 8000e3a:	fa02 f201 	lsl.w	r2, r2, r1
 8000e3e:	d909      	bls.n	8000e54 <__udivmoddi4+0x1a0>
 8000e40:	193c      	adds	r4, r7, r4
 8000e42:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e46:	f080 809c 	bcs.w	8000f82 <__udivmoddi4+0x2ce>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	f240 8099 	bls.w	8000f82 <__udivmoddi4+0x2ce>
 8000e50:	3802      	subs	r0, #2
 8000e52:	443c      	add	r4, r7
 8000e54:	eba4 040e 	sub.w	r4, r4, lr
 8000e58:	fa1f fe83 	uxth.w	lr, r3
 8000e5c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e60:	fb09 4413 	mls	r4, r9, r3, r4
 8000e64:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e68:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e6c:	45a4      	cmp	ip, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x1ce>
 8000e70:	193c      	adds	r4, r7, r4
 8000e72:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e76:	f080 8082 	bcs.w	8000f7e <__udivmoddi4+0x2ca>
 8000e7a:	45a4      	cmp	ip, r4
 8000e7c:	d97f      	bls.n	8000f7e <__udivmoddi4+0x2ca>
 8000e7e:	3b02      	subs	r3, #2
 8000e80:	443c      	add	r4, r7
 8000e82:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e86:	eba4 040c 	sub.w	r4, r4, ip
 8000e8a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e8e:	4564      	cmp	r4, ip
 8000e90:	4673      	mov	r3, lr
 8000e92:	46e1      	mov	r9, ip
 8000e94:	d362      	bcc.n	8000f5c <__udivmoddi4+0x2a8>
 8000e96:	d05f      	beq.n	8000f58 <__udivmoddi4+0x2a4>
 8000e98:	b15d      	cbz	r5, 8000eb2 <__udivmoddi4+0x1fe>
 8000e9a:	ebb8 0203 	subs.w	r2, r8, r3
 8000e9e:	eb64 0409 	sbc.w	r4, r4, r9
 8000ea2:	fa04 f606 	lsl.w	r6, r4, r6
 8000ea6:	fa22 f301 	lsr.w	r3, r2, r1
 8000eaa:	431e      	orrs	r6, r3
 8000eac:	40cc      	lsrs	r4, r1
 8000eae:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	e74f      	b.n	8000d56 <__udivmoddi4+0xa2>
 8000eb6:	fbb1 fcf2 	udiv	ip, r1, r2
 8000eba:	0c01      	lsrs	r1, r0, #16
 8000ebc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ec0:	b280      	uxth	r0, r0
 8000ec2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000ec6:	463b      	mov	r3, r7
 8000ec8:	4638      	mov	r0, r7
 8000eca:	463c      	mov	r4, r7
 8000ecc:	46b8      	mov	r8, r7
 8000ece:	46be      	mov	lr, r7
 8000ed0:	2620      	movs	r6, #32
 8000ed2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000ed6:	eba2 0208 	sub.w	r2, r2, r8
 8000eda:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ede:	e766      	b.n	8000dae <__udivmoddi4+0xfa>
 8000ee0:	4601      	mov	r1, r0
 8000ee2:	e718      	b.n	8000d16 <__udivmoddi4+0x62>
 8000ee4:	4610      	mov	r0, r2
 8000ee6:	e72c      	b.n	8000d42 <__udivmoddi4+0x8e>
 8000ee8:	f1c6 0220 	rsb	r2, r6, #32
 8000eec:	fa2e f302 	lsr.w	r3, lr, r2
 8000ef0:	40b7      	lsls	r7, r6
 8000ef2:	40b1      	lsls	r1, r6
 8000ef4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ef8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000efc:	430a      	orrs	r2, r1
 8000efe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f02:	b2bc      	uxth	r4, r7
 8000f04:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f08:	0c11      	lsrs	r1, r2, #16
 8000f0a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f0e:	fb08 f904 	mul.w	r9, r8, r4
 8000f12:	40b0      	lsls	r0, r6
 8000f14:	4589      	cmp	r9, r1
 8000f16:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f1a:	b280      	uxth	r0, r0
 8000f1c:	d93e      	bls.n	8000f9c <__udivmoddi4+0x2e8>
 8000f1e:	1879      	adds	r1, r7, r1
 8000f20:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f24:	d201      	bcs.n	8000f2a <__udivmoddi4+0x276>
 8000f26:	4589      	cmp	r9, r1
 8000f28:	d81f      	bhi.n	8000f6a <__udivmoddi4+0x2b6>
 8000f2a:	eba1 0109 	sub.w	r1, r1, r9
 8000f2e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f32:	fb09 f804 	mul.w	r8, r9, r4
 8000f36:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3a:	b292      	uxth	r2, r2
 8000f3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f40:	4542      	cmp	r2, r8
 8000f42:	d229      	bcs.n	8000f98 <__udivmoddi4+0x2e4>
 8000f44:	18ba      	adds	r2, r7, r2
 8000f46:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f4a:	d2c4      	bcs.n	8000ed6 <__udivmoddi4+0x222>
 8000f4c:	4542      	cmp	r2, r8
 8000f4e:	d2c2      	bcs.n	8000ed6 <__udivmoddi4+0x222>
 8000f50:	f1a9 0102 	sub.w	r1, r9, #2
 8000f54:	443a      	add	r2, r7
 8000f56:	e7be      	b.n	8000ed6 <__udivmoddi4+0x222>
 8000f58:	45f0      	cmp	r8, lr
 8000f5a:	d29d      	bcs.n	8000e98 <__udivmoddi4+0x1e4>
 8000f5c:	ebbe 0302 	subs.w	r3, lr, r2
 8000f60:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f64:	3801      	subs	r0, #1
 8000f66:	46e1      	mov	r9, ip
 8000f68:	e796      	b.n	8000e98 <__udivmoddi4+0x1e4>
 8000f6a:	eba7 0909 	sub.w	r9, r7, r9
 8000f6e:	4449      	add	r1, r9
 8000f70:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f74:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f78:	fb09 f804 	mul.w	r8, r9, r4
 8000f7c:	e7db      	b.n	8000f36 <__udivmoddi4+0x282>
 8000f7e:	4673      	mov	r3, lr
 8000f80:	e77f      	b.n	8000e82 <__udivmoddi4+0x1ce>
 8000f82:	4650      	mov	r0, sl
 8000f84:	e766      	b.n	8000e54 <__udivmoddi4+0x1a0>
 8000f86:	4608      	mov	r0, r1
 8000f88:	e6fd      	b.n	8000d86 <__udivmoddi4+0xd2>
 8000f8a:	443b      	add	r3, r7
 8000f8c:	3a02      	subs	r2, #2
 8000f8e:	e733      	b.n	8000df8 <__udivmoddi4+0x144>
 8000f90:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f94:	443b      	add	r3, r7
 8000f96:	e71c      	b.n	8000dd2 <__udivmoddi4+0x11e>
 8000f98:	4649      	mov	r1, r9
 8000f9a:	e79c      	b.n	8000ed6 <__udivmoddi4+0x222>
 8000f9c:	eba1 0109 	sub.w	r1, r1, r9
 8000fa0:	46c4      	mov	ip, r8
 8000fa2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa6:	fb09 f804 	mul.w	r8, r9, r4
 8000faa:	e7c4      	b.n	8000f36 <__udivmoddi4+0x282>

08000fac <__aeabi_idiv0>:
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop

08000fb0 <esp_at_command>:
extern uint8_t cdata;
static uint8_t data;
cb_data_t cb_data;
extern UART_HandleTypeDef huart6;
static int esp_at_command(uint8_t *cmd, uint8_t *resp, uint16_t *length, int16_t time_out)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	60f8      	str	r0, [r7, #12]
 8000fb8:	60b9      	str	r1, [r7, #8]
 8000fba:	607a      	str	r2, [r7, #4]
 8000fbc:	807b      	strh	r3, [r7, #2]
    *length = 0;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	801a      	strh	r2, [r3, #0]
    memset(resp, 0x00, MAX_UART_RX_BUFFER);
 8000fc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fc8:	2100      	movs	r1, #0
 8000fca:	68b8      	ldr	r0, [r7, #8]
 8000fcc:	f005 ff92 	bl	8006ef4 <memset>
    memset(&cb_data, 0x00, sizeof(cb_data_t));
 8000fd0:	f240 4202 	movw	r2, #1026	@ 0x402
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4826      	ldr	r0, [pc, #152]	@ (8001070 <esp_at_command+0xc0>)
 8000fd8:	f005 ff8c 	bl	8006ef4 <memset>
    if(HAL_UART_Transmit(&huart6, cmd, strlen((char *)cmd), 100) != HAL_OK)
 8000fdc:	68f8      	ldr	r0, [r7, #12]
 8000fde:	f7ff f95f 	bl	80002a0 <strlen>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	b29a      	uxth	r2, r3
 8000fe6:	2364      	movs	r3, #100	@ 0x64
 8000fe8:	68f9      	ldr	r1, [r7, #12]
 8000fea:	4822      	ldr	r0, [pc, #136]	@ (8001074 <esp_at_command+0xc4>)
 8000fec:	f003 fac8 	bl	8004580 <HAL_UART_Transmit>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d032      	beq.n	800105c <esp_at_command+0xac>
        return -1;
 8000ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8000ffa:	e035      	b.n	8001068 <esp_at_command+0xb8>

    while(time_out > 0)
    {
        if(cb_data.length >= MAX_UART_RX_BUFFER)
 8000ffc:	4b1c      	ldr	r3, [pc, #112]	@ (8001070 <esp_at_command+0xc0>)
 8000ffe:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8001002:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001006:	d302      	bcc.n	800100e <esp_at_command+0x5e>
            return -2;
 8001008:	f06f 0301 	mvn.w	r3, #1
 800100c:	e02c      	b.n	8001068 <esp_at_command+0xb8>
        else if(strstr((char *)cb_data.buf, "ERROR") != NULL)
 800100e:	491a      	ldr	r1, [pc, #104]	@ (8001078 <esp_at_command+0xc8>)
 8001010:	4817      	ldr	r0, [pc, #92]	@ (8001070 <esp_at_command+0xc0>)
 8001012:	f006 f805 	bl	8007020 <strstr>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d002      	beq.n	8001022 <esp_at_command+0x72>
            return -3;
 800101c:	f06f 0302 	mvn.w	r3, #2
 8001020:	e022      	b.n	8001068 <esp_at_command+0xb8>
        else if(strstr((char *)cb_data.buf, "OK") != NULL)
 8001022:	4916      	ldr	r1, [pc, #88]	@ (800107c <esp_at_command+0xcc>)
 8001024:	4812      	ldr	r0, [pc, #72]	@ (8001070 <esp_at_command+0xc0>)
 8001026:	f005 fffb 	bl	8007020 <strstr>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d00e      	beq.n	800104e <esp_at_command+0x9e>
        {
            memcpy(resp, cb_data.buf, cb_data.length);
 8001030:	4b0f      	ldr	r3, [pc, #60]	@ (8001070 <esp_at_command+0xc0>)
 8001032:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8001036:	461a      	mov	r2, r3
 8001038:	490d      	ldr	r1, [pc, #52]	@ (8001070 <esp_at_command+0xc0>)
 800103a:	68b8      	ldr	r0, [r7, #8]
 800103c:	f006 f885 	bl	800714a <memcpy>
            *length = cb_data.length;
 8001040:	4b0b      	ldr	r3, [pc, #44]	@ (8001070 <esp_at_command+0xc0>)
 8001042:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	@ 0x400
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	801a      	strh	r2, [r3, #0]
            return 0;
 800104a:	2300      	movs	r3, #0
 800104c:	e00c      	b.n	8001068 <esp_at_command+0xb8>
        }
        time_out -= 10;
 800104e:	887b      	ldrh	r3, [r7, #2]
 8001050:	3b0a      	subs	r3, #10
 8001052:	b29b      	uxth	r3, r3
 8001054:	807b      	strh	r3, [r7, #2]
        HAL_Delay(10);
 8001056:	200a      	movs	r0, #10
 8001058:	f001 fa26 	bl	80024a8 <HAL_Delay>
    while(time_out > 0)
 800105c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001060:	2b00      	cmp	r3, #0
 8001062:	dccb      	bgt.n	8000ffc <esp_at_command+0x4c>
    }
    return -4;
 8001064:	f06f 0303 	mvn.w	r3, #3
}
 8001068:	4618      	mov	r0, r3
 800106a:	3710      	adds	r7, #16
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	20000654 	.word	0x20000654
 8001074:	20000b34 	.word	0x20000b34
 8001078:	08009ef8 	.word	0x08009ef8
 800107c:	08009f00 	.word	0x08009f00

08001080 <esp_reset>:

static int esp_reset(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
    uint16_t length = 0;
 8001086:	2300      	movs	r3, #0
 8001088:	80fb      	strh	r3, [r7, #6]
    if(esp_at_command((uint8_t *)"AT+RST\r\n", (uint8_t *)response, &length, 1000) != 0)
 800108a:	1dba      	adds	r2, r7, #6
 800108c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001090:	4909      	ldr	r1, [pc, #36]	@ (80010b8 <esp_reset+0x38>)
 8001092:	480a      	ldr	r0, [pc, #40]	@ (80010bc <esp_reset+0x3c>)
 8001094:	f7ff ff8c 	bl	8000fb0 <esp_at_command>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d002      	beq.n	80010a4 <esp_reset+0x24>
    {
    	return -1;
 800109e:	f04f 33ff 	mov.w	r3, #4294967295
 80010a2:	e004      	b.n	80010ae <esp_reset+0x2e>
    }
    else
    	HAL_Delay(500);	//reboot
 80010a4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010a8:	f001 f9fe 	bl	80024a8 <HAL_Delay>
    return 0;
 80010ac:	2300      	movs	r3, #0
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	2000021c 	.word	0x2000021c
 80010bc:	08009f04 	.word	0x08009f04

080010c0 <request_ip_addr>:

    return 0;
}

static int request_ip_addr(uint8_t is_debug)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	71fb      	strb	r3, [r7, #7]
    uint16_t length = 0;
 80010ca:	2300      	movs	r3, #0
 80010cc:	817b      	strh	r3, [r7, #10]

    if(esp_at_command((uint8_t *)"AT+CIFSR\r\n", (uint8_t *)response, &length, 1000) != 0)
 80010ce:	f107 020a 	add.w	r2, r7, #10
 80010d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010d6:	492d      	ldr	r1, [pc, #180]	@ (800118c <request_ip_addr+0xcc>)
 80010d8:	482d      	ldr	r0, [pc, #180]	@ (8001190 <request_ip_addr+0xd0>)
 80010da:	f7ff ff69 	bl	8000fb0 <esp_at_command>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d003      	beq.n	80010ec <request_ip_addr+0x2c>
        printf("request ip_addr command fail\r\n");
 80010e4:	482b      	ldr	r0, [pc, #172]	@ (8001194 <request_ip_addr+0xd4>)
 80010e6:	f005 fe03 	bl	8006cf0 <puts>
 80010ea:	e049      	b.n	8001180 <request_ip_addr+0xc0>
    else
    {
        char *line = strtok(response, "\r\n");
 80010ec:	492a      	ldr	r1, [pc, #168]	@ (8001198 <request_ip_addr+0xd8>)
 80010ee:	4827      	ldr	r0, [pc, #156]	@ (800118c <request_ip_addr+0xcc>)
 80010f0:	f005 ff3a 	bl	8006f68 <strtok>
 80010f4:	6178      	str	r0, [r7, #20]

        if(is_debug)
 80010f6:	79fb      	ldrb	r3, [r7, #7]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d03e      	beq.n	800117a <request_ip_addr+0xba>
        {
            for(int i = 0 ; i < length ; i++)
 80010fc:	2300      	movs	r3, #0
 80010fe:	613b      	str	r3, [r7, #16]
 8001100:	e009      	b.n	8001116 <request_ip_addr+0x56>
                printf("%c", response[i]);
 8001102:	4a22      	ldr	r2, [pc, #136]	@ (800118c <request_ip_addr+0xcc>)
 8001104:	693b      	ldr	r3, [r7, #16]
 8001106:	4413      	add	r3, r2
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	4618      	mov	r0, r3
 800110c:	f005 fd92 	bl	8006c34 <putchar>
            for(int i = 0 ; i < length ; i++)
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	3301      	adds	r3, #1
 8001114:	613b      	str	r3, [r7, #16]
 8001116:	897b      	ldrh	r3, [r7, #10]
 8001118:	461a      	mov	r2, r3
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	4293      	cmp	r3, r2
 800111e:	dbf0      	blt.n	8001102 <request_ip_addr+0x42>
        }

        while(line != NULL)
 8001120:	e02b      	b.n	800117a <request_ip_addr+0xba>
        {
            if(strstr(line, "CIFSR:STAIP") != NULL)
 8001122:	491e      	ldr	r1, [pc, #120]	@ (800119c <request_ip_addr+0xdc>)
 8001124:	6978      	ldr	r0, [r7, #20]
 8001126:	f005 ff7b 	bl	8007020 <strstr>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d01f      	beq.n	8001170 <request_ip_addr+0xb0>
            {
                char *ip;

                strtok(line, "\"");
 8001130:	491b      	ldr	r1, [pc, #108]	@ (80011a0 <request_ip_addr+0xe0>)
 8001132:	6978      	ldr	r0, [r7, #20]
 8001134:	f005 ff18 	bl	8006f68 <strtok>
                ip = strtok(NULL, "\"");
 8001138:	4919      	ldr	r1, [pc, #100]	@ (80011a0 <request_ip_addr+0xe0>)
 800113a:	2000      	movs	r0, #0
 800113c:	f005 ff14 	bl	8006f68 <strtok>
 8001140:	60f8      	str	r0, [r7, #12]
                if(strcmp(ip, "0.0.0.0") != 0)
 8001142:	4918      	ldr	r1, [pc, #96]	@ (80011a4 <request_ip_addr+0xe4>)
 8001144:	68f8      	ldr	r0, [r7, #12]
 8001146:	f7ff f84b 	bl	80001e0 <strcmp>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d00f      	beq.n	8001170 <request_ip_addr+0xb0>
                {
                    memset(ip_addr, 0x00, sizeof(ip_addr));
 8001150:	2210      	movs	r2, #16
 8001152:	2100      	movs	r1, #0
 8001154:	4814      	ldr	r0, [pc, #80]	@ (80011a8 <request_ip_addr+0xe8>)
 8001156:	f005 fecd 	bl	8006ef4 <memset>
                    memcpy(ip_addr, ip, strlen(ip));
 800115a:	68f8      	ldr	r0, [r7, #12]
 800115c:	f7ff f8a0 	bl	80002a0 <strlen>
 8001160:	4603      	mov	r3, r0
 8001162:	461a      	mov	r2, r3
 8001164:	68f9      	ldr	r1, [r7, #12]
 8001166:	4810      	ldr	r0, [pc, #64]	@ (80011a8 <request_ip_addr+0xe8>)
 8001168:	f005 ffef 	bl	800714a <memcpy>
                    return 0;
 800116c:	2300      	movs	r3, #0
 800116e:	e009      	b.n	8001184 <request_ip_addr+0xc4>
                }
            }
            line = strtok(NULL, "\r\n");
 8001170:	4909      	ldr	r1, [pc, #36]	@ (8001198 <request_ip_addr+0xd8>)
 8001172:	2000      	movs	r0, #0
 8001174:	f005 fef8 	bl	8006f68 <strtok>
 8001178:	6178      	str	r0, [r7, #20]
        while(line != NULL)
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d1d0      	bne.n	8001122 <request_ip_addr+0x62>
        }
    }
    return -1;
 8001180:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001184:	4618      	mov	r0, r3
 8001186:	3718      	adds	r7, #24
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	2000021c 	.word	0x2000021c
 8001190:	08009f4c 	.word	0x08009f4c
 8001194:	08009f58 	.word	0x08009f58
 8001198:	08009f40 	.word	0x08009f40
 800119c:	08009f78 	.word	0x08009f78
 80011a0:	08009f48 	.word	0x08009f48
 80011a4:	08009f10 	.word	0x08009f10
 80011a8:	2000020c 	.word	0x2000020c

080011ac <esp_client_conn>:
int esp_client_conn()
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b092      	sub	sp, #72	@ 0x48
 80011b0:	af00      	add	r7, sp, #0
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 80011b2:	f107 0308 	add.w	r3, r7, #8
 80011b6:	2240      	movs	r2, #64	@ 0x40
 80011b8:	2100      	movs	r1, #0
 80011ba:	4618      	mov	r0, r3
 80011bc:	f005 fe9a 	bl	8006ef4 <memset>
  uint16_t length = 0;
 80011c0:	2300      	movs	r3, #0
 80011c2:	80fb      	strh	r3, [r7, #6]
	sprintf(at_cmd,"AT+CIPSTART=\"TCP\",\"%s\",%d\r\n",DST_IP,DST_PORT);
 80011c4:	f107 0008 	add.w	r0, r7, #8
 80011c8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80011cc:	4a09      	ldr	r2, [pc, #36]	@ (80011f4 <esp_client_conn+0x48>)
 80011ce:	490a      	ldr	r1, [pc, #40]	@ (80011f8 <esp_client_conn+0x4c>)
 80011d0:	f005 fd96 	bl	8006d00 <siprintf>
	esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 1000);					//CONNECT
 80011d4:	1dba      	adds	r2, r7, #6
 80011d6:	f107 0008 	add.w	r0, r7, #8
 80011da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011de:	4907      	ldr	r1, [pc, #28]	@ (80011fc <esp_client_conn+0x50>)
 80011e0:	f7ff fee6 	bl	8000fb0 <esp_at_command>

	esp_send_data("["LOGID":"PASSWD"]");
 80011e4:	4806      	ldr	r0, [pc, #24]	@ (8001200 <esp_client_conn+0x54>)
 80011e6:	f000 f909 	bl	80013fc <esp_send_data>
	return 0;
 80011ea:	2300      	movs	r3, #0
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	3748      	adds	r7, #72	@ 0x48
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	08009f84 	.word	0x08009f84
 80011f8:	08009f90 	.word	0x08009f90
 80011fc:	2000021c 	.word	0x2000021c
 8001200:	08009fac 	.word	0x08009fac

08001204 <esp_get_status>:
int esp_get_status()
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
	uint16_t length = 0;
 800120a:	2300      	movs	r3, #0
 800120c:	80fb      	strh	r3, [r7, #6]
	esp_at_command((uint8_t *)"AT+CIPSTATUS\r\n",(uint8_t *)response, &length, 1000);					//CONNECT
 800120e:	1dba      	adds	r2, r7, #6
 8001210:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001214:	4909      	ldr	r1, [pc, #36]	@ (800123c <esp_get_status+0x38>)
 8001216:	480a      	ldr	r0, [pc, #40]	@ (8001240 <esp_get_status+0x3c>)
 8001218:	f7ff feca 	bl	8000fb0 <esp_at_command>

    if(strstr((char *)response, "STATUS:3") != NULL)  //STATUS:3 The ESP8266 Station has created a TCP or UDP transmission
 800121c:	4909      	ldr	r1, [pc, #36]	@ (8001244 <esp_get_status+0x40>)
 800121e:	4807      	ldr	r0, [pc, #28]	@ (800123c <esp_get_status+0x38>)
 8001220:	f005 fefe 	bl	8007020 <strstr>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <esp_get_status+0x2a>
    {
    	return 0;
 800122a:	2300      	movs	r3, #0
 800122c:	e001      	b.n	8001232 <esp_get_status+0x2e>
    }
	return -1;
 800122e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001232:	4618      	mov	r0, r3
 8001234:	3708      	adds	r7, #8
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	2000021c 	.word	0x2000021c
 8001240:	08009fc0 	.word	0x08009fc0
 8001244:	08009fd0 	.word	0x08009fd0

08001248 <drv_esp_init>:
int drv_esp_init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
    memset(ip_addr, 0x00, sizeof(ip_addr));
 800124c:	2210      	movs	r2, #16
 800124e:	2100      	movs	r1, #0
 8001250:	4806      	ldr	r0, [pc, #24]	@ (800126c <drv_esp_init+0x24>)
 8001252:	f005 fe4f 	bl	8006ef4 <memset>
    HAL_UART_Receive_IT(&huart6, &data, 1);
 8001256:	2201      	movs	r2, #1
 8001258:	4905      	ldr	r1, [pc, #20]	@ (8001270 <drv_esp_init+0x28>)
 800125a:	4806      	ldr	r0, [pc, #24]	@ (8001274 <drv_esp_init+0x2c>)
 800125c:	f003 fa1b 	bl	8004696 <HAL_UART_Receive_IT>

    return esp_reset();
 8001260:	f7ff ff0e 	bl	8001080 <esp_reset>
 8001264:	4603      	mov	r3, r0
}
 8001266:	4618      	mov	r0, r3
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	2000020c 	.word	0x2000020c
 8001270:	20000653 	.word	0x20000653
 8001274:	20000b34 	.word	0x20000b34

08001278 <ap_conn_func>:
          printf("%c", response[i]);
  }
}

void ap_conn_func(char *ssid, char *passwd)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b094      	sub	sp, #80	@ 0x50
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	6039      	str	r1, [r7, #0]
  uint16_t length = 0;
 8001282:	2300      	movs	r3, #0
 8001284:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 8001288:	f107 030c 	add.w	r3, r7, #12
 800128c:	2240      	movs	r2, #64	@ 0x40
 800128e:	2100      	movs	r1, #0
 8001290:	4618      	mov	r0, r3
 8001292:	f005 fe2f 	bl	8006ef4 <memset>
  if(ssid == NULL || passwd == NULL)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d002      	beq.n	80012a2 <ap_conn_func+0x2a>
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d103      	bne.n	80012aa <ap_conn_func+0x32>
  {
      printf("invalid command : ap_conn <ssid> <passwd>\r\n");
 80012a2:	4817      	ldr	r0, [pc, #92]	@ (8001300 <ap_conn_func+0x88>)
 80012a4:	f005 fd24 	bl	8006cf0 <puts>
 80012a8:	e026      	b.n	80012f8 <ap_conn_func+0x80>
      return;
  }
  if(esp_at_command((uint8_t *)"AT+CWMODE=1\r\n", (uint8_t *)response, &length, 1000) != 0)
 80012aa:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 80012ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012b2:	4914      	ldr	r1, [pc, #80]	@ (8001304 <ap_conn_func+0x8c>)
 80012b4:	4814      	ldr	r0, [pc, #80]	@ (8001308 <ap_conn_func+0x90>)
 80012b6:	f7ff fe7b 	bl	8000fb0 <esp_at_command>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d002      	beq.n	80012c6 <ap_conn_func+0x4e>
      printf("Station mode fail\r\n");
 80012c0:	4812      	ldr	r0, [pc, #72]	@ (800130c <ap_conn_func+0x94>)
 80012c2:	f005 fd15 	bl	8006cf0 <puts>
  sprintf(at_cmd, "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid,passwd);
 80012c6:	f107 000c 	add.w	r0, r7, #12
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	687a      	ldr	r2, [r7, #4]
 80012ce:	4910      	ldr	r1, [pc, #64]	@ (8001310 <ap_conn_func+0x98>)
 80012d0:	f005 fd16 	bl	8006d00 <siprintf>
  if(esp_at_command((uint8_t *)at_cmd, (uint8_t *)response, &length, 6000) != 0)
 80012d4:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 80012d8:	f107 000c 	add.w	r0, r7, #12
 80012dc:	f241 7370 	movw	r3, #6000	@ 0x1770
 80012e0:	4908      	ldr	r1, [pc, #32]	@ (8001304 <ap_conn_func+0x8c>)
 80012e2:	f7ff fe65 	bl	8000fb0 <esp_at_command>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d005      	beq.n	80012f8 <ap_conn_func+0x80>
      printf("ap scan command fail : %s\r\n",at_cmd);
 80012ec:	f107 030c 	add.w	r3, r7, #12
 80012f0:	4619      	mov	r1, r3
 80012f2:	4808      	ldr	r0, [pc, #32]	@ (8001314 <ap_conn_func+0x9c>)
 80012f4:	f005 fc8c 	bl	8006c10 <iprintf>
}
 80012f8:	3750      	adds	r7, #80	@ 0x50
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	0800a034 	.word	0x0800a034
 8001304:	2000021c 	.word	0x2000021c
 8001308:	0800a060 	.word	0x0800a060
 800130c:	0800a070 	.word	0x0800a070
 8001310:	0800a084 	.word	0x0800a084
 8001314:	0800a09c 	.word	0x0800a09c

08001318 <HAL_UART_RxCpltCallback>:
  if(esp_get_ip_addr(1) == 0)
      printf("ip_addr = [%s]\r\n", ip_addr);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]

    if(huart->Instance == USART6)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a23      	ldr	r2, [pc, #140]	@ (80013b4 <HAL_UART_RxCpltCallback+0x9c>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d117      	bne.n	800135a <HAL_UART_RxCpltCallback+0x42>
    {
        if(cb_data.length < MAX_ESP_RX_BUFFER)
 800132a:	4b23      	ldr	r3, [pc, #140]	@ (80013b8 <HAL_UART_RxCpltCallback+0xa0>)
 800132c:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8001330:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001334:	d20c      	bcs.n	8001350 <HAL_UART_RxCpltCallback+0x38>
        {
            cb_data.buf[cb_data.length++] = data;
 8001336:	4b20      	ldr	r3, [pc, #128]	@ (80013b8 <HAL_UART_RxCpltCallback+0xa0>)
 8001338:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800133c:	1c5a      	adds	r2, r3, #1
 800133e:	b291      	uxth	r1, r2
 8001340:	4a1d      	ldr	r2, [pc, #116]	@ (80013b8 <HAL_UART_RxCpltCallback+0xa0>)
 8001342:	f8a2 1400 	strh.w	r1, [r2, #1024]	@ 0x400
 8001346:	461a      	mov	r2, r3
 8001348:	4b1c      	ldr	r3, [pc, #112]	@ (80013bc <HAL_UART_RxCpltCallback+0xa4>)
 800134a:	7819      	ldrb	r1, [r3, #0]
 800134c:	4b1a      	ldr	r3, [pc, #104]	@ (80013b8 <HAL_UART_RxCpltCallback+0xa0>)
 800134e:	5499      	strb	r1, [r3, r2]
        }

        HAL_UART_Receive_IT(huart, &data, 1);
 8001350:	2201      	movs	r2, #1
 8001352:	491a      	ldr	r1, [pc, #104]	@ (80013bc <HAL_UART_RxCpltCallback+0xa4>)
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	f003 f99e 	bl	8004696 <HAL_UART_Receive_IT>
    }
    if(huart->Instance == USART2)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a18      	ldr	r2, [pc, #96]	@ (80013c0 <HAL_UART_RxCpltCallback+0xa8>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d122      	bne.n	80013aa <HAL_UART_RxCpltCallback+0x92>
    {
    	static int i=0;
    	rx2Data[i] = cdata;
 8001364:	4b17      	ldr	r3, [pc, #92]	@ (80013c4 <HAL_UART_RxCpltCallback+0xac>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a17      	ldr	r2, [pc, #92]	@ (80013c8 <HAL_UART_RxCpltCallback+0xb0>)
 800136a:	7811      	ldrb	r1, [r2, #0]
 800136c:	4a17      	ldr	r2, [pc, #92]	@ (80013cc <HAL_UART_RxCpltCallback+0xb4>)
 800136e:	54d1      	strb	r1, [r2, r3]
    	if(rx2Data[i] == '\r')
 8001370:	4b14      	ldr	r3, [pc, #80]	@ (80013c4 <HAL_UART_RxCpltCallback+0xac>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a15      	ldr	r2, [pc, #84]	@ (80013cc <HAL_UART_RxCpltCallback+0xb4>)
 8001376:	5cd3      	ldrb	r3, [r2, r3]
 8001378:	b2db      	uxtb	r3, r3
 800137a:	2b0d      	cmp	r3, #13
 800137c:	d10b      	bne.n	8001396 <HAL_UART_RxCpltCallback+0x7e>
    	{
    		rx2Data[i] = '\0';
 800137e:	4b11      	ldr	r3, [pc, #68]	@ (80013c4 <HAL_UART_RxCpltCallback+0xac>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a12      	ldr	r2, [pc, #72]	@ (80013cc <HAL_UART_RxCpltCallback+0xb4>)
 8001384:	2100      	movs	r1, #0
 8001386:	54d1      	strb	r1, [r2, r3]
    		rx2Flag = 1;
 8001388:	4b11      	ldr	r3, [pc, #68]	@ (80013d0 <HAL_UART_RxCpltCallback+0xb8>)
 800138a:	2201      	movs	r2, #1
 800138c:	701a      	strb	r2, [r3, #0]
    		i = 0;
 800138e:	4b0d      	ldr	r3, [pc, #52]	@ (80013c4 <HAL_UART_RxCpltCallback+0xac>)
 8001390:	2200      	movs	r2, #0
 8001392:	601a      	str	r2, [r3, #0]
 8001394:	e004      	b.n	80013a0 <HAL_UART_RxCpltCallback+0x88>
    	}
    	else
    	{
    		i++;
 8001396:	4b0b      	ldr	r3, [pc, #44]	@ (80013c4 <HAL_UART_RxCpltCallback+0xac>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	3301      	adds	r3, #1
 800139c:	4a09      	ldr	r2, [pc, #36]	@ (80013c4 <HAL_UART_RxCpltCallback+0xac>)
 800139e:	6013      	str	r3, [r2, #0]
    	}
    	HAL_UART_Receive_IT(huart, &cdata,1);
 80013a0:	2201      	movs	r2, #1
 80013a2:	4909      	ldr	r1, [pc, #36]	@ (80013c8 <HAL_UART_RxCpltCallback+0xb0>)
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f003 f976 	bl	8004696 <HAL_UART_Receive_IT>
    }
}
 80013aa:	bf00      	nop
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40011400 	.word	0x40011400
 80013b8:	20000654 	.word	0x20000654
 80013bc:	20000653 	.word	0x20000653
 80013c0:	40004400 	.word	0x40004400
 80013c4:	20000a58 	.word	0x20000a58
 80013c8:	20000652 	.word	0x20000652
 80013cc:	20000620 	.word	0x20000620
 80013d0:	2000061c 	.word	0x2000061c

080013d4 <AiotClient_Init>:


void AiotClient_Init()
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
//	reset_func();
//	version_func();
	ap_conn_func(SSID,PASS);
 80013d8:	4906      	ldr	r1, [pc, #24]	@ (80013f4 <AiotClient_Init+0x20>)
 80013da:	4807      	ldr	r0, [pc, #28]	@ (80013f8 <AiotClient_Init+0x24>)
 80013dc:	f7ff ff4c 	bl	8001278 <ap_conn_func>
//	ip_state_func();
	request_ip_addr(1);
 80013e0:	2001      	movs	r0, #1
 80013e2:	f7ff fe6d 	bl	80010c0 <request_ip_addr>
	esp_client_conn();
 80013e6:	f7ff fee1 	bl	80011ac <esp_client_conn>
	esp_get_status();
 80013ea:	f7ff ff0b 	bl	8001204 <esp_get_status>
}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	0800a0fc 	.word	0x0800a0fc
 80013f8:	0800a108 	.word	0x0800a108

080013fc <esp_send_data>:

void esp_send_data(char *data)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b094      	sub	sp, #80	@ 0x50
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 8001404:	f107 0310 	add.w	r3, r7, #16
 8001408:	2240      	movs	r2, #64	@ 0x40
 800140a:	2100      	movs	r1, #0
 800140c:	4618      	mov	r0, r3
 800140e:	f005 fd71 	bl	8006ef4 <memset>
	uint16_t length = 0;
 8001412:	2300      	movs	r3, #0
 8001414:	81fb      	strh	r3, [r7, #14]
	sprintf(at_cmd,"AT+CIPSEND=%d\r\n",strlen(data));
 8001416:	6878      	ldr	r0, [r7, #4]
 8001418:	f7fe ff42 	bl	80002a0 <strlen>
 800141c:	4602      	mov	r2, r0
 800141e:	f107 0310 	add.w	r3, r7, #16
 8001422:	490e      	ldr	r1, [pc, #56]	@ (800145c <esp_send_data+0x60>)
 8001424:	4618      	mov	r0, r3
 8001426:	f005 fc6b 	bl	8006d00 <siprintf>
	if(esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 1000) == 0)
 800142a:	f107 020e 	add.w	r2, r7, #14
 800142e:	f107 0010 	add.w	r0, r7, #16
 8001432:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001436:	490a      	ldr	r1, [pc, #40]	@ (8001460 <esp_send_data+0x64>)
 8001438:	f7ff fdba 	bl	8000fb0 <esp_at_command>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d107      	bne.n	8001452 <esp_send_data+0x56>
	{
		esp_at_command((uint8_t *)data,(uint8_t *)response, &length, 1000);
 8001442:	f107 020e 	add.w	r2, r7, #14
 8001446:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800144a:	4905      	ldr	r1, [pc, #20]	@ (8001460 <esp_send_data+0x64>)
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f7ff fdaf 	bl	8000fb0 <esp_at_command>
	}
}
 8001452:	bf00      	nop
 8001454:	3750      	adds	r7, #80	@ 0x50
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	0800a110 	.word	0x0800a110
 8001460:	2000021c 	.word	0x2000021c

08001464 <drv_uart_init>:

//==================uart2=========================
int drv_uart_init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart2, &cdata,1);
 8001468:	2201      	movs	r2, #1
 800146a:	4903      	ldr	r1, [pc, #12]	@ (8001478 <drv_uart_init+0x14>)
 800146c:	4803      	ldr	r0, [pc, #12]	@ (800147c <drv_uart_init+0x18>)
 800146e:	f003 f912 	bl	8004696 <HAL_UART_Receive_IT>
    return 0;
 8001472:	2300      	movs	r3, #0
}
 8001474:	4618      	mov	r0, r3
 8001476:	bd80      	pop	{r7, pc}
 8001478:	20000652 	.word	0x20000652
 800147c:	20000aec 	.word	0x20000aec

08001480 <__io_putchar>:
        return -1;

    return 0;
}
int __io_putchar(int ch)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
    if(HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10) == HAL_OK)
 8001488:	1d39      	adds	r1, r7, #4
 800148a:	230a      	movs	r3, #10
 800148c:	2201      	movs	r2, #1
 800148e:	4807      	ldr	r0, [pc, #28]	@ (80014ac <__io_putchar+0x2c>)
 8001490:	f003 f876 	bl	8004580 <HAL_UART_Transmit>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d101      	bne.n	800149e <__io_putchar+0x1e>
        return ch;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	e001      	b.n	80014a2 <__io_putchar+0x22>
    return -1;
 800149e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	20000aec 	.word	0x20000aec

080014b0 <angle_to_ccr>:
/* USER CODE BEGIN 0 */
	int angle = 0;
	int step = 1;


	uint16_t angle_to_ccr(int angle){
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
		if(angle < 0) angle = 0;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	da01      	bge.n	80014c2 <angle_to_ccr+0x12>
 80014be:	2300      	movs	r3, #0
 80014c0:	607b      	str	r3, [r7, #4]
		if(angle > 180) angle = 180;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2bb4      	cmp	r3, #180	@ 0xb4
 80014c6:	dd01      	ble.n	80014cc <angle_to_ccr+0x1c>
 80014c8:	23b4      	movs	r3, #180	@ 0xb4
 80014ca:	607b      	str	r3, [r7, #4]
		return 500 + (2500 - 500) * angle / 180; // 500~2500us
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80014d2:	fb02 f303 	mul.w	r3, r2, r3
 80014d6:	4a08      	ldr	r2, [pc, #32]	@ (80014f8 <angle_to_ccr+0x48>)
 80014d8:	fb82 1203 	smull	r1, r2, r2, r3
 80014dc:	441a      	add	r2, r3
 80014de:	11d2      	asrs	r2, r2, #7
 80014e0:	17db      	asrs	r3, r3, #31
 80014e2:	1ad3      	subs	r3, r2, r3
 80014e4:	b29b      	uxth	r3, r3
 80014e6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80014ea:	b29b      	uxth	r3, r3
	}
 80014ec:	4618      	mov	r0, r3
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr
 80014f8:	b60b60b7 	.word	0xb60b60b7
 80014fc:	00000000 	.word	0x00000000

08001500 <xy_to_angle>:


	int xy_to_angle(double x, double y) {
 8001500:	b580      	push	{r7, lr}
 8001502:	b08a      	sub	sp, #40	@ 0x28
 8001504:	af00      	add	r7, sp, #0
 8001506:	ed87 0b02 	vstr	d0, [r7, #8]
 800150a:	ed87 1b00 	vstr	d1, [r7]
	    double dx = x - TURRET_X;
 800150e:	f04f 0200 	mov.w	r2, #0
 8001512:	4b39      	ldr	r3, [pc, #228]	@ (80015f8 <xy_to_angle+0xf8>)
 8001514:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001518:	f7fe fed0 	bl	80002bc <__adddf3>
 800151c:	4602      	mov	r2, r0
 800151e:	460b      	mov	r3, r1
 8001520:	e9c7 2306 	strd	r2, r3, [r7, #24]
	    double dy = y - TURRET_Y;
 8001524:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001528:	e9c7 2304 	strd	r2, r3, [r7, #16]

	    double deg = atan2(dy, dx) * 180.0 / M_PI; // -180 ~ +180
 800152c:	ed97 1b06 	vldr	d1, [r7, #24]
 8001530:	ed97 0b04 	vldr	d0, [r7, #16]
 8001534:	f008 fa6a 	bl	8009a0c <atan2>
 8001538:	ec51 0b10 	vmov	r0, r1, d0
 800153c:	f04f 0200 	mov.w	r2, #0
 8001540:	4b2e      	ldr	r3, [pc, #184]	@ (80015fc <xy_to_angle+0xfc>)
 8001542:	f7ff f871 	bl	8000628 <__aeabi_dmul>
 8001546:	4602      	mov	r2, r0
 8001548:	460b      	mov	r3, r1
 800154a:	4610      	mov	r0, r2
 800154c:	4619      	mov	r1, r3
 800154e:	a328      	add	r3, pc, #160	@ (adr r3, 80015f0 <xy_to_angle+0xf0>)
 8001550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001554:	f7ff f992 	bl	800087c <__aeabi_ddiv>
 8001558:	4602      	mov	r2, r0
 800155a:	460b      	mov	r3, r1
 800155c:	e9c7 2308 	strd	r2, r3, [r7, #32]
	    if (deg < 0) deg += 360.0;                  // 0 ~ 360 
 8001560:	f04f 0200 	mov.w	r2, #0
 8001564:	f04f 0300 	mov.w	r3, #0
 8001568:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800156c:	f7ff face 	bl	8000b0c <__aeabi_dcmplt>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d00a      	beq.n	800158c <xy_to_angle+0x8c>
 8001576:	f04f 0200 	mov.w	r2, #0
 800157a:	4b21      	ldr	r3, [pc, #132]	@ (8001600 <xy_to_angle+0x100>)
 800157c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001580:	f7fe fe9c 	bl	80002bc <__adddf3>
 8001584:	4602      	mov	r2, r0
 8001586:	460b      	mov	r3, r1
 8001588:	e9c7 2308 	strd	r2, r3, [r7, #32]

	    //  0~180      .
	    //  0 +X  0~180 clamp.
	    if (deg > 180.0) deg = 180.0;
 800158c:	f04f 0200 	mov.w	r2, #0
 8001590:	4b1a      	ldr	r3, [pc, #104]	@ (80015fc <xy_to_angle+0xfc>)
 8001592:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001596:	f7ff fad7 	bl	8000b48 <__aeabi_dcmpgt>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d004      	beq.n	80015aa <xy_to_angle+0xaa>
 80015a0:	f04f 0200 	mov.w	r2, #0
 80015a4:	4b15      	ldr	r3, [pc, #84]	@ (80015fc <xy_to_angle+0xfc>)
 80015a6:	e9c7 2308 	strd	r2, r3, [r7, #32]
	    if (deg < 0.0)   deg = 0.0;
 80015aa:	f04f 0200 	mov.w	r2, #0
 80015ae:	f04f 0300 	mov.w	r3, #0
 80015b2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80015b6:	f7ff faa9 	bl	8000b0c <__aeabi_dcmplt>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d005      	beq.n	80015cc <xy_to_angle+0xcc>
 80015c0:	f04f 0200 	mov.w	r2, #0
 80015c4:	f04f 0300 	mov.w	r3, #0
 80015c8:	e9c7 2308 	strd	r2, r3, [r7, #32]

	    return (int)(deg + 0.5); // 
 80015cc:	f04f 0200 	mov.w	r2, #0
 80015d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001604 <xy_to_angle+0x104>)
 80015d2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80015d6:	f7fe fe71 	bl	80002bc <__adddf3>
 80015da:	4602      	mov	r2, r0
 80015dc:	460b      	mov	r3, r1
 80015de:	4610      	mov	r0, r2
 80015e0:	4619      	mov	r1, r3
 80015e2:	f7ff fad1 	bl	8000b88 <__aeabi_d2iz>
 80015e6:	4603      	mov	r3, r0
	}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3728      	adds	r7, #40	@ 0x28
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	54442d18 	.word	0x54442d18
 80015f4:	400921fb 	.word	0x400921fb
 80015f8:	40340000 	.word	0x40340000
 80015fc:	40668000 	.word	0x40668000
 8001600:	40768000 	.word	0x40768000
 8001604:	3fe00000 	.word	0x3fe00000

08001608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001608:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800160c:	b086      	sub	sp, #24
 800160e:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
		int ret = 0;
 8001610:	2300      	movs	r3, #0
 8001612:	60fb      	str	r3, [r7, #12]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001614:	f000 fed6 	bl	80023c4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001618:	f000 f96e 	bl	80018f8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800161c:	f000 fafc 	bl	8001c18 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001620:	f000 faa6 	bl	8001b70 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001624:	f000 f9d2 	bl	80019cc <MX_TIM1_Init>
  MX_USART6_UART_Init();
 8001628:	f000 facc 	bl	8001bc4 <MX_USART6_UART_Init>
  MX_TIM3_Init();
 800162c:	f000 fa52 	bl	8001ad4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001630:	2100      	movs	r1, #0
 8001632:	4895      	ldr	r0, [pc, #596]	@ (8001888 <main+0x280>)
 8001634:	f002 f85c 	bl	80036f0 <HAL_TIM_PWM_Start>

	  printf("Start main() - wifi\r\n");
 8001638:	4894      	ldr	r0, [pc, #592]	@ (800188c <main+0x284>)
 800163a:	f005 fb59 	bl	8006cf0 <puts>
	  ret |= drv_uart_init();
 800163e:	f7ff ff11 	bl	8001464 <drv_uart_init>
 8001642:	4602      	mov	r2, r0
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	4313      	orrs	r3, r2
 8001648:	60fb      	str	r3, [r7, #12]
	  ret |= drv_esp_init();
 800164a:	f7ff fdfd 	bl	8001248 <drv_esp_init>
 800164e:	4602      	mov	r2, r0
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	4313      	orrs	r3, r2
 8001654:	60fb      	str	r3, [r7, #12]
	  if(ret != 0)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d004      	beq.n	8001666 <main+0x5e>
	  {
		  printf("Esp response error\r\n");
 800165c:	488c      	ldr	r0, [pc, #560]	@ (8001890 <main+0x288>)
 800165e:	f005 fb47 	bl	8006cf0 <puts>
		  Error_Handler();
 8001662:	f000 fc15 	bl	8001e90 <Error_Handler>
	  }

	  AiotClient_Init();
 8001666:	f7ff feb5 	bl	80013d4 <AiotClient_Init>
	  if(HAL_TIM_Base_Start_IT(&htim3) != HAL_OK)
 800166a:	488a      	ldr	r0, [pc, #552]	@ (8001894 <main+0x28c>)
 800166c:	f001 ff8e 	bl	800358c <HAL_TIM_Base_Start_IT>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <main+0x72>
	  {
		  Error_Handler();
 8001676:	f000 fc0b 	bl	8001e90 <Error_Handler>
	  }


	 __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, angle_to_ccr(0));
 800167a:	2000      	movs	r0, #0
 800167c:	f7ff ff18 	bl	80014b0 <angle_to_ccr>
 8001680:	4603      	mov	r3, r0
 8001682:	461a      	mov	r2, r3
 8001684:	4b80      	ldr	r3, [pc, #512]	@ (8001888 <main+0x280>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	635a      	str	r2, [r3, #52]	@ 0x34
	  HAL_Delay(5000);  // 5000ms = 5
 800168a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800168e:	f000 ff0b 	bl	80024a8 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	      if(strstr((char *)cb_data.buf,"+IPD") && cb_data.buf[cb_data.length-1] == '\n')
 8001692:	4981      	ldr	r1, [pc, #516]	@ (8001898 <main+0x290>)
 8001694:	4881      	ldr	r0, [pc, #516]	@ (800189c <main+0x294>)
 8001696:	f005 fcc3 	bl	8007020 <strstr>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d01d      	beq.n	80016dc <main+0xd4>
 80016a0:	4b7e      	ldr	r3, [pc, #504]	@ (800189c <main+0x294>)
 80016a2:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80016a6:	3b01      	subs	r3, #1
 80016a8:	4a7c      	ldr	r2, [pc, #496]	@ (800189c <main+0x294>)
 80016aa:	5cd3      	ldrb	r3, [r2, r3]
 80016ac:	2b0a      	cmp	r3, #10
 80016ae:	d115      	bne.n	80016dc <main+0xd4>
	      {
	          strcpy(strBuff,strchr((char *)cb_data.buf,'['));
 80016b0:	215b      	movs	r1, #91	@ 0x5b
 80016b2:	487a      	ldr	r0, [pc, #488]	@ (800189c <main+0x294>)
 80016b4:	f005 fc26 	bl	8006f04 <strchr>
 80016b8:	4603      	mov	r3, r0
 80016ba:	4619      	mov	r1, r3
 80016bc:	4878      	ldr	r0, [pc, #480]	@ (80018a0 <main+0x298>)
 80016be:	f005 fd3c 	bl	800713a <strcpy>
	          memset(cb_data.buf,0x0,sizeof(cb_data.buf));
 80016c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016c6:	2100      	movs	r1, #0
 80016c8:	4874      	ldr	r0, [pc, #464]	@ (800189c <main+0x294>)
 80016ca:	f005 fc13 	bl	8006ef4 <memset>
	          cb_data.length = 0;
 80016ce:	4b73      	ldr	r3, [pc, #460]	@ (800189c <main+0x294>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
	          esp_event(strBuff);
 80016d6:	4872      	ldr	r0, [pc, #456]	@ (80018a0 <main+0x298>)
 80016d8:	f000 fb2c 	bl	8001d34 <esp_event>
	      }

	      if(rx2Flag)
 80016dc:	4b71      	ldr	r3, [pc, #452]	@ (80018a4 <main+0x29c>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d006      	beq.n	80016f4 <main+0xec>
	      {
	          printf("recv2 : %s\r\n",rx2Data);
 80016e6:	4970      	ldr	r1, [pc, #448]	@ (80018a8 <main+0x2a0>)
 80016e8:	4870      	ldr	r0, [pc, #448]	@ (80018ac <main+0x2a4>)
 80016ea:	f005 fa91 	bl	8006c10 <iprintf>
	          rx2Flag =0;
 80016ee:	4b6d      	ldr	r3, [pc, #436]	@ (80018a4 <main+0x29c>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	701a      	strb	r2, [r3, #0]
	      }

	      if(newCoordFlag)
 80016f4:	4b6e      	ldr	r3, [pc, #440]	@ (80018b0 <main+0x2a8>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	f000 8081 	beq.w	8001800 <main+0x1f8>
	      {
	          newCoordFlag = 0;
 80016fe:	4b6c      	ldr	r3, [pc, #432]	@ (80018b0 <main+0x2a8>)
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
	          int angle = xy_to_angle(targetX, targetY);
 8001704:	4b6b      	ldr	r3, [pc, #428]	@ (80018b4 <main+0x2ac>)
 8001706:	ed93 7b00 	vldr	d7, [r3]
 800170a:	4b6b      	ldr	r3, [pc, #428]	@ (80018b8 <main+0x2b0>)
 800170c:	ed93 6b00 	vldr	d6, [r3]
 8001710:	eeb0 1a46 	vmov.f32	s2, s12
 8001714:	eef0 1a66 	vmov.f32	s3, s13
 8001718:	eeb0 0a47 	vmov.f32	s0, s14
 800171c:	eef0 0a67 	vmov.f32	s1, s15
 8001720:	f7ff feee 	bl	8001500 <xy_to_angle>
 8001724:	60b8      	str	r0, [r7, #8]
	          __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, angle_to_ccr(angle));
 8001726:	68b8      	ldr	r0, [r7, #8]
 8001728:	f7ff fec2 	bl	80014b0 <angle_to_ccr>
 800172c:	4603      	mov	r3, r0
 800172e:	461a      	mov	r2, r3
 8001730:	4b55      	ldr	r3, [pc, #340]	@ (8001888 <main+0x280>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	635a      	str	r2, [r3, #52]	@ 0x34
	          printf("Move servo to angle %d (X:%.2f, Y:%.2f)\r\n", angle, targetX, targetY);
 8001736:	4b5f      	ldr	r3, [pc, #380]	@ (80018b4 <main+0x2ac>)
 8001738:	e9d3 0100 	ldrd	r0, r1, [r3]
 800173c:	4b5e      	ldr	r3, [pc, #376]	@ (80018b8 <main+0x2b0>)
 800173e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001742:	e9cd 2300 	strd	r2, r3, [sp]
 8001746:	4602      	mov	r2, r0
 8001748:	460b      	mov	r3, r1
 800174a:	68b9      	ldr	r1, [r7, #8]
 800174c:	485b      	ldr	r0, [pc, #364]	@ (80018bc <main+0x2b4>)
 800174e:	f005 fa5f 	bl	8006c10 <iprintf>

	          HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001752:	2201      	movs	r2, #1
 8001754:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001758:	4859      	ldr	r0, [pc, #356]	@ (80018c0 <main+0x2b8>)
 800175a:	f001 f9f1 	bl	8002b40 <HAL_GPIO_WritePin>
	          pb10Active = 1;
 800175e:	4b59      	ldr	r3, [pc, #356]	@ (80018c4 <main+0x2bc>)
 8001760:	2201      	movs	r2, #1
 8001762:	601a      	str	r2, [r3, #0]
	          pb10StartTime = tim3Sec;   // 1   tim3Sec 
 8001764:	4b58      	ldr	r3, [pc, #352]	@ (80018c8 <main+0x2c0>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a58      	ldr	r2, [pc, #352]	@ (80018cc <main+0x2c4>)
 800176a:	6013      	str	r3, [r2, #0]
//	          printf("Sent coords: %s", sendBuf);


	          //     (while  )
	          static double prevX = -9999, prevY = -9999;
	          const double eps = 0.01;  // 0.01    
 800176c:	a344      	add	r3, pc, #272	@ (adr r3, 8001880 <main+0x278>)
 800176e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001772:	e9c7 2300 	strd	r2, r3, [r7]

	          if(fabs(targetX - prevX) > eps || fabs(targetY - prevY) > eps)
 8001776:	4b4f      	ldr	r3, [pc, #316]	@ (80018b4 <main+0x2ac>)
 8001778:	e9d3 0100 	ldrd	r0, r1, [r3]
 800177c:	4b54      	ldr	r3, [pc, #336]	@ (80018d0 <main+0x2c8>)
 800177e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001782:	f7fe fd99 	bl	80002b8 <__aeabi_dsub>
 8001786:	4602      	mov	r2, r0
 8001788:	460b      	mov	r3, r1
 800178a:	4614      	mov	r4, r2
 800178c:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001790:	4622      	mov	r2, r4
 8001792:	462b      	mov	r3, r5
 8001794:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001798:	f7ff f9b8 	bl	8000b0c <__aeabi_dcmplt>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d115      	bne.n	80017ce <main+0x1c6>
 80017a2:	4b45      	ldr	r3, [pc, #276]	@ (80018b8 <main+0x2b0>)
 80017a4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017a8:	4b4a      	ldr	r3, [pc, #296]	@ (80018d4 <main+0x2cc>)
 80017aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ae:	f7fe fd83 	bl	80002b8 <__aeabi_dsub>
 80017b2:	4602      	mov	r2, r0
 80017b4:	460b      	mov	r3, r1
 80017b6:	4690      	mov	r8, r2
 80017b8:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 80017bc:	4642      	mov	r2, r8
 80017be:	464b      	mov	r3, r9
 80017c0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80017c4:	f7ff f9a2 	bl	8000b0c <__aeabi_dcmplt>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d018      	beq.n	8001800 <main+0x1f8>
	          {
	              printf("Send and save coord: X=%.2f, Y=%.2f\n", targetX, targetY);
 80017ce:	4b39      	ldr	r3, [pc, #228]	@ (80018b4 <main+0x2ac>)
 80017d0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017d4:	4b38      	ldr	r3, [pc, #224]	@ (80018b8 <main+0x2b0>)
 80017d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017da:	e9cd 2300 	strd	r2, r3, [sp]
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	483d      	ldr	r0, [pc, #244]	@ (80018d8 <main+0x2d0>)
 80017e4:	f005 fa14 	bl	8006c10 <iprintf>
	              prevX = targetX;
 80017e8:	4b32      	ldr	r3, [pc, #200]	@ (80018b4 <main+0x2ac>)
 80017ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ee:	4938      	ldr	r1, [pc, #224]	@ (80018d0 <main+0x2c8>)
 80017f0:	e9c1 2300 	strd	r2, r3, [r1]
	              prevY = targetY;
 80017f4:	4b30      	ldr	r3, [pc, #192]	@ (80018b8 <main+0x2b0>)
 80017f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017fa:	4936      	ldr	r1, [pc, #216]	@ (80018d4 <main+0x2cc>)
 80017fc:	e9c1 2300 	strd	r2, r3, [r1]
	          }
	      }

	      if(tim3Flag1Sec)
 8001800:	4b36      	ldr	r3, [pc, #216]	@ (80018dc <main+0x2d4>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d019      	beq.n	800183c <main+0x234>
	      {
	          tim3Flag1Sec = 0;
 8001808:	4b34      	ldr	r3, [pc, #208]	@ (80018dc <main+0x2d4>)
 800180a:	2200      	movs	r2, #0
 800180c:	601a      	str	r2, [r3, #0]
	          if(!(tim3Sec%10))
 800180e:	4b2e      	ldr	r3, [pc, #184]	@ (80018c8 <main+0x2c0>)
 8001810:	6819      	ldr	r1, [r3, #0]
 8001812:	4b33      	ldr	r3, [pc, #204]	@ (80018e0 <main+0x2d8>)
 8001814:	fba3 2301 	umull	r2, r3, r3, r1
 8001818:	08da      	lsrs	r2, r3, #3
 800181a:	4613      	mov	r3, r2
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	4413      	add	r3, r2
 8001820:	005b      	lsls	r3, r3, #1
 8001822:	1aca      	subs	r2, r1, r3
 8001824:	2a00      	cmp	r2, #0
 8001826:	d109      	bne.n	800183c <main+0x234>
	          {
	              if(esp_get_status() != 0)
 8001828:	f7ff fcec 	bl	8001204 <esp_get_status>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d004      	beq.n	800183c <main+0x234>
	              {
	                  printf("server connecting ...\r\n");
 8001832:	482c      	ldr	r0, [pc, #176]	@ (80018e4 <main+0x2dc>)
 8001834:	f005 fa5c 	bl	8006cf0 <puts>
	                  esp_client_conn();
 8001838:	f7ff fcb8 	bl	80011ac <esp_client_conn>
	              }
	          }
	      }
	      if(pb10Active)
 800183c:	4b21      	ldr	r3, [pc, #132]	@ (80018c4 <main+0x2bc>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2b00      	cmp	r3, #0
 8001842:	f43f af26 	beq.w	8001692 <main+0x8a>
	      {
	          if((tim3Sec - pb10StartTime) >= 3) // 3 
 8001846:	4b20      	ldr	r3, [pc, #128]	@ (80018c8 <main+0x2c0>)
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	4b20      	ldr	r3, [pc, #128]	@ (80018cc <main+0x2c4>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	1ad3      	subs	r3, r2, r3
 8001850:	2b02      	cmp	r3, #2
 8001852:	f67f af1e 	bls.w	8001692 <main+0x8a>
	          {
	              HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET); // OFF
 8001856:	2200      	movs	r2, #0
 8001858:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800185c:	4818      	ldr	r0, [pc, #96]	@ (80018c0 <main+0x2b8>)
 800185e:	f001 f96f 	bl	8002b40 <HAL_GPIO_WritePin>
		          sprintf(sendBuf, "[%s]OK\n", "RADAR_1");
 8001862:	4a21      	ldr	r2, [pc, #132]	@ (80018e8 <main+0x2e0>)
 8001864:	4921      	ldr	r1, [pc, #132]	@ (80018ec <main+0x2e4>)
 8001866:	4822      	ldr	r0, [pc, #136]	@ (80018f0 <main+0x2e8>)
 8001868:	f005 fa4a 	bl	8006d00 <siprintf>
		          esp_send_data(sendBuf);
 800186c:	4820      	ldr	r0, [pc, #128]	@ (80018f0 <main+0x2e8>)
 800186e:	f7ff fdc5 	bl	80013fc <esp_send_data>
	              pb10Active = 0;
 8001872:	4b14      	ldr	r3, [pc, #80]	@ (80018c4 <main+0x2bc>)
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
	              printf("PB10 OFF\n");
 8001878:	481e      	ldr	r0, [pc, #120]	@ (80018f4 <main+0x2ec>)
 800187a:	f005 fa39 	bl	8006cf0 <puts>
	      if(strstr((char *)cb_data.buf,"+IPD") && cb_data.buf[cb_data.length-1] == '\n')
 800187e:	e708      	b.n	8001692 <main+0x8a>
 8001880:	47ae147b 	.word	0x47ae147b
 8001884:	3f847ae1 	.word	0x3f847ae1
 8001888:	20000a5c 	.word	0x20000a5c
 800188c:	0800a120 	.word	0x0800a120
 8001890:	0800a138 	.word	0x0800a138
 8001894:	20000aa4 	.word	0x20000aa4
 8001898:	0800a14c 	.word	0x0800a14c
 800189c:	20000654 	.word	0x20000654
 80018a0:	20000b9c 	.word	0x20000b9c
 80018a4:	2000061c 	.word	0x2000061c
 80018a8:	20000620 	.word	0x20000620
 80018ac:	0800a154 	.word	0x0800a154
 80018b0:	20000b7c 	.word	0x20000b7c
 80018b4:	20000b80 	.word	0x20000b80
 80018b8:	20000b88 	.word	0x20000b88
 80018bc:	0800a164 	.word	0x0800a164
 80018c0:	40020400 	.word	0x40020400
 80018c4:	20000b90 	.word	0x20000b90
 80018c8:	20000b98 	.word	0x20000b98
 80018cc:	20000b94 	.word	0x20000b94
 80018d0:	20000008 	.word	0x20000008
 80018d4:	20000010 	.word	0x20000010
 80018d8:	0800a190 	.word	0x0800a190
 80018dc:	20000000 	.word	0x20000000
 80018e0:	cccccccd 	.word	0xcccccccd
 80018e4:	0800a1b8 	.word	0x0800a1b8
 80018e8:	0800a1d0 	.word	0x0800a1d0
 80018ec:	0800a1d8 	.word	0x0800a1d8
 80018f0:	20000bdc 	.word	0x20000bdc
 80018f4:	0800a1e0 	.word	0x0800a1e0

080018f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b094      	sub	sp, #80	@ 0x50
 80018fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018fe:	f107 0320 	add.w	r3, r7, #32
 8001902:	2230      	movs	r2, #48	@ 0x30
 8001904:	2100      	movs	r1, #0
 8001906:	4618      	mov	r0, r3
 8001908:	f005 faf4 	bl	8006ef4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800190c:	f107 030c 	add.w	r3, r7, #12
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]
 800191a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800191c:	2300      	movs	r3, #0
 800191e:	60bb      	str	r3, [r7, #8]
 8001920:	4b28      	ldr	r3, [pc, #160]	@ (80019c4 <SystemClock_Config+0xcc>)
 8001922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001924:	4a27      	ldr	r2, [pc, #156]	@ (80019c4 <SystemClock_Config+0xcc>)
 8001926:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800192a:	6413      	str	r3, [r2, #64]	@ 0x40
 800192c:	4b25      	ldr	r3, [pc, #148]	@ (80019c4 <SystemClock_Config+0xcc>)
 800192e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001930:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001934:	60bb      	str	r3, [r7, #8]
 8001936:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001938:	2300      	movs	r3, #0
 800193a:	607b      	str	r3, [r7, #4]
 800193c:	4b22      	ldr	r3, [pc, #136]	@ (80019c8 <SystemClock_Config+0xd0>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a21      	ldr	r2, [pc, #132]	@ (80019c8 <SystemClock_Config+0xd0>)
 8001942:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001946:	6013      	str	r3, [r2, #0]
 8001948:	4b1f      	ldr	r3, [pc, #124]	@ (80019c8 <SystemClock_Config+0xd0>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001950:	607b      	str	r3, [r7, #4]
 8001952:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001954:	2302      	movs	r3, #2
 8001956:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001958:	2301      	movs	r3, #1
 800195a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800195c:	2310      	movs	r3, #16
 800195e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001960:	2302      	movs	r3, #2
 8001962:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001964:	2300      	movs	r3, #0
 8001966:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001968:	2310      	movs	r3, #16
 800196a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800196c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001970:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001972:	2304      	movs	r3, #4
 8001974:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001976:	2304      	movs	r3, #4
 8001978:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800197a:	f107 0320 	add.w	r3, r7, #32
 800197e:	4618      	mov	r0, r3
 8001980:	f001 f91c 	bl	8002bbc <HAL_RCC_OscConfig>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800198a:	f000 fa81 	bl	8001e90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800198e:	230f      	movs	r3, #15
 8001990:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001992:	2302      	movs	r3, #2
 8001994:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001996:	2300      	movs	r3, #0
 8001998:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800199a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800199e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019a0:	2300      	movs	r3, #0
 80019a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019a4:	f107 030c 	add.w	r3, r7, #12
 80019a8:	2102      	movs	r1, #2
 80019aa:	4618      	mov	r0, r3
 80019ac:	f001 fb7e 	bl	80030ac <HAL_RCC_ClockConfig>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80019b6:	f000 fa6b 	bl	8001e90 <Error_Handler>
  }
}
 80019ba:	bf00      	nop
 80019bc:	3750      	adds	r7, #80	@ 0x50
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40023800 	.word	0x40023800
 80019c8:	40007000 	.word	0x40007000

080019cc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b092      	sub	sp, #72	@ 0x48
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */
  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019d2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	60da      	str	r2, [r3, #12]
 80019ea:	611a      	str	r2, [r3, #16]
 80019ec:	615a      	str	r2, [r3, #20]
 80019ee:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80019f0:	1d3b      	adds	r3, r7, #4
 80019f2:	2220      	movs	r2, #32
 80019f4:	2100      	movs	r1, #0
 80019f6:	4618      	mov	r0, r3
 80019f8:	f005 fa7c 	bl	8006ef4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019fc:	4b33      	ldr	r3, [pc, #204]	@ (8001acc <MX_TIM1_Init+0x100>)
 80019fe:	4a34      	ldr	r2, [pc, #208]	@ (8001ad0 <MX_TIM1_Init+0x104>)
 8001a00:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8001a02:	4b32      	ldr	r3, [pc, #200]	@ (8001acc <MX_TIM1_Init+0x100>)
 8001a04:	2253      	movs	r2, #83	@ 0x53
 8001a06:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a08:	4b30      	ldr	r3, [pc, #192]	@ (8001acc <MX_TIM1_Init+0x100>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 8001a0e:	4b2f      	ldr	r3, [pc, #188]	@ (8001acc <MX_TIM1_Init+0x100>)
 8001a10:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001a14:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a16:	4b2d      	ldr	r3, [pc, #180]	@ (8001acc <MX_TIM1_Init+0x100>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a1c:	4b2b      	ldr	r3, [pc, #172]	@ (8001acc <MX_TIM1_Init+0x100>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a22:	4b2a      	ldr	r3, [pc, #168]	@ (8001acc <MX_TIM1_Init+0x100>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001a28:	4828      	ldr	r0, [pc, #160]	@ (8001acc <MX_TIM1_Init+0x100>)
 8001a2a:	f001 fe11 	bl	8003650 <HAL_TIM_PWM_Init>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001a34:	f000 fa2c 	bl	8001e90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a40:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001a44:	4619      	mov	r1, r3
 8001a46:	4821      	ldr	r0, [pc, #132]	@ (8001acc <MX_TIM1_Init+0x100>)
 8001a48:	f002 fc76 	bl	8004338 <HAL_TIMEx_MasterConfigSynchronization>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001a52:	f000 fa1d 	bl	8001e90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a56:	2360      	movs	r3, #96	@ 0x60
 8001a58:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a62:	2300      	movs	r3, #0
 8001a64:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a66:	2300      	movs	r3, #0
 8001a68:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a76:	2200      	movs	r2, #0
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4814      	ldr	r0, [pc, #80]	@ (8001acc <MX_TIM1_Init+0x100>)
 8001a7c:	f001 ffd8 	bl	8003a30 <HAL_TIM_PWM_ConfigChannel>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001a86:	f000 fa03 	bl	8001e90 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a92:	2300      	movs	r3, #0
 8001a94:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a96:	2300      	movs	r3, #0
 8001a98:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001aa2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001aa8:	1d3b      	adds	r3, r7, #4
 8001aaa:	4619      	mov	r1, r3
 8001aac:	4807      	ldr	r0, [pc, #28]	@ (8001acc <MX_TIM1_Init+0x100>)
 8001aae:	f002 fcb1 	bl	8004414 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d001      	beq.n	8001abc <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8001ab8:	f000 f9ea 	bl	8001e90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001abc:	4803      	ldr	r0, [pc, #12]	@ (8001acc <MX_TIM1_Init+0x100>)
 8001abe:	f000 fa61 	bl	8001f84 <HAL_TIM_MspPostInit>

}
 8001ac2:	bf00      	nop
 8001ac4:	3748      	adds	r7, #72	@ 0x48
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	20000a5c 	.word	0x20000a5c
 8001ad0:	40010000 	.word	0x40010000

08001ad4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b086      	sub	sp, #24
 8001ad8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ada:	f107 0308 	add.w	r3, r7, #8
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]
 8001ae2:	605a      	str	r2, [r3, #4]
 8001ae4:	609a      	str	r2, [r3, #8]
 8001ae6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ae8:	463b      	mov	r3, r7
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]
 8001aee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001af0:	4b1d      	ldr	r3, [pc, #116]	@ (8001b68 <MX_TIM3_Init+0x94>)
 8001af2:	4a1e      	ldr	r2, [pc, #120]	@ (8001b6c <MX_TIM3_Init+0x98>)
 8001af4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001af6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b68 <MX_TIM3_Init+0x94>)
 8001af8:	2253      	movs	r2, #83	@ 0x53
 8001afa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001afc:	4b1a      	ldr	r3, [pc, #104]	@ (8001b68 <MX_TIM3_Init+0x94>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001b02:	4b19      	ldr	r3, [pc, #100]	@ (8001b68 <MX_TIM3_Init+0x94>)
 8001b04:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b08:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b0a:	4b17      	ldr	r3, [pc, #92]	@ (8001b68 <MX_TIM3_Init+0x94>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b10:	4b15      	ldr	r3, [pc, #84]	@ (8001b68 <MX_TIM3_Init+0x94>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b16:	4814      	ldr	r0, [pc, #80]	@ (8001b68 <MX_TIM3_Init+0x94>)
 8001b18:	f001 fce8 	bl	80034ec <HAL_TIM_Base_Init>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001b22:	f000 f9b5 	bl	8001e90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b2a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b2c:	f107 0308 	add.w	r3, r7, #8
 8001b30:	4619      	mov	r1, r3
 8001b32:	480d      	ldr	r0, [pc, #52]	@ (8001b68 <MX_TIM3_Init+0x94>)
 8001b34:	f002 f83e 	bl	8003bb4 <HAL_TIM_ConfigClockSource>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001b3e:	f000 f9a7 	bl	8001e90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b42:	2300      	movs	r3, #0
 8001b44:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b46:	2300      	movs	r3, #0
 8001b48:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b4a:	463b      	mov	r3, r7
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	4806      	ldr	r0, [pc, #24]	@ (8001b68 <MX_TIM3_Init+0x94>)
 8001b50:	f002 fbf2 	bl	8004338 <HAL_TIMEx_MasterConfigSynchronization>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001b5a:	f000 f999 	bl	8001e90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b5e:	bf00      	nop
 8001b60:	3718      	adds	r7, #24
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	20000aa4 	.word	0x20000aa4
 8001b6c:	40000400 	.word	0x40000400

08001b70 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_Init 0 */
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */
  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b74:	4b11      	ldr	r3, [pc, #68]	@ (8001bbc <MX_USART2_UART_Init+0x4c>)
 8001b76:	4a12      	ldr	r2, [pc, #72]	@ (8001bc0 <MX_USART2_UART_Init+0x50>)
 8001b78:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b7a:	4b10      	ldr	r3, [pc, #64]	@ (8001bbc <MX_USART2_UART_Init+0x4c>)
 8001b7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b80:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b82:	4b0e      	ldr	r3, [pc, #56]	@ (8001bbc <MX_USART2_UART_Init+0x4c>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b88:	4b0c      	ldr	r3, [pc, #48]	@ (8001bbc <MX_USART2_UART_Init+0x4c>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001bbc <MX_USART2_UART_Init+0x4c>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b94:	4b09      	ldr	r3, [pc, #36]	@ (8001bbc <MX_USART2_UART_Init+0x4c>)
 8001b96:	220c      	movs	r2, #12
 8001b98:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b9a:	4b08      	ldr	r3, [pc, #32]	@ (8001bbc <MX_USART2_UART_Init+0x4c>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ba0:	4b06      	ldr	r3, [pc, #24]	@ (8001bbc <MX_USART2_UART_Init+0x4c>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ba6:	4805      	ldr	r0, [pc, #20]	@ (8001bbc <MX_USART2_UART_Init+0x4c>)
 8001ba8:	f002 fc9a 	bl	80044e0 <HAL_UART_Init>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001bb2:	f000 f96d 	bl	8001e90 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  /* USER CODE END USART2_Init 2 */

}
 8001bb6:	bf00      	nop
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	20000aec 	.word	0x20000aec
 8001bc0:	40004400 	.word	0x40004400

08001bc4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001bc8:	4b11      	ldr	r3, [pc, #68]	@ (8001c10 <MX_USART6_UART_Init+0x4c>)
 8001bca:	4a12      	ldr	r2, [pc, #72]	@ (8001c14 <MX_USART6_UART_Init+0x50>)
 8001bcc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 38400;
 8001bce:	4b10      	ldr	r3, [pc, #64]	@ (8001c10 <MX_USART6_UART_Init+0x4c>)
 8001bd0:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001bd4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001bd6:	4b0e      	ldr	r3, [pc, #56]	@ (8001c10 <MX_USART6_UART_Init+0x4c>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8001c10 <MX_USART6_UART_Init+0x4c>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001be2:	4b0b      	ldr	r3, [pc, #44]	@ (8001c10 <MX_USART6_UART_Init+0x4c>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001be8:	4b09      	ldr	r3, [pc, #36]	@ (8001c10 <MX_USART6_UART_Init+0x4c>)
 8001bea:	220c      	movs	r2, #12
 8001bec:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bee:	4b08      	ldr	r3, [pc, #32]	@ (8001c10 <MX_USART6_UART_Init+0x4c>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bf4:	4b06      	ldr	r3, [pc, #24]	@ (8001c10 <MX_USART6_UART_Init+0x4c>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001bfa:	4805      	ldr	r0, [pc, #20]	@ (8001c10 <MX_USART6_UART_Init+0x4c>)
 8001bfc:	f002 fc70 	bl	80044e0 <HAL_UART_Init>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001c06:	f000 f943 	bl	8001e90 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20000b34 	.word	0x20000b34
 8001c14:	40011400 	.word	0x40011400

08001c18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b08a      	sub	sp, #40	@ 0x28
 8001c1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c1e:	f107 0314 	add.w	r3, r7, #20
 8001c22:	2200      	movs	r2, #0
 8001c24:	601a      	str	r2, [r3, #0]
 8001c26:	605a      	str	r2, [r3, #4]
 8001c28:	609a      	str	r2, [r3, #8]
 8001c2a:	60da      	str	r2, [r3, #12]
 8001c2c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c2e:	2300      	movs	r3, #0
 8001c30:	613b      	str	r3, [r7, #16]
 8001c32:	4b3c      	ldr	r3, [pc, #240]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c36:	4a3b      	ldr	r2, [pc, #236]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c38:	f043 0304 	orr.w	r3, r3, #4
 8001c3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c3e:	4b39      	ldr	r3, [pc, #228]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c42:	f003 0304 	and.w	r3, r3, #4
 8001c46:	613b      	str	r3, [r7, #16]
 8001c48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60fb      	str	r3, [r7, #12]
 8001c4e:	4b35      	ldr	r3, [pc, #212]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c52:	4a34      	ldr	r2, [pc, #208]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c5a:	4b32      	ldr	r3, [pc, #200]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c62:	60fb      	str	r3, [r7, #12]
 8001c64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c66:	2300      	movs	r3, #0
 8001c68:	60bb      	str	r3, [r7, #8]
 8001c6a:	4b2e      	ldr	r3, [pc, #184]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6e:	4a2d      	ldr	r2, [pc, #180]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c70:	f043 0301 	orr.w	r3, r3, #1
 8001c74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c76:	4b2b      	ldr	r3, [pc, #172]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	60bb      	str	r3, [r7, #8]
 8001c80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	607b      	str	r3, [r7, #4]
 8001c86:	4b27      	ldr	r3, [pc, #156]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8a:	4a26      	ldr	r2, [pc, #152]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c8c:	f043 0302 	orr.w	r3, r3, #2
 8001c90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c92:	4b24      	ldr	r3, [pc, #144]	@ (8001d24 <MX_GPIO_Init+0x10c>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c96:	f003 0302 	and.w	r3, r3, #2
 8001c9a:	607b      	str	r3, [r7, #4]
 8001c9c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	2120      	movs	r1, #32
 8001ca2:	4821      	ldr	r0, [pc, #132]	@ (8001d28 <MX_GPIO_Init+0x110>)
 8001ca4:	f000 ff4c 	bl	8002b40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8001ca8:	2200      	movs	r2, #0
 8001caa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001cae:	481f      	ldr	r0, [pc, #124]	@ (8001d2c <MX_GPIO_Init+0x114>)
 8001cb0:	f000 ff46 	bl	8002b40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001cb4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001cb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001cba:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001cbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001cc4:	f107 0314 	add.w	r3, r7, #20
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4819      	ldr	r0, [pc, #100]	@ (8001d30 <MX_GPIO_Init+0x118>)
 8001ccc:	f000 fdb4 	bl	8002838 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001cd0:	2320      	movs	r3, #32
 8001cd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001ce0:	f107 0314 	add.w	r3, r7, #20
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4810      	ldr	r0, [pc, #64]	@ (8001d28 <MX_GPIO_Init+0x110>)
 8001ce8:	f000 fda6 	bl	8002838 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001cec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001cf0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cfe:	f107 0314 	add.w	r3, r7, #20
 8001d02:	4619      	mov	r1, r3
 8001d04:	4809      	ldr	r0, [pc, #36]	@ (8001d2c <MX_GPIO_Init+0x114>)
 8001d06:	f000 fd97 	bl	8002838 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	2028      	movs	r0, #40	@ 0x28
 8001d10:	f000 fcc9 	bl	80026a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001d14:	2028      	movs	r0, #40	@ 0x28
 8001d16:	f000 fce2 	bl	80026de <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d1a:	bf00      	nop
 8001d1c:	3728      	adds	r7, #40	@ 0x28
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40023800 	.word	0x40023800
 8001d28:	40020000 	.word	0x40020000
 8001d2c:	40020400 	.word	0x40020400
 8001d30:	40020800 	.word	0x40020800

08001d34 <esp_event>:

/* USER CODE BEGIN 4 */


	void esp_event(char *recvBuf)
	{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b0a0      	sub	sp, #128	@ 0x80
 8001d38:	af02      	add	r7, sp, #8
 8001d3a:	6078      	str	r0, [r7, #4]
	    char tempBuf[100];
	    char *pAt;

	    //  
	    int len = strlen(recvBuf);
 8001d3c:	6878      	ldr	r0, [r7, #4]
 8001d3e:	f7fe faaf 	bl	80002a0 <strlen>
 8001d42:	4603      	mov	r3, r0
 8001d44:	677b      	str	r3, [r7, #116]	@ 0x74
	    while(len > 0 && (recvBuf[len-1] == '\r' || recvBuf[len-1] == '\n')) len--;
 8001d46:	e002      	b.n	8001d4e <esp_event+0x1a>
 8001d48:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001d4a:	3b01      	subs	r3, #1
 8001d4c:	677b      	str	r3, [r7, #116]	@ 0x74
 8001d4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	dd0d      	ble.n	8001d70 <esp_event+0x3c>
 8001d54:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001d56:	3b01      	subs	r3, #1
 8001d58:	687a      	ldr	r2, [r7, #4]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	2b0d      	cmp	r3, #13
 8001d60:	d0f2      	beq.n	8001d48 <esp_event+0x14>
 8001d62:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001d64:	3b01      	subs	r3, #1
 8001d66:	687a      	ldr	r2, [r7, #4]
 8001d68:	4413      	add	r3, r2
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	2b0a      	cmp	r3, #10
 8001d6e:	d0eb      	beq.n	8001d48 <esp_event+0x14>
	    strncpy(tempBuf, recvBuf, len);
 8001d70:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001d72:	f107 0308 	add.w	r3, r7, #8
 8001d76:	6879      	ldr	r1, [r7, #4]
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f005 f8e2 	bl	8006f42 <strncpy>
	    tempBuf[len] = '\0';
 8001d7e:	f107 0208 	add.w	r2, r7, #8
 8001d82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001d84:	4413      	add	r3, r2
 8001d86:	2200      	movs	r2, #0
 8001d88:	701a      	strb	r2, [r3, #0]

	    //  
	    char *pStart = tempBuf;
 8001d8a:	f107 0308 	add.w	r3, r7, #8
 8001d8e:	673b      	str	r3, [r7, #112]	@ 0x70
	    if(tempBuf[0] == '[') {
 8001d90:	7a3b      	ldrb	r3, [r7, #8]
 8001d92:	2b5b      	cmp	r3, #91	@ 0x5b
 8001d94:	d111      	bne.n	8001dba <esp_event+0x86>
	        pStart = strchr(tempBuf, ']');
 8001d96:	f107 0308 	add.w	r3, r7, #8
 8001d9a:	215d      	movs	r1, #93	@ 0x5d
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f005 f8b1 	bl	8006f04 <strchr>
 8001da2:	6738      	str	r0, [r7, #112]	@ 0x70
	        if(pStart != NULL) pStart++; // ']'  
 8001da4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d003      	beq.n	8001db2 <esp_event+0x7e>
 8001daa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001dac:	3301      	adds	r3, #1
 8001dae:	673b      	str	r3, [r7, #112]	@ 0x70
 8001db0:	e003      	b.n	8001dba <esp_event+0x86>
	        else pStart = tempBuf+1;     //  ']'    
 8001db2:	f107 0308 	add.w	r3, r7, #8
 8001db6:	3301      	adds	r3, #1
 8001db8:	673b      	str	r3, [r7, #112]	@ 0x70
	    }

	    // '@'  
	    pAt = strchr(pStart, '@');
 8001dba:	2140      	movs	r1, #64	@ 0x40
 8001dbc:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8001dbe:	f005 f8a1 	bl	8006f04 <strchr>
 8001dc2:	66f8      	str	r0, [r7, #108]	@ 0x6c
	    if (pAt != NULL)
 8001dc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d029      	beq.n	8001e1e <esp_event+0xea>
	    {
	        *pAt = '\0';
 8001dca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001dcc:	2200      	movs	r2, #0
 8001dce:	701a      	strb	r2, [r3, #0]
	        targetX = atof(pStart);
 8001dd0:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8001dd2:	f003 fbf1 	bl	80055b8 <atof>
 8001dd6:	eeb0 7a40 	vmov.f32	s14, s0
 8001dda:	eef0 7a60 	vmov.f32	s15, s1
 8001dde:	4b14      	ldr	r3, [pc, #80]	@ (8001e30 <esp_event+0xfc>)
 8001de0:	ed83 7b00 	vstr	d7, [r3]
	        targetY = atof(pAt + 1);
 8001de4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001de6:	3301      	adds	r3, #1
 8001de8:	4618      	mov	r0, r3
 8001dea:	f003 fbe5 	bl	80055b8 <atof>
 8001dee:	eeb0 7a40 	vmov.f32	s14, s0
 8001df2:	eef0 7a60 	vmov.f32	s15, s1
 8001df6:	4b0f      	ldr	r3, [pc, #60]	@ (8001e34 <esp_event+0x100>)
 8001df8:	ed83 7b00 	vstr	d7, [r3]
	        newCoordFlag = 1;
 8001dfc:	4b0e      	ldr	r3, [pc, #56]	@ (8001e38 <esp_event+0x104>)
 8001dfe:	2201      	movs	r2, #1
 8001e00:	601a      	str	r2, [r3, #0]
	        printf("Received coords: X=%.2f, Y=%.2f\n", targetX, targetY);
 8001e02:	4b0b      	ldr	r3, [pc, #44]	@ (8001e30 <esp_event+0xfc>)
 8001e04:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e08:	4b0a      	ldr	r3, [pc, #40]	@ (8001e34 <esp_event+0x100>)
 8001e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e0e:	e9cd 2300 	strd	r2, r3, [sp]
 8001e12:	4602      	mov	r2, r0
 8001e14:	460b      	mov	r3, r1
 8001e16:	4809      	ldr	r0, [pc, #36]	@ (8001e3c <esp_event+0x108>)
 8001e18:	f004 fefa 	bl	8006c10 <iprintf>
	    }
	    else
	    {
	        printf("Invalid format: %s\n", pStart);
	    }
	}
 8001e1c:	e003      	b.n	8001e26 <esp_event+0xf2>
	        printf("Invalid format: %s\n", pStart);
 8001e1e:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8001e20:	4807      	ldr	r0, [pc, #28]	@ (8001e40 <esp_event+0x10c>)
 8001e22:	f004 fef5 	bl	8006c10 <iprintf>
	}
 8001e26:	bf00      	nop
 8001e28:	3778      	adds	r7, #120	@ 0x78
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	20000b80 	.word	0x20000b80
 8001e34:	20000b88 	.word	0x20000b88
 8001e38:	20000b7c 	.word	0x20000b7c
 8001e3c:	0800a1ec 	.word	0x0800a1ec
 8001e40:	0800a210 	.word	0x0800a210

08001e44 <HAL_TIM_PeriodElapsedCallback>:




	void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)		//1ms  
	{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
		static int tim3Cnt = 0;
		tim3Cnt++;
 8001e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8001e84 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	3301      	adds	r3, #1
 8001e52:	4a0c      	ldr	r2, [pc, #48]	@ (8001e84 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001e54:	6013      	str	r3, [r2, #0]
		if(tim3Cnt >= 1000) //1ms * 1000 = 1Sec
 8001e56:	4b0b      	ldr	r3, [pc, #44]	@ (8001e84 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001e5e:	db0a      	blt.n	8001e76 <HAL_TIM_PeriodElapsedCallback+0x32>
		{
			tim3Flag1Sec = 1;
 8001e60:	4b09      	ldr	r3, [pc, #36]	@ (8001e88 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001e62:	2201      	movs	r2, #1
 8001e64:	601a      	str	r2, [r3, #0]
			tim3Sec++;
 8001e66:	4b09      	ldr	r3, [pc, #36]	@ (8001e8c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	4a07      	ldr	r2, [pc, #28]	@ (8001e8c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001e6e:	6013      	str	r3, [r2, #0]
			tim3Cnt = 0;
 8001e70:	4b04      	ldr	r3, [pc, #16]	@ (8001e84 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	601a      	str	r2, [r3, #0]
		}
	}
 8001e76:	bf00      	nop
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	20000c1c 	.word	0x20000c1c
 8001e88:	20000000 	.word	0x20000000
 8001e8c:	20000b98 	.word	0x20000b98

08001e90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8001e94:	bf00      	nop
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
	...

08001ea0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	607b      	str	r3, [r7, #4]
 8001eaa:	4b10      	ldr	r3, [pc, #64]	@ (8001eec <HAL_MspInit+0x4c>)
 8001eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eae:	4a0f      	ldr	r2, [pc, #60]	@ (8001eec <HAL_MspInit+0x4c>)
 8001eb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001eb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8001eec <HAL_MspInit+0x4c>)
 8001eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ebe:	607b      	str	r3, [r7, #4]
 8001ec0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	603b      	str	r3, [r7, #0]
 8001ec6:	4b09      	ldr	r3, [pc, #36]	@ (8001eec <HAL_MspInit+0x4c>)
 8001ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eca:	4a08      	ldr	r2, [pc, #32]	@ (8001eec <HAL_MspInit+0x4c>)
 8001ecc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ed0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ed2:	4b06      	ldr	r3, [pc, #24]	@ (8001eec <HAL_MspInit+0x4c>)
 8001ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eda:	603b      	str	r3, [r7, #0]
 8001edc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ede:	2007      	movs	r0, #7
 8001ee0:	f000 fbd6 	bl	8002690 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ee4:	bf00      	nop
 8001ee6:	3708      	adds	r7, #8
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	40023800 	.word	0x40023800

08001ef0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b085      	sub	sp, #20
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a0b      	ldr	r2, [pc, #44]	@ (8001f2c <HAL_TIM_PWM_MspInit+0x3c>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d10d      	bne.n	8001f1e <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f02:	2300      	movs	r3, #0
 8001f04:	60fb      	str	r3, [r7, #12]
 8001f06:	4b0a      	ldr	r3, [pc, #40]	@ (8001f30 <HAL_TIM_PWM_MspInit+0x40>)
 8001f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f0a:	4a09      	ldr	r2, [pc, #36]	@ (8001f30 <HAL_TIM_PWM_MspInit+0x40>)
 8001f0c:	f043 0301 	orr.w	r3, r3, #1
 8001f10:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f12:	4b07      	ldr	r3, [pc, #28]	@ (8001f30 <HAL_TIM_PWM_MspInit+0x40>)
 8001f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f16:	f003 0301 	and.w	r3, r3, #1
 8001f1a:	60fb      	str	r3, [r7, #12]
 8001f1c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001f1e:	bf00      	nop
 8001f20:	3714      	adds	r7, #20
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	40010000 	.word	0x40010000
 8001f30:	40023800 	.word	0x40023800

08001f34 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a0e      	ldr	r2, [pc, #56]	@ (8001f7c <HAL_TIM_Base_MspInit+0x48>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d115      	bne.n	8001f72 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f46:	2300      	movs	r3, #0
 8001f48:	60fb      	str	r3, [r7, #12]
 8001f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001f80 <HAL_TIM_Base_MspInit+0x4c>)
 8001f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4e:	4a0c      	ldr	r2, [pc, #48]	@ (8001f80 <HAL_TIM_Base_MspInit+0x4c>)
 8001f50:	f043 0302 	orr.w	r3, r3, #2
 8001f54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f56:	4b0a      	ldr	r3, [pc, #40]	@ (8001f80 <HAL_TIM_Base_MspInit+0x4c>)
 8001f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5a:	f003 0302 	and.w	r3, r3, #2
 8001f5e:	60fb      	str	r3, [r7, #12]
 8001f60:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001f62:	2200      	movs	r2, #0
 8001f64:	2100      	movs	r1, #0
 8001f66:	201d      	movs	r0, #29
 8001f68:	f000 fb9d 	bl	80026a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001f6c:	201d      	movs	r0, #29
 8001f6e:	f000 fbb6 	bl	80026de <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001f72:	bf00      	nop
 8001f74:	3710      	adds	r7, #16
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	40000400 	.word	0x40000400
 8001f80:	40023800 	.word	0x40023800

08001f84 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b088      	sub	sp, #32
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f8c:	f107 030c 	add.w	r3, r7, #12
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]
 8001f94:	605a      	str	r2, [r3, #4]
 8001f96:	609a      	str	r2, [r3, #8]
 8001f98:	60da      	str	r2, [r3, #12]
 8001f9a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a12      	ldr	r2, [pc, #72]	@ (8001fec <HAL_TIM_MspPostInit+0x68>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d11e      	bne.n	8001fe4 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	60bb      	str	r3, [r7, #8]
 8001faa:	4b11      	ldr	r3, [pc, #68]	@ (8001ff0 <HAL_TIM_MspPostInit+0x6c>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fae:	4a10      	ldr	r2, [pc, #64]	@ (8001ff0 <HAL_TIM_MspPostInit+0x6c>)
 8001fb0:	f043 0301 	orr.w	r3, r3, #1
 8001fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ff0 <HAL_TIM_MspPostInit+0x6c>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fba:	f003 0301 	and.w	r3, r3, #1
 8001fbe:	60bb      	str	r3, [r7, #8]
 8001fc0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001fc2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fc6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc8:	2302      	movs	r3, #2
 8001fca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd8:	f107 030c 	add.w	r3, r7, #12
 8001fdc:	4619      	mov	r1, r3
 8001fde:	4805      	ldr	r0, [pc, #20]	@ (8001ff4 <HAL_TIM_MspPostInit+0x70>)
 8001fe0:	f000 fc2a 	bl	8002838 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001fe4:	bf00      	nop
 8001fe6:	3720      	adds	r7, #32
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	40010000 	.word	0x40010000
 8001ff0:	40023800 	.word	0x40023800
 8001ff4:	40020000 	.word	0x40020000

08001ff8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b08c      	sub	sp, #48	@ 0x30
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002000:	f107 031c 	add.w	r3, r7, #28
 8002004:	2200      	movs	r2, #0
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	605a      	str	r2, [r3, #4]
 800200a:	609a      	str	r2, [r3, #8]
 800200c:	60da      	str	r2, [r3, #12]
 800200e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a3a      	ldr	r2, [pc, #232]	@ (8002100 <HAL_UART_MspInit+0x108>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d134      	bne.n	8002084 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800201a:	2300      	movs	r3, #0
 800201c:	61bb      	str	r3, [r7, #24]
 800201e:	4b39      	ldr	r3, [pc, #228]	@ (8002104 <HAL_UART_MspInit+0x10c>)
 8002020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002022:	4a38      	ldr	r2, [pc, #224]	@ (8002104 <HAL_UART_MspInit+0x10c>)
 8002024:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002028:	6413      	str	r3, [r2, #64]	@ 0x40
 800202a:	4b36      	ldr	r3, [pc, #216]	@ (8002104 <HAL_UART_MspInit+0x10c>)
 800202c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002032:	61bb      	str	r3, [r7, #24]
 8002034:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002036:	2300      	movs	r3, #0
 8002038:	617b      	str	r3, [r7, #20]
 800203a:	4b32      	ldr	r3, [pc, #200]	@ (8002104 <HAL_UART_MspInit+0x10c>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203e:	4a31      	ldr	r2, [pc, #196]	@ (8002104 <HAL_UART_MspInit+0x10c>)
 8002040:	f043 0301 	orr.w	r3, r3, #1
 8002044:	6313      	str	r3, [r2, #48]	@ 0x30
 8002046:	4b2f      	ldr	r3, [pc, #188]	@ (8002104 <HAL_UART_MspInit+0x10c>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	617b      	str	r3, [r7, #20]
 8002050:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002052:	230c      	movs	r3, #12
 8002054:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002056:	2302      	movs	r3, #2
 8002058:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205a:	2300      	movs	r3, #0
 800205c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800205e:	2303      	movs	r3, #3
 8002060:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002062:	2307      	movs	r3, #7
 8002064:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002066:	f107 031c 	add.w	r3, r7, #28
 800206a:	4619      	mov	r1, r3
 800206c:	4826      	ldr	r0, [pc, #152]	@ (8002108 <HAL_UART_MspInit+0x110>)
 800206e:	f000 fbe3 	bl	8002838 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002072:	2200      	movs	r2, #0
 8002074:	2100      	movs	r1, #0
 8002076:	2026      	movs	r0, #38	@ 0x26
 8002078:	f000 fb15 	bl	80026a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800207c:	2026      	movs	r0, #38	@ 0x26
 800207e:	f000 fb2e 	bl	80026de <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002082:	e038      	b.n	80020f6 <HAL_UART_MspInit+0xfe>
  else if(huart->Instance==USART6)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a20      	ldr	r2, [pc, #128]	@ (800210c <HAL_UART_MspInit+0x114>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d133      	bne.n	80020f6 <HAL_UART_MspInit+0xfe>
    __HAL_RCC_USART6_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	613b      	str	r3, [r7, #16]
 8002092:	4b1c      	ldr	r3, [pc, #112]	@ (8002104 <HAL_UART_MspInit+0x10c>)
 8002094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002096:	4a1b      	ldr	r2, [pc, #108]	@ (8002104 <HAL_UART_MspInit+0x10c>)
 8002098:	f043 0320 	orr.w	r3, r3, #32
 800209c:	6453      	str	r3, [r2, #68]	@ 0x44
 800209e:	4b19      	ldr	r3, [pc, #100]	@ (8002104 <HAL_UART_MspInit+0x10c>)
 80020a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020a2:	f003 0320 	and.w	r3, r3, #32
 80020a6:	613b      	str	r3, [r7, #16]
 80020a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	4b15      	ldr	r3, [pc, #84]	@ (8002104 <HAL_UART_MspInit+0x10c>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b2:	4a14      	ldr	r2, [pc, #80]	@ (8002104 <HAL_UART_MspInit+0x10c>)
 80020b4:	f043 0304 	orr.w	r3, r3, #4
 80020b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ba:	4b12      	ldr	r3, [pc, #72]	@ (8002104 <HAL_UART_MspInit+0x10c>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020be:	f003 0304 	and.w	r3, r3, #4
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80020c6:	23c0      	movs	r3, #192	@ 0xc0
 80020c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ca:	2302      	movs	r3, #2
 80020cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ce:	2300      	movs	r3, #0
 80020d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d2:	2303      	movs	r3, #3
 80020d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80020d6:	2308      	movs	r3, #8
 80020d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020da:	f107 031c 	add.w	r3, r7, #28
 80020de:	4619      	mov	r1, r3
 80020e0:	480b      	ldr	r0, [pc, #44]	@ (8002110 <HAL_UART_MspInit+0x118>)
 80020e2:	f000 fba9 	bl	8002838 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80020e6:	2200      	movs	r2, #0
 80020e8:	2100      	movs	r1, #0
 80020ea:	2047      	movs	r0, #71	@ 0x47
 80020ec:	f000 fadb 	bl	80026a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80020f0:	2047      	movs	r0, #71	@ 0x47
 80020f2:	f000 faf4 	bl	80026de <HAL_NVIC_EnableIRQ>
}
 80020f6:	bf00      	nop
 80020f8:	3730      	adds	r7, #48	@ 0x30
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	40004400 	.word	0x40004400
 8002104:	40023800 	.word	0x40023800
 8002108:	40020000 	.word	0x40020000
 800210c:	40011400 	.word	0x40011400
 8002110:	40020800 	.word	0x40020800

08002114 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002118:	bf00      	nop
 800211a:	e7fd      	b.n	8002118 <NMI_Handler+0x4>

0800211c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002120:	bf00      	nop
 8002122:	e7fd      	b.n	8002120 <HardFault_Handler+0x4>

08002124 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002128:	bf00      	nop
 800212a:	e7fd      	b.n	8002128 <MemManage_Handler+0x4>

0800212c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002130:	bf00      	nop
 8002132:	e7fd      	b.n	8002130 <BusFault_Handler+0x4>

08002134 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002138:	bf00      	nop
 800213a:	e7fd      	b.n	8002138 <UsageFault_Handler+0x4>

0800213c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002140:	bf00      	nop
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr

0800214a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800214a:	b480      	push	{r7}
 800214c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800214e:	bf00      	nop
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800215c:	bf00      	nop
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr

08002166 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002166:	b580      	push	{r7, lr}
 8002168:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800216a:	f000 f97d 	bl	8002468 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800216e:	bf00      	nop
 8002170:	bd80      	pop	{r7, pc}
	...

08002174 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002178:	4802      	ldr	r0, [pc, #8]	@ (8002184 <TIM3_IRQHandler+0x10>)
 800217a:	f001 fb69 	bl	8003850 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	20000aa4 	.word	0x20000aa4

08002188 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800218c:	4802      	ldr	r0, [pc, #8]	@ (8002198 <USART2_IRQHandler+0x10>)
 800218e:	f002 faa7 	bl	80046e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002192:	bf00      	nop
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	20000aec 	.word	0x20000aec

0800219c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80021a0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80021a4:	f000 fce6 	bl	8002b74 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80021a8:	bf00      	nop
 80021aa:	bd80      	pop	{r7, pc}

080021ac <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80021b0:	4802      	ldr	r0, [pc, #8]	@ (80021bc <USART6_IRQHandler+0x10>)
 80021b2:	f002 fa95 	bl	80046e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	20000b34 	.word	0x20000b34

080021c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  return 1;
 80021c4:	2301      	movs	r3, #1
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <_kill>:

int _kill(int pid, int sig)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021da:	f004 ff81 	bl	80070e0 <__errno>
 80021de:	4603      	mov	r3, r0
 80021e0:	2216      	movs	r2, #22
 80021e2:	601a      	str	r2, [r3, #0]
  return -1;
 80021e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <_exit>:

void _exit (int status)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021f8:	f04f 31ff 	mov.w	r1, #4294967295
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	f7ff ffe7 	bl	80021d0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002202:	bf00      	nop
 8002204:	e7fd      	b.n	8002202 <_exit+0x12>

08002206 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002206:	b580      	push	{r7, lr}
 8002208:	b086      	sub	sp, #24
 800220a:	af00      	add	r7, sp, #0
 800220c:	60f8      	str	r0, [r7, #12]
 800220e:	60b9      	str	r1, [r7, #8]
 8002210:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002212:	2300      	movs	r3, #0
 8002214:	617b      	str	r3, [r7, #20]
 8002216:	e00a      	b.n	800222e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002218:	f3af 8000 	nop.w
 800221c:	4601      	mov	r1, r0
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	1c5a      	adds	r2, r3, #1
 8002222:	60ba      	str	r2, [r7, #8]
 8002224:	b2ca      	uxtb	r2, r1
 8002226:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	3301      	adds	r3, #1
 800222c:	617b      	str	r3, [r7, #20]
 800222e:	697a      	ldr	r2, [r7, #20]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	429a      	cmp	r2, r3
 8002234:	dbf0      	blt.n	8002218 <_read+0x12>
  }

  return len;
 8002236:	687b      	ldr	r3, [r7, #4]
}
 8002238:	4618      	mov	r0, r3
 800223a:	3718      	adds	r7, #24
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}

08002240 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b086      	sub	sp, #24
 8002244:	af00      	add	r7, sp, #0
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	60b9      	str	r1, [r7, #8]
 800224a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800224c:	2300      	movs	r3, #0
 800224e:	617b      	str	r3, [r7, #20]
 8002250:	e009      	b.n	8002266 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	1c5a      	adds	r2, r3, #1
 8002256:	60ba      	str	r2, [r7, #8]
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	4618      	mov	r0, r3
 800225c:	f7ff f910 	bl	8001480 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	3301      	adds	r3, #1
 8002264:	617b      	str	r3, [r7, #20]
 8002266:	697a      	ldr	r2, [r7, #20]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	429a      	cmp	r2, r3
 800226c:	dbf1      	blt.n	8002252 <_write+0x12>
  }
  return len;
 800226e:	687b      	ldr	r3, [r7, #4]
}
 8002270:	4618      	mov	r0, r3
 8002272:	3718      	adds	r7, #24
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}

08002278 <_close>:

int _close(int file)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002280:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002284:	4618      	mov	r0, r3
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr

08002290 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022a0:	605a      	str	r2, [r3, #4]
  return 0;
 80022a2:	2300      	movs	r3, #0
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <_isatty>:

int _isatty(int file)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022b8:	2301      	movs	r3, #1
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	370c      	adds	r7, #12
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr

080022c6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022c6:	b480      	push	{r7}
 80022c8:	b085      	sub	sp, #20
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	60f8      	str	r0, [r7, #12]
 80022ce:	60b9      	str	r1, [r7, #8]
 80022d0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022d2:	2300      	movs	r3, #0
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3714      	adds	r7, #20
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b086      	sub	sp, #24
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022e8:	4a14      	ldr	r2, [pc, #80]	@ (800233c <_sbrk+0x5c>)
 80022ea:	4b15      	ldr	r3, [pc, #84]	@ (8002340 <_sbrk+0x60>)
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022f4:	4b13      	ldr	r3, [pc, #76]	@ (8002344 <_sbrk+0x64>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d102      	bne.n	8002302 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022fc:	4b11      	ldr	r3, [pc, #68]	@ (8002344 <_sbrk+0x64>)
 80022fe:	4a12      	ldr	r2, [pc, #72]	@ (8002348 <_sbrk+0x68>)
 8002300:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002302:	4b10      	ldr	r3, [pc, #64]	@ (8002344 <_sbrk+0x64>)
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4413      	add	r3, r2
 800230a:	693a      	ldr	r2, [r7, #16]
 800230c:	429a      	cmp	r2, r3
 800230e:	d207      	bcs.n	8002320 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002310:	f004 fee6 	bl	80070e0 <__errno>
 8002314:	4603      	mov	r3, r0
 8002316:	220c      	movs	r2, #12
 8002318:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800231a:	f04f 33ff 	mov.w	r3, #4294967295
 800231e:	e009      	b.n	8002334 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002320:	4b08      	ldr	r3, [pc, #32]	@ (8002344 <_sbrk+0x64>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002326:	4b07      	ldr	r3, [pc, #28]	@ (8002344 <_sbrk+0x64>)
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4413      	add	r3, r2
 800232e:	4a05      	ldr	r2, [pc, #20]	@ (8002344 <_sbrk+0x64>)
 8002330:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002332:	68fb      	ldr	r3, [r7, #12]
}
 8002334:	4618      	mov	r0, r3
 8002336:	3718      	adds	r7, #24
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	20020000 	.word	0x20020000
 8002340:	00000400 	.word	0x00000400
 8002344:	20000c20 	.word	0x20000c20
 8002348:	20000d78 	.word	0x20000d78

0800234c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002350:	4b06      	ldr	r3, [pc, #24]	@ (800236c <SystemInit+0x20>)
 8002352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002356:	4a05      	ldr	r2, [pc, #20]	@ (800236c <SystemInit+0x20>)
 8002358:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800235c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002360:	bf00      	nop
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	e000ed00 	.word	0xe000ed00

08002370 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002370:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80023a8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002374:	f7ff ffea 	bl	800234c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002378:	480c      	ldr	r0, [pc, #48]	@ (80023ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800237a:	490d      	ldr	r1, [pc, #52]	@ (80023b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800237c:	4a0d      	ldr	r2, [pc, #52]	@ (80023b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800237e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002380:	e002      	b.n	8002388 <LoopCopyDataInit>

08002382 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002382:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002384:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002386:	3304      	adds	r3, #4

08002388 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002388:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800238a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800238c:	d3f9      	bcc.n	8002382 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800238e:	4a0a      	ldr	r2, [pc, #40]	@ (80023b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002390:	4c0a      	ldr	r4, [pc, #40]	@ (80023bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8002392:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002394:	e001      	b.n	800239a <LoopFillZerobss>

08002396 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002396:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002398:	3204      	adds	r2, #4

0800239a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800239a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800239c:	d3fb      	bcc.n	8002396 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800239e:	f004 fea5 	bl	80070ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023a2:	f7ff f931 	bl	8001608 <main>
  bx  lr    
 80023a6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80023a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023b0:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 80023b4:	0800a740 	.word	0x0800a740
  ldr r2, =_sbss
 80023b8:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 80023bc:	20000d74 	.word	0x20000d74

080023c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023c0:	e7fe      	b.n	80023c0 <ADC_IRQHandler>
	...

080023c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002404 <HAL_Init+0x40>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002404 <HAL_Init+0x40>)
 80023ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002404 <HAL_Init+0x40>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a0a      	ldr	r2, [pc, #40]	@ (8002404 <HAL_Init+0x40>)
 80023da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023e0:	4b08      	ldr	r3, [pc, #32]	@ (8002404 <HAL_Init+0x40>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a07      	ldr	r2, [pc, #28]	@ (8002404 <HAL_Init+0x40>)
 80023e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023ec:	2003      	movs	r0, #3
 80023ee:	f000 f94f 	bl	8002690 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023f2:	2000      	movs	r0, #0
 80023f4:	f000 f808 	bl	8002408 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023f8:	f7ff fd52 	bl	8001ea0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023fc:	2300      	movs	r3, #0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	40023c00 	.word	0x40023c00

08002408 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002410:	4b12      	ldr	r3, [pc, #72]	@ (800245c <HAL_InitTick+0x54>)
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	4b12      	ldr	r3, [pc, #72]	@ (8002460 <HAL_InitTick+0x58>)
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	4619      	mov	r1, r3
 800241a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800241e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002422:	fbb2 f3f3 	udiv	r3, r2, r3
 8002426:	4618      	mov	r0, r3
 8002428:	f000 f967 	bl	80026fa <HAL_SYSTICK_Config>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e00e      	b.n	8002454 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2b0f      	cmp	r3, #15
 800243a:	d80a      	bhi.n	8002452 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800243c:	2200      	movs	r2, #0
 800243e:	6879      	ldr	r1, [r7, #4]
 8002440:	f04f 30ff 	mov.w	r0, #4294967295
 8002444:	f000 f92f 	bl	80026a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002448:	4a06      	ldr	r2, [pc, #24]	@ (8002464 <HAL_InitTick+0x5c>)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800244e:	2300      	movs	r3, #0
 8002450:	e000      	b.n	8002454 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
}
 8002454:	4618      	mov	r0, r3
 8002456:	3708      	adds	r7, #8
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	20000018 	.word	0x20000018
 8002460:	20000020 	.word	0x20000020
 8002464:	2000001c 	.word	0x2000001c

08002468 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800246c:	4b06      	ldr	r3, [pc, #24]	@ (8002488 <HAL_IncTick+0x20>)
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	461a      	mov	r2, r3
 8002472:	4b06      	ldr	r3, [pc, #24]	@ (800248c <HAL_IncTick+0x24>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4413      	add	r3, r2
 8002478:	4a04      	ldr	r2, [pc, #16]	@ (800248c <HAL_IncTick+0x24>)
 800247a:	6013      	str	r3, [r2, #0]
}
 800247c:	bf00      	nop
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	20000020 	.word	0x20000020
 800248c:	20000c24 	.word	0x20000c24

08002490 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  return uwTick;
 8002494:	4b03      	ldr	r3, [pc, #12]	@ (80024a4 <HAL_GetTick+0x14>)
 8002496:	681b      	ldr	r3, [r3, #0]
}
 8002498:	4618      	mov	r0, r3
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	20000c24 	.word	0x20000c24

080024a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024b0:	f7ff ffee 	bl	8002490 <HAL_GetTick>
 80024b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024c0:	d005      	beq.n	80024ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024c2:	4b0a      	ldr	r3, [pc, #40]	@ (80024ec <HAL_Delay+0x44>)
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	461a      	mov	r2, r3
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	4413      	add	r3, r2
 80024cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024ce:	bf00      	nop
 80024d0:	f7ff ffde 	bl	8002490 <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	68fa      	ldr	r2, [r7, #12]
 80024dc:	429a      	cmp	r2, r3
 80024de:	d8f7      	bhi.n	80024d0 <HAL_Delay+0x28>
  {
  }
}
 80024e0:	bf00      	nop
 80024e2:	bf00      	nop
 80024e4:	3710      	adds	r7, #16
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	20000020 	.word	0x20000020

080024f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b085      	sub	sp, #20
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f003 0307 	and.w	r3, r3, #7
 80024fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002500:	4b0c      	ldr	r3, [pc, #48]	@ (8002534 <__NVIC_SetPriorityGrouping+0x44>)
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002506:	68ba      	ldr	r2, [r7, #8]
 8002508:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800250c:	4013      	ands	r3, r2
 800250e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002518:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800251c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002520:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002522:	4a04      	ldr	r2, [pc, #16]	@ (8002534 <__NVIC_SetPriorityGrouping+0x44>)
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	60d3      	str	r3, [r2, #12]
}
 8002528:	bf00      	nop
 800252a:	3714      	adds	r7, #20
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr
 8002534:	e000ed00 	.word	0xe000ed00

08002538 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800253c:	4b04      	ldr	r3, [pc, #16]	@ (8002550 <__NVIC_GetPriorityGrouping+0x18>)
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	0a1b      	lsrs	r3, r3, #8
 8002542:	f003 0307 	and.w	r3, r3, #7
}
 8002546:	4618      	mov	r0, r3
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr
 8002550:	e000ed00 	.word	0xe000ed00

08002554 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	4603      	mov	r3, r0
 800255c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800255e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002562:	2b00      	cmp	r3, #0
 8002564:	db0b      	blt.n	800257e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002566:	79fb      	ldrb	r3, [r7, #7]
 8002568:	f003 021f 	and.w	r2, r3, #31
 800256c:	4907      	ldr	r1, [pc, #28]	@ (800258c <__NVIC_EnableIRQ+0x38>)
 800256e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002572:	095b      	lsrs	r3, r3, #5
 8002574:	2001      	movs	r0, #1
 8002576:	fa00 f202 	lsl.w	r2, r0, r2
 800257a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800257e:	bf00      	nop
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	e000e100 	.word	0xe000e100

08002590 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	4603      	mov	r3, r0
 8002598:	6039      	str	r1, [r7, #0]
 800259a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800259c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	db0a      	blt.n	80025ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	b2da      	uxtb	r2, r3
 80025a8:	490c      	ldr	r1, [pc, #48]	@ (80025dc <__NVIC_SetPriority+0x4c>)
 80025aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ae:	0112      	lsls	r2, r2, #4
 80025b0:	b2d2      	uxtb	r2, r2
 80025b2:	440b      	add	r3, r1
 80025b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025b8:	e00a      	b.n	80025d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	b2da      	uxtb	r2, r3
 80025be:	4908      	ldr	r1, [pc, #32]	@ (80025e0 <__NVIC_SetPriority+0x50>)
 80025c0:	79fb      	ldrb	r3, [r7, #7]
 80025c2:	f003 030f 	and.w	r3, r3, #15
 80025c6:	3b04      	subs	r3, #4
 80025c8:	0112      	lsls	r2, r2, #4
 80025ca:	b2d2      	uxtb	r2, r2
 80025cc:	440b      	add	r3, r1
 80025ce:	761a      	strb	r2, [r3, #24]
}
 80025d0:	bf00      	nop
 80025d2:	370c      	adds	r7, #12
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr
 80025dc:	e000e100 	.word	0xe000e100
 80025e0:	e000ed00 	.word	0xe000ed00

080025e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b089      	sub	sp, #36	@ 0x24
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	60f8      	str	r0, [r7, #12]
 80025ec:	60b9      	str	r1, [r7, #8]
 80025ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	f003 0307 	and.w	r3, r3, #7
 80025f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	f1c3 0307 	rsb	r3, r3, #7
 80025fe:	2b04      	cmp	r3, #4
 8002600:	bf28      	it	cs
 8002602:	2304      	movcs	r3, #4
 8002604:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	3304      	adds	r3, #4
 800260a:	2b06      	cmp	r3, #6
 800260c:	d902      	bls.n	8002614 <NVIC_EncodePriority+0x30>
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	3b03      	subs	r3, #3
 8002612:	e000      	b.n	8002616 <NVIC_EncodePriority+0x32>
 8002614:	2300      	movs	r3, #0
 8002616:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002618:	f04f 32ff 	mov.w	r2, #4294967295
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	fa02 f303 	lsl.w	r3, r2, r3
 8002622:	43da      	mvns	r2, r3
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	401a      	ands	r2, r3
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800262c:	f04f 31ff 	mov.w	r1, #4294967295
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	fa01 f303 	lsl.w	r3, r1, r3
 8002636:	43d9      	mvns	r1, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800263c:	4313      	orrs	r3, r2
         );
}
 800263e:	4618      	mov	r0, r3
 8002640:	3724      	adds	r7, #36	@ 0x24
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
	...

0800264c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	3b01      	subs	r3, #1
 8002658:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800265c:	d301      	bcc.n	8002662 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800265e:	2301      	movs	r3, #1
 8002660:	e00f      	b.n	8002682 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002662:	4a0a      	ldr	r2, [pc, #40]	@ (800268c <SysTick_Config+0x40>)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	3b01      	subs	r3, #1
 8002668:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800266a:	210f      	movs	r1, #15
 800266c:	f04f 30ff 	mov.w	r0, #4294967295
 8002670:	f7ff ff8e 	bl	8002590 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002674:	4b05      	ldr	r3, [pc, #20]	@ (800268c <SysTick_Config+0x40>)
 8002676:	2200      	movs	r2, #0
 8002678:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800267a:	4b04      	ldr	r3, [pc, #16]	@ (800268c <SysTick_Config+0x40>)
 800267c:	2207      	movs	r2, #7
 800267e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002680:	2300      	movs	r3, #0
}
 8002682:	4618      	mov	r0, r3
 8002684:	3708      	adds	r7, #8
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	e000e010 	.word	0xe000e010

08002690 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	f7ff ff29 	bl	80024f0 <__NVIC_SetPriorityGrouping>
}
 800269e:	bf00      	nop
 80026a0:	3708      	adds	r7, #8
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}

080026a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b086      	sub	sp, #24
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	4603      	mov	r3, r0
 80026ae:	60b9      	str	r1, [r7, #8]
 80026b0:	607a      	str	r2, [r7, #4]
 80026b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026b4:	2300      	movs	r3, #0
 80026b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026b8:	f7ff ff3e 	bl	8002538 <__NVIC_GetPriorityGrouping>
 80026bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	68b9      	ldr	r1, [r7, #8]
 80026c2:	6978      	ldr	r0, [r7, #20]
 80026c4:	f7ff ff8e 	bl	80025e4 <NVIC_EncodePriority>
 80026c8:	4602      	mov	r2, r0
 80026ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026ce:	4611      	mov	r1, r2
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7ff ff5d 	bl	8002590 <__NVIC_SetPriority>
}
 80026d6:	bf00      	nop
 80026d8:	3718      	adds	r7, #24
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}

080026de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	b082      	sub	sp, #8
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	4603      	mov	r3, r0
 80026e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ec:	4618      	mov	r0, r3
 80026ee:	f7ff ff31 	bl	8002554 <__NVIC_EnableIRQ>
}
 80026f2:	bf00      	nop
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b082      	sub	sp, #8
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f7ff ffa2 	bl	800264c <SysTick_Config>
 8002708:	4603      	mov	r3, r0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002712:	b580      	push	{r7, lr}
 8002714:	b084      	sub	sp, #16
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800271e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002720:	f7ff feb6 	bl	8002490 <HAL_GetTick>
 8002724:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b02      	cmp	r3, #2
 8002730:	d008      	beq.n	8002744 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2280      	movs	r2, #128	@ 0x80
 8002736:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e052      	b.n	80027ea <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f022 0216 	bic.w	r2, r2, #22
 8002752:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	695a      	ldr	r2, [r3, #20]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002762:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002768:	2b00      	cmp	r3, #0
 800276a:	d103      	bne.n	8002774 <HAL_DMA_Abort+0x62>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002770:	2b00      	cmp	r3, #0
 8002772:	d007      	beq.n	8002784 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f022 0208 	bic.w	r2, r2, #8
 8002782:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f022 0201 	bic.w	r2, r2, #1
 8002792:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002794:	e013      	b.n	80027be <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002796:	f7ff fe7b 	bl	8002490 <HAL_GetTick>
 800279a:	4602      	mov	r2, r0
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	2b05      	cmp	r3, #5
 80027a2:	d90c      	bls.n	80027be <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2220      	movs	r2, #32
 80027a8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2203      	movs	r2, #3
 80027ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e015      	b.n	80027ea <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0301 	and.w	r3, r3, #1
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d1e4      	bne.n	8002796 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027d0:	223f      	movs	r2, #63	@ 0x3f
 80027d2:	409a      	lsls	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2201      	movs	r2, #1
 80027dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2200      	movs	r2, #0
 80027e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3710      	adds	r7, #16
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027f2:	b480      	push	{r7}
 80027f4:	b083      	sub	sp, #12
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002800:	b2db      	uxtb	r3, r3
 8002802:	2b02      	cmp	r3, #2
 8002804:	d004      	beq.n	8002810 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2280      	movs	r2, #128	@ 0x80
 800280a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e00c      	b.n	800282a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2205      	movs	r2, #5
 8002814:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f022 0201 	bic.w	r2, r2, #1
 8002826:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	370c      	adds	r7, #12
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr
	...

08002838 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002838:	b480      	push	{r7}
 800283a:	b089      	sub	sp, #36	@ 0x24
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
 8002840:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002842:	2300      	movs	r3, #0
 8002844:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002846:	2300      	movs	r3, #0
 8002848:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800284a:	2300      	movs	r3, #0
 800284c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800284e:	2300      	movs	r3, #0
 8002850:	61fb      	str	r3, [r7, #28]
 8002852:	e159      	b.n	8002b08 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002854:	2201      	movs	r2, #1
 8002856:	69fb      	ldr	r3, [r7, #28]
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	697a      	ldr	r2, [r7, #20]
 8002864:	4013      	ands	r3, r2
 8002866:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002868:	693a      	ldr	r2, [r7, #16]
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	429a      	cmp	r2, r3
 800286e:	f040 8148 	bne.w	8002b02 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f003 0303 	and.w	r3, r3, #3
 800287a:	2b01      	cmp	r3, #1
 800287c:	d005      	beq.n	800288a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002886:	2b02      	cmp	r3, #2
 8002888:	d130      	bne.n	80028ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	005b      	lsls	r3, r3, #1
 8002894:	2203      	movs	r2, #3
 8002896:	fa02 f303 	lsl.w	r3, r2, r3
 800289a:	43db      	mvns	r3, r3
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	4013      	ands	r3, r2
 80028a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	68da      	ldr	r2, [r3, #12]
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	005b      	lsls	r3, r3, #1
 80028aa:	fa02 f303 	lsl.w	r3, r2, r3
 80028ae:	69ba      	ldr	r2, [r7, #24]
 80028b0:	4313      	orrs	r3, r2
 80028b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	69ba      	ldr	r2, [r7, #24]
 80028b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028c0:	2201      	movs	r2, #1
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	fa02 f303 	lsl.w	r3, r2, r3
 80028c8:	43db      	mvns	r3, r3
 80028ca:	69ba      	ldr	r2, [r7, #24]
 80028cc:	4013      	ands	r3, r2
 80028ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	091b      	lsrs	r3, r3, #4
 80028d6:	f003 0201 	and.w	r2, r3, #1
 80028da:	69fb      	ldr	r3, [r7, #28]
 80028dc:	fa02 f303 	lsl.w	r3, r2, r3
 80028e0:	69ba      	ldr	r2, [r7, #24]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	f003 0303 	and.w	r3, r3, #3
 80028f4:	2b03      	cmp	r3, #3
 80028f6:	d017      	beq.n	8002928 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028fe:	69fb      	ldr	r3, [r7, #28]
 8002900:	005b      	lsls	r3, r3, #1
 8002902:	2203      	movs	r2, #3
 8002904:	fa02 f303 	lsl.w	r3, r2, r3
 8002908:	43db      	mvns	r3, r3
 800290a:	69ba      	ldr	r2, [r7, #24]
 800290c:	4013      	ands	r3, r2
 800290e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	689a      	ldr	r2, [r3, #8]
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	005b      	lsls	r3, r3, #1
 8002918:	fa02 f303 	lsl.w	r3, r2, r3
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	4313      	orrs	r3, r2
 8002920:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f003 0303 	and.w	r3, r3, #3
 8002930:	2b02      	cmp	r3, #2
 8002932:	d123      	bne.n	800297c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002934:	69fb      	ldr	r3, [r7, #28]
 8002936:	08da      	lsrs	r2, r3, #3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	3208      	adds	r2, #8
 800293c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002940:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	f003 0307 	and.w	r3, r3, #7
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	220f      	movs	r2, #15
 800294c:	fa02 f303 	lsl.w	r3, r2, r3
 8002950:	43db      	mvns	r3, r3
 8002952:	69ba      	ldr	r2, [r7, #24]
 8002954:	4013      	ands	r3, r2
 8002956:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	691a      	ldr	r2, [r3, #16]
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	f003 0307 	and.w	r3, r3, #7
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	fa02 f303 	lsl.w	r3, r2, r3
 8002968:	69ba      	ldr	r2, [r7, #24]
 800296a:	4313      	orrs	r3, r2
 800296c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	08da      	lsrs	r2, r3, #3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	3208      	adds	r2, #8
 8002976:	69b9      	ldr	r1, [r7, #24]
 8002978:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	2203      	movs	r2, #3
 8002988:	fa02 f303 	lsl.w	r3, r2, r3
 800298c:	43db      	mvns	r3, r3
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	4013      	ands	r3, r2
 8002992:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f003 0203 	and.w	r2, r3, #3
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	fa02 f303 	lsl.w	r3, r2, r3
 80029a4:	69ba      	ldr	r2, [r7, #24]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	69ba      	ldr	r2, [r7, #24]
 80029ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	f000 80a2 	beq.w	8002b02 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029be:	2300      	movs	r3, #0
 80029c0:	60fb      	str	r3, [r7, #12]
 80029c2:	4b57      	ldr	r3, [pc, #348]	@ (8002b20 <HAL_GPIO_Init+0x2e8>)
 80029c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c6:	4a56      	ldr	r2, [pc, #344]	@ (8002b20 <HAL_GPIO_Init+0x2e8>)
 80029c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80029ce:	4b54      	ldr	r3, [pc, #336]	@ (8002b20 <HAL_GPIO_Init+0x2e8>)
 80029d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029d6:	60fb      	str	r3, [r7, #12]
 80029d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029da:	4a52      	ldr	r2, [pc, #328]	@ (8002b24 <HAL_GPIO_Init+0x2ec>)
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	089b      	lsrs	r3, r3, #2
 80029e0:	3302      	adds	r3, #2
 80029e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	f003 0303 	and.w	r3, r3, #3
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	220f      	movs	r2, #15
 80029f2:	fa02 f303 	lsl.w	r3, r2, r3
 80029f6:	43db      	mvns	r3, r3
 80029f8:	69ba      	ldr	r2, [r7, #24]
 80029fa:	4013      	ands	r3, r2
 80029fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a49      	ldr	r2, [pc, #292]	@ (8002b28 <HAL_GPIO_Init+0x2f0>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d019      	beq.n	8002a3a <HAL_GPIO_Init+0x202>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a48      	ldr	r2, [pc, #288]	@ (8002b2c <HAL_GPIO_Init+0x2f4>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d013      	beq.n	8002a36 <HAL_GPIO_Init+0x1fe>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a47      	ldr	r2, [pc, #284]	@ (8002b30 <HAL_GPIO_Init+0x2f8>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d00d      	beq.n	8002a32 <HAL_GPIO_Init+0x1fa>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a46      	ldr	r2, [pc, #280]	@ (8002b34 <HAL_GPIO_Init+0x2fc>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d007      	beq.n	8002a2e <HAL_GPIO_Init+0x1f6>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a45      	ldr	r2, [pc, #276]	@ (8002b38 <HAL_GPIO_Init+0x300>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d101      	bne.n	8002a2a <HAL_GPIO_Init+0x1f2>
 8002a26:	2304      	movs	r3, #4
 8002a28:	e008      	b.n	8002a3c <HAL_GPIO_Init+0x204>
 8002a2a:	2307      	movs	r3, #7
 8002a2c:	e006      	b.n	8002a3c <HAL_GPIO_Init+0x204>
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e004      	b.n	8002a3c <HAL_GPIO_Init+0x204>
 8002a32:	2302      	movs	r3, #2
 8002a34:	e002      	b.n	8002a3c <HAL_GPIO_Init+0x204>
 8002a36:	2301      	movs	r3, #1
 8002a38:	e000      	b.n	8002a3c <HAL_GPIO_Init+0x204>
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	69fa      	ldr	r2, [r7, #28]
 8002a3e:	f002 0203 	and.w	r2, r2, #3
 8002a42:	0092      	lsls	r2, r2, #2
 8002a44:	4093      	lsls	r3, r2
 8002a46:	69ba      	ldr	r2, [r7, #24]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a4c:	4935      	ldr	r1, [pc, #212]	@ (8002b24 <HAL_GPIO_Init+0x2ec>)
 8002a4e:	69fb      	ldr	r3, [r7, #28]
 8002a50:	089b      	lsrs	r3, r3, #2
 8002a52:	3302      	adds	r3, #2
 8002a54:	69ba      	ldr	r2, [r7, #24]
 8002a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a5a:	4b38      	ldr	r3, [pc, #224]	@ (8002b3c <HAL_GPIO_Init+0x304>)
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	43db      	mvns	r3, r3
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	4013      	ands	r3, r2
 8002a68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d003      	beq.n	8002a7e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002a76:	69ba      	ldr	r2, [r7, #24]
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a7e:	4a2f      	ldr	r2, [pc, #188]	@ (8002b3c <HAL_GPIO_Init+0x304>)
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a84:	4b2d      	ldr	r3, [pc, #180]	@ (8002b3c <HAL_GPIO_Init+0x304>)
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	43db      	mvns	r3, r3
 8002a8e:	69ba      	ldr	r2, [r7, #24]
 8002a90:	4013      	ands	r3, r2
 8002a92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d003      	beq.n	8002aa8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002aa0:	69ba      	ldr	r2, [r7, #24]
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002aa8:	4a24      	ldr	r2, [pc, #144]	@ (8002b3c <HAL_GPIO_Init+0x304>)
 8002aaa:	69bb      	ldr	r3, [r7, #24]
 8002aac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002aae:	4b23      	ldr	r3, [pc, #140]	@ (8002b3c <HAL_GPIO_Init+0x304>)
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	43db      	mvns	r3, r3
 8002ab8:	69ba      	ldr	r2, [r7, #24]
 8002aba:	4013      	ands	r3, r2
 8002abc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d003      	beq.n	8002ad2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002aca:	69ba      	ldr	r2, [r7, #24]
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ad2:	4a1a      	ldr	r2, [pc, #104]	@ (8002b3c <HAL_GPIO_Init+0x304>)
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ad8:	4b18      	ldr	r3, [pc, #96]	@ (8002b3c <HAL_GPIO_Init+0x304>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	43db      	mvns	r3, r3
 8002ae2:	69ba      	ldr	r2, [r7, #24]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d003      	beq.n	8002afc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002afc:	4a0f      	ldr	r2, [pc, #60]	@ (8002b3c <HAL_GPIO_Init+0x304>)
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	3301      	adds	r3, #1
 8002b06:	61fb      	str	r3, [r7, #28]
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	2b0f      	cmp	r3, #15
 8002b0c:	f67f aea2 	bls.w	8002854 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b10:	bf00      	nop
 8002b12:	bf00      	nop
 8002b14:	3724      	adds	r7, #36	@ 0x24
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	40023800 	.word	0x40023800
 8002b24:	40013800 	.word	0x40013800
 8002b28:	40020000 	.word	0x40020000
 8002b2c:	40020400 	.word	0x40020400
 8002b30:	40020800 	.word	0x40020800
 8002b34:	40020c00 	.word	0x40020c00
 8002b38:	40021000 	.word	0x40021000
 8002b3c:	40013c00 	.word	0x40013c00

08002b40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	460b      	mov	r3, r1
 8002b4a:	807b      	strh	r3, [r7, #2]
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b50:	787b      	ldrb	r3, [r7, #1]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d003      	beq.n	8002b5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b56:	887a      	ldrh	r2, [r7, #2]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b5c:	e003      	b.n	8002b66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b5e:	887b      	ldrh	r3, [r7, #2]
 8002b60:	041a      	lsls	r2, r3, #16
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	619a      	str	r2, [r3, #24]
}
 8002b66:	bf00      	nop
 8002b68:	370c      	adds	r7, #12
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
	...

08002b74 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002b7e:	4b08      	ldr	r3, [pc, #32]	@ (8002ba0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b80:	695a      	ldr	r2, [r3, #20]
 8002b82:	88fb      	ldrh	r3, [r7, #6]
 8002b84:	4013      	ands	r3, r2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d006      	beq.n	8002b98 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002b8a:	4a05      	ldr	r2, [pc, #20]	@ (8002ba0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b8c:	88fb      	ldrh	r3, [r7, #6]
 8002b8e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002b90:	88fb      	ldrh	r3, [r7, #6]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f000 f806 	bl	8002ba4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002b98:	bf00      	nop
 8002b9a:	3708      	adds	r7, #8
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	40013c00 	.word	0x40013c00

08002ba4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	4603      	mov	r3, r0
 8002bac:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002bae:	bf00      	nop
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
	...

08002bbc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b086      	sub	sp, #24
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d101      	bne.n	8002bce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e267      	b.n	800309e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0301 	and.w	r3, r3, #1
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d075      	beq.n	8002cc6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002bda:	4b88      	ldr	r3, [pc, #544]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f003 030c 	and.w	r3, r3, #12
 8002be2:	2b04      	cmp	r3, #4
 8002be4:	d00c      	beq.n	8002c00 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002be6:	4b85      	ldr	r3, [pc, #532]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002bee:	2b08      	cmp	r3, #8
 8002bf0:	d112      	bne.n	8002c18 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002bf2:	4b82      	ldr	r3, [pc, #520]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bfa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002bfe:	d10b      	bne.n	8002c18 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c00:	4b7e      	ldr	r3, [pc, #504]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d05b      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x108>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d157      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e242      	b.n	800309e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c20:	d106      	bne.n	8002c30 <HAL_RCC_OscConfig+0x74>
 8002c22:	4b76      	ldr	r3, [pc, #472]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a75      	ldr	r2, [pc, #468]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002c28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c2c:	6013      	str	r3, [r2, #0]
 8002c2e:	e01d      	b.n	8002c6c <HAL_RCC_OscConfig+0xb0>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c38:	d10c      	bne.n	8002c54 <HAL_RCC_OscConfig+0x98>
 8002c3a:	4b70      	ldr	r3, [pc, #448]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a6f      	ldr	r2, [pc, #444]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002c40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c44:	6013      	str	r3, [r2, #0]
 8002c46:	4b6d      	ldr	r3, [pc, #436]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a6c      	ldr	r2, [pc, #432]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002c4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c50:	6013      	str	r3, [r2, #0]
 8002c52:	e00b      	b.n	8002c6c <HAL_RCC_OscConfig+0xb0>
 8002c54:	4b69      	ldr	r3, [pc, #420]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a68      	ldr	r2, [pc, #416]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002c5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c5e:	6013      	str	r3, [r2, #0]
 8002c60:	4b66      	ldr	r3, [pc, #408]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a65      	ldr	r2, [pc, #404]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002c66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d013      	beq.n	8002c9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c74:	f7ff fc0c 	bl	8002490 <HAL_GetTick>
 8002c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c7a:	e008      	b.n	8002c8e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c7c:	f7ff fc08 	bl	8002490 <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b64      	cmp	r3, #100	@ 0x64
 8002c88:	d901      	bls.n	8002c8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e207      	b.n	800309e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c8e:	4b5b      	ldr	r3, [pc, #364]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d0f0      	beq.n	8002c7c <HAL_RCC_OscConfig+0xc0>
 8002c9a:	e014      	b.n	8002cc6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c9c:	f7ff fbf8 	bl	8002490 <HAL_GetTick>
 8002ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ca2:	e008      	b.n	8002cb6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ca4:	f7ff fbf4 	bl	8002490 <HAL_GetTick>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	2b64      	cmp	r3, #100	@ 0x64
 8002cb0:	d901      	bls.n	8002cb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	e1f3      	b.n	800309e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cb6:	4b51      	ldr	r3, [pc, #324]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d1f0      	bne.n	8002ca4 <HAL_RCC_OscConfig+0xe8>
 8002cc2:	e000      	b.n	8002cc6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d063      	beq.n	8002d9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002cd2:	4b4a      	ldr	r3, [pc, #296]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	f003 030c 	and.w	r3, r3, #12
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d00b      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002cde:	4b47      	ldr	r3, [pc, #284]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002ce6:	2b08      	cmp	r3, #8
 8002ce8:	d11c      	bne.n	8002d24 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002cea:	4b44      	ldr	r3, [pc, #272]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d116      	bne.n	8002d24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cf6:	4b41      	ldr	r3, [pc, #260]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0302 	and.w	r3, r3, #2
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d005      	beq.n	8002d0e <HAL_RCC_OscConfig+0x152>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d001      	beq.n	8002d0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e1c7      	b.n	800309e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d0e:	4b3b      	ldr	r3, [pc, #236]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	691b      	ldr	r3, [r3, #16]
 8002d1a:	00db      	lsls	r3, r3, #3
 8002d1c:	4937      	ldr	r1, [pc, #220]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d22:	e03a      	b.n	8002d9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d020      	beq.n	8002d6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d2c:	4b34      	ldr	r3, [pc, #208]	@ (8002e00 <HAL_RCC_OscConfig+0x244>)
 8002d2e:	2201      	movs	r2, #1
 8002d30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d32:	f7ff fbad 	bl	8002490 <HAL_GetTick>
 8002d36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d38:	e008      	b.n	8002d4c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d3a:	f7ff fba9 	bl	8002490 <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	d901      	bls.n	8002d4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	e1a8      	b.n	800309e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d4c:	4b2b      	ldr	r3, [pc, #172]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0302 	and.w	r3, r3, #2
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d0f0      	beq.n	8002d3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d58:	4b28      	ldr	r3, [pc, #160]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	691b      	ldr	r3, [r3, #16]
 8002d64:	00db      	lsls	r3, r3, #3
 8002d66:	4925      	ldr	r1, [pc, #148]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	600b      	str	r3, [r1, #0]
 8002d6c:	e015      	b.n	8002d9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d6e:	4b24      	ldr	r3, [pc, #144]	@ (8002e00 <HAL_RCC_OscConfig+0x244>)
 8002d70:	2200      	movs	r2, #0
 8002d72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d74:	f7ff fb8c 	bl	8002490 <HAL_GetTick>
 8002d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d7a:	e008      	b.n	8002d8e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d7c:	f7ff fb88 	bl	8002490 <HAL_GetTick>
 8002d80:	4602      	mov	r2, r0
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	2b02      	cmp	r3, #2
 8002d88:	d901      	bls.n	8002d8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	e187      	b.n	800309e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d8e:	4b1b      	ldr	r3, [pc, #108]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0302 	and.w	r3, r3, #2
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d1f0      	bne.n	8002d7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 0308 	and.w	r3, r3, #8
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d036      	beq.n	8002e14 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	695b      	ldr	r3, [r3, #20]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d016      	beq.n	8002ddc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002dae:	4b15      	ldr	r3, [pc, #84]	@ (8002e04 <HAL_RCC_OscConfig+0x248>)
 8002db0:	2201      	movs	r2, #1
 8002db2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002db4:	f7ff fb6c 	bl	8002490 <HAL_GetTick>
 8002db8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dba:	e008      	b.n	8002dce <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dbc:	f7ff fb68 	bl	8002490 <HAL_GetTick>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d901      	bls.n	8002dce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e167      	b.n	800309e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dce:	4b0b      	ldr	r3, [pc, #44]	@ (8002dfc <HAL_RCC_OscConfig+0x240>)
 8002dd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dd2:	f003 0302 	and.w	r3, r3, #2
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d0f0      	beq.n	8002dbc <HAL_RCC_OscConfig+0x200>
 8002dda:	e01b      	b.n	8002e14 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ddc:	4b09      	ldr	r3, [pc, #36]	@ (8002e04 <HAL_RCC_OscConfig+0x248>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002de2:	f7ff fb55 	bl	8002490 <HAL_GetTick>
 8002de6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002de8:	e00e      	b.n	8002e08 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dea:	f7ff fb51 	bl	8002490 <HAL_GetTick>
 8002dee:	4602      	mov	r2, r0
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d907      	bls.n	8002e08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	e150      	b.n	800309e <HAL_RCC_OscConfig+0x4e2>
 8002dfc:	40023800 	.word	0x40023800
 8002e00:	42470000 	.word	0x42470000
 8002e04:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e08:	4b88      	ldr	r3, [pc, #544]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002e0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e0c:	f003 0302 	and.w	r3, r3, #2
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d1ea      	bne.n	8002dea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0304 	and.w	r3, r3, #4
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	f000 8097 	beq.w	8002f50 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e22:	2300      	movs	r3, #0
 8002e24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e26:	4b81      	ldr	r3, [pc, #516]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d10f      	bne.n	8002e52 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e32:	2300      	movs	r3, #0
 8002e34:	60bb      	str	r3, [r7, #8]
 8002e36:	4b7d      	ldr	r3, [pc, #500]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3a:	4a7c      	ldr	r2, [pc, #496]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002e3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e40:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e42:	4b7a      	ldr	r3, [pc, #488]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e4a:	60bb      	str	r3, [r7, #8]
 8002e4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e52:	4b77      	ldr	r3, [pc, #476]	@ (8003030 <HAL_RCC_OscConfig+0x474>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d118      	bne.n	8002e90 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e5e:	4b74      	ldr	r3, [pc, #464]	@ (8003030 <HAL_RCC_OscConfig+0x474>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a73      	ldr	r2, [pc, #460]	@ (8003030 <HAL_RCC_OscConfig+0x474>)
 8002e64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e6a:	f7ff fb11 	bl	8002490 <HAL_GetTick>
 8002e6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e70:	e008      	b.n	8002e84 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e72:	f7ff fb0d 	bl	8002490 <HAL_GetTick>
 8002e76:	4602      	mov	r2, r0
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d901      	bls.n	8002e84 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002e80:	2303      	movs	r3, #3
 8002e82:	e10c      	b.n	800309e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e84:	4b6a      	ldr	r3, [pc, #424]	@ (8003030 <HAL_RCC_OscConfig+0x474>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d0f0      	beq.n	8002e72 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d106      	bne.n	8002ea6 <HAL_RCC_OscConfig+0x2ea>
 8002e98:	4b64      	ldr	r3, [pc, #400]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002e9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e9c:	4a63      	ldr	r2, [pc, #396]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002e9e:	f043 0301 	orr.w	r3, r3, #1
 8002ea2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ea4:	e01c      	b.n	8002ee0 <HAL_RCC_OscConfig+0x324>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	2b05      	cmp	r3, #5
 8002eac:	d10c      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x30c>
 8002eae:	4b5f      	ldr	r3, [pc, #380]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002eb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eb2:	4a5e      	ldr	r2, [pc, #376]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002eb4:	f043 0304 	orr.w	r3, r3, #4
 8002eb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002eba:	4b5c      	ldr	r3, [pc, #368]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002ebc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ebe:	4a5b      	ldr	r2, [pc, #364]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002ec0:	f043 0301 	orr.w	r3, r3, #1
 8002ec4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ec6:	e00b      	b.n	8002ee0 <HAL_RCC_OscConfig+0x324>
 8002ec8:	4b58      	ldr	r3, [pc, #352]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002eca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ecc:	4a57      	ldr	r2, [pc, #348]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002ece:	f023 0301 	bic.w	r3, r3, #1
 8002ed2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ed4:	4b55      	ldr	r3, [pc, #340]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002ed6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ed8:	4a54      	ldr	r2, [pc, #336]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002eda:	f023 0304 	bic.w	r3, r3, #4
 8002ede:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d015      	beq.n	8002f14 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ee8:	f7ff fad2 	bl	8002490 <HAL_GetTick>
 8002eec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eee:	e00a      	b.n	8002f06 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ef0:	f7ff face 	bl	8002490 <HAL_GetTick>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e0cb      	b.n	800309e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f06:	4b49      	ldr	r3, [pc, #292]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002f08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f0a:	f003 0302 	and.w	r3, r3, #2
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d0ee      	beq.n	8002ef0 <HAL_RCC_OscConfig+0x334>
 8002f12:	e014      	b.n	8002f3e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f14:	f7ff fabc 	bl	8002490 <HAL_GetTick>
 8002f18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f1a:	e00a      	b.n	8002f32 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f1c:	f7ff fab8 	bl	8002490 <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d901      	bls.n	8002f32 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e0b5      	b.n	800309e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f32:	4b3e      	ldr	r3, [pc, #248]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002f34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f36:	f003 0302 	and.w	r3, r3, #2
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d1ee      	bne.n	8002f1c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002f3e:	7dfb      	ldrb	r3, [r7, #23]
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d105      	bne.n	8002f50 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f44:	4b39      	ldr	r3, [pc, #228]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f48:	4a38      	ldr	r2, [pc, #224]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002f4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f4e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	699b      	ldr	r3, [r3, #24]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	f000 80a1 	beq.w	800309c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f5a:	4b34      	ldr	r3, [pc, #208]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f003 030c 	and.w	r3, r3, #12
 8002f62:	2b08      	cmp	r3, #8
 8002f64:	d05c      	beq.n	8003020 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	699b      	ldr	r3, [r3, #24]
 8002f6a:	2b02      	cmp	r3, #2
 8002f6c:	d141      	bne.n	8002ff2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f6e:	4b31      	ldr	r3, [pc, #196]	@ (8003034 <HAL_RCC_OscConfig+0x478>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f74:	f7ff fa8c 	bl	8002490 <HAL_GetTick>
 8002f78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f7a:	e008      	b.n	8002f8e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f7c:	f7ff fa88 	bl	8002490 <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	2b02      	cmp	r3, #2
 8002f88:	d901      	bls.n	8002f8e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e087      	b.n	800309e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f8e:	4b27      	ldr	r3, [pc, #156]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d1f0      	bne.n	8002f7c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	69da      	ldr	r2, [r3, #28]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a1b      	ldr	r3, [r3, #32]
 8002fa2:	431a      	orrs	r2, r3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa8:	019b      	lsls	r3, r3, #6
 8002faa:	431a      	orrs	r2, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb0:	085b      	lsrs	r3, r3, #1
 8002fb2:	3b01      	subs	r3, #1
 8002fb4:	041b      	lsls	r3, r3, #16
 8002fb6:	431a      	orrs	r2, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fbc:	061b      	lsls	r3, r3, #24
 8002fbe:	491b      	ldr	r1, [pc, #108]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fc4:	4b1b      	ldr	r3, [pc, #108]	@ (8003034 <HAL_RCC_OscConfig+0x478>)
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fca:	f7ff fa61 	bl	8002490 <HAL_GetTick>
 8002fce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fd0:	e008      	b.n	8002fe4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fd2:	f7ff fa5d 	bl	8002490 <HAL_GetTick>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	2b02      	cmp	r3, #2
 8002fde:	d901      	bls.n	8002fe4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	e05c      	b.n	800309e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fe4:	4b11      	ldr	r3, [pc, #68]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d0f0      	beq.n	8002fd2 <HAL_RCC_OscConfig+0x416>
 8002ff0:	e054      	b.n	800309c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ff2:	4b10      	ldr	r3, [pc, #64]	@ (8003034 <HAL_RCC_OscConfig+0x478>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ff8:	f7ff fa4a 	bl	8002490 <HAL_GetTick>
 8002ffc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ffe:	e008      	b.n	8003012 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003000:	f7ff fa46 	bl	8002490 <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	2b02      	cmp	r3, #2
 800300c:	d901      	bls.n	8003012 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e045      	b.n	800309e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003012:	4b06      	ldr	r3, [pc, #24]	@ (800302c <HAL_RCC_OscConfig+0x470>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d1f0      	bne.n	8003000 <HAL_RCC_OscConfig+0x444>
 800301e:	e03d      	b.n	800309c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	699b      	ldr	r3, [r3, #24]
 8003024:	2b01      	cmp	r3, #1
 8003026:	d107      	bne.n	8003038 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003028:	2301      	movs	r3, #1
 800302a:	e038      	b.n	800309e <HAL_RCC_OscConfig+0x4e2>
 800302c:	40023800 	.word	0x40023800
 8003030:	40007000 	.word	0x40007000
 8003034:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003038:	4b1b      	ldr	r3, [pc, #108]	@ (80030a8 <HAL_RCC_OscConfig+0x4ec>)
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	699b      	ldr	r3, [r3, #24]
 8003042:	2b01      	cmp	r3, #1
 8003044:	d028      	beq.n	8003098 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003050:	429a      	cmp	r2, r3
 8003052:	d121      	bne.n	8003098 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800305e:	429a      	cmp	r2, r3
 8003060:	d11a      	bne.n	8003098 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003062:	68fa      	ldr	r2, [r7, #12]
 8003064:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003068:	4013      	ands	r3, r2
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800306e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003070:	4293      	cmp	r3, r2
 8003072:	d111      	bne.n	8003098 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800307e:	085b      	lsrs	r3, r3, #1
 8003080:	3b01      	subs	r3, #1
 8003082:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003084:	429a      	cmp	r2, r3
 8003086:	d107      	bne.n	8003098 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003092:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003094:	429a      	cmp	r2, r3
 8003096:	d001      	beq.n	800309c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e000      	b.n	800309e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800309c:	2300      	movs	r3, #0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3718      	adds	r7, #24
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	40023800 	.word	0x40023800

080030ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d101      	bne.n	80030c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e0cc      	b.n	800325a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030c0:	4b68      	ldr	r3, [pc, #416]	@ (8003264 <HAL_RCC_ClockConfig+0x1b8>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0307 	and.w	r3, r3, #7
 80030c8:	683a      	ldr	r2, [r7, #0]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d90c      	bls.n	80030e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ce:	4b65      	ldr	r3, [pc, #404]	@ (8003264 <HAL_RCC_ClockConfig+0x1b8>)
 80030d0:	683a      	ldr	r2, [r7, #0]
 80030d2:	b2d2      	uxtb	r2, r2
 80030d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030d6:	4b63      	ldr	r3, [pc, #396]	@ (8003264 <HAL_RCC_ClockConfig+0x1b8>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0307 	and.w	r3, r3, #7
 80030de:	683a      	ldr	r2, [r7, #0]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d001      	beq.n	80030e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e0b8      	b.n	800325a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0302 	and.w	r3, r3, #2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d020      	beq.n	8003136 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0304 	and.w	r3, r3, #4
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d005      	beq.n	800310c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003100:	4b59      	ldr	r3, [pc, #356]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	4a58      	ldr	r2, [pc, #352]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 8003106:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800310a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0308 	and.w	r3, r3, #8
 8003114:	2b00      	cmp	r3, #0
 8003116:	d005      	beq.n	8003124 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003118:	4b53      	ldr	r3, [pc, #332]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	4a52      	ldr	r2, [pc, #328]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 800311e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003122:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003124:	4b50      	ldr	r3, [pc, #320]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	494d      	ldr	r1, [pc, #308]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 8003132:	4313      	orrs	r3, r2
 8003134:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	2b00      	cmp	r3, #0
 8003140:	d044      	beq.n	80031cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	2b01      	cmp	r3, #1
 8003148:	d107      	bne.n	800315a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800314a:	4b47      	ldr	r3, [pc, #284]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d119      	bne.n	800318a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e07f      	b.n	800325a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	2b02      	cmp	r3, #2
 8003160:	d003      	beq.n	800316a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003166:	2b03      	cmp	r3, #3
 8003168:	d107      	bne.n	800317a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800316a:	4b3f      	ldr	r3, [pc, #252]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d109      	bne.n	800318a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e06f      	b.n	800325a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800317a:	4b3b      	ldr	r3, [pc, #236]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0302 	and.w	r3, r3, #2
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e067      	b.n	800325a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800318a:	4b37      	ldr	r3, [pc, #220]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	f023 0203 	bic.w	r2, r3, #3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	4934      	ldr	r1, [pc, #208]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 8003198:	4313      	orrs	r3, r2
 800319a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800319c:	f7ff f978 	bl	8002490 <HAL_GetTick>
 80031a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031a2:	e00a      	b.n	80031ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031a4:	f7ff f974 	bl	8002490 <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d901      	bls.n	80031ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e04f      	b.n	800325a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031ba:	4b2b      	ldr	r3, [pc, #172]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	f003 020c 	and.w	r2, r3, #12
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d1eb      	bne.n	80031a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031cc:	4b25      	ldr	r3, [pc, #148]	@ (8003264 <HAL_RCC_ClockConfig+0x1b8>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 0307 	and.w	r3, r3, #7
 80031d4:	683a      	ldr	r2, [r7, #0]
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d20c      	bcs.n	80031f4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031da:	4b22      	ldr	r3, [pc, #136]	@ (8003264 <HAL_RCC_ClockConfig+0x1b8>)
 80031dc:	683a      	ldr	r2, [r7, #0]
 80031de:	b2d2      	uxtb	r2, r2
 80031e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031e2:	4b20      	ldr	r3, [pc, #128]	@ (8003264 <HAL_RCC_ClockConfig+0x1b8>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0307 	and.w	r3, r3, #7
 80031ea:	683a      	ldr	r2, [r7, #0]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d001      	beq.n	80031f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e032      	b.n	800325a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0304 	and.w	r3, r3, #4
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d008      	beq.n	8003212 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003200:	4b19      	ldr	r3, [pc, #100]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	4916      	ldr	r1, [pc, #88]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 800320e:	4313      	orrs	r3, r2
 8003210:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0308 	and.w	r3, r3, #8
 800321a:	2b00      	cmp	r3, #0
 800321c:	d009      	beq.n	8003232 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800321e:	4b12      	ldr	r3, [pc, #72]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	691b      	ldr	r3, [r3, #16]
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	490e      	ldr	r1, [pc, #56]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 800322e:	4313      	orrs	r3, r2
 8003230:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003232:	f000 f821 	bl	8003278 <HAL_RCC_GetSysClockFreq>
 8003236:	4602      	mov	r2, r0
 8003238:	4b0b      	ldr	r3, [pc, #44]	@ (8003268 <HAL_RCC_ClockConfig+0x1bc>)
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	091b      	lsrs	r3, r3, #4
 800323e:	f003 030f 	and.w	r3, r3, #15
 8003242:	490a      	ldr	r1, [pc, #40]	@ (800326c <HAL_RCC_ClockConfig+0x1c0>)
 8003244:	5ccb      	ldrb	r3, [r1, r3]
 8003246:	fa22 f303 	lsr.w	r3, r2, r3
 800324a:	4a09      	ldr	r2, [pc, #36]	@ (8003270 <HAL_RCC_ClockConfig+0x1c4>)
 800324c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800324e:	4b09      	ldr	r3, [pc, #36]	@ (8003274 <HAL_RCC_ClockConfig+0x1c8>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4618      	mov	r0, r3
 8003254:	f7ff f8d8 	bl	8002408 <HAL_InitTick>

  return HAL_OK;
 8003258:	2300      	movs	r3, #0
}
 800325a:	4618      	mov	r0, r3
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	40023c00 	.word	0x40023c00
 8003268:	40023800 	.word	0x40023800
 800326c:	0800a224 	.word	0x0800a224
 8003270:	20000018 	.word	0x20000018
 8003274:	2000001c 	.word	0x2000001c

08003278 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003278:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800327c:	b094      	sub	sp, #80	@ 0x50
 800327e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003280:	2300      	movs	r3, #0
 8003282:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003284:	2300      	movs	r3, #0
 8003286:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003288:	2300      	movs	r3, #0
 800328a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800328c:	2300      	movs	r3, #0
 800328e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003290:	4b79      	ldr	r3, [pc, #484]	@ (8003478 <HAL_RCC_GetSysClockFreq+0x200>)
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	f003 030c 	and.w	r3, r3, #12
 8003298:	2b08      	cmp	r3, #8
 800329a:	d00d      	beq.n	80032b8 <HAL_RCC_GetSysClockFreq+0x40>
 800329c:	2b08      	cmp	r3, #8
 800329e:	f200 80e1 	bhi.w	8003464 <HAL_RCC_GetSysClockFreq+0x1ec>
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d002      	beq.n	80032ac <HAL_RCC_GetSysClockFreq+0x34>
 80032a6:	2b04      	cmp	r3, #4
 80032a8:	d003      	beq.n	80032b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80032aa:	e0db      	b.n	8003464 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80032ac:	4b73      	ldr	r3, [pc, #460]	@ (800347c <HAL_RCC_GetSysClockFreq+0x204>)
 80032ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80032b0:	e0db      	b.n	800346a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80032b2:	4b73      	ldr	r3, [pc, #460]	@ (8003480 <HAL_RCC_GetSysClockFreq+0x208>)
 80032b4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80032b6:	e0d8      	b.n	800346a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80032b8:	4b6f      	ldr	r3, [pc, #444]	@ (8003478 <HAL_RCC_GetSysClockFreq+0x200>)
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80032c0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80032c2:	4b6d      	ldr	r3, [pc, #436]	@ (8003478 <HAL_RCC_GetSysClockFreq+0x200>)
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d063      	beq.n	8003396 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032ce:	4b6a      	ldr	r3, [pc, #424]	@ (8003478 <HAL_RCC_GetSysClockFreq+0x200>)
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	099b      	lsrs	r3, r3, #6
 80032d4:	2200      	movs	r2, #0
 80032d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80032d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80032da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80032e2:	2300      	movs	r3, #0
 80032e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80032e6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80032ea:	4622      	mov	r2, r4
 80032ec:	462b      	mov	r3, r5
 80032ee:	f04f 0000 	mov.w	r0, #0
 80032f2:	f04f 0100 	mov.w	r1, #0
 80032f6:	0159      	lsls	r1, r3, #5
 80032f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032fc:	0150      	lsls	r0, r2, #5
 80032fe:	4602      	mov	r2, r0
 8003300:	460b      	mov	r3, r1
 8003302:	4621      	mov	r1, r4
 8003304:	1a51      	subs	r1, r2, r1
 8003306:	6139      	str	r1, [r7, #16]
 8003308:	4629      	mov	r1, r5
 800330a:	eb63 0301 	sbc.w	r3, r3, r1
 800330e:	617b      	str	r3, [r7, #20]
 8003310:	f04f 0200 	mov.w	r2, #0
 8003314:	f04f 0300 	mov.w	r3, #0
 8003318:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800331c:	4659      	mov	r1, fp
 800331e:	018b      	lsls	r3, r1, #6
 8003320:	4651      	mov	r1, sl
 8003322:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003326:	4651      	mov	r1, sl
 8003328:	018a      	lsls	r2, r1, #6
 800332a:	4651      	mov	r1, sl
 800332c:	ebb2 0801 	subs.w	r8, r2, r1
 8003330:	4659      	mov	r1, fp
 8003332:	eb63 0901 	sbc.w	r9, r3, r1
 8003336:	f04f 0200 	mov.w	r2, #0
 800333a:	f04f 0300 	mov.w	r3, #0
 800333e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003342:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003346:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800334a:	4690      	mov	r8, r2
 800334c:	4699      	mov	r9, r3
 800334e:	4623      	mov	r3, r4
 8003350:	eb18 0303 	adds.w	r3, r8, r3
 8003354:	60bb      	str	r3, [r7, #8]
 8003356:	462b      	mov	r3, r5
 8003358:	eb49 0303 	adc.w	r3, r9, r3
 800335c:	60fb      	str	r3, [r7, #12]
 800335e:	f04f 0200 	mov.w	r2, #0
 8003362:	f04f 0300 	mov.w	r3, #0
 8003366:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800336a:	4629      	mov	r1, r5
 800336c:	024b      	lsls	r3, r1, #9
 800336e:	4621      	mov	r1, r4
 8003370:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003374:	4621      	mov	r1, r4
 8003376:	024a      	lsls	r2, r1, #9
 8003378:	4610      	mov	r0, r2
 800337a:	4619      	mov	r1, r3
 800337c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800337e:	2200      	movs	r2, #0
 8003380:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003382:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003384:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003388:	f7fd fc46 	bl	8000c18 <__aeabi_uldivmod>
 800338c:	4602      	mov	r2, r0
 800338e:	460b      	mov	r3, r1
 8003390:	4613      	mov	r3, r2
 8003392:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003394:	e058      	b.n	8003448 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003396:	4b38      	ldr	r3, [pc, #224]	@ (8003478 <HAL_RCC_GetSysClockFreq+0x200>)
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	099b      	lsrs	r3, r3, #6
 800339c:	2200      	movs	r2, #0
 800339e:	4618      	mov	r0, r3
 80033a0:	4611      	mov	r1, r2
 80033a2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80033a6:	623b      	str	r3, [r7, #32]
 80033a8:	2300      	movs	r3, #0
 80033aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80033ac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80033b0:	4642      	mov	r2, r8
 80033b2:	464b      	mov	r3, r9
 80033b4:	f04f 0000 	mov.w	r0, #0
 80033b8:	f04f 0100 	mov.w	r1, #0
 80033bc:	0159      	lsls	r1, r3, #5
 80033be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033c2:	0150      	lsls	r0, r2, #5
 80033c4:	4602      	mov	r2, r0
 80033c6:	460b      	mov	r3, r1
 80033c8:	4641      	mov	r1, r8
 80033ca:	ebb2 0a01 	subs.w	sl, r2, r1
 80033ce:	4649      	mov	r1, r9
 80033d0:	eb63 0b01 	sbc.w	fp, r3, r1
 80033d4:	f04f 0200 	mov.w	r2, #0
 80033d8:	f04f 0300 	mov.w	r3, #0
 80033dc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80033e0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80033e4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80033e8:	ebb2 040a 	subs.w	r4, r2, sl
 80033ec:	eb63 050b 	sbc.w	r5, r3, fp
 80033f0:	f04f 0200 	mov.w	r2, #0
 80033f4:	f04f 0300 	mov.w	r3, #0
 80033f8:	00eb      	lsls	r3, r5, #3
 80033fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80033fe:	00e2      	lsls	r2, r4, #3
 8003400:	4614      	mov	r4, r2
 8003402:	461d      	mov	r5, r3
 8003404:	4643      	mov	r3, r8
 8003406:	18e3      	adds	r3, r4, r3
 8003408:	603b      	str	r3, [r7, #0]
 800340a:	464b      	mov	r3, r9
 800340c:	eb45 0303 	adc.w	r3, r5, r3
 8003410:	607b      	str	r3, [r7, #4]
 8003412:	f04f 0200 	mov.w	r2, #0
 8003416:	f04f 0300 	mov.w	r3, #0
 800341a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800341e:	4629      	mov	r1, r5
 8003420:	028b      	lsls	r3, r1, #10
 8003422:	4621      	mov	r1, r4
 8003424:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003428:	4621      	mov	r1, r4
 800342a:	028a      	lsls	r2, r1, #10
 800342c:	4610      	mov	r0, r2
 800342e:	4619      	mov	r1, r3
 8003430:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003432:	2200      	movs	r2, #0
 8003434:	61bb      	str	r3, [r7, #24]
 8003436:	61fa      	str	r2, [r7, #28]
 8003438:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800343c:	f7fd fbec 	bl	8000c18 <__aeabi_uldivmod>
 8003440:	4602      	mov	r2, r0
 8003442:	460b      	mov	r3, r1
 8003444:	4613      	mov	r3, r2
 8003446:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003448:	4b0b      	ldr	r3, [pc, #44]	@ (8003478 <HAL_RCC_GetSysClockFreq+0x200>)
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	0c1b      	lsrs	r3, r3, #16
 800344e:	f003 0303 	and.w	r3, r3, #3
 8003452:	3301      	adds	r3, #1
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003458:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800345a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800345c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003460:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003462:	e002      	b.n	800346a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003464:	4b05      	ldr	r3, [pc, #20]	@ (800347c <HAL_RCC_GetSysClockFreq+0x204>)
 8003466:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003468:	bf00      	nop
    }
  }
  return sysclockfreq;
 800346a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800346c:	4618      	mov	r0, r3
 800346e:	3750      	adds	r7, #80	@ 0x50
 8003470:	46bd      	mov	sp, r7
 8003472:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003476:	bf00      	nop
 8003478:	40023800 	.word	0x40023800
 800347c:	00f42400 	.word	0x00f42400
 8003480:	007a1200 	.word	0x007a1200

08003484 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003484:	b480      	push	{r7}
 8003486:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003488:	4b03      	ldr	r3, [pc, #12]	@ (8003498 <HAL_RCC_GetHCLKFreq+0x14>)
 800348a:	681b      	ldr	r3, [r3, #0]
}
 800348c:	4618      	mov	r0, r3
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	20000018 	.word	0x20000018

0800349c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80034a0:	f7ff fff0 	bl	8003484 <HAL_RCC_GetHCLKFreq>
 80034a4:	4602      	mov	r2, r0
 80034a6:	4b05      	ldr	r3, [pc, #20]	@ (80034bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	0a9b      	lsrs	r3, r3, #10
 80034ac:	f003 0307 	and.w	r3, r3, #7
 80034b0:	4903      	ldr	r1, [pc, #12]	@ (80034c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034b2:	5ccb      	ldrb	r3, [r1, r3]
 80034b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	40023800 	.word	0x40023800
 80034c0:	0800a234 	.word	0x0800a234

080034c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80034c8:	f7ff ffdc 	bl	8003484 <HAL_RCC_GetHCLKFreq>
 80034cc:	4602      	mov	r2, r0
 80034ce:	4b05      	ldr	r3, [pc, #20]	@ (80034e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	0b5b      	lsrs	r3, r3, #13
 80034d4:	f003 0307 	and.w	r3, r3, #7
 80034d8:	4903      	ldr	r1, [pc, #12]	@ (80034e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80034da:	5ccb      	ldrb	r3, [r1, r3]
 80034dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	40023800 	.word	0x40023800
 80034e8:	0800a234 	.word	0x0800a234

080034ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b082      	sub	sp, #8
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d101      	bne.n	80034fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e041      	b.n	8003582 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003504:	b2db      	uxtb	r3, r3
 8003506:	2b00      	cmp	r3, #0
 8003508:	d106      	bne.n	8003518 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2200      	movs	r2, #0
 800350e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f7fe fd0e 	bl	8001f34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2202      	movs	r2, #2
 800351c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	3304      	adds	r3, #4
 8003528:	4619      	mov	r1, r3
 800352a:	4610      	mov	r0, r2
 800352c:	f000 fc32 	bl	8003d94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2201      	movs	r2, #1
 8003574:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2201      	movs	r2, #1
 800357c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003580:	2300      	movs	r3, #0
}
 8003582:	4618      	mov	r0, r3
 8003584:	3708      	adds	r7, #8
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
	...

0800358c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800358c:	b480      	push	{r7}
 800358e:	b085      	sub	sp, #20
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800359a:	b2db      	uxtb	r3, r3
 800359c:	2b01      	cmp	r3, #1
 800359e:	d001      	beq.n	80035a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e044      	b.n	800362e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2202      	movs	r2, #2
 80035a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	68da      	ldr	r2, [r3, #12]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f042 0201 	orr.w	r2, r2, #1
 80035ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a1e      	ldr	r2, [pc, #120]	@ (800363c <HAL_TIM_Base_Start_IT+0xb0>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d018      	beq.n	80035f8 <HAL_TIM_Base_Start_IT+0x6c>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035ce:	d013      	beq.n	80035f8 <HAL_TIM_Base_Start_IT+0x6c>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a1a      	ldr	r2, [pc, #104]	@ (8003640 <HAL_TIM_Base_Start_IT+0xb4>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d00e      	beq.n	80035f8 <HAL_TIM_Base_Start_IT+0x6c>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a19      	ldr	r2, [pc, #100]	@ (8003644 <HAL_TIM_Base_Start_IT+0xb8>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d009      	beq.n	80035f8 <HAL_TIM_Base_Start_IT+0x6c>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a17      	ldr	r2, [pc, #92]	@ (8003648 <HAL_TIM_Base_Start_IT+0xbc>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d004      	beq.n	80035f8 <HAL_TIM_Base_Start_IT+0x6c>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a16      	ldr	r2, [pc, #88]	@ (800364c <HAL_TIM_Base_Start_IT+0xc0>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d111      	bne.n	800361c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	f003 0307 	and.w	r3, r3, #7
 8003602:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2b06      	cmp	r3, #6
 8003608:	d010      	beq.n	800362c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f042 0201 	orr.w	r2, r2, #1
 8003618:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800361a:	e007      	b.n	800362c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f042 0201 	orr.w	r2, r2, #1
 800362a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3714      	adds	r7, #20
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	40010000 	.word	0x40010000
 8003640:	40000400 	.word	0x40000400
 8003644:	40000800 	.word	0x40000800
 8003648:	40000c00 	.word	0x40000c00
 800364c:	40014000 	.word	0x40014000

08003650 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b082      	sub	sp, #8
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d101      	bne.n	8003662 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e041      	b.n	80036e6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b00      	cmp	r3, #0
 800366c:	d106      	bne.n	800367c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f7fe fc3a 	bl	8001ef0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2202      	movs	r2, #2
 8003680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	3304      	adds	r3, #4
 800368c:	4619      	mov	r1, r3
 800368e:	4610      	mov	r0, r2
 8003690:	f000 fb80 	bl	8003d94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2201      	movs	r2, #1
 8003698:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2201      	movs	r2, #1
 80036a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2201      	movs	r2, #1
 80036a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2201      	movs	r2, #1
 80036c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2201      	movs	r2, #1
 80036d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2201      	movs	r2, #1
 80036e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80036e4:	2300      	movs	r3, #0
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3708      	adds	r7, #8
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
	...

080036f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d109      	bne.n	8003714 <HAL_TIM_PWM_Start+0x24>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003706:	b2db      	uxtb	r3, r3
 8003708:	2b01      	cmp	r3, #1
 800370a:	bf14      	ite	ne
 800370c:	2301      	movne	r3, #1
 800370e:	2300      	moveq	r3, #0
 8003710:	b2db      	uxtb	r3, r3
 8003712:	e022      	b.n	800375a <HAL_TIM_PWM_Start+0x6a>
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	2b04      	cmp	r3, #4
 8003718:	d109      	bne.n	800372e <HAL_TIM_PWM_Start+0x3e>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003720:	b2db      	uxtb	r3, r3
 8003722:	2b01      	cmp	r3, #1
 8003724:	bf14      	ite	ne
 8003726:	2301      	movne	r3, #1
 8003728:	2300      	moveq	r3, #0
 800372a:	b2db      	uxtb	r3, r3
 800372c:	e015      	b.n	800375a <HAL_TIM_PWM_Start+0x6a>
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	2b08      	cmp	r3, #8
 8003732:	d109      	bne.n	8003748 <HAL_TIM_PWM_Start+0x58>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800373a:	b2db      	uxtb	r3, r3
 800373c:	2b01      	cmp	r3, #1
 800373e:	bf14      	ite	ne
 8003740:	2301      	movne	r3, #1
 8003742:	2300      	moveq	r3, #0
 8003744:	b2db      	uxtb	r3, r3
 8003746:	e008      	b.n	800375a <HAL_TIM_PWM_Start+0x6a>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800374e:	b2db      	uxtb	r3, r3
 8003750:	2b01      	cmp	r3, #1
 8003752:	bf14      	ite	ne
 8003754:	2301      	movne	r3, #1
 8003756:	2300      	moveq	r3, #0
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b00      	cmp	r3, #0
 800375c:	d001      	beq.n	8003762 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e068      	b.n	8003834 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d104      	bne.n	8003772 <HAL_TIM_PWM_Start+0x82>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2202      	movs	r2, #2
 800376c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003770:	e013      	b.n	800379a <HAL_TIM_PWM_Start+0xaa>
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	2b04      	cmp	r3, #4
 8003776:	d104      	bne.n	8003782 <HAL_TIM_PWM_Start+0x92>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2202      	movs	r2, #2
 800377c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003780:	e00b      	b.n	800379a <HAL_TIM_PWM_Start+0xaa>
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	2b08      	cmp	r3, #8
 8003786:	d104      	bne.n	8003792 <HAL_TIM_PWM_Start+0xa2>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2202      	movs	r2, #2
 800378c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003790:	e003      	b.n	800379a <HAL_TIM_PWM_Start+0xaa>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2202      	movs	r2, #2
 8003796:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	2201      	movs	r2, #1
 80037a0:	6839      	ldr	r1, [r7, #0]
 80037a2:	4618      	mov	r0, r3
 80037a4:	f000 fda2 	bl	80042ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a23      	ldr	r2, [pc, #140]	@ (800383c <HAL_TIM_PWM_Start+0x14c>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d107      	bne.n	80037c2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037c0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a1d      	ldr	r2, [pc, #116]	@ (800383c <HAL_TIM_PWM_Start+0x14c>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d018      	beq.n	80037fe <HAL_TIM_PWM_Start+0x10e>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037d4:	d013      	beq.n	80037fe <HAL_TIM_PWM_Start+0x10e>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a19      	ldr	r2, [pc, #100]	@ (8003840 <HAL_TIM_PWM_Start+0x150>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d00e      	beq.n	80037fe <HAL_TIM_PWM_Start+0x10e>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a17      	ldr	r2, [pc, #92]	@ (8003844 <HAL_TIM_PWM_Start+0x154>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d009      	beq.n	80037fe <HAL_TIM_PWM_Start+0x10e>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a16      	ldr	r2, [pc, #88]	@ (8003848 <HAL_TIM_PWM_Start+0x158>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d004      	beq.n	80037fe <HAL_TIM_PWM_Start+0x10e>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a14      	ldr	r2, [pc, #80]	@ (800384c <HAL_TIM_PWM_Start+0x15c>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d111      	bne.n	8003822 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	f003 0307 	and.w	r3, r3, #7
 8003808:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2b06      	cmp	r3, #6
 800380e:	d010      	beq.n	8003832 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f042 0201 	orr.w	r2, r2, #1
 800381e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003820:	e007      	b.n	8003832 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f042 0201 	orr.w	r2, r2, #1
 8003830:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003832:	2300      	movs	r3, #0
}
 8003834:	4618      	mov	r0, r3
 8003836:	3710      	adds	r7, #16
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}
 800383c:	40010000 	.word	0x40010000
 8003840:	40000400 	.word	0x40000400
 8003844:	40000800 	.word	0x40000800
 8003848:	40000c00 	.word	0x40000c00
 800384c:	40014000 	.word	0x40014000

08003850 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	691b      	ldr	r3, [r3, #16]
 8003866:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	f003 0302 	and.w	r3, r3, #2
 800386e:	2b00      	cmp	r3, #0
 8003870:	d020      	beq.n	80038b4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	f003 0302 	and.w	r3, r3, #2
 8003878:	2b00      	cmp	r3, #0
 800387a:	d01b      	beq.n	80038b4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f06f 0202 	mvn.w	r2, #2
 8003884:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2201      	movs	r2, #1
 800388a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	699b      	ldr	r3, [r3, #24]
 8003892:	f003 0303 	and.w	r3, r3, #3
 8003896:	2b00      	cmp	r3, #0
 8003898:	d003      	beq.n	80038a2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f000 fa5b 	bl	8003d56 <HAL_TIM_IC_CaptureCallback>
 80038a0:	e005      	b.n	80038ae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f000 fa4d 	bl	8003d42 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f000 fa5e 	bl	8003d6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	f003 0304 	and.w	r3, r3, #4
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d020      	beq.n	8003900 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	f003 0304 	and.w	r3, r3, #4
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d01b      	beq.n	8003900 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f06f 0204 	mvn.w	r2, #4
 80038d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2202      	movs	r2, #2
 80038d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	699b      	ldr	r3, [r3, #24]
 80038de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d003      	beq.n	80038ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f000 fa35 	bl	8003d56 <HAL_TIM_IC_CaptureCallback>
 80038ec:	e005      	b.n	80038fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 fa27 	bl	8003d42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f000 fa38 	bl	8003d6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2200      	movs	r2, #0
 80038fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	f003 0308 	and.w	r3, r3, #8
 8003906:	2b00      	cmp	r3, #0
 8003908:	d020      	beq.n	800394c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	f003 0308 	and.w	r3, r3, #8
 8003910:	2b00      	cmp	r3, #0
 8003912:	d01b      	beq.n	800394c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f06f 0208 	mvn.w	r2, #8
 800391c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2204      	movs	r2, #4
 8003922:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	69db      	ldr	r3, [r3, #28]
 800392a:	f003 0303 	and.w	r3, r3, #3
 800392e:	2b00      	cmp	r3, #0
 8003930:	d003      	beq.n	800393a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	f000 fa0f 	bl	8003d56 <HAL_TIM_IC_CaptureCallback>
 8003938:	e005      	b.n	8003946 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f000 fa01 	bl	8003d42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	f000 fa12 	bl	8003d6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2200      	movs	r2, #0
 800394a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	f003 0310 	and.w	r3, r3, #16
 8003952:	2b00      	cmp	r3, #0
 8003954:	d020      	beq.n	8003998 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	f003 0310 	and.w	r3, r3, #16
 800395c:	2b00      	cmp	r3, #0
 800395e:	d01b      	beq.n	8003998 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f06f 0210 	mvn.w	r2, #16
 8003968:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2208      	movs	r2, #8
 800396e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	69db      	ldr	r3, [r3, #28]
 8003976:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800397a:	2b00      	cmp	r3, #0
 800397c:	d003      	beq.n	8003986 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f000 f9e9 	bl	8003d56 <HAL_TIM_IC_CaptureCallback>
 8003984:	e005      	b.n	8003992 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 f9db 	bl	8003d42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f000 f9ec 	bl	8003d6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	f003 0301 	and.w	r3, r3, #1
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d00c      	beq.n	80039bc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	f003 0301 	and.w	r3, r3, #1
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d007      	beq.n	80039bc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f06f 0201 	mvn.w	r2, #1
 80039b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f7fe fa44 	bl	8001e44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d00c      	beq.n	80039e0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d007      	beq.n	80039e0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80039d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f000 fd76 	bl	80044cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d00c      	beq.n	8003a04 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d007      	beq.n	8003a04 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80039fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f000 f9bd 	bl	8003d7e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	f003 0320 	and.w	r3, r3, #32
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d00c      	beq.n	8003a28 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f003 0320 	and.w	r3, r3, #32
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d007      	beq.n	8003a28 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f06f 0220 	mvn.w	r2, #32
 8003a20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f000 fd48 	bl	80044b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a28:	bf00      	nop
 8003a2a:	3710      	adds	r7, #16
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b086      	sub	sp, #24
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	60f8      	str	r0, [r7, #12]
 8003a38:	60b9      	str	r1, [r7, #8]
 8003a3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d101      	bne.n	8003a4e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003a4a:	2302      	movs	r3, #2
 8003a4c:	e0ae      	b.n	8003bac <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2201      	movs	r2, #1
 8003a52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2b0c      	cmp	r3, #12
 8003a5a:	f200 809f 	bhi.w	8003b9c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003a5e:	a201      	add	r2, pc, #4	@ (adr r2, 8003a64 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a64:	08003a99 	.word	0x08003a99
 8003a68:	08003b9d 	.word	0x08003b9d
 8003a6c:	08003b9d 	.word	0x08003b9d
 8003a70:	08003b9d 	.word	0x08003b9d
 8003a74:	08003ad9 	.word	0x08003ad9
 8003a78:	08003b9d 	.word	0x08003b9d
 8003a7c:	08003b9d 	.word	0x08003b9d
 8003a80:	08003b9d 	.word	0x08003b9d
 8003a84:	08003b1b 	.word	0x08003b1b
 8003a88:	08003b9d 	.word	0x08003b9d
 8003a8c:	08003b9d 	.word	0x08003b9d
 8003a90:	08003b9d 	.word	0x08003b9d
 8003a94:	08003b5b 	.word	0x08003b5b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	68b9      	ldr	r1, [r7, #8]
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f000 f9fe 	bl	8003ea0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	699a      	ldr	r2, [r3, #24]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f042 0208 	orr.w	r2, r2, #8
 8003ab2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	699a      	ldr	r2, [r3, #24]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f022 0204 	bic.w	r2, r2, #4
 8003ac2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	6999      	ldr	r1, [r3, #24]
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	691a      	ldr	r2, [r3, #16]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	430a      	orrs	r2, r1
 8003ad4:	619a      	str	r2, [r3, #24]
      break;
 8003ad6:	e064      	b.n	8003ba2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	68b9      	ldr	r1, [r7, #8]
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f000 fa44 	bl	8003f6c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	699a      	ldr	r2, [r3, #24]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003af2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	699a      	ldr	r2, [r3, #24]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	6999      	ldr	r1, [r3, #24]
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	691b      	ldr	r3, [r3, #16]
 8003b0e:	021a      	lsls	r2, r3, #8
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	430a      	orrs	r2, r1
 8003b16:	619a      	str	r2, [r3, #24]
      break;
 8003b18:	e043      	b.n	8003ba2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	68b9      	ldr	r1, [r7, #8]
 8003b20:	4618      	mov	r0, r3
 8003b22:	f000 fa8f 	bl	8004044 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	69da      	ldr	r2, [r3, #28]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f042 0208 	orr.w	r2, r2, #8
 8003b34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	69da      	ldr	r2, [r3, #28]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f022 0204 	bic.w	r2, r2, #4
 8003b44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	69d9      	ldr	r1, [r3, #28]
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	691a      	ldr	r2, [r3, #16]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	430a      	orrs	r2, r1
 8003b56:	61da      	str	r2, [r3, #28]
      break;
 8003b58:	e023      	b.n	8003ba2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	68b9      	ldr	r1, [r7, #8]
 8003b60:	4618      	mov	r0, r3
 8003b62:	f000 fad9 	bl	8004118 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	69da      	ldr	r2, [r3, #28]
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	69da      	ldr	r2, [r3, #28]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	69d9      	ldr	r1, [r3, #28]
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	691b      	ldr	r3, [r3, #16]
 8003b90:	021a      	lsls	r2, r3, #8
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	430a      	orrs	r2, r1
 8003b98:	61da      	str	r2, [r3, #28]
      break;
 8003b9a:	e002      	b.n	8003ba2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	75fb      	strb	r3, [r7, #23]
      break;
 8003ba0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003baa:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3718      	adds	r7, #24
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d101      	bne.n	8003bd0 <HAL_TIM_ConfigClockSource+0x1c>
 8003bcc:	2302      	movs	r3, #2
 8003bce:	e0b4      	b.n	8003d3a <HAL_TIM_ConfigClockSource+0x186>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2202      	movs	r2, #2
 8003bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003bee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003bf6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	68ba      	ldr	r2, [r7, #8]
 8003bfe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c08:	d03e      	beq.n	8003c88 <HAL_TIM_ConfigClockSource+0xd4>
 8003c0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c0e:	f200 8087 	bhi.w	8003d20 <HAL_TIM_ConfigClockSource+0x16c>
 8003c12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c16:	f000 8086 	beq.w	8003d26 <HAL_TIM_ConfigClockSource+0x172>
 8003c1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c1e:	d87f      	bhi.n	8003d20 <HAL_TIM_ConfigClockSource+0x16c>
 8003c20:	2b70      	cmp	r3, #112	@ 0x70
 8003c22:	d01a      	beq.n	8003c5a <HAL_TIM_ConfigClockSource+0xa6>
 8003c24:	2b70      	cmp	r3, #112	@ 0x70
 8003c26:	d87b      	bhi.n	8003d20 <HAL_TIM_ConfigClockSource+0x16c>
 8003c28:	2b60      	cmp	r3, #96	@ 0x60
 8003c2a:	d050      	beq.n	8003cce <HAL_TIM_ConfigClockSource+0x11a>
 8003c2c:	2b60      	cmp	r3, #96	@ 0x60
 8003c2e:	d877      	bhi.n	8003d20 <HAL_TIM_ConfigClockSource+0x16c>
 8003c30:	2b50      	cmp	r3, #80	@ 0x50
 8003c32:	d03c      	beq.n	8003cae <HAL_TIM_ConfigClockSource+0xfa>
 8003c34:	2b50      	cmp	r3, #80	@ 0x50
 8003c36:	d873      	bhi.n	8003d20 <HAL_TIM_ConfigClockSource+0x16c>
 8003c38:	2b40      	cmp	r3, #64	@ 0x40
 8003c3a:	d058      	beq.n	8003cee <HAL_TIM_ConfigClockSource+0x13a>
 8003c3c:	2b40      	cmp	r3, #64	@ 0x40
 8003c3e:	d86f      	bhi.n	8003d20 <HAL_TIM_ConfigClockSource+0x16c>
 8003c40:	2b30      	cmp	r3, #48	@ 0x30
 8003c42:	d064      	beq.n	8003d0e <HAL_TIM_ConfigClockSource+0x15a>
 8003c44:	2b30      	cmp	r3, #48	@ 0x30
 8003c46:	d86b      	bhi.n	8003d20 <HAL_TIM_ConfigClockSource+0x16c>
 8003c48:	2b20      	cmp	r3, #32
 8003c4a:	d060      	beq.n	8003d0e <HAL_TIM_ConfigClockSource+0x15a>
 8003c4c:	2b20      	cmp	r3, #32
 8003c4e:	d867      	bhi.n	8003d20 <HAL_TIM_ConfigClockSource+0x16c>
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d05c      	beq.n	8003d0e <HAL_TIM_ConfigClockSource+0x15a>
 8003c54:	2b10      	cmp	r3, #16
 8003c56:	d05a      	beq.n	8003d0e <HAL_TIM_ConfigClockSource+0x15a>
 8003c58:	e062      	b.n	8003d20 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c6a:	f000 fb1f 	bl	80042ac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003c7c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	68ba      	ldr	r2, [r7, #8]
 8003c84:	609a      	str	r2, [r3, #8]
      break;
 8003c86:	e04f      	b.n	8003d28 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c98:	f000 fb08 	bl	80042ac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	689a      	ldr	r2, [r3, #8]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003caa:	609a      	str	r2, [r3, #8]
      break;
 8003cac:	e03c      	b.n	8003d28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cba:	461a      	mov	r2, r3
 8003cbc:	f000 fa7c 	bl	80041b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2150      	movs	r1, #80	@ 0x50
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f000 fad5 	bl	8004276 <TIM_ITRx_SetConfig>
      break;
 8003ccc:	e02c      	b.n	8003d28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003cda:	461a      	mov	r2, r3
 8003cdc:	f000 fa9b 	bl	8004216 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	2160      	movs	r1, #96	@ 0x60
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f000 fac5 	bl	8004276 <TIM_ITRx_SetConfig>
      break;
 8003cec:	e01c      	b.n	8003d28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	f000 fa5c 	bl	80041b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2140      	movs	r1, #64	@ 0x40
 8003d06:	4618      	mov	r0, r3
 8003d08:	f000 fab5 	bl	8004276 <TIM_ITRx_SetConfig>
      break;
 8003d0c:	e00c      	b.n	8003d28 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4619      	mov	r1, r3
 8003d18:	4610      	mov	r0, r2
 8003d1a:	f000 faac 	bl	8004276 <TIM_ITRx_SetConfig>
      break;
 8003d1e:	e003      	b.n	8003d28 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	73fb      	strb	r3, [r7, #15]
      break;
 8003d24:	e000      	b.n	8003d28 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003d26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3710      	adds	r7, #16
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}

08003d42 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d42:	b480      	push	{r7}
 8003d44:	b083      	sub	sp, #12
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d4a:	bf00      	nop
 8003d4c:	370c      	adds	r7, #12
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr

08003d56 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003d56:	b480      	push	{r7}
 8003d58:	b083      	sub	sp, #12
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003d5e:	bf00      	nop
 8003d60:	370c      	adds	r7, #12
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr

08003d6a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d6a:	b480      	push	{r7}
 8003d6c:	b083      	sub	sp, #12
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003d72:	bf00      	nop
 8003d74:	370c      	adds	r7, #12
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr

08003d7e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d7e:	b480      	push	{r7}
 8003d80:	b083      	sub	sp, #12
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d86:	bf00      	nop
 8003d88:	370c      	adds	r7, #12
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr
	...

08003d94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b085      	sub	sp, #20
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	4a37      	ldr	r2, [pc, #220]	@ (8003e84 <TIM_Base_SetConfig+0xf0>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d00f      	beq.n	8003dcc <TIM_Base_SetConfig+0x38>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003db2:	d00b      	beq.n	8003dcc <TIM_Base_SetConfig+0x38>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	4a34      	ldr	r2, [pc, #208]	@ (8003e88 <TIM_Base_SetConfig+0xf4>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d007      	beq.n	8003dcc <TIM_Base_SetConfig+0x38>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	4a33      	ldr	r2, [pc, #204]	@ (8003e8c <TIM_Base_SetConfig+0xf8>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d003      	beq.n	8003dcc <TIM_Base_SetConfig+0x38>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	4a32      	ldr	r2, [pc, #200]	@ (8003e90 <TIM_Base_SetConfig+0xfc>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d108      	bne.n	8003dde <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	68fa      	ldr	r2, [r7, #12]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	4a28      	ldr	r2, [pc, #160]	@ (8003e84 <TIM_Base_SetConfig+0xf0>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d01b      	beq.n	8003e1e <TIM_Base_SetConfig+0x8a>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dec:	d017      	beq.n	8003e1e <TIM_Base_SetConfig+0x8a>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a25      	ldr	r2, [pc, #148]	@ (8003e88 <TIM_Base_SetConfig+0xf4>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d013      	beq.n	8003e1e <TIM_Base_SetConfig+0x8a>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	4a24      	ldr	r2, [pc, #144]	@ (8003e8c <TIM_Base_SetConfig+0xf8>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d00f      	beq.n	8003e1e <TIM_Base_SetConfig+0x8a>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4a23      	ldr	r2, [pc, #140]	@ (8003e90 <TIM_Base_SetConfig+0xfc>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d00b      	beq.n	8003e1e <TIM_Base_SetConfig+0x8a>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a22      	ldr	r2, [pc, #136]	@ (8003e94 <TIM_Base_SetConfig+0x100>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d007      	beq.n	8003e1e <TIM_Base_SetConfig+0x8a>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a21      	ldr	r2, [pc, #132]	@ (8003e98 <TIM_Base_SetConfig+0x104>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d003      	beq.n	8003e1e <TIM_Base_SetConfig+0x8a>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a20      	ldr	r2, [pc, #128]	@ (8003e9c <TIM_Base_SetConfig+0x108>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d108      	bne.n	8003e30 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	68fa      	ldr	r2, [r7, #12]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	689a      	ldr	r2, [r3, #8]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4a0c      	ldr	r2, [pc, #48]	@ (8003e84 <TIM_Base_SetConfig+0xf0>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d103      	bne.n	8003e5e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	691a      	ldr	r2, [r3, #16]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f043 0204 	orr.w	r2, r3, #4
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	68fa      	ldr	r2, [r7, #12]
 8003e74:	601a      	str	r2, [r3, #0]
}
 8003e76:	bf00      	nop
 8003e78:	3714      	adds	r7, #20
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr
 8003e82:	bf00      	nop
 8003e84:	40010000 	.word	0x40010000
 8003e88:	40000400 	.word	0x40000400
 8003e8c:	40000800 	.word	0x40000800
 8003e90:	40000c00 	.word	0x40000c00
 8003e94:	40014000 	.word	0x40014000
 8003e98:	40014400 	.word	0x40014400
 8003e9c:	40014800 	.word	0x40014800

08003ea0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b087      	sub	sp, #28
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6a1b      	ldr	r3, [r3, #32]
 8003eae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6a1b      	ldr	r3, [r3, #32]
 8003eb4:	f023 0201 	bic.w	r2, r3, #1
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	699b      	ldr	r3, [r3, #24]
 8003ec6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ece:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f023 0303 	bic.w	r3, r3, #3
 8003ed6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	68fa      	ldr	r2, [r7, #12]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	f023 0302 	bic.w	r3, r3, #2
 8003ee8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	697a      	ldr	r2, [r7, #20]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	4a1c      	ldr	r2, [pc, #112]	@ (8003f68 <TIM_OC1_SetConfig+0xc8>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d10c      	bne.n	8003f16 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	f023 0308 	bic.w	r3, r3, #8
 8003f02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	697a      	ldr	r2, [r7, #20]
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	f023 0304 	bic.w	r3, r3, #4
 8003f14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a13      	ldr	r2, [pc, #76]	@ (8003f68 <TIM_OC1_SetConfig+0xc8>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d111      	bne.n	8003f42 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003f2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	695b      	ldr	r3, [r3, #20]
 8003f32:	693a      	ldr	r2, [r7, #16]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	699b      	ldr	r3, [r3, #24]
 8003f3c:	693a      	ldr	r2, [r7, #16]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	693a      	ldr	r2, [r7, #16]
 8003f46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	68fa      	ldr	r2, [r7, #12]
 8003f4c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	685a      	ldr	r2, [r3, #4]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	697a      	ldr	r2, [r7, #20]
 8003f5a:	621a      	str	r2, [r3, #32]
}
 8003f5c:	bf00      	nop
 8003f5e:	371c      	adds	r7, #28
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr
 8003f68:	40010000 	.word	0x40010000

08003f6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b087      	sub	sp, #28
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6a1b      	ldr	r3, [r3, #32]
 8003f7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6a1b      	ldr	r3, [r3, #32]
 8003f80:	f023 0210 	bic.w	r2, r3, #16
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	699b      	ldr	r3, [r3, #24]
 8003f92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fa2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	021b      	lsls	r3, r3, #8
 8003faa:	68fa      	ldr	r2, [r7, #12]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	f023 0320 	bic.w	r3, r3, #32
 8003fb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	011b      	lsls	r3, r3, #4
 8003fbe:	697a      	ldr	r2, [r7, #20]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	4a1e      	ldr	r2, [pc, #120]	@ (8004040 <TIM_OC2_SetConfig+0xd4>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d10d      	bne.n	8003fe8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003fd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	011b      	lsls	r3, r3, #4
 8003fda:	697a      	ldr	r2, [r7, #20]
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003fe6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	4a15      	ldr	r2, [pc, #84]	@ (8004040 <TIM_OC2_SetConfig+0xd4>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d113      	bne.n	8004018 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003ff6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003ffe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	695b      	ldr	r3, [r3, #20]
 8004004:	009b      	lsls	r3, r3, #2
 8004006:	693a      	ldr	r2, [r7, #16]
 8004008:	4313      	orrs	r3, r2
 800400a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	699b      	ldr	r3, [r3, #24]
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	693a      	ldr	r2, [r7, #16]
 8004014:	4313      	orrs	r3, r2
 8004016:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	693a      	ldr	r2, [r7, #16]
 800401c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	68fa      	ldr	r2, [r7, #12]
 8004022:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	685a      	ldr	r2, [r3, #4]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	697a      	ldr	r2, [r7, #20]
 8004030:	621a      	str	r2, [r3, #32]
}
 8004032:	bf00      	nop
 8004034:	371c      	adds	r7, #28
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	40010000 	.word	0x40010000

08004044 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004044:	b480      	push	{r7}
 8004046:	b087      	sub	sp, #28
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a1b      	ldr	r3, [r3, #32]
 8004052:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6a1b      	ldr	r3, [r3, #32]
 8004058:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	69db      	ldr	r3, [r3, #28]
 800406a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004072:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f023 0303 	bic.w	r3, r3, #3
 800407a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	68fa      	ldr	r2, [r7, #12]
 8004082:	4313      	orrs	r3, r2
 8004084:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800408c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	021b      	lsls	r3, r3, #8
 8004094:	697a      	ldr	r2, [r7, #20]
 8004096:	4313      	orrs	r3, r2
 8004098:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	4a1d      	ldr	r2, [pc, #116]	@ (8004114 <TIM_OC3_SetConfig+0xd0>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d10d      	bne.n	80040be <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80040a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	021b      	lsls	r3, r3, #8
 80040b0:	697a      	ldr	r2, [r7, #20]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80040bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	4a14      	ldr	r2, [pc, #80]	@ (8004114 <TIM_OC3_SetConfig+0xd0>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d113      	bne.n	80040ee <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80040cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80040d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	695b      	ldr	r3, [r3, #20]
 80040da:	011b      	lsls	r3, r3, #4
 80040dc:	693a      	ldr	r2, [r7, #16]
 80040de:	4313      	orrs	r3, r2
 80040e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	699b      	ldr	r3, [r3, #24]
 80040e6:	011b      	lsls	r3, r3, #4
 80040e8:	693a      	ldr	r2, [r7, #16]
 80040ea:	4313      	orrs	r3, r2
 80040ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	693a      	ldr	r2, [r7, #16]
 80040f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	68fa      	ldr	r2, [r7, #12]
 80040f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	685a      	ldr	r2, [r3, #4]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	697a      	ldr	r2, [r7, #20]
 8004106:	621a      	str	r2, [r3, #32]
}
 8004108:	bf00      	nop
 800410a:	371c      	adds	r7, #28
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr
 8004114:	40010000 	.word	0x40010000

08004118 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004118:	b480      	push	{r7}
 800411a:	b087      	sub	sp, #28
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a1b      	ldr	r3, [r3, #32]
 8004126:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a1b      	ldr	r3, [r3, #32]
 800412c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	69db      	ldr	r3, [r3, #28]
 800413e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004146:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800414e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	021b      	lsls	r3, r3, #8
 8004156:	68fa      	ldr	r2, [r7, #12]
 8004158:	4313      	orrs	r3, r2
 800415a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004162:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	031b      	lsls	r3, r3, #12
 800416a:	693a      	ldr	r2, [r7, #16]
 800416c:	4313      	orrs	r3, r2
 800416e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	4a10      	ldr	r2, [pc, #64]	@ (80041b4 <TIM_OC4_SetConfig+0x9c>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d109      	bne.n	800418c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800417e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	695b      	ldr	r3, [r3, #20]
 8004184:	019b      	lsls	r3, r3, #6
 8004186:	697a      	ldr	r2, [r7, #20]
 8004188:	4313      	orrs	r3, r2
 800418a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	697a      	ldr	r2, [r7, #20]
 8004190:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	68fa      	ldr	r2, [r7, #12]
 8004196:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	685a      	ldr	r2, [r3, #4]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	693a      	ldr	r2, [r7, #16]
 80041a4:	621a      	str	r2, [r3, #32]
}
 80041a6:	bf00      	nop
 80041a8:	371c      	adds	r7, #28
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	40010000 	.word	0x40010000

080041b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b087      	sub	sp, #28
 80041bc:	af00      	add	r7, sp, #0
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	6a1b      	ldr	r3, [r3, #32]
 80041c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6a1b      	ldr	r3, [r3, #32]
 80041ce:	f023 0201 	bic.w	r2, r3, #1
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	699b      	ldr	r3, [r3, #24]
 80041da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80041e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	011b      	lsls	r3, r3, #4
 80041e8:	693a      	ldr	r2, [r7, #16]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	f023 030a 	bic.w	r3, r3, #10
 80041f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80041f6:	697a      	ldr	r2, [r7, #20]
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	4313      	orrs	r3, r2
 80041fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	693a      	ldr	r2, [r7, #16]
 8004202:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	697a      	ldr	r2, [r7, #20]
 8004208:	621a      	str	r2, [r3, #32]
}
 800420a:	bf00      	nop
 800420c:	371c      	adds	r7, #28
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr

08004216 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004216:	b480      	push	{r7}
 8004218:	b087      	sub	sp, #28
 800421a:	af00      	add	r7, sp, #0
 800421c:	60f8      	str	r0, [r7, #12]
 800421e:	60b9      	str	r1, [r7, #8]
 8004220:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	6a1b      	ldr	r3, [r3, #32]
 8004226:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6a1b      	ldr	r3, [r3, #32]
 800422c:	f023 0210 	bic.w	r2, r3, #16
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	699b      	ldr	r3, [r3, #24]
 8004238:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004240:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	031b      	lsls	r3, r3, #12
 8004246:	693a      	ldr	r2, [r7, #16]
 8004248:	4313      	orrs	r3, r2
 800424a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004252:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	011b      	lsls	r3, r3, #4
 8004258:	697a      	ldr	r2, [r7, #20]
 800425a:	4313      	orrs	r3, r2
 800425c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	693a      	ldr	r2, [r7, #16]
 8004262:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	697a      	ldr	r2, [r7, #20]
 8004268:	621a      	str	r2, [r3, #32]
}
 800426a:	bf00      	nop
 800426c:	371c      	adds	r7, #28
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr

08004276 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004276:	b480      	push	{r7}
 8004278:	b085      	sub	sp, #20
 800427a:	af00      	add	r7, sp, #0
 800427c:	6078      	str	r0, [r7, #4]
 800427e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800428c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800428e:	683a      	ldr	r2, [r7, #0]
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	4313      	orrs	r3, r2
 8004294:	f043 0307 	orr.w	r3, r3, #7
 8004298:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	68fa      	ldr	r2, [r7, #12]
 800429e:	609a      	str	r2, [r3, #8]
}
 80042a0:	bf00      	nop
 80042a2:	3714      	adds	r7, #20
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr

080042ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b087      	sub	sp, #28
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	60b9      	str	r1, [r7, #8]
 80042b6:	607a      	str	r2, [r7, #4]
 80042b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80042c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	021a      	lsls	r2, r3, #8
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	431a      	orrs	r2, r3
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	697a      	ldr	r2, [r7, #20]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	697a      	ldr	r2, [r7, #20]
 80042de:	609a      	str	r2, [r3, #8]
}
 80042e0:	bf00      	nop
 80042e2:	371c      	adds	r7, #28
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr

080042ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b087      	sub	sp, #28
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	60f8      	str	r0, [r7, #12]
 80042f4:	60b9      	str	r1, [r7, #8]
 80042f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	f003 031f 	and.w	r3, r3, #31
 80042fe:	2201      	movs	r2, #1
 8004300:	fa02 f303 	lsl.w	r3, r2, r3
 8004304:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	6a1a      	ldr	r2, [r3, #32]
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	43db      	mvns	r3, r3
 800430e:	401a      	ands	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	6a1a      	ldr	r2, [r3, #32]
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	f003 031f 	and.w	r3, r3, #31
 800431e:	6879      	ldr	r1, [r7, #4]
 8004320:	fa01 f303 	lsl.w	r3, r1, r3
 8004324:	431a      	orrs	r2, r3
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	621a      	str	r2, [r3, #32]
}
 800432a:	bf00      	nop
 800432c:	371c      	adds	r7, #28
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr
	...

08004338 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004338:	b480      	push	{r7}
 800433a:	b085      	sub	sp, #20
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004348:	2b01      	cmp	r3, #1
 800434a:	d101      	bne.n	8004350 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800434c:	2302      	movs	r3, #2
 800434e:	e050      	b.n	80043f2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2201      	movs	r2, #1
 8004354:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2202      	movs	r2, #2
 800435c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004376:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	68fa      	ldr	r2, [r7, #12]
 800437e:	4313      	orrs	r3, r2
 8004380:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	68fa      	ldr	r2, [r7, #12]
 8004388:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a1c      	ldr	r2, [pc, #112]	@ (8004400 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d018      	beq.n	80043c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800439c:	d013      	beq.n	80043c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a18      	ldr	r2, [pc, #96]	@ (8004404 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d00e      	beq.n	80043c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a16      	ldr	r2, [pc, #88]	@ (8004408 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d009      	beq.n	80043c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a15      	ldr	r2, [pc, #84]	@ (800440c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d004      	beq.n	80043c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a13      	ldr	r2, [pc, #76]	@ (8004410 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d10c      	bne.n	80043e0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	68ba      	ldr	r2, [r7, #8]
 80043d4:	4313      	orrs	r3, r2
 80043d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	68ba      	ldr	r2, [r7, #8]
 80043de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80043f0:	2300      	movs	r3, #0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3714      	adds	r7, #20
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop
 8004400:	40010000 	.word	0x40010000
 8004404:	40000400 	.word	0x40000400
 8004408:	40000800 	.word	0x40000800
 800440c:	40000c00 	.word	0x40000c00
 8004410:	40014000 	.word	0x40014000

08004414 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004414:	b480      	push	{r7}
 8004416:	b085      	sub	sp, #20
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800441e:	2300      	movs	r3, #0
 8004420:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004428:	2b01      	cmp	r3, #1
 800442a:	d101      	bne.n	8004430 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800442c:	2302      	movs	r3, #2
 800442e:	e03d      	b.n	80044ac <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2201      	movs	r2, #1
 8004434:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	4313      	orrs	r3, r2
 8004444:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	4313      	orrs	r3, r2
 8004452:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	4313      	orrs	r3, r2
 8004460:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4313      	orrs	r3, r2
 800446e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	691b      	ldr	r3, [r3, #16]
 800447a:	4313      	orrs	r3, r2
 800447c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	695b      	ldr	r3, [r3, #20]
 8004488:	4313      	orrs	r3, r2
 800448a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	69db      	ldr	r3, [r3, #28]
 8004496:	4313      	orrs	r3, r2
 8004498:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68fa      	ldr	r2, [r7, #12]
 80044a0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80044aa:	2300      	movs	r3, #0
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3714      	adds	r7, #20
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80044c0:	bf00      	nop
 80044c2:	370c      	adds	r7, #12
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr

080044cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b083      	sub	sp, #12
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80044d4:	bf00      	nop
 80044d6:	370c      	adds	r7, #12
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d101      	bne.n	80044f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e042      	b.n	8004578 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d106      	bne.n	800450c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f7fd fd76 	bl	8001ff8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2224      	movs	r2, #36	@ 0x24
 8004510:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	68da      	ldr	r2, [r3, #12]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004522:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f000 fdd3 	bl	80050d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	691a      	ldr	r2, [r3, #16]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004538:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	695a      	ldr	r2, [r3, #20]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004548:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	68da      	ldr	r2, [r3, #12]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004558:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2220      	movs	r2, #32
 8004564:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2220      	movs	r2, #32
 800456c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004576:	2300      	movs	r3, #0
}
 8004578:	4618      	mov	r0, r3
 800457a:	3708      	adds	r7, #8
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b08a      	sub	sp, #40	@ 0x28
 8004584:	af02      	add	r7, sp, #8
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	60b9      	str	r1, [r7, #8]
 800458a:	603b      	str	r3, [r7, #0]
 800458c:	4613      	mov	r3, r2
 800458e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004590:	2300      	movs	r3, #0
 8004592:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800459a:	b2db      	uxtb	r3, r3
 800459c:	2b20      	cmp	r3, #32
 800459e:	d175      	bne.n	800468c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d002      	beq.n	80045ac <HAL_UART_Transmit+0x2c>
 80045a6:	88fb      	ldrh	r3, [r7, #6]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d101      	bne.n	80045b0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e06e      	b.n	800468e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2200      	movs	r2, #0
 80045b4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2221      	movs	r2, #33	@ 0x21
 80045ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045be:	f7fd ff67 	bl	8002490 <HAL_GetTick>
 80045c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	88fa      	ldrh	r2, [r7, #6]
 80045c8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	88fa      	ldrh	r2, [r7, #6]
 80045ce:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045d8:	d108      	bne.n	80045ec <HAL_UART_Transmit+0x6c>
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	691b      	ldr	r3, [r3, #16]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d104      	bne.n	80045ec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80045e2:	2300      	movs	r3, #0
 80045e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	61bb      	str	r3, [r7, #24]
 80045ea:	e003      	b.n	80045f4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045f0:	2300      	movs	r3, #0
 80045f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80045f4:	e02e      	b.n	8004654 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	9300      	str	r3, [sp, #0]
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	2200      	movs	r2, #0
 80045fe:	2180      	movs	r1, #128	@ 0x80
 8004600:	68f8      	ldr	r0, [r7, #12]
 8004602:	f000 fb37 	bl	8004c74 <UART_WaitOnFlagUntilTimeout>
 8004606:	4603      	mov	r3, r0
 8004608:	2b00      	cmp	r3, #0
 800460a:	d005      	beq.n	8004618 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2220      	movs	r2, #32
 8004610:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004614:	2303      	movs	r3, #3
 8004616:	e03a      	b.n	800468e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d10b      	bne.n	8004636 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800461e:	69bb      	ldr	r3, [r7, #24]
 8004620:	881b      	ldrh	r3, [r3, #0]
 8004622:	461a      	mov	r2, r3
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800462c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	3302      	adds	r3, #2
 8004632:	61bb      	str	r3, [r7, #24]
 8004634:	e007      	b.n	8004646 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004636:	69fb      	ldr	r3, [r7, #28]
 8004638:	781a      	ldrb	r2, [r3, #0]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	3301      	adds	r3, #1
 8004644:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800464a:	b29b      	uxth	r3, r3
 800464c:	3b01      	subs	r3, #1
 800464e:	b29a      	uxth	r2, r3
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004658:	b29b      	uxth	r3, r3
 800465a:	2b00      	cmp	r3, #0
 800465c:	d1cb      	bne.n	80045f6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	9300      	str	r3, [sp, #0]
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	2200      	movs	r2, #0
 8004666:	2140      	movs	r1, #64	@ 0x40
 8004668:	68f8      	ldr	r0, [r7, #12]
 800466a:	f000 fb03 	bl	8004c74 <UART_WaitOnFlagUntilTimeout>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d005      	beq.n	8004680 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2220      	movs	r2, #32
 8004678:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800467c:	2303      	movs	r3, #3
 800467e:	e006      	b.n	800468e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2220      	movs	r2, #32
 8004684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004688:	2300      	movs	r3, #0
 800468a:	e000      	b.n	800468e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800468c:	2302      	movs	r3, #2
  }
}
 800468e:	4618      	mov	r0, r3
 8004690:	3720      	adds	r7, #32
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}

08004696 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004696:	b580      	push	{r7, lr}
 8004698:	b084      	sub	sp, #16
 800469a:	af00      	add	r7, sp, #0
 800469c:	60f8      	str	r0, [r7, #12]
 800469e:	60b9      	str	r1, [r7, #8]
 80046a0:	4613      	mov	r3, r2
 80046a2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	2b20      	cmp	r3, #32
 80046ae:	d112      	bne.n	80046d6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d002      	beq.n	80046bc <HAL_UART_Receive_IT+0x26>
 80046b6:	88fb      	ldrh	r3, [r7, #6]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d101      	bne.n	80046c0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	e00b      	b.n	80046d8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2200      	movs	r2, #0
 80046c4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80046c6:	88fb      	ldrh	r3, [r7, #6]
 80046c8:	461a      	mov	r2, r3
 80046ca:	68b9      	ldr	r1, [r7, #8]
 80046cc:	68f8      	ldr	r0, [r7, #12]
 80046ce:	f000 fb2a 	bl	8004d26 <UART_Start_Receive_IT>
 80046d2:	4603      	mov	r3, r0
 80046d4:	e000      	b.n	80046d8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80046d6:	2302      	movs	r3, #2
  }
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3710      	adds	r7, #16
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}

080046e0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b0ba      	sub	sp, #232	@ 0xe8
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	695b      	ldr	r3, [r3, #20]
 8004702:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004706:	2300      	movs	r3, #0
 8004708:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800470c:	2300      	movs	r3, #0
 800470e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004712:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004716:	f003 030f 	and.w	r3, r3, #15
 800471a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800471e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004722:	2b00      	cmp	r3, #0
 8004724:	d10f      	bne.n	8004746 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800472a:	f003 0320 	and.w	r3, r3, #32
 800472e:	2b00      	cmp	r3, #0
 8004730:	d009      	beq.n	8004746 <HAL_UART_IRQHandler+0x66>
 8004732:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004736:	f003 0320 	and.w	r3, r3, #32
 800473a:	2b00      	cmp	r3, #0
 800473c:	d003      	beq.n	8004746 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f000 fc07 	bl	8004f52 <UART_Receive_IT>
      return;
 8004744:	e273      	b.n	8004c2e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004746:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800474a:	2b00      	cmp	r3, #0
 800474c:	f000 80de 	beq.w	800490c <HAL_UART_IRQHandler+0x22c>
 8004750:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004754:	f003 0301 	and.w	r3, r3, #1
 8004758:	2b00      	cmp	r3, #0
 800475a:	d106      	bne.n	800476a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800475c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004760:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004764:	2b00      	cmp	r3, #0
 8004766:	f000 80d1 	beq.w	800490c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800476a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800476e:	f003 0301 	and.w	r3, r3, #1
 8004772:	2b00      	cmp	r3, #0
 8004774:	d00b      	beq.n	800478e <HAL_UART_IRQHandler+0xae>
 8004776:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800477a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800477e:	2b00      	cmp	r3, #0
 8004780:	d005      	beq.n	800478e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004786:	f043 0201 	orr.w	r2, r3, #1
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800478e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004792:	f003 0304 	and.w	r3, r3, #4
 8004796:	2b00      	cmp	r3, #0
 8004798:	d00b      	beq.n	80047b2 <HAL_UART_IRQHandler+0xd2>
 800479a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800479e:	f003 0301 	and.w	r3, r3, #1
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d005      	beq.n	80047b2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047aa:	f043 0202 	orr.w	r2, r3, #2
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80047b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047b6:	f003 0302 	and.w	r3, r3, #2
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d00b      	beq.n	80047d6 <HAL_UART_IRQHandler+0xf6>
 80047be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80047c2:	f003 0301 	and.w	r3, r3, #1
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d005      	beq.n	80047d6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ce:	f043 0204 	orr.w	r2, r3, #4
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80047d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047da:	f003 0308 	and.w	r3, r3, #8
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d011      	beq.n	8004806 <HAL_UART_IRQHandler+0x126>
 80047e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047e6:	f003 0320 	and.w	r3, r3, #32
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d105      	bne.n	80047fa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80047ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80047f2:	f003 0301 	and.w	r3, r3, #1
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d005      	beq.n	8004806 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047fe:	f043 0208 	orr.w	r2, r3, #8
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800480a:	2b00      	cmp	r3, #0
 800480c:	f000 820a 	beq.w	8004c24 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004810:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004814:	f003 0320 	and.w	r3, r3, #32
 8004818:	2b00      	cmp	r3, #0
 800481a:	d008      	beq.n	800482e <HAL_UART_IRQHandler+0x14e>
 800481c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004820:	f003 0320 	and.w	r3, r3, #32
 8004824:	2b00      	cmp	r3, #0
 8004826:	d002      	beq.n	800482e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	f000 fb92 	bl	8004f52 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	695b      	ldr	r3, [r3, #20]
 8004834:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004838:	2b40      	cmp	r3, #64	@ 0x40
 800483a:	bf0c      	ite	eq
 800483c:	2301      	moveq	r3, #1
 800483e:	2300      	movne	r3, #0
 8004840:	b2db      	uxtb	r3, r3
 8004842:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800484a:	f003 0308 	and.w	r3, r3, #8
 800484e:	2b00      	cmp	r3, #0
 8004850:	d103      	bne.n	800485a <HAL_UART_IRQHandler+0x17a>
 8004852:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004856:	2b00      	cmp	r3, #0
 8004858:	d04f      	beq.n	80048fa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f000 fa9d 	bl	8004d9a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	695b      	ldr	r3, [r3, #20]
 8004866:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800486a:	2b40      	cmp	r3, #64	@ 0x40
 800486c:	d141      	bne.n	80048f2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	3314      	adds	r3, #20
 8004874:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004878:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800487c:	e853 3f00 	ldrex	r3, [r3]
 8004880:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004884:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004888:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800488c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	3314      	adds	r3, #20
 8004896:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800489a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800489e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80048a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80048aa:	e841 2300 	strex	r3, r2, [r1]
 80048ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80048b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d1d9      	bne.n	800486e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d013      	beq.n	80048ea <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048c6:	4a8a      	ldr	r2, [pc, #552]	@ (8004af0 <HAL_UART_IRQHandler+0x410>)
 80048c8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048ce:	4618      	mov	r0, r3
 80048d0:	f7fd ff8f 	bl	80027f2 <HAL_DMA_Abort_IT>
 80048d4:	4603      	mov	r3, r0
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d016      	beq.n	8004908 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80048e4:	4610      	mov	r0, r2
 80048e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048e8:	e00e      	b.n	8004908 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f000 f9ac 	bl	8004c48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048f0:	e00a      	b.n	8004908 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f000 f9a8 	bl	8004c48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048f8:	e006      	b.n	8004908 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f000 f9a4 	bl	8004c48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2200      	movs	r2, #0
 8004904:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004906:	e18d      	b.n	8004c24 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004908:	bf00      	nop
    return;
 800490a:	e18b      	b.n	8004c24 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004910:	2b01      	cmp	r3, #1
 8004912:	f040 8167 	bne.w	8004be4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004916:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800491a:	f003 0310 	and.w	r3, r3, #16
 800491e:	2b00      	cmp	r3, #0
 8004920:	f000 8160 	beq.w	8004be4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004924:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004928:	f003 0310 	and.w	r3, r3, #16
 800492c:	2b00      	cmp	r3, #0
 800492e:	f000 8159 	beq.w	8004be4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004932:	2300      	movs	r3, #0
 8004934:	60bb      	str	r3, [r7, #8]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	60bb      	str	r3, [r7, #8]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	60bb      	str	r3, [r7, #8]
 8004946:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004952:	2b40      	cmp	r3, #64	@ 0x40
 8004954:	f040 80ce 	bne.w	8004af4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004964:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004968:	2b00      	cmp	r3, #0
 800496a:	f000 80a9 	beq.w	8004ac0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004972:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004976:	429a      	cmp	r2, r3
 8004978:	f080 80a2 	bcs.w	8004ac0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004982:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004988:	69db      	ldr	r3, [r3, #28]
 800498a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800498e:	f000 8088 	beq.w	8004aa2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	330c      	adds	r3, #12
 8004998:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800499c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80049a0:	e853 3f00 	ldrex	r3, [r3]
 80049a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80049a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80049ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	330c      	adds	r3, #12
 80049ba:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80049be:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80049c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049c6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80049ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80049ce:	e841 2300 	strex	r3, r2, [r1]
 80049d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80049d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d1d9      	bne.n	8004992 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	3314      	adds	r3, #20
 80049e4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80049e8:	e853 3f00 	ldrex	r3, [r3]
 80049ec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80049ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80049f0:	f023 0301 	bic.w	r3, r3, #1
 80049f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	3314      	adds	r3, #20
 80049fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004a02:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004a06:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a08:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004a0a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004a0e:	e841 2300 	strex	r3, r2, [r1]
 8004a12:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004a14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d1e1      	bne.n	80049de <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	3314      	adds	r3, #20
 8004a20:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a22:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004a24:	e853 3f00 	ldrex	r3, [r3]
 8004a28:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004a2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004a2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	3314      	adds	r3, #20
 8004a3a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004a3e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004a40:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a42:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004a44:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004a46:	e841 2300 	strex	r3, r2, [r1]
 8004a4a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004a4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d1e3      	bne.n	8004a1a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2220      	movs	r2, #32
 8004a56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	330c      	adds	r3, #12
 8004a66:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a6a:	e853 3f00 	ldrex	r3, [r3]
 8004a6e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004a70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a72:	f023 0310 	bic.w	r3, r3, #16
 8004a76:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	330c      	adds	r3, #12
 8004a80:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004a84:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004a86:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a88:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004a8a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004a8c:	e841 2300 	strex	r3, r2, [r1]
 8004a90:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004a92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d1e3      	bne.n	8004a60 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f7fd fe38 	bl	8002712 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2202      	movs	r2, #2
 8004aa6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	4619      	mov	r1, r3
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f000 f8cf 	bl	8004c5c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004abe:	e0b3      	b.n	8004c28 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004ac4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	f040 80ad 	bne.w	8004c28 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ad2:	69db      	ldr	r3, [r3, #28]
 8004ad4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ad8:	f040 80a6 	bne.w	8004c28 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2202      	movs	r2, #2
 8004ae0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004ae6:	4619      	mov	r1, r3
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f000 f8b7 	bl	8004c5c <HAL_UARTEx_RxEventCallback>
      return;
 8004aee:	e09b      	b.n	8004c28 <HAL_UART_IRQHandler+0x548>
 8004af0:	08004e61 	.word	0x08004e61
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	1ad3      	subs	r3, r2, r3
 8004b00:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	f000 808e 	beq.w	8004c2c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004b10:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	f000 8089 	beq.w	8004c2c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	330c      	adds	r3, #12
 8004b20:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b24:	e853 3f00 	ldrex	r3, [r3]
 8004b28:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004b2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b30:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	330c      	adds	r3, #12
 8004b3a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004b3e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004b40:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b42:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004b44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b46:	e841 2300 	strex	r3, r2, [r1]
 8004b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004b4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d1e3      	bne.n	8004b1a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	3314      	adds	r3, #20
 8004b58:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b5c:	e853 3f00 	ldrex	r3, [r3]
 8004b60:	623b      	str	r3, [r7, #32]
   return(result);
 8004b62:	6a3b      	ldr	r3, [r7, #32]
 8004b64:	f023 0301 	bic.w	r3, r3, #1
 8004b68:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	3314      	adds	r3, #20
 8004b72:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004b76:	633a      	str	r2, [r7, #48]	@ 0x30
 8004b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b7e:	e841 2300 	strex	r3, r2, [r1]
 8004b82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d1e3      	bne.n	8004b52 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2220      	movs	r2, #32
 8004b8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	330c      	adds	r3, #12
 8004b9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	e853 3f00 	ldrex	r3, [r3]
 8004ba6:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f023 0310 	bic.w	r3, r3, #16
 8004bae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	330c      	adds	r3, #12
 8004bb8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004bbc:	61fa      	str	r2, [r7, #28]
 8004bbe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc0:	69b9      	ldr	r1, [r7, #24]
 8004bc2:	69fa      	ldr	r2, [r7, #28]
 8004bc4:	e841 2300 	strex	r3, r2, [r1]
 8004bc8:	617b      	str	r3, [r7, #20]
   return(result);
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d1e3      	bne.n	8004b98 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2202      	movs	r2, #2
 8004bd4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004bd6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004bda:	4619      	mov	r1, r3
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 f83d 	bl	8004c5c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004be2:	e023      	b.n	8004c2c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004be4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004be8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d009      	beq.n	8004c04 <HAL_UART_IRQHandler+0x524>
 8004bf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bf4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d003      	beq.n	8004c04 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004bfc:	6878      	ldr	r0, [r7, #4]
 8004bfe:	f000 f940 	bl	8004e82 <UART_Transmit_IT>
    return;
 8004c02:	e014      	b.n	8004c2e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004c04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d00e      	beq.n	8004c2e <HAL_UART_IRQHandler+0x54e>
 8004c10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d008      	beq.n	8004c2e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004c1c:	6878      	ldr	r0, [r7, #4]
 8004c1e:	f000 f980 	bl	8004f22 <UART_EndTransmit_IT>
    return;
 8004c22:	e004      	b.n	8004c2e <HAL_UART_IRQHandler+0x54e>
    return;
 8004c24:	bf00      	nop
 8004c26:	e002      	b.n	8004c2e <HAL_UART_IRQHandler+0x54e>
      return;
 8004c28:	bf00      	nop
 8004c2a:	e000      	b.n	8004c2e <HAL_UART_IRQHandler+0x54e>
      return;
 8004c2c:	bf00      	nop
  }
}
 8004c2e:	37e8      	adds	r7, #232	@ 0xe8
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}

08004c34 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004c3c:	bf00      	nop
 8004c3e:	370c      	adds	r7, #12
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr

08004c48 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b083      	sub	sp, #12
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004c50:	bf00      	nop
 8004c52:	370c      	adds	r7, #12
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr

08004c5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
 8004c64:	460b      	mov	r3, r1
 8004c66:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004c68:	bf00      	nop
 8004c6a:	370c      	adds	r7, #12
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b086      	sub	sp, #24
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	603b      	str	r3, [r7, #0]
 8004c80:	4613      	mov	r3, r2
 8004c82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c84:	e03b      	b.n	8004cfe <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c86:	6a3b      	ldr	r3, [r7, #32]
 8004c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c8c:	d037      	beq.n	8004cfe <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c8e:	f7fd fbff 	bl	8002490 <HAL_GetTick>
 8004c92:	4602      	mov	r2, r0
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	6a3a      	ldr	r2, [r7, #32]
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d302      	bcc.n	8004ca4 <UART_WaitOnFlagUntilTimeout+0x30>
 8004c9e:	6a3b      	ldr	r3, [r7, #32]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d101      	bne.n	8004ca8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ca4:	2303      	movs	r3, #3
 8004ca6:	e03a      	b.n	8004d1e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	f003 0304 	and.w	r3, r3, #4
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d023      	beq.n	8004cfe <UART_WaitOnFlagUntilTimeout+0x8a>
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	2b80      	cmp	r3, #128	@ 0x80
 8004cba:	d020      	beq.n	8004cfe <UART_WaitOnFlagUntilTimeout+0x8a>
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	2b40      	cmp	r3, #64	@ 0x40
 8004cc0:	d01d      	beq.n	8004cfe <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 0308 	and.w	r3, r3, #8
 8004ccc:	2b08      	cmp	r3, #8
 8004cce:	d116      	bne.n	8004cfe <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	617b      	str	r3, [r7, #20]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	617b      	str	r3, [r7, #20]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	617b      	str	r3, [r7, #20]
 8004ce4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ce6:	68f8      	ldr	r0, [r7, #12]
 8004ce8:	f000 f857 	bl	8004d9a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2208      	movs	r2, #8
 8004cf0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e00f      	b.n	8004d1e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	4013      	ands	r3, r2
 8004d08:	68ba      	ldr	r2, [r7, #8]
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	bf0c      	ite	eq
 8004d0e:	2301      	moveq	r3, #1
 8004d10:	2300      	movne	r3, #0
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	461a      	mov	r2, r3
 8004d16:	79fb      	ldrb	r3, [r7, #7]
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d0b4      	beq.n	8004c86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d1c:	2300      	movs	r3, #0
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3718      	adds	r7, #24
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}

08004d26 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d26:	b480      	push	{r7}
 8004d28:	b085      	sub	sp, #20
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	60f8      	str	r0, [r7, #12]
 8004d2e:	60b9      	str	r1, [r7, #8]
 8004d30:	4613      	mov	r3, r2
 8004d32:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	68ba      	ldr	r2, [r7, #8]
 8004d38:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	88fa      	ldrh	r2, [r7, #6]
 8004d3e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	88fa      	ldrh	r2, [r7, #6]
 8004d44:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2222      	movs	r2, #34	@ 0x22
 8004d50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	691b      	ldr	r3, [r3, #16]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d007      	beq.n	8004d6c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	68da      	ldr	r2, [r3, #12]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d6a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	695a      	ldr	r2, [r3, #20]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f042 0201 	orr.w	r2, r2, #1
 8004d7a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	68da      	ldr	r2, [r3, #12]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f042 0220 	orr.w	r2, r2, #32
 8004d8a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004d8c:	2300      	movs	r3, #0
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3714      	adds	r7, #20
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr

08004d9a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d9a:	b480      	push	{r7}
 8004d9c:	b095      	sub	sp, #84	@ 0x54
 8004d9e:	af00      	add	r7, sp, #0
 8004da0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	330c      	adds	r3, #12
 8004da8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004daa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dac:	e853 3f00 	ldrex	r3, [r3]
 8004db0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004db4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004db8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	330c      	adds	r3, #12
 8004dc0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004dc2:	643a      	str	r2, [r7, #64]	@ 0x40
 8004dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dc6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004dc8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004dca:	e841 2300 	strex	r3, r2, [r1]
 8004dce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004dd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d1e5      	bne.n	8004da2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	3314      	adds	r3, #20
 8004ddc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dde:	6a3b      	ldr	r3, [r7, #32]
 8004de0:	e853 3f00 	ldrex	r3, [r3]
 8004de4:	61fb      	str	r3, [r7, #28]
   return(result);
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	f023 0301 	bic.w	r3, r3, #1
 8004dec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	3314      	adds	r3, #20
 8004df4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004df6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004df8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dfa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004dfc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004dfe:	e841 2300 	strex	r3, r2, [r1]
 8004e02:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d1e5      	bne.n	8004dd6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d119      	bne.n	8004e46 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	330c      	adds	r3, #12
 8004e18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	e853 3f00 	ldrex	r3, [r3]
 8004e20:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	f023 0310 	bic.w	r3, r3, #16
 8004e28:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	330c      	adds	r3, #12
 8004e30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e32:	61ba      	str	r2, [r7, #24]
 8004e34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e36:	6979      	ldr	r1, [r7, #20]
 8004e38:	69ba      	ldr	r2, [r7, #24]
 8004e3a:	e841 2300 	strex	r3, r2, [r1]
 8004e3e:	613b      	str	r3, [r7, #16]
   return(result);
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d1e5      	bne.n	8004e12 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2220      	movs	r2, #32
 8004e4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004e54:	bf00      	nop
 8004e56:	3754      	adds	r7, #84	@ 0x54
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e6c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2200      	movs	r2, #0
 8004e72:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e74:	68f8      	ldr	r0, [r7, #12]
 8004e76:	f7ff fee7 	bl	8004c48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e7a:	bf00      	nop
 8004e7c:	3710      	adds	r7, #16
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}

08004e82 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004e82:	b480      	push	{r7}
 8004e84:	b085      	sub	sp, #20
 8004e86:	af00      	add	r7, sp, #0
 8004e88:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	2b21      	cmp	r3, #33	@ 0x21
 8004e94:	d13e      	bne.n	8004f14 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e9e:	d114      	bne.n	8004eca <UART_Transmit_IT+0x48>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	691b      	ldr	r3, [r3, #16]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d110      	bne.n	8004eca <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6a1b      	ldr	r3, [r3, #32]
 8004eac:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	881b      	ldrh	r3, [r3, #0]
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ebc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6a1b      	ldr	r3, [r3, #32]
 8004ec2:	1c9a      	adds	r2, r3, #2
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	621a      	str	r2, [r3, #32]
 8004ec8:	e008      	b.n	8004edc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a1b      	ldr	r3, [r3, #32]
 8004ece:	1c59      	adds	r1, r3, #1
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	6211      	str	r1, [r2, #32]
 8004ed4:	781a      	ldrb	r2, [r3, #0]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	3b01      	subs	r3, #1
 8004ee4:	b29b      	uxth	r3, r3
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	4619      	mov	r1, r3
 8004eea:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d10f      	bne.n	8004f10 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	68da      	ldr	r2, [r3, #12]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004efe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	68da      	ldr	r2, [r3, #12]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f0e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004f10:	2300      	movs	r3, #0
 8004f12:	e000      	b.n	8004f16 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004f14:	2302      	movs	r3, #2
  }
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3714      	adds	r7, #20
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr

08004f22 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f22:	b580      	push	{r7, lr}
 8004f24:	b082      	sub	sp, #8
 8004f26:	af00      	add	r7, sp, #0
 8004f28:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	68da      	ldr	r2, [r3, #12]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f38:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2220      	movs	r2, #32
 8004f3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f7ff fe76 	bl	8004c34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3708      	adds	r7, #8
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}

08004f52 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004f52:	b580      	push	{r7, lr}
 8004f54:	b08c      	sub	sp, #48	@ 0x30
 8004f56:	af00      	add	r7, sp, #0
 8004f58:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f68:	b2db      	uxtb	r3, r3
 8004f6a:	2b22      	cmp	r3, #34	@ 0x22
 8004f6c:	f040 80aa 	bne.w	80050c4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f78:	d115      	bne.n	8004fa6 <UART_Receive_IT+0x54>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d111      	bne.n	8004fa6 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f86:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f94:	b29a      	uxth	r2, r3
 8004f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f98:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f9e:	1c9a      	adds	r2, r3, #2
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	629a      	str	r2, [r3, #40]	@ 0x28
 8004fa4:	e024      	b.n	8004ff0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004faa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fb4:	d007      	beq.n	8004fc6 <UART_Receive_IT+0x74>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d10a      	bne.n	8004fd4 <UART_Receive_IT+0x82>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	691b      	ldr	r3, [r3, #16]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d106      	bne.n	8004fd4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	b2da      	uxtb	r2, r3
 8004fce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fd0:	701a      	strb	r2, [r3, #0]
 8004fd2:	e008      	b.n	8004fe6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004fe0:	b2da      	uxtb	r2, r3
 8004fe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fe4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fea:	1c5a      	adds	r2, r3, #1
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	3b01      	subs	r3, #1
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	4619      	mov	r1, r3
 8004ffe:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005000:	2b00      	cmp	r3, #0
 8005002:	d15d      	bne.n	80050c0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	68da      	ldr	r2, [r3, #12]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f022 0220 	bic.w	r2, r2, #32
 8005012:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	68da      	ldr	r2, [r3, #12]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005022:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	695a      	ldr	r2, [r3, #20]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f022 0201 	bic.w	r2, r2, #1
 8005032:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2220      	movs	r2, #32
 8005038:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2200      	movs	r2, #0
 8005040:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005046:	2b01      	cmp	r3, #1
 8005048:	d135      	bne.n	80050b6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	330c      	adds	r3, #12
 8005056:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	e853 3f00 	ldrex	r3, [r3]
 800505e:	613b      	str	r3, [r7, #16]
   return(result);
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	f023 0310 	bic.w	r3, r3, #16
 8005066:	627b      	str	r3, [r7, #36]	@ 0x24
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	330c      	adds	r3, #12
 800506e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005070:	623a      	str	r2, [r7, #32]
 8005072:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005074:	69f9      	ldr	r1, [r7, #28]
 8005076:	6a3a      	ldr	r2, [r7, #32]
 8005078:	e841 2300 	strex	r3, r2, [r1]
 800507c:	61bb      	str	r3, [r7, #24]
   return(result);
 800507e:	69bb      	ldr	r3, [r7, #24]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d1e5      	bne.n	8005050 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f003 0310 	and.w	r3, r3, #16
 800508e:	2b10      	cmp	r3, #16
 8005090:	d10a      	bne.n	80050a8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005092:	2300      	movs	r3, #0
 8005094:	60fb      	str	r3, [r7, #12]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	60fb      	str	r3, [r7, #12]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	60fb      	str	r3, [r7, #12]
 80050a6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80050ac:	4619      	mov	r1, r3
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f7ff fdd4 	bl	8004c5c <HAL_UARTEx_RxEventCallback>
 80050b4:	e002      	b.n	80050bc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f7fc f92e 	bl	8001318 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80050bc:	2300      	movs	r3, #0
 80050be:	e002      	b.n	80050c6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80050c0:	2300      	movs	r3, #0
 80050c2:	e000      	b.n	80050c6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80050c4:	2302      	movs	r3, #2
  }
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3730      	adds	r7, #48	@ 0x30
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
	...

080050d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050d4:	b0c0      	sub	sp, #256	@ 0x100
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	691b      	ldr	r3, [r3, #16]
 80050e4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80050e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050ec:	68d9      	ldr	r1, [r3, #12]
 80050ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	ea40 0301 	orr.w	r3, r0, r1
 80050f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80050fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050fe:	689a      	ldr	r2, [r3, #8]
 8005100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005104:	691b      	ldr	r3, [r3, #16]
 8005106:	431a      	orrs	r2, r3
 8005108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800510c:	695b      	ldr	r3, [r3, #20]
 800510e:	431a      	orrs	r2, r3
 8005110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005114:	69db      	ldr	r3, [r3, #28]
 8005116:	4313      	orrs	r3, r2
 8005118:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800511c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005128:	f021 010c 	bic.w	r1, r1, #12
 800512c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005136:	430b      	orrs	r3, r1
 8005138:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800513a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	695b      	ldr	r3, [r3, #20]
 8005142:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005146:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800514a:	6999      	ldr	r1, [r3, #24]
 800514c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	ea40 0301 	orr.w	r3, r0, r1
 8005156:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	4b8f      	ldr	r3, [pc, #572]	@ (800539c <UART_SetConfig+0x2cc>)
 8005160:	429a      	cmp	r2, r3
 8005162:	d005      	beq.n	8005170 <UART_SetConfig+0xa0>
 8005164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	4b8d      	ldr	r3, [pc, #564]	@ (80053a0 <UART_SetConfig+0x2d0>)
 800516c:	429a      	cmp	r2, r3
 800516e:	d104      	bne.n	800517a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005170:	f7fe f9a8 	bl	80034c4 <HAL_RCC_GetPCLK2Freq>
 8005174:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005178:	e003      	b.n	8005182 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800517a:	f7fe f98f 	bl	800349c <HAL_RCC_GetPCLK1Freq>
 800517e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005186:	69db      	ldr	r3, [r3, #28]
 8005188:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800518c:	f040 810c 	bne.w	80053a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005190:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005194:	2200      	movs	r2, #0
 8005196:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800519a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800519e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80051a2:	4622      	mov	r2, r4
 80051a4:	462b      	mov	r3, r5
 80051a6:	1891      	adds	r1, r2, r2
 80051a8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80051aa:	415b      	adcs	r3, r3
 80051ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80051ae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80051b2:	4621      	mov	r1, r4
 80051b4:	eb12 0801 	adds.w	r8, r2, r1
 80051b8:	4629      	mov	r1, r5
 80051ba:	eb43 0901 	adc.w	r9, r3, r1
 80051be:	f04f 0200 	mov.w	r2, #0
 80051c2:	f04f 0300 	mov.w	r3, #0
 80051c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051d2:	4690      	mov	r8, r2
 80051d4:	4699      	mov	r9, r3
 80051d6:	4623      	mov	r3, r4
 80051d8:	eb18 0303 	adds.w	r3, r8, r3
 80051dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80051e0:	462b      	mov	r3, r5
 80051e2:	eb49 0303 	adc.w	r3, r9, r3
 80051e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80051ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	2200      	movs	r2, #0
 80051f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80051f6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80051fa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80051fe:	460b      	mov	r3, r1
 8005200:	18db      	adds	r3, r3, r3
 8005202:	653b      	str	r3, [r7, #80]	@ 0x50
 8005204:	4613      	mov	r3, r2
 8005206:	eb42 0303 	adc.w	r3, r2, r3
 800520a:	657b      	str	r3, [r7, #84]	@ 0x54
 800520c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005210:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005214:	f7fb fd00 	bl	8000c18 <__aeabi_uldivmod>
 8005218:	4602      	mov	r2, r0
 800521a:	460b      	mov	r3, r1
 800521c:	4b61      	ldr	r3, [pc, #388]	@ (80053a4 <UART_SetConfig+0x2d4>)
 800521e:	fba3 2302 	umull	r2, r3, r3, r2
 8005222:	095b      	lsrs	r3, r3, #5
 8005224:	011c      	lsls	r4, r3, #4
 8005226:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800522a:	2200      	movs	r2, #0
 800522c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005230:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005234:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005238:	4642      	mov	r2, r8
 800523a:	464b      	mov	r3, r9
 800523c:	1891      	adds	r1, r2, r2
 800523e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005240:	415b      	adcs	r3, r3
 8005242:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005244:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005248:	4641      	mov	r1, r8
 800524a:	eb12 0a01 	adds.w	sl, r2, r1
 800524e:	4649      	mov	r1, r9
 8005250:	eb43 0b01 	adc.w	fp, r3, r1
 8005254:	f04f 0200 	mov.w	r2, #0
 8005258:	f04f 0300 	mov.w	r3, #0
 800525c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005260:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005264:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005268:	4692      	mov	sl, r2
 800526a:	469b      	mov	fp, r3
 800526c:	4643      	mov	r3, r8
 800526e:	eb1a 0303 	adds.w	r3, sl, r3
 8005272:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005276:	464b      	mov	r3, r9
 8005278:	eb4b 0303 	adc.w	r3, fp, r3
 800527c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	2200      	movs	r2, #0
 8005288:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800528c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005290:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005294:	460b      	mov	r3, r1
 8005296:	18db      	adds	r3, r3, r3
 8005298:	643b      	str	r3, [r7, #64]	@ 0x40
 800529a:	4613      	mov	r3, r2
 800529c:	eb42 0303 	adc.w	r3, r2, r3
 80052a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80052a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80052a6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80052aa:	f7fb fcb5 	bl	8000c18 <__aeabi_uldivmod>
 80052ae:	4602      	mov	r2, r0
 80052b0:	460b      	mov	r3, r1
 80052b2:	4611      	mov	r1, r2
 80052b4:	4b3b      	ldr	r3, [pc, #236]	@ (80053a4 <UART_SetConfig+0x2d4>)
 80052b6:	fba3 2301 	umull	r2, r3, r3, r1
 80052ba:	095b      	lsrs	r3, r3, #5
 80052bc:	2264      	movs	r2, #100	@ 0x64
 80052be:	fb02 f303 	mul.w	r3, r2, r3
 80052c2:	1acb      	subs	r3, r1, r3
 80052c4:	00db      	lsls	r3, r3, #3
 80052c6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80052ca:	4b36      	ldr	r3, [pc, #216]	@ (80053a4 <UART_SetConfig+0x2d4>)
 80052cc:	fba3 2302 	umull	r2, r3, r3, r2
 80052d0:	095b      	lsrs	r3, r3, #5
 80052d2:	005b      	lsls	r3, r3, #1
 80052d4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80052d8:	441c      	add	r4, r3
 80052da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052de:	2200      	movs	r2, #0
 80052e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80052e4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80052e8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80052ec:	4642      	mov	r2, r8
 80052ee:	464b      	mov	r3, r9
 80052f0:	1891      	adds	r1, r2, r2
 80052f2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80052f4:	415b      	adcs	r3, r3
 80052f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80052f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80052fc:	4641      	mov	r1, r8
 80052fe:	1851      	adds	r1, r2, r1
 8005300:	6339      	str	r1, [r7, #48]	@ 0x30
 8005302:	4649      	mov	r1, r9
 8005304:	414b      	adcs	r3, r1
 8005306:	637b      	str	r3, [r7, #52]	@ 0x34
 8005308:	f04f 0200 	mov.w	r2, #0
 800530c:	f04f 0300 	mov.w	r3, #0
 8005310:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005314:	4659      	mov	r1, fp
 8005316:	00cb      	lsls	r3, r1, #3
 8005318:	4651      	mov	r1, sl
 800531a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800531e:	4651      	mov	r1, sl
 8005320:	00ca      	lsls	r2, r1, #3
 8005322:	4610      	mov	r0, r2
 8005324:	4619      	mov	r1, r3
 8005326:	4603      	mov	r3, r0
 8005328:	4642      	mov	r2, r8
 800532a:	189b      	adds	r3, r3, r2
 800532c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005330:	464b      	mov	r3, r9
 8005332:	460a      	mov	r2, r1
 8005334:	eb42 0303 	adc.w	r3, r2, r3
 8005338:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800533c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005348:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800534c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005350:	460b      	mov	r3, r1
 8005352:	18db      	adds	r3, r3, r3
 8005354:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005356:	4613      	mov	r3, r2
 8005358:	eb42 0303 	adc.w	r3, r2, r3
 800535c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800535e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005362:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005366:	f7fb fc57 	bl	8000c18 <__aeabi_uldivmod>
 800536a:	4602      	mov	r2, r0
 800536c:	460b      	mov	r3, r1
 800536e:	4b0d      	ldr	r3, [pc, #52]	@ (80053a4 <UART_SetConfig+0x2d4>)
 8005370:	fba3 1302 	umull	r1, r3, r3, r2
 8005374:	095b      	lsrs	r3, r3, #5
 8005376:	2164      	movs	r1, #100	@ 0x64
 8005378:	fb01 f303 	mul.w	r3, r1, r3
 800537c:	1ad3      	subs	r3, r2, r3
 800537e:	00db      	lsls	r3, r3, #3
 8005380:	3332      	adds	r3, #50	@ 0x32
 8005382:	4a08      	ldr	r2, [pc, #32]	@ (80053a4 <UART_SetConfig+0x2d4>)
 8005384:	fba2 2303 	umull	r2, r3, r2, r3
 8005388:	095b      	lsrs	r3, r3, #5
 800538a:	f003 0207 	and.w	r2, r3, #7
 800538e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4422      	add	r2, r4
 8005396:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005398:	e106      	b.n	80055a8 <UART_SetConfig+0x4d8>
 800539a:	bf00      	nop
 800539c:	40011000 	.word	0x40011000
 80053a0:	40011400 	.word	0x40011400
 80053a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80053a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053ac:	2200      	movs	r2, #0
 80053ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80053b2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80053b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80053ba:	4642      	mov	r2, r8
 80053bc:	464b      	mov	r3, r9
 80053be:	1891      	adds	r1, r2, r2
 80053c0:	6239      	str	r1, [r7, #32]
 80053c2:	415b      	adcs	r3, r3
 80053c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80053c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80053ca:	4641      	mov	r1, r8
 80053cc:	1854      	adds	r4, r2, r1
 80053ce:	4649      	mov	r1, r9
 80053d0:	eb43 0501 	adc.w	r5, r3, r1
 80053d4:	f04f 0200 	mov.w	r2, #0
 80053d8:	f04f 0300 	mov.w	r3, #0
 80053dc:	00eb      	lsls	r3, r5, #3
 80053de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80053e2:	00e2      	lsls	r2, r4, #3
 80053e4:	4614      	mov	r4, r2
 80053e6:	461d      	mov	r5, r3
 80053e8:	4643      	mov	r3, r8
 80053ea:	18e3      	adds	r3, r4, r3
 80053ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80053f0:	464b      	mov	r3, r9
 80053f2:	eb45 0303 	adc.w	r3, r5, r3
 80053f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80053fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	2200      	movs	r2, #0
 8005402:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005406:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800540a:	f04f 0200 	mov.w	r2, #0
 800540e:	f04f 0300 	mov.w	r3, #0
 8005412:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005416:	4629      	mov	r1, r5
 8005418:	008b      	lsls	r3, r1, #2
 800541a:	4621      	mov	r1, r4
 800541c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005420:	4621      	mov	r1, r4
 8005422:	008a      	lsls	r2, r1, #2
 8005424:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005428:	f7fb fbf6 	bl	8000c18 <__aeabi_uldivmod>
 800542c:	4602      	mov	r2, r0
 800542e:	460b      	mov	r3, r1
 8005430:	4b60      	ldr	r3, [pc, #384]	@ (80055b4 <UART_SetConfig+0x4e4>)
 8005432:	fba3 2302 	umull	r2, r3, r3, r2
 8005436:	095b      	lsrs	r3, r3, #5
 8005438:	011c      	lsls	r4, r3, #4
 800543a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800543e:	2200      	movs	r2, #0
 8005440:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005444:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005448:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800544c:	4642      	mov	r2, r8
 800544e:	464b      	mov	r3, r9
 8005450:	1891      	adds	r1, r2, r2
 8005452:	61b9      	str	r1, [r7, #24]
 8005454:	415b      	adcs	r3, r3
 8005456:	61fb      	str	r3, [r7, #28]
 8005458:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800545c:	4641      	mov	r1, r8
 800545e:	1851      	adds	r1, r2, r1
 8005460:	6139      	str	r1, [r7, #16]
 8005462:	4649      	mov	r1, r9
 8005464:	414b      	adcs	r3, r1
 8005466:	617b      	str	r3, [r7, #20]
 8005468:	f04f 0200 	mov.w	r2, #0
 800546c:	f04f 0300 	mov.w	r3, #0
 8005470:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005474:	4659      	mov	r1, fp
 8005476:	00cb      	lsls	r3, r1, #3
 8005478:	4651      	mov	r1, sl
 800547a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800547e:	4651      	mov	r1, sl
 8005480:	00ca      	lsls	r2, r1, #3
 8005482:	4610      	mov	r0, r2
 8005484:	4619      	mov	r1, r3
 8005486:	4603      	mov	r3, r0
 8005488:	4642      	mov	r2, r8
 800548a:	189b      	adds	r3, r3, r2
 800548c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005490:	464b      	mov	r3, r9
 8005492:	460a      	mov	r2, r1
 8005494:	eb42 0303 	adc.w	r3, r2, r3
 8005498:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800549c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	2200      	movs	r2, #0
 80054a4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80054a6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80054a8:	f04f 0200 	mov.w	r2, #0
 80054ac:	f04f 0300 	mov.w	r3, #0
 80054b0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80054b4:	4649      	mov	r1, r9
 80054b6:	008b      	lsls	r3, r1, #2
 80054b8:	4641      	mov	r1, r8
 80054ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054be:	4641      	mov	r1, r8
 80054c0:	008a      	lsls	r2, r1, #2
 80054c2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80054c6:	f7fb fba7 	bl	8000c18 <__aeabi_uldivmod>
 80054ca:	4602      	mov	r2, r0
 80054cc:	460b      	mov	r3, r1
 80054ce:	4611      	mov	r1, r2
 80054d0:	4b38      	ldr	r3, [pc, #224]	@ (80055b4 <UART_SetConfig+0x4e4>)
 80054d2:	fba3 2301 	umull	r2, r3, r3, r1
 80054d6:	095b      	lsrs	r3, r3, #5
 80054d8:	2264      	movs	r2, #100	@ 0x64
 80054da:	fb02 f303 	mul.w	r3, r2, r3
 80054de:	1acb      	subs	r3, r1, r3
 80054e0:	011b      	lsls	r3, r3, #4
 80054e2:	3332      	adds	r3, #50	@ 0x32
 80054e4:	4a33      	ldr	r2, [pc, #204]	@ (80055b4 <UART_SetConfig+0x4e4>)
 80054e6:	fba2 2303 	umull	r2, r3, r2, r3
 80054ea:	095b      	lsrs	r3, r3, #5
 80054ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054f0:	441c      	add	r4, r3
 80054f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054f6:	2200      	movs	r2, #0
 80054f8:	673b      	str	r3, [r7, #112]	@ 0x70
 80054fa:	677a      	str	r2, [r7, #116]	@ 0x74
 80054fc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005500:	4642      	mov	r2, r8
 8005502:	464b      	mov	r3, r9
 8005504:	1891      	adds	r1, r2, r2
 8005506:	60b9      	str	r1, [r7, #8]
 8005508:	415b      	adcs	r3, r3
 800550a:	60fb      	str	r3, [r7, #12]
 800550c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005510:	4641      	mov	r1, r8
 8005512:	1851      	adds	r1, r2, r1
 8005514:	6039      	str	r1, [r7, #0]
 8005516:	4649      	mov	r1, r9
 8005518:	414b      	adcs	r3, r1
 800551a:	607b      	str	r3, [r7, #4]
 800551c:	f04f 0200 	mov.w	r2, #0
 8005520:	f04f 0300 	mov.w	r3, #0
 8005524:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005528:	4659      	mov	r1, fp
 800552a:	00cb      	lsls	r3, r1, #3
 800552c:	4651      	mov	r1, sl
 800552e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005532:	4651      	mov	r1, sl
 8005534:	00ca      	lsls	r2, r1, #3
 8005536:	4610      	mov	r0, r2
 8005538:	4619      	mov	r1, r3
 800553a:	4603      	mov	r3, r0
 800553c:	4642      	mov	r2, r8
 800553e:	189b      	adds	r3, r3, r2
 8005540:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005542:	464b      	mov	r3, r9
 8005544:	460a      	mov	r2, r1
 8005546:	eb42 0303 	adc.w	r3, r2, r3
 800554a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800554c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	663b      	str	r3, [r7, #96]	@ 0x60
 8005556:	667a      	str	r2, [r7, #100]	@ 0x64
 8005558:	f04f 0200 	mov.w	r2, #0
 800555c:	f04f 0300 	mov.w	r3, #0
 8005560:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005564:	4649      	mov	r1, r9
 8005566:	008b      	lsls	r3, r1, #2
 8005568:	4641      	mov	r1, r8
 800556a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800556e:	4641      	mov	r1, r8
 8005570:	008a      	lsls	r2, r1, #2
 8005572:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005576:	f7fb fb4f 	bl	8000c18 <__aeabi_uldivmod>
 800557a:	4602      	mov	r2, r0
 800557c:	460b      	mov	r3, r1
 800557e:	4b0d      	ldr	r3, [pc, #52]	@ (80055b4 <UART_SetConfig+0x4e4>)
 8005580:	fba3 1302 	umull	r1, r3, r3, r2
 8005584:	095b      	lsrs	r3, r3, #5
 8005586:	2164      	movs	r1, #100	@ 0x64
 8005588:	fb01 f303 	mul.w	r3, r1, r3
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	011b      	lsls	r3, r3, #4
 8005590:	3332      	adds	r3, #50	@ 0x32
 8005592:	4a08      	ldr	r2, [pc, #32]	@ (80055b4 <UART_SetConfig+0x4e4>)
 8005594:	fba2 2303 	umull	r2, r3, r2, r3
 8005598:	095b      	lsrs	r3, r3, #5
 800559a:	f003 020f 	and.w	r2, r3, #15
 800559e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4422      	add	r2, r4
 80055a6:	609a      	str	r2, [r3, #8]
}
 80055a8:	bf00      	nop
 80055aa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80055ae:	46bd      	mov	sp, r7
 80055b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055b4:	51eb851f 	.word	0x51eb851f

080055b8 <atof>:
 80055b8:	2100      	movs	r1, #0
 80055ba:	f000 be05 	b.w	80061c8 <strtod>

080055be <sulp>:
 80055be:	b570      	push	{r4, r5, r6, lr}
 80055c0:	4604      	mov	r4, r0
 80055c2:	460d      	mov	r5, r1
 80055c4:	ec45 4b10 	vmov	d0, r4, r5
 80055c8:	4616      	mov	r6, r2
 80055ca:	f003 fc05 	bl	8008dd8 <__ulp>
 80055ce:	ec51 0b10 	vmov	r0, r1, d0
 80055d2:	b17e      	cbz	r6, 80055f4 <sulp+0x36>
 80055d4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80055d8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80055dc:	2b00      	cmp	r3, #0
 80055de:	dd09      	ble.n	80055f4 <sulp+0x36>
 80055e0:	051b      	lsls	r3, r3, #20
 80055e2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80055e6:	2400      	movs	r4, #0
 80055e8:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80055ec:	4622      	mov	r2, r4
 80055ee:	462b      	mov	r3, r5
 80055f0:	f7fb f81a 	bl	8000628 <__aeabi_dmul>
 80055f4:	ec41 0b10 	vmov	d0, r0, r1
 80055f8:	bd70      	pop	{r4, r5, r6, pc}
 80055fa:	0000      	movs	r0, r0
 80055fc:	0000      	movs	r0, r0
	...

08005600 <_strtod_l>:
 8005600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005604:	b09f      	sub	sp, #124	@ 0x7c
 8005606:	460c      	mov	r4, r1
 8005608:	9217      	str	r2, [sp, #92]	@ 0x5c
 800560a:	2200      	movs	r2, #0
 800560c:	921a      	str	r2, [sp, #104]	@ 0x68
 800560e:	9005      	str	r0, [sp, #20]
 8005610:	f04f 0a00 	mov.w	sl, #0
 8005614:	f04f 0b00 	mov.w	fp, #0
 8005618:	460a      	mov	r2, r1
 800561a:	9219      	str	r2, [sp, #100]	@ 0x64
 800561c:	7811      	ldrb	r1, [r2, #0]
 800561e:	292b      	cmp	r1, #43	@ 0x2b
 8005620:	d04a      	beq.n	80056b8 <_strtod_l+0xb8>
 8005622:	d838      	bhi.n	8005696 <_strtod_l+0x96>
 8005624:	290d      	cmp	r1, #13
 8005626:	d832      	bhi.n	800568e <_strtod_l+0x8e>
 8005628:	2908      	cmp	r1, #8
 800562a:	d832      	bhi.n	8005692 <_strtod_l+0x92>
 800562c:	2900      	cmp	r1, #0
 800562e:	d03b      	beq.n	80056a8 <_strtod_l+0xa8>
 8005630:	2200      	movs	r2, #0
 8005632:	920e      	str	r2, [sp, #56]	@ 0x38
 8005634:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8005636:	782a      	ldrb	r2, [r5, #0]
 8005638:	2a30      	cmp	r2, #48	@ 0x30
 800563a:	f040 80b2 	bne.w	80057a2 <_strtod_l+0x1a2>
 800563e:	786a      	ldrb	r2, [r5, #1]
 8005640:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005644:	2a58      	cmp	r2, #88	@ 0x58
 8005646:	d16e      	bne.n	8005726 <_strtod_l+0x126>
 8005648:	9302      	str	r3, [sp, #8]
 800564a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800564c:	9301      	str	r3, [sp, #4]
 800564e:	ab1a      	add	r3, sp, #104	@ 0x68
 8005650:	9300      	str	r3, [sp, #0]
 8005652:	4a8f      	ldr	r2, [pc, #572]	@ (8005890 <_strtod_l+0x290>)
 8005654:	9805      	ldr	r0, [sp, #20]
 8005656:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005658:	a919      	add	r1, sp, #100	@ 0x64
 800565a:	f002 fcb7 	bl	8007fcc <__gethex>
 800565e:	f010 060f 	ands.w	r6, r0, #15
 8005662:	4604      	mov	r4, r0
 8005664:	d005      	beq.n	8005672 <_strtod_l+0x72>
 8005666:	2e06      	cmp	r6, #6
 8005668:	d128      	bne.n	80056bc <_strtod_l+0xbc>
 800566a:	3501      	adds	r5, #1
 800566c:	2300      	movs	r3, #0
 800566e:	9519      	str	r5, [sp, #100]	@ 0x64
 8005670:	930e      	str	r3, [sp, #56]	@ 0x38
 8005672:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005674:	2b00      	cmp	r3, #0
 8005676:	f040 858e 	bne.w	8006196 <_strtod_l+0xb96>
 800567a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800567c:	b1cb      	cbz	r3, 80056b2 <_strtod_l+0xb2>
 800567e:	4652      	mov	r2, sl
 8005680:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8005684:	ec43 2b10 	vmov	d0, r2, r3
 8005688:	b01f      	add	sp, #124	@ 0x7c
 800568a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800568e:	2920      	cmp	r1, #32
 8005690:	d1ce      	bne.n	8005630 <_strtod_l+0x30>
 8005692:	3201      	adds	r2, #1
 8005694:	e7c1      	b.n	800561a <_strtod_l+0x1a>
 8005696:	292d      	cmp	r1, #45	@ 0x2d
 8005698:	d1ca      	bne.n	8005630 <_strtod_l+0x30>
 800569a:	2101      	movs	r1, #1
 800569c:	910e      	str	r1, [sp, #56]	@ 0x38
 800569e:	1c51      	adds	r1, r2, #1
 80056a0:	9119      	str	r1, [sp, #100]	@ 0x64
 80056a2:	7852      	ldrb	r2, [r2, #1]
 80056a4:	2a00      	cmp	r2, #0
 80056a6:	d1c5      	bne.n	8005634 <_strtod_l+0x34>
 80056a8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80056aa:	9419      	str	r4, [sp, #100]	@ 0x64
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	f040 8570 	bne.w	8006192 <_strtod_l+0xb92>
 80056b2:	4652      	mov	r2, sl
 80056b4:	465b      	mov	r3, fp
 80056b6:	e7e5      	b.n	8005684 <_strtod_l+0x84>
 80056b8:	2100      	movs	r1, #0
 80056ba:	e7ef      	b.n	800569c <_strtod_l+0x9c>
 80056bc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80056be:	b13a      	cbz	r2, 80056d0 <_strtod_l+0xd0>
 80056c0:	2135      	movs	r1, #53	@ 0x35
 80056c2:	a81c      	add	r0, sp, #112	@ 0x70
 80056c4:	f003 fc82 	bl	8008fcc <__copybits>
 80056c8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80056ca:	9805      	ldr	r0, [sp, #20]
 80056cc:	f003 f858 	bl	8008780 <_Bfree>
 80056d0:	3e01      	subs	r6, #1
 80056d2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80056d4:	2e04      	cmp	r6, #4
 80056d6:	d806      	bhi.n	80056e6 <_strtod_l+0xe6>
 80056d8:	e8df f006 	tbb	[pc, r6]
 80056dc:	201d0314 	.word	0x201d0314
 80056e0:	14          	.byte	0x14
 80056e1:	00          	.byte	0x00
 80056e2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80056e6:	05e1      	lsls	r1, r4, #23
 80056e8:	bf48      	it	mi
 80056ea:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80056ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80056f2:	0d1b      	lsrs	r3, r3, #20
 80056f4:	051b      	lsls	r3, r3, #20
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d1bb      	bne.n	8005672 <_strtod_l+0x72>
 80056fa:	f001 fcf1 	bl	80070e0 <__errno>
 80056fe:	2322      	movs	r3, #34	@ 0x22
 8005700:	6003      	str	r3, [r0, #0]
 8005702:	e7b6      	b.n	8005672 <_strtod_l+0x72>
 8005704:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8005708:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800570c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005710:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005714:	e7e7      	b.n	80056e6 <_strtod_l+0xe6>
 8005716:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8005898 <_strtod_l+0x298>
 800571a:	e7e4      	b.n	80056e6 <_strtod_l+0xe6>
 800571c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005720:	f04f 3aff 	mov.w	sl, #4294967295
 8005724:	e7df      	b.n	80056e6 <_strtod_l+0xe6>
 8005726:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005728:	1c5a      	adds	r2, r3, #1
 800572a:	9219      	str	r2, [sp, #100]	@ 0x64
 800572c:	785b      	ldrb	r3, [r3, #1]
 800572e:	2b30      	cmp	r3, #48	@ 0x30
 8005730:	d0f9      	beq.n	8005726 <_strtod_l+0x126>
 8005732:	2b00      	cmp	r3, #0
 8005734:	d09d      	beq.n	8005672 <_strtod_l+0x72>
 8005736:	2301      	movs	r3, #1
 8005738:	2700      	movs	r7, #0
 800573a:	9308      	str	r3, [sp, #32]
 800573c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800573e:	930c      	str	r3, [sp, #48]	@ 0x30
 8005740:	970b      	str	r7, [sp, #44]	@ 0x2c
 8005742:	46b9      	mov	r9, r7
 8005744:	220a      	movs	r2, #10
 8005746:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8005748:	7805      	ldrb	r5, [r0, #0]
 800574a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800574e:	b2d9      	uxtb	r1, r3
 8005750:	2909      	cmp	r1, #9
 8005752:	d928      	bls.n	80057a6 <_strtod_l+0x1a6>
 8005754:	494f      	ldr	r1, [pc, #316]	@ (8005894 <_strtod_l+0x294>)
 8005756:	2201      	movs	r2, #1
 8005758:	f001 fbe1 	bl	8006f1e <strncmp>
 800575c:	2800      	cmp	r0, #0
 800575e:	d032      	beq.n	80057c6 <_strtod_l+0x1c6>
 8005760:	2000      	movs	r0, #0
 8005762:	462a      	mov	r2, r5
 8005764:	900a      	str	r0, [sp, #40]	@ 0x28
 8005766:	464d      	mov	r5, r9
 8005768:	4603      	mov	r3, r0
 800576a:	2a65      	cmp	r2, #101	@ 0x65
 800576c:	d001      	beq.n	8005772 <_strtod_l+0x172>
 800576e:	2a45      	cmp	r2, #69	@ 0x45
 8005770:	d114      	bne.n	800579c <_strtod_l+0x19c>
 8005772:	b91d      	cbnz	r5, 800577c <_strtod_l+0x17c>
 8005774:	9a08      	ldr	r2, [sp, #32]
 8005776:	4302      	orrs	r2, r0
 8005778:	d096      	beq.n	80056a8 <_strtod_l+0xa8>
 800577a:	2500      	movs	r5, #0
 800577c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800577e:	1c62      	adds	r2, r4, #1
 8005780:	9219      	str	r2, [sp, #100]	@ 0x64
 8005782:	7862      	ldrb	r2, [r4, #1]
 8005784:	2a2b      	cmp	r2, #43	@ 0x2b
 8005786:	d07a      	beq.n	800587e <_strtod_l+0x27e>
 8005788:	2a2d      	cmp	r2, #45	@ 0x2d
 800578a:	d07e      	beq.n	800588a <_strtod_l+0x28a>
 800578c:	f04f 0c00 	mov.w	ip, #0
 8005790:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8005794:	2909      	cmp	r1, #9
 8005796:	f240 8085 	bls.w	80058a4 <_strtod_l+0x2a4>
 800579a:	9419      	str	r4, [sp, #100]	@ 0x64
 800579c:	f04f 0800 	mov.w	r8, #0
 80057a0:	e0a5      	b.n	80058ee <_strtod_l+0x2ee>
 80057a2:	2300      	movs	r3, #0
 80057a4:	e7c8      	b.n	8005738 <_strtod_l+0x138>
 80057a6:	f1b9 0f08 	cmp.w	r9, #8
 80057aa:	bfd8      	it	le
 80057ac:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80057ae:	f100 0001 	add.w	r0, r0, #1
 80057b2:	bfda      	itte	le
 80057b4:	fb02 3301 	mlale	r3, r2, r1, r3
 80057b8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80057ba:	fb02 3707 	mlagt	r7, r2, r7, r3
 80057be:	f109 0901 	add.w	r9, r9, #1
 80057c2:	9019      	str	r0, [sp, #100]	@ 0x64
 80057c4:	e7bf      	b.n	8005746 <_strtod_l+0x146>
 80057c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80057c8:	1c5a      	adds	r2, r3, #1
 80057ca:	9219      	str	r2, [sp, #100]	@ 0x64
 80057cc:	785a      	ldrb	r2, [r3, #1]
 80057ce:	f1b9 0f00 	cmp.w	r9, #0
 80057d2:	d03b      	beq.n	800584c <_strtod_l+0x24c>
 80057d4:	900a      	str	r0, [sp, #40]	@ 0x28
 80057d6:	464d      	mov	r5, r9
 80057d8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80057dc:	2b09      	cmp	r3, #9
 80057de:	d912      	bls.n	8005806 <_strtod_l+0x206>
 80057e0:	2301      	movs	r3, #1
 80057e2:	e7c2      	b.n	800576a <_strtod_l+0x16a>
 80057e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80057e6:	1c5a      	adds	r2, r3, #1
 80057e8:	9219      	str	r2, [sp, #100]	@ 0x64
 80057ea:	785a      	ldrb	r2, [r3, #1]
 80057ec:	3001      	adds	r0, #1
 80057ee:	2a30      	cmp	r2, #48	@ 0x30
 80057f0:	d0f8      	beq.n	80057e4 <_strtod_l+0x1e4>
 80057f2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80057f6:	2b08      	cmp	r3, #8
 80057f8:	f200 84d2 	bhi.w	80061a0 <_strtod_l+0xba0>
 80057fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80057fe:	900a      	str	r0, [sp, #40]	@ 0x28
 8005800:	2000      	movs	r0, #0
 8005802:	930c      	str	r3, [sp, #48]	@ 0x30
 8005804:	4605      	mov	r5, r0
 8005806:	3a30      	subs	r2, #48	@ 0x30
 8005808:	f100 0301 	add.w	r3, r0, #1
 800580c:	d018      	beq.n	8005840 <_strtod_l+0x240>
 800580e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005810:	4419      	add	r1, r3
 8005812:	910a      	str	r1, [sp, #40]	@ 0x28
 8005814:	462e      	mov	r6, r5
 8005816:	f04f 0e0a 	mov.w	lr, #10
 800581a:	1c71      	adds	r1, r6, #1
 800581c:	eba1 0c05 	sub.w	ip, r1, r5
 8005820:	4563      	cmp	r3, ip
 8005822:	dc15      	bgt.n	8005850 <_strtod_l+0x250>
 8005824:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8005828:	182b      	adds	r3, r5, r0
 800582a:	2b08      	cmp	r3, #8
 800582c:	f105 0501 	add.w	r5, r5, #1
 8005830:	4405      	add	r5, r0
 8005832:	dc1a      	bgt.n	800586a <_strtod_l+0x26a>
 8005834:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005836:	230a      	movs	r3, #10
 8005838:	fb03 2301 	mla	r3, r3, r1, r2
 800583c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800583e:	2300      	movs	r3, #0
 8005840:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005842:	1c51      	adds	r1, r2, #1
 8005844:	9119      	str	r1, [sp, #100]	@ 0x64
 8005846:	7852      	ldrb	r2, [r2, #1]
 8005848:	4618      	mov	r0, r3
 800584a:	e7c5      	b.n	80057d8 <_strtod_l+0x1d8>
 800584c:	4648      	mov	r0, r9
 800584e:	e7ce      	b.n	80057ee <_strtod_l+0x1ee>
 8005850:	2e08      	cmp	r6, #8
 8005852:	dc05      	bgt.n	8005860 <_strtod_l+0x260>
 8005854:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005856:	fb0e f606 	mul.w	r6, lr, r6
 800585a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800585c:	460e      	mov	r6, r1
 800585e:	e7dc      	b.n	800581a <_strtod_l+0x21a>
 8005860:	2910      	cmp	r1, #16
 8005862:	bfd8      	it	le
 8005864:	fb0e f707 	mulle.w	r7, lr, r7
 8005868:	e7f8      	b.n	800585c <_strtod_l+0x25c>
 800586a:	2b0f      	cmp	r3, #15
 800586c:	bfdc      	itt	le
 800586e:	230a      	movle	r3, #10
 8005870:	fb03 2707 	mlale	r7, r3, r7, r2
 8005874:	e7e3      	b.n	800583e <_strtod_l+0x23e>
 8005876:	2300      	movs	r3, #0
 8005878:	930a      	str	r3, [sp, #40]	@ 0x28
 800587a:	2301      	movs	r3, #1
 800587c:	e77a      	b.n	8005774 <_strtod_l+0x174>
 800587e:	f04f 0c00 	mov.w	ip, #0
 8005882:	1ca2      	adds	r2, r4, #2
 8005884:	9219      	str	r2, [sp, #100]	@ 0x64
 8005886:	78a2      	ldrb	r2, [r4, #2]
 8005888:	e782      	b.n	8005790 <_strtod_l+0x190>
 800588a:	f04f 0c01 	mov.w	ip, #1
 800588e:	e7f8      	b.n	8005882 <_strtod_l+0x282>
 8005890:	0800a47c 	.word	0x0800a47c
 8005894:	0800a23c 	.word	0x0800a23c
 8005898:	7ff00000 	.word	0x7ff00000
 800589c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800589e:	1c51      	adds	r1, r2, #1
 80058a0:	9119      	str	r1, [sp, #100]	@ 0x64
 80058a2:	7852      	ldrb	r2, [r2, #1]
 80058a4:	2a30      	cmp	r2, #48	@ 0x30
 80058a6:	d0f9      	beq.n	800589c <_strtod_l+0x29c>
 80058a8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80058ac:	2908      	cmp	r1, #8
 80058ae:	f63f af75 	bhi.w	800579c <_strtod_l+0x19c>
 80058b2:	3a30      	subs	r2, #48	@ 0x30
 80058b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80058b6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80058b8:	920f      	str	r2, [sp, #60]	@ 0x3c
 80058ba:	f04f 080a 	mov.w	r8, #10
 80058be:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80058c0:	1c56      	adds	r6, r2, #1
 80058c2:	9619      	str	r6, [sp, #100]	@ 0x64
 80058c4:	7852      	ldrb	r2, [r2, #1]
 80058c6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80058ca:	f1be 0f09 	cmp.w	lr, #9
 80058ce:	d939      	bls.n	8005944 <_strtod_l+0x344>
 80058d0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80058d2:	1a76      	subs	r6, r6, r1
 80058d4:	2e08      	cmp	r6, #8
 80058d6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80058da:	dc03      	bgt.n	80058e4 <_strtod_l+0x2e4>
 80058dc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80058de:	4588      	cmp	r8, r1
 80058e0:	bfa8      	it	ge
 80058e2:	4688      	movge	r8, r1
 80058e4:	f1bc 0f00 	cmp.w	ip, #0
 80058e8:	d001      	beq.n	80058ee <_strtod_l+0x2ee>
 80058ea:	f1c8 0800 	rsb	r8, r8, #0
 80058ee:	2d00      	cmp	r5, #0
 80058f0:	d14e      	bne.n	8005990 <_strtod_l+0x390>
 80058f2:	9908      	ldr	r1, [sp, #32]
 80058f4:	4308      	orrs	r0, r1
 80058f6:	f47f aebc 	bne.w	8005672 <_strtod_l+0x72>
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	f47f aed4 	bne.w	80056a8 <_strtod_l+0xa8>
 8005900:	2a69      	cmp	r2, #105	@ 0x69
 8005902:	d028      	beq.n	8005956 <_strtod_l+0x356>
 8005904:	dc25      	bgt.n	8005952 <_strtod_l+0x352>
 8005906:	2a49      	cmp	r2, #73	@ 0x49
 8005908:	d025      	beq.n	8005956 <_strtod_l+0x356>
 800590a:	2a4e      	cmp	r2, #78	@ 0x4e
 800590c:	f47f aecc 	bne.w	80056a8 <_strtod_l+0xa8>
 8005910:	499a      	ldr	r1, [pc, #616]	@ (8005b7c <_strtod_l+0x57c>)
 8005912:	a819      	add	r0, sp, #100	@ 0x64
 8005914:	f002 fd7c 	bl	8008410 <__match>
 8005918:	2800      	cmp	r0, #0
 800591a:	f43f aec5 	beq.w	80056a8 <_strtod_l+0xa8>
 800591e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005920:	781b      	ldrb	r3, [r3, #0]
 8005922:	2b28      	cmp	r3, #40	@ 0x28
 8005924:	d12e      	bne.n	8005984 <_strtod_l+0x384>
 8005926:	4996      	ldr	r1, [pc, #600]	@ (8005b80 <_strtod_l+0x580>)
 8005928:	aa1c      	add	r2, sp, #112	@ 0x70
 800592a:	a819      	add	r0, sp, #100	@ 0x64
 800592c:	f002 fd84 	bl	8008438 <__hexnan>
 8005930:	2805      	cmp	r0, #5
 8005932:	d127      	bne.n	8005984 <_strtod_l+0x384>
 8005934:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005936:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800593a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800593e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8005942:	e696      	b.n	8005672 <_strtod_l+0x72>
 8005944:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005946:	fb08 2101 	mla	r1, r8, r1, r2
 800594a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800594e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005950:	e7b5      	b.n	80058be <_strtod_l+0x2be>
 8005952:	2a6e      	cmp	r2, #110	@ 0x6e
 8005954:	e7da      	b.n	800590c <_strtod_l+0x30c>
 8005956:	498b      	ldr	r1, [pc, #556]	@ (8005b84 <_strtod_l+0x584>)
 8005958:	a819      	add	r0, sp, #100	@ 0x64
 800595a:	f002 fd59 	bl	8008410 <__match>
 800595e:	2800      	cmp	r0, #0
 8005960:	f43f aea2 	beq.w	80056a8 <_strtod_l+0xa8>
 8005964:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005966:	4988      	ldr	r1, [pc, #544]	@ (8005b88 <_strtod_l+0x588>)
 8005968:	3b01      	subs	r3, #1
 800596a:	a819      	add	r0, sp, #100	@ 0x64
 800596c:	9319      	str	r3, [sp, #100]	@ 0x64
 800596e:	f002 fd4f 	bl	8008410 <__match>
 8005972:	b910      	cbnz	r0, 800597a <_strtod_l+0x37a>
 8005974:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005976:	3301      	adds	r3, #1
 8005978:	9319      	str	r3, [sp, #100]	@ 0x64
 800597a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8005b98 <_strtod_l+0x598>
 800597e:	f04f 0a00 	mov.w	sl, #0
 8005982:	e676      	b.n	8005672 <_strtod_l+0x72>
 8005984:	4881      	ldr	r0, [pc, #516]	@ (8005b8c <_strtod_l+0x58c>)
 8005986:	f001 fbef 	bl	8007168 <nan>
 800598a:	ec5b ab10 	vmov	sl, fp, d0
 800598e:	e670      	b.n	8005672 <_strtod_l+0x72>
 8005990:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005992:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8005994:	eba8 0303 	sub.w	r3, r8, r3
 8005998:	f1b9 0f00 	cmp.w	r9, #0
 800599c:	bf08      	it	eq
 800599e:	46a9      	moveq	r9, r5
 80059a0:	2d10      	cmp	r5, #16
 80059a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80059a4:	462c      	mov	r4, r5
 80059a6:	bfa8      	it	ge
 80059a8:	2410      	movge	r4, #16
 80059aa:	f7fa fdc3 	bl	8000534 <__aeabi_ui2d>
 80059ae:	2d09      	cmp	r5, #9
 80059b0:	4682      	mov	sl, r0
 80059b2:	468b      	mov	fp, r1
 80059b4:	dc13      	bgt.n	80059de <_strtod_l+0x3de>
 80059b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	f43f ae5a 	beq.w	8005672 <_strtod_l+0x72>
 80059be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059c0:	dd78      	ble.n	8005ab4 <_strtod_l+0x4b4>
 80059c2:	2b16      	cmp	r3, #22
 80059c4:	dc5f      	bgt.n	8005a86 <_strtod_l+0x486>
 80059c6:	4972      	ldr	r1, [pc, #456]	@ (8005b90 <_strtod_l+0x590>)
 80059c8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80059cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80059d0:	4652      	mov	r2, sl
 80059d2:	465b      	mov	r3, fp
 80059d4:	f7fa fe28 	bl	8000628 <__aeabi_dmul>
 80059d8:	4682      	mov	sl, r0
 80059da:	468b      	mov	fp, r1
 80059dc:	e649      	b.n	8005672 <_strtod_l+0x72>
 80059de:	4b6c      	ldr	r3, [pc, #432]	@ (8005b90 <_strtod_l+0x590>)
 80059e0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80059e4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80059e8:	f7fa fe1e 	bl	8000628 <__aeabi_dmul>
 80059ec:	4682      	mov	sl, r0
 80059ee:	4638      	mov	r0, r7
 80059f0:	468b      	mov	fp, r1
 80059f2:	f7fa fd9f 	bl	8000534 <__aeabi_ui2d>
 80059f6:	4602      	mov	r2, r0
 80059f8:	460b      	mov	r3, r1
 80059fa:	4650      	mov	r0, sl
 80059fc:	4659      	mov	r1, fp
 80059fe:	f7fa fc5d 	bl	80002bc <__adddf3>
 8005a02:	2d0f      	cmp	r5, #15
 8005a04:	4682      	mov	sl, r0
 8005a06:	468b      	mov	fp, r1
 8005a08:	ddd5      	ble.n	80059b6 <_strtod_l+0x3b6>
 8005a0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a0c:	1b2c      	subs	r4, r5, r4
 8005a0e:	441c      	add	r4, r3
 8005a10:	2c00      	cmp	r4, #0
 8005a12:	f340 8093 	ble.w	8005b3c <_strtod_l+0x53c>
 8005a16:	f014 030f 	ands.w	r3, r4, #15
 8005a1a:	d00a      	beq.n	8005a32 <_strtod_l+0x432>
 8005a1c:	495c      	ldr	r1, [pc, #368]	@ (8005b90 <_strtod_l+0x590>)
 8005a1e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005a22:	4652      	mov	r2, sl
 8005a24:	465b      	mov	r3, fp
 8005a26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005a2a:	f7fa fdfd 	bl	8000628 <__aeabi_dmul>
 8005a2e:	4682      	mov	sl, r0
 8005a30:	468b      	mov	fp, r1
 8005a32:	f034 040f 	bics.w	r4, r4, #15
 8005a36:	d073      	beq.n	8005b20 <_strtod_l+0x520>
 8005a38:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8005a3c:	dd49      	ble.n	8005ad2 <_strtod_l+0x4d2>
 8005a3e:	2400      	movs	r4, #0
 8005a40:	46a0      	mov	r8, r4
 8005a42:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005a44:	46a1      	mov	r9, r4
 8005a46:	9a05      	ldr	r2, [sp, #20]
 8005a48:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8005b98 <_strtod_l+0x598>
 8005a4c:	2322      	movs	r3, #34	@ 0x22
 8005a4e:	6013      	str	r3, [r2, #0]
 8005a50:	f04f 0a00 	mov.w	sl, #0
 8005a54:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	f43f ae0b 	beq.w	8005672 <_strtod_l+0x72>
 8005a5c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005a5e:	9805      	ldr	r0, [sp, #20]
 8005a60:	f002 fe8e 	bl	8008780 <_Bfree>
 8005a64:	9805      	ldr	r0, [sp, #20]
 8005a66:	4649      	mov	r1, r9
 8005a68:	f002 fe8a 	bl	8008780 <_Bfree>
 8005a6c:	9805      	ldr	r0, [sp, #20]
 8005a6e:	4641      	mov	r1, r8
 8005a70:	f002 fe86 	bl	8008780 <_Bfree>
 8005a74:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005a76:	9805      	ldr	r0, [sp, #20]
 8005a78:	f002 fe82 	bl	8008780 <_Bfree>
 8005a7c:	9805      	ldr	r0, [sp, #20]
 8005a7e:	4621      	mov	r1, r4
 8005a80:	f002 fe7e 	bl	8008780 <_Bfree>
 8005a84:	e5f5      	b.n	8005672 <_strtod_l+0x72>
 8005a86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a88:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	dbbc      	blt.n	8005a0a <_strtod_l+0x40a>
 8005a90:	4c3f      	ldr	r4, [pc, #252]	@ (8005b90 <_strtod_l+0x590>)
 8005a92:	f1c5 050f 	rsb	r5, r5, #15
 8005a96:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005a9a:	4652      	mov	r2, sl
 8005a9c:	465b      	mov	r3, fp
 8005a9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005aa2:	f7fa fdc1 	bl	8000628 <__aeabi_dmul>
 8005aa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005aa8:	1b5d      	subs	r5, r3, r5
 8005aaa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005aae:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005ab2:	e78f      	b.n	80059d4 <_strtod_l+0x3d4>
 8005ab4:	3316      	adds	r3, #22
 8005ab6:	dba8      	blt.n	8005a0a <_strtod_l+0x40a>
 8005ab8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005aba:	eba3 0808 	sub.w	r8, r3, r8
 8005abe:	4b34      	ldr	r3, [pc, #208]	@ (8005b90 <_strtod_l+0x590>)
 8005ac0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8005ac4:	e9d8 2300 	ldrd	r2, r3, [r8]
 8005ac8:	4650      	mov	r0, sl
 8005aca:	4659      	mov	r1, fp
 8005acc:	f7fa fed6 	bl	800087c <__aeabi_ddiv>
 8005ad0:	e782      	b.n	80059d8 <_strtod_l+0x3d8>
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	4f2f      	ldr	r7, [pc, #188]	@ (8005b94 <_strtod_l+0x594>)
 8005ad6:	1124      	asrs	r4, r4, #4
 8005ad8:	4650      	mov	r0, sl
 8005ada:	4659      	mov	r1, fp
 8005adc:	461e      	mov	r6, r3
 8005ade:	2c01      	cmp	r4, #1
 8005ae0:	dc21      	bgt.n	8005b26 <_strtod_l+0x526>
 8005ae2:	b10b      	cbz	r3, 8005ae8 <_strtod_l+0x4e8>
 8005ae4:	4682      	mov	sl, r0
 8005ae6:	468b      	mov	fp, r1
 8005ae8:	492a      	ldr	r1, [pc, #168]	@ (8005b94 <_strtod_l+0x594>)
 8005aea:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8005aee:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8005af2:	4652      	mov	r2, sl
 8005af4:	465b      	mov	r3, fp
 8005af6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005afa:	f7fa fd95 	bl	8000628 <__aeabi_dmul>
 8005afe:	4b26      	ldr	r3, [pc, #152]	@ (8005b98 <_strtod_l+0x598>)
 8005b00:	460a      	mov	r2, r1
 8005b02:	400b      	ands	r3, r1
 8005b04:	4925      	ldr	r1, [pc, #148]	@ (8005b9c <_strtod_l+0x59c>)
 8005b06:	428b      	cmp	r3, r1
 8005b08:	4682      	mov	sl, r0
 8005b0a:	d898      	bhi.n	8005a3e <_strtod_l+0x43e>
 8005b0c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8005b10:	428b      	cmp	r3, r1
 8005b12:	bf86      	itte	hi
 8005b14:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8005ba0 <_strtod_l+0x5a0>
 8005b18:	f04f 3aff 	movhi.w	sl, #4294967295
 8005b1c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8005b20:	2300      	movs	r3, #0
 8005b22:	9308      	str	r3, [sp, #32]
 8005b24:	e076      	b.n	8005c14 <_strtod_l+0x614>
 8005b26:	07e2      	lsls	r2, r4, #31
 8005b28:	d504      	bpl.n	8005b34 <_strtod_l+0x534>
 8005b2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b2e:	f7fa fd7b 	bl	8000628 <__aeabi_dmul>
 8005b32:	2301      	movs	r3, #1
 8005b34:	3601      	adds	r6, #1
 8005b36:	1064      	asrs	r4, r4, #1
 8005b38:	3708      	adds	r7, #8
 8005b3a:	e7d0      	b.n	8005ade <_strtod_l+0x4de>
 8005b3c:	d0f0      	beq.n	8005b20 <_strtod_l+0x520>
 8005b3e:	4264      	negs	r4, r4
 8005b40:	f014 020f 	ands.w	r2, r4, #15
 8005b44:	d00a      	beq.n	8005b5c <_strtod_l+0x55c>
 8005b46:	4b12      	ldr	r3, [pc, #72]	@ (8005b90 <_strtod_l+0x590>)
 8005b48:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b4c:	4650      	mov	r0, sl
 8005b4e:	4659      	mov	r1, fp
 8005b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b54:	f7fa fe92 	bl	800087c <__aeabi_ddiv>
 8005b58:	4682      	mov	sl, r0
 8005b5a:	468b      	mov	fp, r1
 8005b5c:	1124      	asrs	r4, r4, #4
 8005b5e:	d0df      	beq.n	8005b20 <_strtod_l+0x520>
 8005b60:	2c1f      	cmp	r4, #31
 8005b62:	dd1f      	ble.n	8005ba4 <_strtod_l+0x5a4>
 8005b64:	2400      	movs	r4, #0
 8005b66:	46a0      	mov	r8, r4
 8005b68:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005b6a:	46a1      	mov	r9, r4
 8005b6c:	9a05      	ldr	r2, [sp, #20]
 8005b6e:	2322      	movs	r3, #34	@ 0x22
 8005b70:	f04f 0a00 	mov.w	sl, #0
 8005b74:	f04f 0b00 	mov.w	fp, #0
 8005b78:	6013      	str	r3, [r2, #0]
 8005b7a:	e76b      	b.n	8005a54 <_strtod_l+0x454>
 8005b7c:	0800a24b 	.word	0x0800a24b
 8005b80:	0800a468 	.word	0x0800a468
 8005b84:	0800a243 	.word	0x0800a243
 8005b88:	0800a32a 	.word	0x0800a32a
 8005b8c:	0800a326 	.word	0x0800a326
 8005b90:	0800a4f0 	.word	0x0800a4f0
 8005b94:	0800a4c8 	.word	0x0800a4c8
 8005b98:	7ff00000 	.word	0x7ff00000
 8005b9c:	7ca00000 	.word	0x7ca00000
 8005ba0:	7fefffff 	.word	0x7fefffff
 8005ba4:	f014 0310 	ands.w	r3, r4, #16
 8005ba8:	bf18      	it	ne
 8005baa:	236a      	movne	r3, #106	@ 0x6a
 8005bac:	4ea9      	ldr	r6, [pc, #676]	@ (8005e54 <_strtod_l+0x854>)
 8005bae:	9308      	str	r3, [sp, #32]
 8005bb0:	4650      	mov	r0, sl
 8005bb2:	4659      	mov	r1, fp
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	07e7      	lsls	r7, r4, #31
 8005bb8:	d504      	bpl.n	8005bc4 <_strtod_l+0x5c4>
 8005bba:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005bbe:	f7fa fd33 	bl	8000628 <__aeabi_dmul>
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	1064      	asrs	r4, r4, #1
 8005bc6:	f106 0608 	add.w	r6, r6, #8
 8005bca:	d1f4      	bne.n	8005bb6 <_strtod_l+0x5b6>
 8005bcc:	b10b      	cbz	r3, 8005bd2 <_strtod_l+0x5d2>
 8005bce:	4682      	mov	sl, r0
 8005bd0:	468b      	mov	fp, r1
 8005bd2:	9b08      	ldr	r3, [sp, #32]
 8005bd4:	b1b3      	cbz	r3, 8005c04 <_strtod_l+0x604>
 8005bd6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8005bda:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	4659      	mov	r1, fp
 8005be2:	dd0f      	ble.n	8005c04 <_strtod_l+0x604>
 8005be4:	2b1f      	cmp	r3, #31
 8005be6:	dd56      	ble.n	8005c96 <_strtod_l+0x696>
 8005be8:	2b34      	cmp	r3, #52	@ 0x34
 8005bea:	bfde      	ittt	le
 8005bec:	f04f 33ff 	movle.w	r3, #4294967295
 8005bf0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8005bf4:	4093      	lslle	r3, r2
 8005bf6:	f04f 0a00 	mov.w	sl, #0
 8005bfa:	bfcc      	ite	gt
 8005bfc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8005c00:	ea03 0b01 	andle.w	fp, r3, r1
 8005c04:	2200      	movs	r2, #0
 8005c06:	2300      	movs	r3, #0
 8005c08:	4650      	mov	r0, sl
 8005c0a:	4659      	mov	r1, fp
 8005c0c:	f7fa ff74 	bl	8000af8 <__aeabi_dcmpeq>
 8005c10:	2800      	cmp	r0, #0
 8005c12:	d1a7      	bne.n	8005b64 <_strtod_l+0x564>
 8005c14:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c16:	9300      	str	r3, [sp, #0]
 8005c18:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8005c1a:	9805      	ldr	r0, [sp, #20]
 8005c1c:	462b      	mov	r3, r5
 8005c1e:	464a      	mov	r2, r9
 8005c20:	f002 fe16 	bl	8008850 <__s2b>
 8005c24:	900b      	str	r0, [sp, #44]	@ 0x2c
 8005c26:	2800      	cmp	r0, #0
 8005c28:	f43f af09 	beq.w	8005a3e <_strtod_l+0x43e>
 8005c2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c2e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c30:	2a00      	cmp	r2, #0
 8005c32:	eba3 0308 	sub.w	r3, r3, r8
 8005c36:	bfa8      	it	ge
 8005c38:	2300      	movge	r3, #0
 8005c3a:	9312      	str	r3, [sp, #72]	@ 0x48
 8005c3c:	2400      	movs	r4, #0
 8005c3e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005c42:	9316      	str	r3, [sp, #88]	@ 0x58
 8005c44:	46a0      	mov	r8, r4
 8005c46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c48:	9805      	ldr	r0, [sp, #20]
 8005c4a:	6859      	ldr	r1, [r3, #4]
 8005c4c:	f002 fd58 	bl	8008700 <_Balloc>
 8005c50:	4681      	mov	r9, r0
 8005c52:	2800      	cmp	r0, #0
 8005c54:	f43f aef7 	beq.w	8005a46 <_strtod_l+0x446>
 8005c58:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c5a:	691a      	ldr	r2, [r3, #16]
 8005c5c:	3202      	adds	r2, #2
 8005c5e:	f103 010c 	add.w	r1, r3, #12
 8005c62:	0092      	lsls	r2, r2, #2
 8005c64:	300c      	adds	r0, #12
 8005c66:	f001 fa70 	bl	800714a <memcpy>
 8005c6a:	ec4b ab10 	vmov	d0, sl, fp
 8005c6e:	9805      	ldr	r0, [sp, #20]
 8005c70:	aa1c      	add	r2, sp, #112	@ 0x70
 8005c72:	a91b      	add	r1, sp, #108	@ 0x6c
 8005c74:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8005c78:	f003 f91e 	bl	8008eb8 <__d2b>
 8005c7c:	901a      	str	r0, [sp, #104]	@ 0x68
 8005c7e:	2800      	cmp	r0, #0
 8005c80:	f43f aee1 	beq.w	8005a46 <_strtod_l+0x446>
 8005c84:	9805      	ldr	r0, [sp, #20]
 8005c86:	2101      	movs	r1, #1
 8005c88:	f002 fe78 	bl	800897c <__i2b>
 8005c8c:	4680      	mov	r8, r0
 8005c8e:	b948      	cbnz	r0, 8005ca4 <_strtod_l+0x6a4>
 8005c90:	f04f 0800 	mov.w	r8, #0
 8005c94:	e6d7      	b.n	8005a46 <_strtod_l+0x446>
 8005c96:	f04f 32ff 	mov.w	r2, #4294967295
 8005c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c9e:	ea03 0a0a 	and.w	sl, r3, sl
 8005ca2:	e7af      	b.n	8005c04 <_strtod_l+0x604>
 8005ca4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8005ca6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8005ca8:	2d00      	cmp	r5, #0
 8005caa:	bfab      	itete	ge
 8005cac:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8005cae:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8005cb0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8005cb2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8005cb4:	bfac      	ite	ge
 8005cb6:	18ef      	addge	r7, r5, r3
 8005cb8:	1b5e      	sublt	r6, r3, r5
 8005cba:	9b08      	ldr	r3, [sp, #32]
 8005cbc:	1aed      	subs	r5, r5, r3
 8005cbe:	4415      	add	r5, r2
 8005cc0:	4b65      	ldr	r3, [pc, #404]	@ (8005e58 <_strtod_l+0x858>)
 8005cc2:	3d01      	subs	r5, #1
 8005cc4:	429d      	cmp	r5, r3
 8005cc6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8005cca:	da50      	bge.n	8005d6e <_strtod_l+0x76e>
 8005ccc:	1b5b      	subs	r3, r3, r5
 8005cce:	2b1f      	cmp	r3, #31
 8005cd0:	eba2 0203 	sub.w	r2, r2, r3
 8005cd4:	f04f 0101 	mov.w	r1, #1
 8005cd8:	dc3d      	bgt.n	8005d56 <_strtod_l+0x756>
 8005cda:	fa01 f303 	lsl.w	r3, r1, r3
 8005cde:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	9310      	str	r3, [sp, #64]	@ 0x40
 8005ce4:	18bd      	adds	r5, r7, r2
 8005ce6:	9b08      	ldr	r3, [sp, #32]
 8005ce8:	42af      	cmp	r7, r5
 8005cea:	4416      	add	r6, r2
 8005cec:	441e      	add	r6, r3
 8005cee:	463b      	mov	r3, r7
 8005cf0:	bfa8      	it	ge
 8005cf2:	462b      	movge	r3, r5
 8005cf4:	42b3      	cmp	r3, r6
 8005cf6:	bfa8      	it	ge
 8005cf8:	4633      	movge	r3, r6
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	bfc2      	ittt	gt
 8005cfe:	1aed      	subgt	r5, r5, r3
 8005d00:	1af6      	subgt	r6, r6, r3
 8005d02:	1aff      	subgt	r7, r7, r3
 8005d04:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	dd16      	ble.n	8005d38 <_strtod_l+0x738>
 8005d0a:	4641      	mov	r1, r8
 8005d0c:	9805      	ldr	r0, [sp, #20]
 8005d0e:	461a      	mov	r2, r3
 8005d10:	f002 feec 	bl	8008aec <__pow5mult>
 8005d14:	4680      	mov	r8, r0
 8005d16:	2800      	cmp	r0, #0
 8005d18:	d0ba      	beq.n	8005c90 <_strtod_l+0x690>
 8005d1a:	4601      	mov	r1, r0
 8005d1c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005d1e:	9805      	ldr	r0, [sp, #20]
 8005d20:	f002 fe42 	bl	80089a8 <__multiply>
 8005d24:	900a      	str	r0, [sp, #40]	@ 0x28
 8005d26:	2800      	cmp	r0, #0
 8005d28:	f43f ae8d 	beq.w	8005a46 <_strtod_l+0x446>
 8005d2c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005d2e:	9805      	ldr	r0, [sp, #20]
 8005d30:	f002 fd26 	bl	8008780 <_Bfree>
 8005d34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d36:	931a      	str	r3, [sp, #104]	@ 0x68
 8005d38:	2d00      	cmp	r5, #0
 8005d3a:	dc1d      	bgt.n	8005d78 <_strtod_l+0x778>
 8005d3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	dd23      	ble.n	8005d8a <_strtod_l+0x78a>
 8005d42:	4649      	mov	r1, r9
 8005d44:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8005d46:	9805      	ldr	r0, [sp, #20]
 8005d48:	f002 fed0 	bl	8008aec <__pow5mult>
 8005d4c:	4681      	mov	r9, r0
 8005d4e:	b9e0      	cbnz	r0, 8005d8a <_strtod_l+0x78a>
 8005d50:	f04f 0900 	mov.w	r9, #0
 8005d54:	e677      	b.n	8005a46 <_strtod_l+0x446>
 8005d56:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8005d5a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8005d5e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8005d62:	35e2      	adds	r5, #226	@ 0xe2
 8005d64:	fa01 f305 	lsl.w	r3, r1, r5
 8005d68:	9310      	str	r3, [sp, #64]	@ 0x40
 8005d6a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8005d6c:	e7ba      	b.n	8005ce4 <_strtod_l+0x6e4>
 8005d6e:	2300      	movs	r3, #0
 8005d70:	9310      	str	r3, [sp, #64]	@ 0x40
 8005d72:	2301      	movs	r3, #1
 8005d74:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005d76:	e7b5      	b.n	8005ce4 <_strtod_l+0x6e4>
 8005d78:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005d7a:	9805      	ldr	r0, [sp, #20]
 8005d7c:	462a      	mov	r2, r5
 8005d7e:	f002 ff0f 	bl	8008ba0 <__lshift>
 8005d82:	901a      	str	r0, [sp, #104]	@ 0x68
 8005d84:	2800      	cmp	r0, #0
 8005d86:	d1d9      	bne.n	8005d3c <_strtod_l+0x73c>
 8005d88:	e65d      	b.n	8005a46 <_strtod_l+0x446>
 8005d8a:	2e00      	cmp	r6, #0
 8005d8c:	dd07      	ble.n	8005d9e <_strtod_l+0x79e>
 8005d8e:	4649      	mov	r1, r9
 8005d90:	9805      	ldr	r0, [sp, #20]
 8005d92:	4632      	mov	r2, r6
 8005d94:	f002 ff04 	bl	8008ba0 <__lshift>
 8005d98:	4681      	mov	r9, r0
 8005d9a:	2800      	cmp	r0, #0
 8005d9c:	d0d8      	beq.n	8005d50 <_strtod_l+0x750>
 8005d9e:	2f00      	cmp	r7, #0
 8005da0:	dd08      	ble.n	8005db4 <_strtod_l+0x7b4>
 8005da2:	4641      	mov	r1, r8
 8005da4:	9805      	ldr	r0, [sp, #20]
 8005da6:	463a      	mov	r2, r7
 8005da8:	f002 fefa 	bl	8008ba0 <__lshift>
 8005dac:	4680      	mov	r8, r0
 8005dae:	2800      	cmp	r0, #0
 8005db0:	f43f ae49 	beq.w	8005a46 <_strtod_l+0x446>
 8005db4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005db6:	9805      	ldr	r0, [sp, #20]
 8005db8:	464a      	mov	r2, r9
 8005dba:	f002 ff79 	bl	8008cb0 <__mdiff>
 8005dbe:	4604      	mov	r4, r0
 8005dc0:	2800      	cmp	r0, #0
 8005dc2:	f43f ae40 	beq.w	8005a46 <_strtod_l+0x446>
 8005dc6:	68c3      	ldr	r3, [r0, #12]
 8005dc8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005dca:	2300      	movs	r3, #0
 8005dcc:	60c3      	str	r3, [r0, #12]
 8005dce:	4641      	mov	r1, r8
 8005dd0:	f002 ff52 	bl	8008c78 <__mcmp>
 8005dd4:	2800      	cmp	r0, #0
 8005dd6:	da45      	bge.n	8005e64 <_strtod_l+0x864>
 8005dd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005dda:	ea53 030a 	orrs.w	r3, r3, sl
 8005dde:	d16b      	bne.n	8005eb8 <_strtod_l+0x8b8>
 8005de0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d167      	bne.n	8005eb8 <_strtod_l+0x8b8>
 8005de8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005dec:	0d1b      	lsrs	r3, r3, #20
 8005dee:	051b      	lsls	r3, r3, #20
 8005df0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005df4:	d960      	bls.n	8005eb8 <_strtod_l+0x8b8>
 8005df6:	6963      	ldr	r3, [r4, #20]
 8005df8:	b913      	cbnz	r3, 8005e00 <_strtod_l+0x800>
 8005dfa:	6923      	ldr	r3, [r4, #16]
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	dd5b      	ble.n	8005eb8 <_strtod_l+0x8b8>
 8005e00:	4621      	mov	r1, r4
 8005e02:	2201      	movs	r2, #1
 8005e04:	9805      	ldr	r0, [sp, #20]
 8005e06:	f002 fecb 	bl	8008ba0 <__lshift>
 8005e0a:	4641      	mov	r1, r8
 8005e0c:	4604      	mov	r4, r0
 8005e0e:	f002 ff33 	bl	8008c78 <__mcmp>
 8005e12:	2800      	cmp	r0, #0
 8005e14:	dd50      	ble.n	8005eb8 <_strtod_l+0x8b8>
 8005e16:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005e1a:	9a08      	ldr	r2, [sp, #32]
 8005e1c:	0d1b      	lsrs	r3, r3, #20
 8005e1e:	051b      	lsls	r3, r3, #20
 8005e20:	2a00      	cmp	r2, #0
 8005e22:	d06a      	beq.n	8005efa <_strtod_l+0x8fa>
 8005e24:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005e28:	d867      	bhi.n	8005efa <_strtod_l+0x8fa>
 8005e2a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8005e2e:	f67f ae9d 	bls.w	8005b6c <_strtod_l+0x56c>
 8005e32:	4b0a      	ldr	r3, [pc, #40]	@ (8005e5c <_strtod_l+0x85c>)
 8005e34:	4650      	mov	r0, sl
 8005e36:	4659      	mov	r1, fp
 8005e38:	2200      	movs	r2, #0
 8005e3a:	f7fa fbf5 	bl	8000628 <__aeabi_dmul>
 8005e3e:	4b08      	ldr	r3, [pc, #32]	@ (8005e60 <_strtod_l+0x860>)
 8005e40:	400b      	ands	r3, r1
 8005e42:	4682      	mov	sl, r0
 8005e44:	468b      	mov	fp, r1
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	f47f ae08 	bne.w	8005a5c <_strtod_l+0x45c>
 8005e4c:	9a05      	ldr	r2, [sp, #20]
 8005e4e:	2322      	movs	r3, #34	@ 0x22
 8005e50:	6013      	str	r3, [r2, #0]
 8005e52:	e603      	b.n	8005a5c <_strtod_l+0x45c>
 8005e54:	0800a490 	.word	0x0800a490
 8005e58:	fffffc02 	.word	0xfffffc02
 8005e5c:	39500000 	.word	0x39500000
 8005e60:	7ff00000 	.word	0x7ff00000
 8005e64:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8005e68:	d165      	bne.n	8005f36 <_strtod_l+0x936>
 8005e6a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005e6c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005e70:	b35a      	cbz	r2, 8005eca <_strtod_l+0x8ca>
 8005e72:	4a9f      	ldr	r2, [pc, #636]	@ (80060f0 <_strtod_l+0xaf0>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d12b      	bne.n	8005ed0 <_strtod_l+0x8d0>
 8005e78:	9b08      	ldr	r3, [sp, #32]
 8005e7a:	4651      	mov	r1, sl
 8005e7c:	b303      	cbz	r3, 8005ec0 <_strtod_l+0x8c0>
 8005e7e:	4b9d      	ldr	r3, [pc, #628]	@ (80060f4 <_strtod_l+0xaf4>)
 8005e80:	465a      	mov	r2, fp
 8005e82:	4013      	ands	r3, r2
 8005e84:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8005e88:	f04f 32ff 	mov.w	r2, #4294967295
 8005e8c:	d81b      	bhi.n	8005ec6 <_strtod_l+0x8c6>
 8005e8e:	0d1b      	lsrs	r3, r3, #20
 8005e90:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005e94:	fa02 f303 	lsl.w	r3, r2, r3
 8005e98:	4299      	cmp	r1, r3
 8005e9a:	d119      	bne.n	8005ed0 <_strtod_l+0x8d0>
 8005e9c:	4b96      	ldr	r3, [pc, #600]	@ (80060f8 <_strtod_l+0xaf8>)
 8005e9e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d102      	bne.n	8005eaa <_strtod_l+0x8aa>
 8005ea4:	3101      	adds	r1, #1
 8005ea6:	f43f adce 	beq.w	8005a46 <_strtod_l+0x446>
 8005eaa:	4b92      	ldr	r3, [pc, #584]	@ (80060f4 <_strtod_l+0xaf4>)
 8005eac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005eae:	401a      	ands	r2, r3
 8005eb0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8005eb4:	f04f 0a00 	mov.w	sl, #0
 8005eb8:	9b08      	ldr	r3, [sp, #32]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d1b9      	bne.n	8005e32 <_strtod_l+0x832>
 8005ebe:	e5cd      	b.n	8005a5c <_strtod_l+0x45c>
 8005ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8005ec4:	e7e8      	b.n	8005e98 <_strtod_l+0x898>
 8005ec6:	4613      	mov	r3, r2
 8005ec8:	e7e6      	b.n	8005e98 <_strtod_l+0x898>
 8005eca:	ea53 030a 	orrs.w	r3, r3, sl
 8005ece:	d0a2      	beq.n	8005e16 <_strtod_l+0x816>
 8005ed0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005ed2:	b1db      	cbz	r3, 8005f0c <_strtod_l+0x90c>
 8005ed4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ed6:	4213      	tst	r3, r2
 8005ed8:	d0ee      	beq.n	8005eb8 <_strtod_l+0x8b8>
 8005eda:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005edc:	9a08      	ldr	r2, [sp, #32]
 8005ede:	4650      	mov	r0, sl
 8005ee0:	4659      	mov	r1, fp
 8005ee2:	b1bb      	cbz	r3, 8005f14 <_strtod_l+0x914>
 8005ee4:	f7ff fb6b 	bl	80055be <sulp>
 8005ee8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005eec:	ec53 2b10 	vmov	r2, r3, d0
 8005ef0:	f7fa f9e4 	bl	80002bc <__adddf3>
 8005ef4:	4682      	mov	sl, r0
 8005ef6:	468b      	mov	fp, r1
 8005ef8:	e7de      	b.n	8005eb8 <_strtod_l+0x8b8>
 8005efa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8005efe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005f02:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005f06:	f04f 3aff 	mov.w	sl, #4294967295
 8005f0a:	e7d5      	b.n	8005eb8 <_strtod_l+0x8b8>
 8005f0c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005f0e:	ea13 0f0a 	tst.w	r3, sl
 8005f12:	e7e1      	b.n	8005ed8 <_strtod_l+0x8d8>
 8005f14:	f7ff fb53 	bl	80055be <sulp>
 8005f18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f1c:	ec53 2b10 	vmov	r2, r3, d0
 8005f20:	f7fa f9ca 	bl	80002b8 <__aeabi_dsub>
 8005f24:	2200      	movs	r2, #0
 8005f26:	2300      	movs	r3, #0
 8005f28:	4682      	mov	sl, r0
 8005f2a:	468b      	mov	fp, r1
 8005f2c:	f7fa fde4 	bl	8000af8 <__aeabi_dcmpeq>
 8005f30:	2800      	cmp	r0, #0
 8005f32:	d0c1      	beq.n	8005eb8 <_strtod_l+0x8b8>
 8005f34:	e61a      	b.n	8005b6c <_strtod_l+0x56c>
 8005f36:	4641      	mov	r1, r8
 8005f38:	4620      	mov	r0, r4
 8005f3a:	f003 f815 	bl	8008f68 <__ratio>
 8005f3e:	ec57 6b10 	vmov	r6, r7, d0
 8005f42:	2200      	movs	r2, #0
 8005f44:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005f48:	4630      	mov	r0, r6
 8005f4a:	4639      	mov	r1, r7
 8005f4c:	f7fa fde8 	bl	8000b20 <__aeabi_dcmple>
 8005f50:	2800      	cmp	r0, #0
 8005f52:	d06f      	beq.n	8006034 <_strtod_l+0xa34>
 8005f54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d17a      	bne.n	8006050 <_strtod_l+0xa50>
 8005f5a:	f1ba 0f00 	cmp.w	sl, #0
 8005f5e:	d158      	bne.n	8006012 <_strtod_l+0xa12>
 8005f60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f62:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d15a      	bne.n	8006020 <_strtod_l+0xa20>
 8005f6a:	4b64      	ldr	r3, [pc, #400]	@ (80060fc <_strtod_l+0xafc>)
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	4630      	mov	r0, r6
 8005f70:	4639      	mov	r1, r7
 8005f72:	f7fa fdcb 	bl	8000b0c <__aeabi_dcmplt>
 8005f76:	2800      	cmp	r0, #0
 8005f78:	d159      	bne.n	800602e <_strtod_l+0xa2e>
 8005f7a:	4630      	mov	r0, r6
 8005f7c:	4639      	mov	r1, r7
 8005f7e:	4b60      	ldr	r3, [pc, #384]	@ (8006100 <_strtod_l+0xb00>)
 8005f80:	2200      	movs	r2, #0
 8005f82:	f7fa fb51 	bl	8000628 <__aeabi_dmul>
 8005f86:	4606      	mov	r6, r0
 8005f88:	460f      	mov	r7, r1
 8005f8a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8005f8e:	9606      	str	r6, [sp, #24]
 8005f90:	9307      	str	r3, [sp, #28]
 8005f92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005f96:	4d57      	ldr	r5, [pc, #348]	@ (80060f4 <_strtod_l+0xaf4>)
 8005f98:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005f9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f9e:	401d      	ands	r5, r3
 8005fa0:	4b58      	ldr	r3, [pc, #352]	@ (8006104 <_strtod_l+0xb04>)
 8005fa2:	429d      	cmp	r5, r3
 8005fa4:	f040 80b2 	bne.w	800610c <_strtod_l+0xb0c>
 8005fa8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005faa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8005fae:	ec4b ab10 	vmov	d0, sl, fp
 8005fb2:	f002 ff11 	bl	8008dd8 <__ulp>
 8005fb6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005fba:	ec51 0b10 	vmov	r0, r1, d0
 8005fbe:	f7fa fb33 	bl	8000628 <__aeabi_dmul>
 8005fc2:	4652      	mov	r2, sl
 8005fc4:	465b      	mov	r3, fp
 8005fc6:	f7fa f979 	bl	80002bc <__adddf3>
 8005fca:	460b      	mov	r3, r1
 8005fcc:	4949      	ldr	r1, [pc, #292]	@ (80060f4 <_strtod_l+0xaf4>)
 8005fce:	4a4e      	ldr	r2, [pc, #312]	@ (8006108 <_strtod_l+0xb08>)
 8005fd0:	4019      	ands	r1, r3
 8005fd2:	4291      	cmp	r1, r2
 8005fd4:	4682      	mov	sl, r0
 8005fd6:	d942      	bls.n	800605e <_strtod_l+0xa5e>
 8005fd8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005fda:	4b47      	ldr	r3, [pc, #284]	@ (80060f8 <_strtod_l+0xaf8>)
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d103      	bne.n	8005fe8 <_strtod_l+0x9e8>
 8005fe0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	f43f ad2f 	beq.w	8005a46 <_strtod_l+0x446>
 8005fe8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80060f8 <_strtod_l+0xaf8>
 8005fec:	f04f 3aff 	mov.w	sl, #4294967295
 8005ff0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005ff2:	9805      	ldr	r0, [sp, #20]
 8005ff4:	f002 fbc4 	bl	8008780 <_Bfree>
 8005ff8:	9805      	ldr	r0, [sp, #20]
 8005ffa:	4649      	mov	r1, r9
 8005ffc:	f002 fbc0 	bl	8008780 <_Bfree>
 8006000:	9805      	ldr	r0, [sp, #20]
 8006002:	4641      	mov	r1, r8
 8006004:	f002 fbbc 	bl	8008780 <_Bfree>
 8006008:	9805      	ldr	r0, [sp, #20]
 800600a:	4621      	mov	r1, r4
 800600c:	f002 fbb8 	bl	8008780 <_Bfree>
 8006010:	e619      	b.n	8005c46 <_strtod_l+0x646>
 8006012:	f1ba 0f01 	cmp.w	sl, #1
 8006016:	d103      	bne.n	8006020 <_strtod_l+0xa20>
 8006018:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800601a:	2b00      	cmp	r3, #0
 800601c:	f43f ada6 	beq.w	8005b6c <_strtod_l+0x56c>
 8006020:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80060d0 <_strtod_l+0xad0>
 8006024:	4f35      	ldr	r7, [pc, #212]	@ (80060fc <_strtod_l+0xafc>)
 8006026:	ed8d 7b06 	vstr	d7, [sp, #24]
 800602a:	2600      	movs	r6, #0
 800602c:	e7b1      	b.n	8005f92 <_strtod_l+0x992>
 800602e:	4f34      	ldr	r7, [pc, #208]	@ (8006100 <_strtod_l+0xb00>)
 8006030:	2600      	movs	r6, #0
 8006032:	e7aa      	b.n	8005f8a <_strtod_l+0x98a>
 8006034:	4b32      	ldr	r3, [pc, #200]	@ (8006100 <_strtod_l+0xb00>)
 8006036:	4630      	mov	r0, r6
 8006038:	4639      	mov	r1, r7
 800603a:	2200      	movs	r2, #0
 800603c:	f7fa faf4 	bl	8000628 <__aeabi_dmul>
 8006040:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006042:	4606      	mov	r6, r0
 8006044:	460f      	mov	r7, r1
 8006046:	2b00      	cmp	r3, #0
 8006048:	d09f      	beq.n	8005f8a <_strtod_l+0x98a>
 800604a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800604e:	e7a0      	b.n	8005f92 <_strtod_l+0x992>
 8006050:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80060d8 <_strtod_l+0xad8>
 8006054:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006058:	ec57 6b17 	vmov	r6, r7, d7
 800605c:	e799      	b.n	8005f92 <_strtod_l+0x992>
 800605e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8006062:	9b08      	ldr	r3, [sp, #32]
 8006064:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006068:	2b00      	cmp	r3, #0
 800606a:	d1c1      	bne.n	8005ff0 <_strtod_l+0x9f0>
 800606c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006070:	0d1b      	lsrs	r3, r3, #20
 8006072:	051b      	lsls	r3, r3, #20
 8006074:	429d      	cmp	r5, r3
 8006076:	d1bb      	bne.n	8005ff0 <_strtod_l+0x9f0>
 8006078:	4630      	mov	r0, r6
 800607a:	4639      	mov	r1, r7
 800607c:	f7fa fde4 	bl	8000c48 <__aeabi_d2lz>
 8006080:	f7fa faa4 	bl	80005cc <__aeabi_l2d>
 8006084:	4602      	mov	r2, r0
 8006086:	460b      	mov	r3, r1
 8006088:	4630      	mov	r0, r6
 800608a:	4639      	mov	r1, r7
 800608c:	f7fa f914 	bl	80002b8 <__aeabi_dsub>
 8006090:	460b      	mov	r3, r1
 8006092:	4602      	mov	r2, r0
 8006094:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006098:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800609c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800609e:	ea46 060a 	orr.w	r6, r6, sl
 80060a2:	431e      	orrs	r6, r3
 80060a4:	d06f      	beq.n	8006186 <_strtod_l+0xb86>
 80060a6:	a30e      	add	r3, pc, #56	@ (adr r3, 80060e0 <_strtod_l+0xae0>)
 80060a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ac:	f7fa fd2e 	bl	8000b0c <__aeabi_dcmplt>
 80060b0:	2800      	cmp	r0, #0
 80060b2:	f47f acd3 	bne.w	8005a5c <_strtod_l+0x45c>
 80060b6:	a30c      	add	r3, pc, #48	@ (adr r3, 80060e8 <_strtod_l+0xae8>)
 80060b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80060c0:	f7fa fd42 	bl	8000b48 <__aeabi_dcmpgt>
 80060c4:	2800      	cmp	r0, #0
 80060c6:	d093      	beq.n	8005ff0 <_strtod_l+0x9f0>
 80060c8:	e4c8      	b.n	8005a5c <_strtod_l+0x45c>
 80060ca:	bf00      	nop
 80060cc:	f3af 8000 	nop.w
 80060d0:	00000000 	.word	0x00000000
 80060d4:	bff00000 	.word	0xbff00000
 80060d8:	00000000 	.word	0x00000000
 80060dc:	3ff00000 	.word	0x3ff00000
 80060e0:	94a03595 	.word	0x94a03595
 80060e4:	3fdfffff 	.word	0x3fdfffff
 80060e8:	35afe535 	.word	0x35afe535
 80060ec:	3fe00000 	.word	0x3fe00000
 80060f0:	000fffff 	.word	0x000fffff
 80060f4:	7ff00000 	.word	0x7ff00000
 80060f8:	7fefffff 	.word	0x7fefffff
 80060fc:	3ff00000 	.word	0x3ff00000
 8006100:	3fe00000 	.word	0x3fe00000
 8006104:	7fe00000 	.word	0x7fe00000
 8006108:	7c9fffff 	.word	0x7c9fffff
 800610c:	9b08      	ldr	r3, [sp, #32]
 800610e:	b323      	cbz	r3, 800615a <_strtod_l+0xb5a>
 8006110:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8006114:	d821      	bhi.n	800615a <_strtod_l+0xb5a>
 8006116:	a328      	add	r3, pc, #160	@ (adr r3, 80061b8 <_strtod_l+0xbb8>)
 8006118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800611c:	4630      	mov	r0, r6
 800611e:	4639      	mov	r1, r7
 8006120:	f7fa fcfe 	bl	8000b20 <__aeabi_dcmple>
 8006124:	b1a0      	cbz	r0, 8006150 <_strtod_l+0xb50>
 8006126:	4639      	mov	r1, r7
 8006128:	4630      	mov	r0, r6
 800612a:	f7fa fd55 	bl	8000bd8 <__aeabi_d2uiz>
 800612e:	2801      	cmp	r0, #1
 8006130:	bf38      	it	cc
 8006132:	2001      	movcc	r0, #1
 8006134:	f7fa f9fe 	bl	8000534 <__aeabi_ui2d>
 8006138:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800613a:	4606      	mov	r6, r0
 800613c:	460f      	mov	r7, r1
 800613e:	b9fb      	cbnz	r3, 8006180 <_strtod_l+0xb80>
 8006140:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006144:	9014      	str	r0, [sp, #80]	@ 0x50
 8006146:	9315      	str	r3, [sp, #84]	@ 0x54
 8006148:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800614c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006150:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006152:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8006156:	1b5b      	subs	r3, r3, r5
 8006158:	9311      	str	r3, [sp, #68]	@ 0x44
 800615a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800615e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8006162:	f002 fe39 	bl	8008dd8 <__ulp>
 8006166:	4650      	mov	r0, sl
 8006168:	ec53 2b10 	vmov	r2, r3, d0
 800616c:	4659      	mov	r1, fp
 800616e:	f7fa fa5b 	bl	8000628 <__aeabi_dmul>
 8006172:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006176:	f7fa f8a1 	bl	80002bc <__adddf3>
 800617a:	4682      	mov	sl, r0
 800617c:	468b      	mov	fp, r1
 800617e:	e770      	b.n	8006062 <_strtod_l+0xa62>
 8006180:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8006184:	e7e0      	b.n	8006148 <_strtod_l+0xb48>
 8006186:	a30e      	add	r3, pc, #56	@ (adr r3, 80061c0 <_strtod_l+0xbc0>)
 8006188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800618c:	f7fa fcbe 	bl	8000b0c <__aeabi_dcmplt>
 8006190:	e798      	b.n	80060c4 <_strtod_l+0xac4>
 8006192:	2300      	movs	r3, #0
 8006194:	930e      	str	r3, [sp, #56]	@ 0x38
 8006196:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8006198:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800619a:	6013      	str	r3, [r2, #0]
 800619c:	f7ff ba6d 	b.w	800567a <_strtod_l+0x7a>
 80061a0:	2a65      	cmp	r2, #101	@ 0x65
 80061a2:	f43f ab68 	beq.w	8005876 <_strtod_l+0x276>
 80061a6:	2a45      	cmp	r2, #69	@ 0x45
 80061a8:	f43f ab65 	beq.w	8005876 <_strtod_l+0x276>
 80061ac:	2301      	movs	r3, #1
 80061ae:	f7ff bba0 	b.w	80058f2 <_strtod_l+0x2f2>
 80061b2:	bf00      	nop
 80061b4:	f3af 8000 	nop.w
 80061b8:	ffc00000 	.word	0xffc00000
 80061bc:	41dfffff 	.word	0x41dfffff
 80061c0:	94a03595 	.word	0x94a03595
 80061c4:	3fcfffff 	.word	0x3fcfffff

080061c8 <strtod>:
 80061c8:	460a      	mov	r2, r1
 80061ca:	4601      	mov	r1, r0
 80061cc:	4802      	ldr	r0, [pc, #8]	@ (80061d8 <strtod+0x10>)
 80061ce:	4b03      	ldr	r3, [pc, #12]	@ (80061dc <strtod+0x14>)
 80061d0:	6800      	ldr	r0, [r0, #0]
 80061d2:	f7ff ba15 	b.w	8005600 <_strtod_l>
 80061d6:	bf00      	nop
 80061d8:	2000019c 	.word	0x2000019c
 80061dc:	20000030 	.word	0x20000030

080061e0 <__cvt>:
 80061e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061e4:	ec57 6b10 	vmov	r6, r7, d0
 80061e8:	2f00      	cmp	r7, #0
 80061ea:	460c      	mov	r4, r1
 80061ec:	4619      	mov	r1, r3
 80061ee:	463b      	mov	r3, r7
 80061f0:	bfbb      	ittet	lt
 80061f2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80061f6:	461f      	movlt	r7, r3
 80061f8:	2300      	movge	r3, #0
 80061fa:	232d      	movlt	r3, #45	@ 0x2d
 80061fc:	700b      	strb	r3, [r1, #0]
 80061fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006200:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006204:	4691      	mov	r9, r2
 8006206:	f023 0820 	bic.w	r8, r3, #32
 800620a:	bfbc      	itt	lt
 800620c:	4632      	movlt	r2, r6
 800620e:	4616      	movlt	r6, r2
 8006210:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006214:	d005      	beq.n	8006222 <__cvt+0x42>
 8006216:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800621a:	d100      	bne.n	800621e <__cvt+0x3e>
 800621c:	3401      	adds	r4, #1
 800621e:	2102      	movs	r1, #2
 8006220:	e000      	b.n	8006224 <__cvt+0x44>
 8006222:	2103      	movs	r1, #3
 8006224:	ab03      	add	r3, sp, #12
 8006226:	9301      	str	r3, [sp, #4]
 8006228:	ab02      	add	r3, sp, #8
 800622a:	9300      	str	r3, [sp, #0]
 800622c:	ec47 6b10 	vmov	d0, r6, r7
 8006230:	4653      	mov	r3, sl
 8006232:	4622      	mov	r2, r4
 8006234:	f001 f848 	bl	80072c8 <_dtoa_r>
 8006238:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800623c:	4605      	mov	r5, r0
 800623e:	d119      	bne.n	8006274 <__cvt+0x94>
 8006240:	f019 0f01 	tst.w	r9, #1
 8006244:	d00e      	beq.n	8006264 <__cvt+0x84>
 8006246:	eb00 0904 	add.w	r9, r0, r4
 800624a:	2200      	movs	r2, #0
 800624c:	2300      	movs	r3, #0
 800624e:	4630      	mov	r0, r6
 8006250:	4639      	mov	r1, r7
 8006252:	f7fa fc51 	bl	8000af8 <__aeabi_dcmpeq>
 8006256:	b108      	cbz	r0, 800625c <__cvt+0x7c>
 8006258:	f8cd 900c 	str.w	r9, [sp, #12]
 800625c:	2230      	movs	r2, #48	@ 0x30
 800625e:	9b03      	ldr	r3, [sp, #12]
 8006260:	454b      	cmp	r3, r9
 8006262:	d31e      	bcc.n	80062a2 <__cvt+0xc2>
 8006264:	9b03      	ldr	r3, [sp, #12]
 8006266:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006268:	1b5b      	subs	r3, r3, r5
 800626a:	4628      	mov	r0, r5
 800626c:	6013      	str	r3, [r2, #0]
 800626e:	b004      	add	sp, #16
 8006270:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006274:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006278:	eb00 0904 	add.w	r9, r0, r4
 800627c:	d1e5      	bne.n	800624a <__cvt+0x6a>
 800627e:	7803      	ldrb	r3, [r0, #0]
 8006280:	2b30      	cmp	r3, #48	@ 0x30
 8006282:	d10a      	bne.n	800629a <__cvt+0xba>
 8006284:	2200      	movs	r2, #0
 8006286:	2300      	movs	r3, #0
 8006288:	4630      	mov	r0, r6
 800628a:	4639      	mov	r1, r7
 800628c:	f7fa fc34 	bl	8000af8 <__aeabi_dcmpeq>
 8006290:	b918      	cbnz	r0, 800629a <__cvt+0xba>
 8006292:	f1c4 0401 	rsb	r4, r4, #1
 8006296:	f8ca 4000 	str.w	r4, [sl]
 800629a:	f8da 3000 	ldr.w	r3, [sl]
 800629e:	4499      	add	r9, r3
 80062a0:	e7d3      	b.n	800624a <__cvt+0x6a>
 80062a2:	1c59      	adds	r1, r3, #1
 80062a4:	9103      	str	r1, [sp, #12]
 80062a6:	701a      	strb	r2, [r3, #0]
 80062a8:	e7d9      	b.n	800625e <__cvt+0x7e>

080062aa <__exponent>:
 80062aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80062ac:	2900      	cmp	r1, #0
 80062ae:	bfba      	itte	lt
 80062b0:	4249      	neglt	r1, r1
 80062b2:	232d      	movlt	r3, #45	@ 0x2d
 80062b4:	232b      	movge	r3, #43	@ 0x2b
 80062b6:	2909      	cmp	r1, #9
 80062b8:	7002      	strb	r2, [r0, #0]
 80062ba:	7043      	strb	r3, [r0, #1]
 80062bc:	dd29      	ble.n	8006312 <__exponent+0x68>
 80062be:	f10d 0307 	add.w	r3, sp, #7
 80062c2:	461d      	mov	r5, r3
 80062c4:	270a      	movs	r7, #10
 80062c6:	461a      	mov	r2, r3
 80062c8:	fbb1 f6f7 	udiv	r6, r1, r7
 80062cc:	fb07 1416 	mls	r4, r7, r6, r1
 80062d0:	3430      	adds	r4, #48	@ 0x30
 80062d2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80062d6:	460c      	mov	r4, r1
 80062d8:	2c63      	cmp	r4, #99	@ 0x63
 80062da:	f103 33ff 	add.w	r3, r3, #4294967295
 80062de:	4631      	mov	r1, r6
 80062e0:	dcf1      	bgt.n	80062c6 <__exponent+0x1c>
 80062e2:	3130      	adds	r1, #48	@ 0x30
 80062e4:	1e94      	subs	r4, r2, #2
 80062e6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80062ea:	1c41      	adds	r1, r0, #1
 80062ec:	4623      	mov	r3, r4
 80062ee:	42ab      	cmp	r3, r5
 80062f0:	d30a      	bcc.n	8006308 <__exponent+0x5e>
 80062f2:	f10d 0309 	add.w	r3, sp, #9
 80062f6:	1a9b      	subs	r3, r3, r2
 80062f8:	42ac      	cmp	r4, r5
 80062fa:	bf88      	it	hi
 80062fc:	2300      	movhi	r3, #0
 80062fe:	3302      	adds	r3, #2
 8006300:	4403      	add	r3, r0
 8006302:	1a18      	subs	r0, r3, r0
 8006304:	b003      	add	sp, #12
 8006306:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006308:	f813 6b01 	ldrb.w	r6, [r3], #1
 800630c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006310:	e7ed      	b.n	80062ee <__exponent+0x44>
 8006312:	2330      	movs	r3, #48	@ 0x30
 8006314:	3130      	adds	r1, #48	@ 0x30
 8006316:	7083      	strb	r3, [r0, #2]
 8006318:	70c1      	strb	r1, [r0, #3]
 800631a:	1d03      	adds	r3, r0, #4
 800631c:	e7f1      	b.n	8006302 <__exponent+0x58>
	...

08006320 <_printf_float>:
 8006320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006324:	b08d      	sub	sp, #52	@ 0x34
 8006326:	460c      	mov	r4, r1
 8006328:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800632c:	4616      	mov	r6, r2
 800632e:	461f      	mov	r7, r3
 8006330:	4605      	mov	r5, r0
 8006332:	f000 fe8b 	bl	800704c <_localeconv_r>
 8006336:	6803      	ldr	r3, [r0, #0]
 8006338:	9304      	str	r3, [sp, #16]
 800633a:	4618      	mov	r0, r3
 800633c:	f7f9 ffb0 	bl	80002a0 <strlen>
 8006340:	2300      	movs	r3, #0
 8006342:	930a      	str	r3, [sp, #40]	@ 0x28
 8006344:	f8d8 3000 	ldr.w	r3, [r8]
 8006348:	9005      	str	r0, [sp, #20]
 800634a:	3307      	adds	r3, #7
 800634c:	f023 0307 	bic.w	r3, r3, #7
 8006350:	f103 0208 	add.w	r2, r3, #8
 8006354:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006358:	f8d4 b000 	ldr.w	fp, [r4]
 800635c:	f8c8 2000 	str.w	r2, [r8]
 8006360:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006364:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006368:	9307      	str	r3, [sp, #28]
 800636a:	f8cd 8018 	str.w	r8, [sp, #24]
 800636e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006372:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006376:	4b9c      	ldr	r3, [pc, #624]	@ (80065e8 <_printf_float+0x2c8>)
 8006378:	f04f 32ff 	mov.w	r2, #4294967295
 800637c:	f7fa fbee 	bl	8000b5c <__aeabi_dcmpun>
 8006380:	bb70      	cbnz	r0, 80063e0 <_printf_float+0xc0>
 8006382:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006386:	4b98      	ldr	r3, [pc, #608]	@ (80065e8 <_printf_float+0x2c8>)
 8006388:	f04f 32ff 	mov.w	r2, #4294967295
 800638c:	f7fa fbc8 	bl	8000b20 <__aeabi_dcmple>
 8006390:	bb30      	cbnz	r0, 80063e0 <_printf_float+0xc0>
 8006392:	2200      	movs	r2, #0
 8006394:	2300      	movs	r3, #0
 8006396:	4640      	mov	r0, r8
 8006398:	4649      	mov	r1, r9
 800639a:	f7fa fbb7 	bl	8000b0c <__aeabi_dcmplt>
 800639e:	b110      	cbz	r0, 80063a6 <_printf_float+0x86>
 80063a0:	232d      	movs	r3, #45	@ 0x2d
 80063a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063a6:	4a91      	ldr	r2, [pc, #580]	@ (80065ec <_printf_float+0x2cc>)
 80063a8:	4b91      	ldr	r3, [pc, #580]	@ (80065f0 <_printf_float+0x2d0>)
 80063aa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80063ae:	bf8c      	ite	hi
 80063b0:	4690      	movhi	r8, r2
 80063b2:	4698      	movls	r8, r3
 80063b4:	2303      	movs	r3, #3
 80063b6:	6123      	str	r3, [r4, #16]
 80063b8:	f02b 0304 	bic.w	r3, fp, #4
 80063bc:	6023      	str	r3, [r4, #0]
 80063be:	f04f 0900 	mov.w	r9, #0
 80063c2:	9700      	str	r7, [sp, #0]
 80063c4:	4633      	mov	r3, r6
 80063c6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80063c8:	4621      	mov	r1, r4
 80063ca:	4628      	mov	r0, r5
 80063cc:	f000 f9d2 	bl	8006774 <_printf_common>
 80063d0:	3001      	adds	r0, #1
 80063d2:	f040 808d 	bne.w	80064f0 <_printf_float+0x1d0>
 80063d6:	f04f 30ff 	mov.w	r0, #4294967295
 80063da:	b00d      	add	sp, #52	@ 0x34
 80063dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063e0:	4642      	mov	r2, r8
 80063e2:	464b      	mov	r3, r9
 80063e4:	4640      	mov	r0, r8
 80063e6:	4649      	mov	r1, r9
 80063e8:	f7fa fbb8 	bl	8000b5c <__aeabi_dcmpun>
 80063ec:	b140      	cbz	r0, 8006400 <_printf_float+0xe0>
 80063ee:	464b      	mov	r3, r9
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	bfbc      	itt	lt
 80063f4:	232d      	movlt	r3, #45	@ 0x2d
 80063f6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80063fa:	4a7e      	ldr	r2, [pc, #504]	@ (80065f4 <_printf_float+0x2d4>)
 80063fc:	4b7e      	ldr	r3, [pc, #504]	@ (80065f8 <_printf_float+0x2d8>)
 80063fe:	e7d4      	b.n	80063aa <_printf_float+0x8a>
 8006400:	6863      	ldr	r3, [r4, #4]
 8006402:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006406:	9206      	str	r2, [sp, #24]
 8006408:	1c5a      	adds	r2, r3, #1
 800640a:	d13b      	bne.n	8006484 <_printf_float+0x164>
 800640c:	2306      	movs	r3, #6
 800640e:	6063      	str	r3, [r4, #4]
 8006410:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006414:	2300      	movs	r3, #0
 8006416:	6022      	str	r2, [r4, #0]
 8006418:	9303      	str	r3, [sp, #12]
 800641a:	ab0a      	add	r3, sp, #40	@ 0x28
 800641c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006420:	ab09      	add	r3, sp, #36	@ 0x24
 8006422:	9300      	str	r3, [sp, #0]
 8006424:	6861      	ldr	r1, [r4, #4]
 8006426:	ec49 8b10 	vmov	d0, r8, r9
 800642a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800642e:	4628      	mov	r0, r5
 8006430:	f7ff fed6 	bl	80061e0 <__cvt>
 8006434:	9b06      	ldr	r3, [sp, #24]
 8006436:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006438:	2b47      	cmp	r3, #71	@ 0x47
 800643a:	4680      	mov	r8, r0
 800643c:	d129      	bne.n	8006492 <_printf_float+0x172>
 800643e:	1cc8      	adds	r0, r1, #3
 8006440:	db02      	blt.n	8006448 <_printf_float+0x128>
 8006442:	6863      	ldr	r3, [r4, #4]
 8006444:	4299      	cmp	r1, r3
 8006446:	dd41      	ble.n	80064cc <_printf_float+0x1ac>
 8006448:	f1aa 0a02 	sub.w	sl, sl, #2
 800644c:	fa5f fa8a 	uxtb.w	sl, sl
 8006450:	3901      	subs	r1, #1
 8006452:	4652      	mov	r2, sl
 8006454:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006458:	9109      	str	r1, [sp, #36]	@ 0x24
 800645a:	f7ff ff26 	bl	80062aa <__exponent>
 800645e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006460:	1813      	adds	r3, r2, r0
 8006462:	2a01      	cmp	r2, #1
 8006464:	4681      	mov	r9, r0
 8006466:	6123      	str	r3, [r4, #16]
 8006468:	dc02      	bgt.n	8006470 <_printf_float+0x150>
 800646a:	6822      	ldr	r2, [r4, #0]
 800646c:	07d2      	lsls	r2, r2, #31
 800646e:	d501      	bpl.n	8006474 <_printf_float+0x154>
 8006470:	3301      	adds	r3, #1
 8006472:	6123      	str	r3, [r4, #16]
 8006474:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006478:	2b00      	cmp	r3, #0
 800647a:	d0a2      	beq.n	80063c2 <_printf_float+0xa2>
 800647c:	232d      	movs	r3, #45	@ 0x2d
 800647e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006482:	e79e      	b.n	80063c2 <_printf_float+0xa2>
 8006484:	9a06      	ldr	r2, [sp, #24]
 8006486:	2a47      	cmp	r2, #71	@ 0x47
 8006488:	d1c2      	bne.n	8006410 <_printf_float+0xf0>
 800648a:	2b00      	cmp	r3, #0
 800648c:	d1c0      	bne.n	8006410 <_printf_float+0xf0>
 800648e:	2301      	movs	r3, #1
 8006490:	e7bd      	b.n	800640e <_printf_float+0xee>
 8006492:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006496:	d9db      	bls.n	8006450 <_printf_float+0x130>
 8006498:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800649c:	d118      	bne.n	80064d0 <_printf_float+0x1b0>
 800649e:	2900      	cmp	r1, #0
 80064a0:	6863      	ldr	r3, [r4, #4]
 80064a2:	dd0b      	ble.n	80064bc <_printf_float+0x19c>
 80064a4:	6121      	str	r1, [r4, #16]
 80064a6:	b913      	cbnz	r3, 80064ae <_printf_float+0x18e>
 80064a8:	6822      	ldr	r2, [r4, #0]
 80064aa:	07d0      	lsls	r0, r2, #31
 80064ac:	d502      	bpl.n	80064b4 <_printf_float+0x194>
 80064ae:	3301      	adds	r3, #1
 80064b0:	440b      	add	r3, r1
 80064b2:	6123      	str	r3, [r4, #16]
 80064b4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80064b6:	f04f 0900 	mov.w	r9, #0
 80064ba:	e7db      	b.n	8006474 <_printf_float+0x154>
 80064bc:	b913      	cbnz	r3, 80064c4 <_printf_float+0x1a4>
 80064be:	6822      	ldr	r2, [r4, #0]
 80064c0:	07d2      	lsls	r2, r2, #31
 80064c2:	d501      	bpl.n	80064c8 <_printf_float+0x1a8>
 80064c4:	3302      	adds	r3, #2
 80064c6:	e7f4      	b.n	80064b2 <_printf_float+0x192>
 80064c8:	2301      	movs	r3, #1
 80064ca:	e7f2      	b.n	80064b2 <_printf_float+0x192>
 80064cc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80064d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064d2:	4299      	cmp	r1, r3
 80064d4:	db05      	blt.n	80064e2 <_printf_float+0x1c2>
 80064d6:	6823      	ldr	r3, [r4, #0]
 80064d8:	6121      	str	r1, [r4, #16]
 80064da:	07d8      	lsls	r0, r3, #31
 80064dc:	d5ea      	bpl.n	80064b4 <_printf_float+0x194>
 80064de:	1c4b      	adds	r3, r1, #1
 80064e0:	e7e7      	b.n	80064b2 <_printf_float+0x192>
 80064e2:	2900      	cmp	r1, #0
 80064e4:	bfd4      	ite	le
 80064e6:	f1c1 0202 	rsble	r2, r1, #2
 80064ea:	2201      	movgt	r2, #1
 80064ec:	4413      	add	r3, r2
 80064ee:	e7e0      	b.n	80064b2 <_printf_float+0x192>
 80064f0:	6823      	ldr	r3, [r4, #0]
 80064f2:	055a      	lsls	r2, r3, #21
 80064f4:	d407      	bmi.n	8006506 <_printf_float+0x1e6>
 80064f6:	6923      	ldr	r3, [r4, #16]
 80064f8:	4642      	mov	r2, r8
 80064fa:	4631      	mov	r1, r6
 80064fc:	4628      	mov	r0, r5
 80064fe:	47b8      	blx	r7
 8006500:	3001      	adds	r0, #1
 8006502:	d12b      	bne.n	800655c <_printf_float+0x23c>
 8006504:	e767      	b.n	80063d6 <_printf_float+0xb6>
 8006506:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800650a:	f240 80dd 	bls.w	80066c8 <_printf_float+0x3a8>
 800650e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006512:	2200      	movs	r2, #0
 8006514:	2300      	movs	r3, #0
 8006516:	f7fa faef 	bl	8000af8 <__aeabi_dcmpeq>
 800651a:	2800      	cmp	r0, #0
 800651c:	d033      	beq.n	8006586 <_printf_float+0x266>
 800651e:	4a37      	ldr	r2, [pc, #220]	@ (80065fc <_printf_float+0x2dc>)
 8006520:	2301      	movs	r3, #1
 8006522:	4631      	mov	r1, r6
 8006524:	4628      	mov	r0, r5
 8006526:	47b8      	blx	r7
 8006528:	3001      	adds	r0, #1
 800652a:	f43f af54 	beq.w	80063d6 <_printf_float+0xb6>
 800652e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006532:	4543      	cmp	r3, r8
 8006534:	db02      	blt.n	800653c <_printf_float+0x21c>
 8006536:	6823      	ldr	r3, [r4, #0]
 8006538:	07d8      	lsls	r0, r3, #31
 800653a:	d50f      	bpl.n	800655c <_printf_float+0x23c>
 800653c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006540:	4631      	mov	r1, r6
 8006542:	4628      	mov	r0, r5
 8006544:	47b8      	blx	r7
 8006546:	3001      	adds	r0, #1
 8006548:	f43f af45 	beq.w	80063d6 <_printf_float+0xb6>
 800654c:	f04f 0900 	mov.w	r9, #0
 8006550:	f108 38ff 	add.w	r8, r8, #4294967295
 8006554:	f104 0a1a 	add.w	sl, r4, #26
 8006558:	45c8      	cmp	r8, r9
 800655a:	dc09      	bgt.n	8006570 <_printf_float+0x250>
 800655c:	6823      	ldr	r3, [r4, #0]
 800655e:	079b      	lsls	r3, r3, #30
 8006560:	f100 8103 	bmi.w	800676a <_printf_float+0x44a>
 8006564:	68e0      	ldr	r0, [r4, #12]
 8006566:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006568:	4298      	cmp	r0, r3
 800656a:	bfb8      	it	lt
 800656c:	4618      	movlt	r0, r3
 800656e:	e734      	b.n	80063da <_printf_float+0xba>
 8006570:	2301      	movs	r3, #1
 8006572:	4652      	mov	r2, sl
 8006574:	4631      	mov	r1, r6
 8006576:	4628      	mov	r0, r5
 8006578:	47b8      	blx	r7
 800657a:	3001      	adds	r0, #1
 800657c:	f43f af2b 	beq.w	80063d6 <_printf_float+0xb6>
 8006580:	f109 0901 	add.w	r9, r9, #1
 8006584:	e7e8      	b.n	8006558 <_printf_float+0x238>
 8006586:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006588:	2b00      	cmp	r3, #0
 800658a:	dc39      	bgt.n	8006600 <_printf_float+0x2e0>
 800658c:	4a1b      	ldr	r2, [pc, #108]	@ (80065fc <_printf_float+0x2dc>)
 800658e:	2301      	movs	r3, #1
 8006590:	4631      	mov	r1, r6
 8006592:	4628      	mov	r0, r5
 8006594:	47b8      	blx	r7
 8006596:	3001      	adds	r0, #1
 8006598:	f43f af1d 	beq.w	80063d6 <_printf_float+0xb6>
 800659c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80065a0:	ea59 0303 	orrs.w	r3, r9, r3
 80065a4:	d102      	bne.n	80065ac <_printf_float+0x28c>
 80065a6:	6823      	ldr	r3, [r4, #0]
 80065a8:	07d9      	lsls	r1, r3, #31
 80065aa:	d5d7      	bpl.n	800655c <_printf_float+0x23c>
 80065ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065b0:	4631      	mov	r1, r6
 80065b2:	4628      	mov	r0, r5
 80065b4:	47b8      	blx	r7
 80065b6:	3001      	adds	r0, #1
 80065b8:	f43f af0d 	beq.w	80063d6 <_printf_float+0xb6>
 80065bc:	f04f 0a00 	mov.w	sl, #0
 80065c0:	f104 0b1a 	add.w	fp, r4, #26
 80065c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065c6:	425b      	negs	r3, r3
 80065c8:	4553      	cmp	r3, sl
 80065ca:	dc01      	bgt.n	80065d0 <_printf_float+0x2b0>
 80065cc:	464b      	mov	r3, r9
 80065ce:	e793      	b.n	80064f8 <_printf_float+0x1d8>
 80065d0:	2301      	movs	r3, #1
 80065d2:	465a      	mov	r2, fp
 80065d4:	4631      	mov	r1, r6
 80065d6:	4628      	mov	r0, r5
 80065d8:	47b8      	blx	r7
 80065da:	3001      	adds	r0, #1
 80065dc:	f43f aefb 	beq.w	80063d6 <_printf_float+0xb6>
 80065e0:	f10a 0a01 	add.w	sl, sl, #1
 80065e4:	e7ee      	b.n	80065c4 <_printf_float+0x2a4>
 80065e6:	bf00      	nop
 80065e8:	7fefffff 	.word	0x7fefffff
 80065ec:	0800a242 	.word	0x0800a242
 80065f0:	0800a23e 	.word	0x0800a23e
 80065f4:	0800a24a 	.word	0x0800a24a
 80065f8:	0800a246 	.word	0x0800a246
 80065fc:	0800a24e 	.word	0x0800a24e
 8006600:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006602:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006606:	4553      	cmp	r3, sl
 8006608:	bfa8      	it	ge
 800660a:	4653      	movge	r3, sl
 800660c:	2b00      	cmp	r3, #0
 800660e:	4699      	mov	r9, r3
 8006610:	dc36      	bgt.n	8006680 <_printf_float+0x360>
 8006612:	f04f 0b00 	mov.w	fp, #0
 8006616:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800661a:	f104 021a 	add.w	r2, r4, #26
 800661e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006620:	9306      	str	r3, [sp, #24]
 8006622:	eba3 0309 	sub.w	r3, r3, r9
 8006626:	455b      	cmp	r3, fp
 8006628:	dc31      	bgt.n	800668e <_printf_float+0x36e>
 800662a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800662c:	459a      	cmp	sl, r3
 800662e:	dc3a      	bgt.n	80066a6 <_printf_float+0x386>
 8006630:	6823      	ldr	r3, [r4, #0]
 8006632:	07da      	lsls	r2, r3, #31
 8006634:	d437      	bmi.n	80066a6 <_printf_float+0x386>
 8006636:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006638:	ebaa 0903 	sub.w	r9, sl, r3
 800663c:	9b06      	ldr	r3, [sp, #24]
 800663e:	ebaa 0303 	sub.w	r3, sl, r3
 8006642:	4599      	cmp	r9, r3
 8006644:	bfa8      	it	ge
 8006646:	4699      	movge	r9, r3
 8006648:	f1b9 0f00 	cmp.w	r9, #0
 800664c:	dc33      	bgt.n	80066b6 <_printf_float+0x396>
 800664e:	f04f 0800 	mov.w	r8, #0
 8006652:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006656:	f104 0b1a 	add.w	fp, r4, #26
 800665a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800665c:	ebaa 0303 	sub.w	r3, sl, r3
 8006660:	eba3 0309 	sub.w	r3, r3, r9
 8006664:	4543      	cmp	r3, r8
 8006666:	f77f af79 	ble.w	800655c <_printf_float+0x23c>
 800666a:	2301      	movs	r3, #1
 800666c:	465a      	mov	r2, fp
 800666e:	4631      	mov	r1, r6
 8006670:	4628      	mov	r0, r5
 8006672:	47b8      	blx	r7
 8006674:	3001      	adds	r0, #1
 8006676:	f43f aeae 	beq.w	80063d6 <_printf_float+0xb6>
 800667a:	f108 0801 	add.w	r8, r8, #1
 800667e:	e7ec      	b.n	800665a <_printf_float+0x33a>
 8006680:	4642      	mov	r2, r8
 8006682:	4631      	mov	r1, r6
 8006684:	4628      	mov	r0, r5
 8006686:	47b8      	blx	r7
 8006688:	3001      	adds	r0, #1
 800668a:	d1c2      	bne.n	8006612 <_printf_float+0x2f2>
 800668c:	e6a3      	b.n	80063d6 <_printf_float+0xb6>
 800668e:	2301      	movs	r3, #1
 8006690:	4631      	mov	r1, r6
 8006692:	4628      	mov	r0, r5
 8006694:	9206      	str	r2, [sp, #24]
 8006696:	47b8      	blx	r7
 8006698:	3001      	adds	r0, #1
 800669a:	f43f ae9c 	beq.w	80063d6 <_printf_float+0xb6>
 800669e:	9a06      	ldr	r2, [sp, #24]
 80066a0:	f10b 0b01 	add.w	fp, fp, #1
 80066a4:	e7bb      	b.n	800661e <_printf_float+0x2fe>
 80066a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066aa:	4631      	mov	r1, r6
 80066ac:	4628      	mov	r0, r5
 80066ae:	47b8      	blx	r7
 80066b0:	3001      	adds	r0, #1
 80066b2:	d1c0      	bne.n	8006636 <_printf_float+0x316>
 80066b4:	e68f      	b.n	80063d6 <_printf_float+0xb6>
 80066b6:	9a06      	ldr	r2, [sp, #24]
 80066b8:	464b      	mov	r3, r9
 80066ba:	4442      	add	r2, r8
 80066bc:	4631      	mov	r1, r6
 80066be:	4628      	mov	r0, r5
 80066c0:	47b8      	blx	r7
 80066c2:	3001      	adds	r0, #1
 80066c4:	d1c3      	bne.n	800664e <_printf_float+0x32e>
 80066c6:	e686      	b.n	80063d6 <_printf_float+0xb6>
 80066c8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80066cc:	f1ba 0f01 	cmp.w	sl, #1
 80066d0:	dc01      	bgt.n	80066d6 <_printf_float+0x3b6>
 80066d2:	07db      	lsls	r3, r3, #31
 80066d4:	d536      	bpl.n	8006744 <_printf_float+0x424>
 80066d6:	2301      	movs	r3, #1
 80066d8:	4642      	mov	r2, r8
 80066da:	4631      	mov	r1, r6
 80066dc:	4628      	mov	r0, r5
 80066de:	47b8      	blx	r7
 80066e0:	3001      	adds	r0, #1
 80066e2:	f43f ae78 	beq.w	80063d6 <_printf_float+0xb6>
 80066e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066ea:	4631      	mov	r1, r6
 80066ec:	4628      	mov	r0, r5
 80066ee:	47b8      	blx	r7
 80066f0:	3001      	adds	r0, #1
 80066f2:	f43f ae70 	beq.w	80063d6 <_printf_float+0xb6>
 80066f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80066fa:	2200      	movs	r2, #0
 80066fc:	2300      	movs	r3, #0
 80066fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006702:	f7fa f9f9 	bl	8000af8 <__aeabi_dcmpeq>
 8006706:	b9c0      	cbnz	r0, 800673a <_printf_float+0x41a>
 8006708:	4653      	mov	r3, sl
 800670a:	f108 0201 	add.w	r2, r8, #1
 800670e:	4631      	mov	r1, r6
 8006710:	4628      	mov	r0, r5
 8006712:	47b8      	blx	r7
 8006714:	3001      	adds	r0, #1
 8006716:	d10c      	bne.n	8006732 <_printf_float+0x412>
 8006718:	e65d      	b.n	80063d6 <_printf_float+0xb6>
 800671a:	2301      	movs	r3, #1
 800671c:	465a      	mov	r2, fp
 800671e:	4631      	mov	r1, r6
 8006720:	4628      	mov	r0, r5
 8006722:	47b8      	blx	r7
 8006724:	3001      	adds	r0, #1
 8006726:	f43f ae56 	beq.w	80063d6 <_printf_float+0xb6>
 800672a:	f108 0801 	add.w	r8, r8, #1
 800672e:	45d0      	cmp	r8, sl
 8006730:	dbf3      	blt.n	800671a <_printf_float+0x3fa>
 8006732:	464b      	mov	r3, r9
 8006734:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006738:	e6df      	b.n	80064fa <_printf_float+0x1da>
 800673a:	f04f 0800 	mov.w	r8, #0
 800673e:	f104 0b1a 	add.w	fp, r4, #26
 8006742:	e7f4      	b.n	800672e <_printf_float+0x40e>
 8006744:	2301      	movs	r3, #1
 8006746:	4642      	mov	r2, r8
 8006748:	e7e1      	b.n	800670e <_printf_float+0x3ee>
 800674a:	2301      	movs	r3, #1
 800674c:	464a      	mov	r2, r9
 800674e:	4631      	mov	r1, r6
 8006750:	4628      	mov	r0, r5
 8006752:	47b8      	blx	r7
 8006754:	3001      	adds	r0, #1
 8006756:	f43f ae3e 	beq.w	80063d6 <_printf_float+0xb6>
 800675a:	f108 0801 	add.w	r8, r8, #1
 800675e:	68e3      	ldr	r3, [r4, #12]
 8006760:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006762:	1a5b      	subs	r3, r3, r1
 8006764:	4543      	cmp	r3, r8
 8006766:	dcf0      	bgt.n	800674a <_printf_float+0x42a>
 8006768:	e6fc      	b.n	8006564 <_printf_float+0x244>
 800676a:	f04f 0800 	mov.w	r8, #0
 800676e:	f104 0919 	add.w	r9, r4, #25
 8006772:	e7f4      	b.n	800675e <_printf_float+0x43e>

08006774 <_printf_common>:
 8006774:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006778:	4616      	mov	r6, r2
 800677a:	4698      	mov	r8, r3
 800677c:	688a      	ldr	r2, [r1, #8]
 800677e:	690b      	ldr	r3, [r1, #16]
 8006780:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006784:	4293      	cmp	r3, r2
 8006786:	bfb8      	it	lt
 8006788:	4613      	movlt	r3, r2
 800678a:	6033      	str	r3, [r6, #0]
 800678c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006790:	4607      	mov	r7, r0
 8006792:	460c      	mov	r4, r1
 8006794:	b10a      	cbz	r2, 800679a <_printf_common+0x26>
 8006796:	3301      	adds	r3, #1
 8006798:	6033      	str	r3, [r6, #0]
 800679a:	6823      	ldr	r3, [r4, #0]
 800679c:	0699      	lsls	r1, r3, #26
 800679e:	bf42      	ittt	mi
 80067a0:	6833      	ldrmi	r3, [r6, #0]
 80067a2:	3302      	addmi	r3, #2
 80067a4:	6033      	strmi	r3, [r6, #0]
 80067a6:	6825      	ldr	r5, [r4, #0]
 80067a8:	f015 0506 	ands.w	r5, r5, #6
 80067ac:	d106      	bne.n	80067bc <_printf_common+0x48>
 80067ae:	f104 0a19 	add.w	sl, r4, #25
 80067b2:	68e3      	ldr	r3, [r4, #12]
 80067b4:	6832      	ldr	r2, [r6, #0]
 80067b6:	1a9b      	subs	r3, r3, r2
 80067b8:	42ab      	cmp	r3, r5
 80067ba:	dc26      	bgt.n	800680a <_printf_common+0x96>
 80067bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80067c0:	6822      	ldr	r2, [r4, #0]
 80067c2:	3b00      	subs	r3, #0
 80067c4:	bf18      	it	ne
 80067c6:	2301      	movne	r3, #1
 80067c8:	0692      	lsls	r2, r2, #26
 80067ca:	d42b      	bmi.n	8006824 <_printf_common+0xb0>
 80067cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80067d0:	4641      	mov	r1, r8
 80067d2:	4638      	mov	r0, r7
 80067d4:	47c8      	blx	r9
 80067d6:	3001      	adds	r0, #1
 80067d8:	d01e      	beq.n	8006818 <_printf_common+0xa4>
 80067da:	6823      	ldr	r3, [r4, #0]
 80067dc:	6922      	ldr	r2, [r4, #16]
 80067de:	f003 0306 	and.w	r3, r3, #6
 80067e2:	2b04      	cmp	r3, #4
 80067e4:	bf02      	ittt	eq
 80067e6:	68e5      	ldreq	r5, [r4, #12]
 80067e8:	6833      	ldreq	r3, [r6, #0]
 80067ea:	1aed      	subeq	r5, r5, r3
 80067ec:	68a3      	ldr	r3, [r4, #8]
 80067ee:	bf0c      	ite	eq
 80067f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80067f4:	2500      	movne	r5, #0
 80067f6:	4293      	cmp	r3, r2
 80067f8:	bfc4      	itt	gt
 80067fa:	1a9b      	subgt	r3, r3, r2
 80067fc:	18ed      	addgt	r5, r5, r3
 80067fe:	2600      	movs	r6, #0
 8006800:	341a      	adds	r4, #26
 8006802:	42b5      	cmp	r5, r6
 8006804:	d11a      	bne.n	800683c <_printf_common+0xc8>
 8006806:	2000      	movs	r0, #0
 8006808:	e008      	b.n	800681c <_printf_common+0xa8>
 800680a:	2301      	movs	r3, #1
 800680c:	4652      	mov	r2, sl
 800680e:	4641      	mov	r1, r8
 8006810:	4638      	mov	r0, r7
 8006812:	47c8      	blx	r9
 8006814:	3001      	adds	r0, #1
 8006816:	d103      	bne.n	8006820 <_printf_common+0xac>
 8006818:	f04f 30ff 	mov.w	r0, #4294967295
 800681c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006820:	3501      	adds	r5, #1
 8006822:	e7c6      	b.n	80067b2 <_printf_common+0x3e>
 8006824:	18e1      	adds	r1, r4, r3
 8006826:	1c5a      	adds	r2, r3, #1
 8006828:	2030      	movs	r0, #48	@ 0x30
 800682a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800682e:	4422      	add	r2, r4
 8006830:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006834:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006838:	3302      	adds	r3, #2
 800683a:	e7c7      	b.n	80067cc <_printf_common+0x58>
 800683c:	2301      	movs	r3, #1
 800683e:	4622      	mov	r2, r4
 8006840:	4641      	mov	r1, r8
 8006842:	4638      	mov	r0, r7
 8006844:	47c8      	blx	r9
 8006846:	3001      	adds	r0, #1
 8006848:	d0e6      	beq.n	8006818 <_printf_common+0xa4>
 800684a:	3601      	adds	r6, #1
 800684c:	e7d9      	b.n	8006802 <_printf_common+0x8e>
	...

08006850 <_printf_i>:
 8006850:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006854:	7e0f      	ldrb	r7, [r1, #24]
 8006856:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006858:	2f78      	cmp	r7, #120	@ 0x78
 800685a:	4691      	mov	r9, r2
 800685c:	4680      	mov	r8, r0
 800685e:	460c      	mov	r4, r1
 8006860:	469a      	mov	sl, r3
 8006862:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006866:	d807      	bhi.n	8006878 <_printf_i+0x28>
 8006868:	2f62      	cmp	r7, #98	@ 0x62
 800686a:	d80a      	bhi.n	8006882 <_printf_i+0x32>
 800686c:	2f00      	cmp	r7, #0
 800686e:	f000 80d1 	beq.w	8006a14 <_printf_i+0x1c4>
 8006872:	2f58      	cmp	r7, #88	@ 0x58
 8006874:	f000 80b8 	beq.w	80069e8 <_printf_i+0x198>
 8006878:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800687c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006880:	e03a      	b.n	80068f8 <_printf_i+0xa8>
 8006882:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006886:	2b15      	cmp	r3, #21
 8006888:	d8f6      	bhi.n	8006878 <_printf_i+0x28>
 800688a:	a101      	add	r1, pc, #4	@ (adr r1, 8006890 <_printf_i+0x40>)
 800688c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006890:	080068e9 	.word	0x080068e9
 8006894:	080068fd 	.word	0x080068fd
 8006898:	08006879 	.word	0x08006879
 800689c:	08006879 	.word	0x08006879
 80068a0:	08006879 	.word	0x08006879
 80068a4:	08006879 	.word	0x08006879
 80068a8:	080068fd 	.word	0x080068fd
 80068ac:	08006879 	.word	0x08006879
 80068b0:	08006879 	.word	0x08006879
 80068b4:	08006879 	.word	0x08006879
 80068b8:	08006879 	.word	0x08006879
 80068bc:	080069fb 	.word	0x080069fb
 80068c0:	08006927 	.word	0x08006927
 80068c4:	080069b5 	.word	0x080069b5
 80068c8:	08006879 	.word	0x08006879
 80068cc:	08006879 	.word	0x08006879
 80068d0:	08006a1d 	.word	0x08006a1d
 80068d4:	08006879 	.word	0x08006879
 80068d8:	08006927 	.word	0x08006927
 80068dc:	08006879 	.word	0x08006879
 80068e0:	08006879 	.word	0x08006879
 80068e4:	080069bd 	.word	0x080069bd
 80068e8:	6833      	ldr	r3, [r6, #0]
 80068ea:	1d1a      	adds	r2, r3, #4
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	6032      	str	r2, [r6, #0]
 80068f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80068f8:	2301      	movs	r3, #1
 80068fa:	e09c      	b.n	8006a36 <_printf_i+0x1e6>
 80068fc:	6833      	ldr	r3, [r6, #0]
 80068fe:	6820      	ldr	r0, [r4, #0]
 8006900:	1d19      	adds	r1, r3, #4
 8006902:	6031      	str	r1, [r6, #0]
 8006904:	0606      	lsls	r6, r0, #24
 8006906:	d501      	bpl.n	800690c <_printf_i+0xbc>
 8006908:	681d      	ldr	r5, [r3, #0]
 800690a:	e003      	b.n	8006914 <_printf_i+0xc4>
 800690c:	0645      	lsls	r5, r0, #25
 800690e:	d5fb      	bpl.n	8006908 <_printf_i+0xb8>
 8006910:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006914:	2d00      	cmp	r5, #0
 8006916:	da03      	bge.n	8006920 <_printf_i+0xd0>
 8006918:	232d      	movs	r3, #45	@ 0x2d
 800691a:	426d      	negs	r5, r5
 800691c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006920:	4858      	ldr	r0, [pc, #352]	@ (8006a84 <_printf_i+0x234>)
 8006922:	230a      	movs	r3, #10
 8006924:	e011      	b.n	800694a <_printf_i+0xfa>
 8006926:	6821      	ldr	r1, [r4, #0]
 8006928:	6833      	ldr	r3, [r6, #0]
 800692a:	0608      	lsls	r0, r1, #24
 800692c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006930:	d402      	bmi.n	8006938 <_printf_i+0xe8>
 8006932:	0649      	lsls	r1, r1, #25
 8006934:	bf48      	it	mi
 8006936:	b2ad      	uxthmi	r5, r5
 8006938:	2f6f      	cmp	r7, #111	@ 0x6f
 800693a:	4852      	ldr	r0, [pc, #328]	@ (8006a84 <_printf_i+0x234>)
 800693c:	6033      	str	r3, [r6, #0]
 800693e:	bf14      	ite	ne
 8006940:	230a      	movne	r3, #10
 8006942:	2308      	moveq	r3, #8
 8006944:	2100      	movs	r1, #0
 8006946:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800694a:	6866      	ldr	r6, [r4, #4]
 800694c:	60a6      	str	r6, [r4, #8]
 800694e:	2e00      	cmp	r6, #0
 8006950:	db05      	blt.n	800695e <_printf_i+0x10e>
 8006952:	6821      	ldr	r1, [r4, #0]
 8006954:	432e      	orrs	r6, r5
 8006956:	f021 0104 	bic.w	r1, r1, #4
 800695a:	6021      	str	r1, [r4, #0]
 800695c:	d04b      	beq.n	80069f6 <_printf_i+0x1a6>
 800695e:	4616      	mov	r6, r2
 8006960:	fbb5 f1f3 	udiv	r1, r5, r3
 8006964:	fb03 5711 	mls	r7, r3, r1, r5
 8006968:	5dc7      	ldrb	r7, [r0, r7]
 800696a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800696e:	462f      	mov	r7, r5
 8006970:	42bb      	cmp	r3, r7
 8006972:	460d      	mov	r5, r1
 8006974:	d9f4      	bls.n	8006960 <_printf_i+0x110>
 8006976:	2b08      	cmp	r3, #8
 8006978:	d10b      	bne.n	8006992 <_printf_i+0x142>
 800697a:	6823      	ldr	r3, [r4, #0]
 800697c:	07df      	lsls	r7, r3, #31
 800697e:	d508      	bpl.n	8006992 <_printf_i+0x142>
 8006980:	6923      	ldr	r3, [r4, #16]
 8006982:	6861      	ldr	r1, [r4, #4]
 8006984:	4299      	cmp	r1, r3
 8006986:	bfde      	ittt	le
 8006988:	2330      	movle	r3, #48	@ 0x30
 800698a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800698e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006992:	1b92      	subs	r2, r2, r6
 8006994:	6122      	str	r2, [r4, #16]
 8006996:	f8cd a000 	str.w	sl, [sp]
 800699a:	464b      	mov	r3, r9
 800699c:	aa03      	add	r2, sp, #12
 800699e:	4621      	mov	r1, r4
 80069a0:	4640      	mov	r0, r8
 80069a2:	f7ff fee7 	bl	8006774 <_printf_common>
 80069a6:	3001      	adds	r0, #1
 80069a8:	d14a      	bne.n	8006a40 <_printf_i+0x1f0>
 80069aa:	f04f 30ff 	mov.w	r0, #4294967295
 80069ae:	b004      	add	sp, #16
 80069b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069b4:	6823      	ldr	r3, [r4, #0]
 80069b6:	f043 0320 	orr.w	r3, r3, #32
 80069ba:	6023      	str	r3, [r4, #0]
 80069bc:	4832      	ldr	r0, [pc, #200]	@ (8006a88 <_printf_i+0x238>)
 80069be:	2778      	movs	r7, #120	@ 0x78
 80069c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80069c4:	6823      	ldr	r3, [r4, #0]
 80069c6:	6831      	ldr	r1, [r6, #0]
 80069c8:	061f      	lsls	r7, r3, #24
 80069ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80069ce:	d402      	bmi.n	80069d6 <_printf_i+0x186>
 80069d0:	065f      	lsls	r7, r3, #25
 80069d2:	bf48      	it	mi
 80069d4:	b2ad      	uxthmi	r5, r5
 80069d6:	6031      	str	r1, [r6, #0]
 80069d8:	07d9      	lsls	r1, r3, #31
 80069da:	bf44      	itt	mi
 80069dc:	f043 0320 	orrmi.w	r3, r3, #32
 80069e0:	6023      	strmi	r3, [r4, #0]
 80069e2:	b11d      	cbz	r5, 80069ec <_printf_i+0x19c>
 80069e4:	2310      	movs	r3, #16
 80069e6:	e7ad      	b.n	8006944 <_printf_i+0xf4>
 80069e8:	4826      	ldr	r0, [pc, #152]	@ (8006a84 <_printf_i+0x234>)
 80069ea:	e7e9      	b.n	80069c0 <_printf_i+0x170>
 80069ec:	6823      	ldr	r3, [r4, #0]
 80069ee:	f023 0320 	bic.w	r3, r3, #32
 80069f2:	6023      	str	r3, [r4, #0]
 80069f4:	e7f6      	b.n	80069e4 <_printf_i+0x194>
 80069f6:	4616      	mov	r6, r2
 80069f8:	e7bd      	b.n	8006976 <_printf_i+0x126>
 80069fa:	6833      	ldr	r3, [r6, #0]
 80069fc:	6825      	ldr	r5, [r4, #0]
 80069fe:	6961      	ldr	r1, [r4, #20]
 8006a00:	1d18      	adds	r0, r3, #4
 8006a02:	6030      	str	r0, [r6, #0]
 8006a04:	062e      	lsls	r6, r5, #24
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	d501      	bpl.n	8006a0e <_printf_i+0x1be>
 8006a0a:	6019      	str	r1, [r3, #0]
 8006a0c:	e002      	b.n	8006a14 <_printf_i+0x1c4>
 8006a0e:	0668      	lsls	r0, r5, #25
 8006a10:	d5fb      	bpl.n	8006a0a <_printf_i+0x1ba>
 8006a12:	8019      	strh	r1, [r3, #0]
 8006a14:	2300      	movs	r3, #0
 8006a16:	6123      	str	r3, [r4, #16]
 8006a18:	4616      	mov	r6, r2
 8006a1a:	e7bc      	b.n	8006996 <_printf_i+0x146>
 8006a1c:	6833      	ldr	r3, [r6, #0]
 8006a1e:	1d1a      	adds	r2, r3, #4
 8006a20:	6032      	str	r2, [r6, #0]
 8006a22:	681e      	ldr	r6, [r3, #0]
 8006a24:	6862      	ldr	r2, [r4, #4]
 8006a26:	2100      	movs	r1, #0
 8006a28:	4630      	mov	r0, r6
 8006a2a:	f7f9 fbe9 	bl	8000200 <memchr>
 8006a2e:	b108      	cbz	r0, 8006a34 <_printf_i+0x1e4>
 8006a30:	1b80      	subs	r0, r0, r6
 8006a32:	6060      	str	r0, [r4, #4]
 8006a34:	6863      	ldr	r3, [r4, #4]
 8006a36:	6123      	str	r3, [r4, #16]
 8006a38:	2300      	movs	r3, #0
 8006a3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a3e:	e7aa      	b.n	8006996 <_printf_i+0x146>
 8006a40:	6923      	ldr	r3, [r4, #16]
 8006a42:	4632      	mov	r2, r6
 8006a44:	4649      	mov	r1, r9
 8006a46:	4640      	mov	r0, r8
 8006a48:	47d0      	blx	sl
 8006a4a:	3001      	adds	r0, #1
 8006a4c:	d0ad      	beq.n	80069aa <_printf_i+0x15a>
 8006a4e:	6823      	ldr	r3, [r4, #0]
 8006a50:	079b      	lsls	r3, r3, #30
 8006a52:	d413      	bmi.n	8006a7c <_printf_i+0x22c>
 8006a54:	68e0      	ldr	r0, [r4, #12]
 8006a56:	9b03      	ldr	r3, [sp, #12]
 8006a58:	4298      	cmp	r0, r3
 8006a5a:	bfb8      	it	lt
 8006a5c:	4618      	movlt	r0, r3
 8006a5e:	e7a6      	b.n	80069ae <_printf_i+0x15e>
 8006a60:	2301      	movs	r3, #1
 8006a62:	4632      	mov	r2, r6
 8006a64:	4649      	mov	r1, r9
 8006a66:	4640      	mov	r0, r8
 8006a68:	47d0      	blx	sl
 8006a6a:	3001      	adds	r0, #1
 8006a6c:	d09d      	beq.n	80069aa <_printf_i+0x15a>
 8006a6e:	3501      	adds	r5, #1
 8006a70:	68e3      	ldr	r3, [r4, #12]
 8006a72:	9903      	ldr	r1, [sp, #12]
 8006a74:	1a5b      	subs	r3, r3, r1
 8006a76:	42ab      	cmp	r3, r5
 8006a78:	dcf2      	bgt.n	8006a60 <_printf_i+0x210>
 8006a7a:	e7eb      	b.n	8006a54 <_printf_i+0x204>
 8006a7c:	2500      	movs	r5, #0
 8006a7e:	f104 0619 	add.w	r6, r4, #25
 8006a82:	e7f5      	b.n	8006a70 <_printf_i+0x220>
 8006a84:	0800a250 	.word	0x0800a250
 8006a88:	0800a261 	.word	0x0800a261

08006a8c <std>:
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	b510      	push	{r4, lr}
 8006a90:	4604      	mov	r4, r0
 8006a92:	e9c0 3300 	strd	r3, r3, [r0]
 8006a96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a9a:	6083      	str	r3, [r0, #8]
 8006a9c:	8181      	strh	r1, [r0, #12]
 8006a9e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006aa0:	81c2      	strh	r2, [r0, #14]
 8006aa2:	6183      	str	r3, [r0, #24]
 8006aa4:	4619      	mov	r1, r3
 8006aa6:	2208      	movs	r2, #8
 8006aa8:	305c      	adds	r0, #92	@ 0x5c
 8006aaa:	f000 fa23 	bl	8006ef4 <memset>
 8006aae:	4b0d      	ldr	r3, [pc, #52]	@ (8006ae4 <std+0x58>)
 8006ab0:	6263      	str	r3, [r4, #36]	@ 0x24
 8006ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8006ae8 <std+0x5c>)
 8006ab4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8006aec <std+0x60>)
 8006ab8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006aba:	4b0d      	ldr	r3, [pc, #52]	@ (8006af0 <std+0x64>)
 8006abc:	6323      	str	r3, [r4, #48]	@ 0x30
 8006abe:	4b0d      	ldr	r3, [pc, #52]	@ (8006af4 <std+0x68>)
 8006ac0:	6224      	str	r4, [r4, #32]
 8006ac2:	429c      	cmp	r4, r3
 8006ac4:	d006      	beq.n	8006ad4 <std+0x48>
 8006ac6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006aca:	4294      	cmp	r4, r2
 8006acc:	d002      	beq.n	8006ad4 <std+0x48>
 8006ace:	33d0      	adds	r3, #208	@ 0xd0
 8006ad0:	429c      	cmp	r4, r3
 8006ad2:	d105      	bne.n	8006ae0 <std+0x54>
 8006ad4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006ad8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006adc:	f000 bb2a 	b.w	8007134 <__retarget_lock_init_recursive>
 8006ae0:	bd10      	pop	{r4, pc}
 8006ae2:	bf00      	nop
 8006ae4:	08006d45 	.word	0x08006d45
 8006ae8:	08006d67 	.word	0x08006d67
 8006aec:	08006d9f 	.word	0x08006d9f
 8006af0:	08006dc3 	.word	0x08006dc3
 8006af4:	20000c28 	.word	0x20000c28

08006af8 <stdio_exit_handler>:
 8006af8:	4a02      	ldr	r2, [pc, #8]	@ (8006b04 <stdio_exit_handler+0xc>)
 8006afa:	4903      	ldr	r1, [pc, #12]	@ (8006b08 <stdio_exit_handler+0x10>)
 8006afc:	4803      	ldr	r0, [pc, #12]	@ (8006b0c <stdio_exit_handler+0x14>)
 8006afe:	f000 b869 	b.w	8006bd4 <_fwalk_sglue>
 8006b02:	bf00      	nop
 8006b04:	20000024 	.word	0x20000024
 8006b08:	080096a9 	.word	0x080096a9
 8006b0c:	200001a0 	.word	0x200001a0

08006b10 <cleanup_stdio>:
 8006b10:	6841      	ldr	r1, [r0, #4]
 8006b12:	4b0c      	ldr	r3, [pc, #48]	@ (8006b44 <cleanup_stdio+0x34>)
 8006b14:	4299      	cmp	r1, r3
 8006b16:	b510      	push	{r4, lr}
 8006b18:	4604      	mov	r4, r0
 8006b1a:	d001      	beq.n	8006b20 <cleanup_stdio+0x10>
 8006b1c:	f002 fdc4 	bl	80096a8 <_fflush_r>
 8006b20:	68a1      	ldr	r1, [r4, #8]
 8006b22:	4b09      	ldr	r3, [pc, #36]	@ (8006b48 <cleanup_stdio+0x38>)
 8006b24:	4299      	cmp	r1, r3
 8006b26:	d002      	beq.n	8006b2e <cleanup_stdio+0x1e>
 8006b28:	4620      	mov	r0, r4
 8006b2a:	f002 fdbd 	bl	80096a8 <_fflush_r>
 8006b2e:	68e1      	ldr	r1, [r4, #12]
 8006b30:	4b06      	ldr	r3, [pc, #24]	@ (8006b4c <cleanup_stdio+0x3c>)
 8006b32:	4299      	cmp	r1, r3
 8006b34:	d004      	beq.n	8006b40 <cleanup_stdio+0x30>
 8006b36:	4620      	mov	r0, r4
 8006b38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b3c:	f002 bdb4 	b.w	80096a8 <_fflush_r>
 8006b40:	bd10      	pop	{r4, pc}
 8006b42:	bf00      	nop
 8006b44:	20000c28 	.word	0x20000c28
 8006b48:	20000c90 	.word	0x20000c90
 8006b4c:	20000cf8 	.word	0x20000cf8

08006b50 <global_stdio_init.part.0>:
 8006b50:	b510      	push	{r4, lr}
 8006b52:	4b0b      	ldr	r3, [pc, #44]	@ (8006b80 <global_stdio_init.part.0+0x30>)
 8006b54:	4c0b      	ldr	r4, [pc, #44]	@ (8006b84 <global_stdio_init.part.0+0x34>)
 8006b56:	4a0c      	ldr	r2, [pc, #48]	@ (8006b88 <global_stdio_init.part.0+0x38>)
 8006b58:	601a      	str	r2, [r3, #0]
 8006b5a:	4620      	mov	r0, r4
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	2104      	movs	r1, #4
 8006b60:	f7ff ff94 	bl	8006a8c <std>
 8006b64:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006b68:	2201      	movs	r2, #1
 8006b6a:	2109      	movs	r1, #9
 8006b6c:	f7ff ff8e 	bl	8006a8c <std>
 8006b70:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006b74:	2202      	movs	r2, #2
 8006b76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b7a:	2112      	movs	r1, #18
 8006b7c:	f7ff bf86 	b.w	8006a8c <std>
 8006b80:	20000d60 	.word	0x20000d60
 8006b84:	20000c28 	.word	0x20000c28
 8006b88:	08006af9 	.word	0x08006af9

08006b8c <__sfp_lock_acquire>:
 8006b8c:	4801      	ldr	r0, [pc, #4]	@ (8006b94 <__sfp_lock_acquire+0x8>)
 8006b8e:	f000 bad2 	b.w	8007136 <__retarget_lock_acquire_recursive>
 8006b92:	bf00      	nop
 8006b94:	20000d69 	.word	0x20000d69

08006b98 <__sfp_lock_release>:
 8006b98:	4801      	ldr	r0, [pc, #4]	@ (8006ba0 <__sfp_lock_release+0x8>)
 8006b9a:	f000 bacd 	b.w	8007138 <__retarget_lock_release_recursive>
 8006b9e:	bf00      	nop
 8006ba0:	20000d69 	.word	0x20000d69

08006ba4 <__sinit>:
 8006ba4:	b510      	push	{r4, lr}
 8006ba6:	4604      	mov	r4, r0
 8006ba8:	f7ff fff0 	bl	8006b8c <__sfp_lock_acquire>
 8006bac:	6a23      	ldr	r3, [r4, #32]
 8006bae:	b11b      	cbz	r3, 8006bb8 <__sinit+0x14>
 8006bb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bb4:	f7ff bff0 	b.w	8006b98 <__sfp_lock_release>
 8006bb8:	4b04      	ldr	r3, [pc, #16]	@ (8006bcc <__sinit+0x28>)
 8006bba:	6223      	str	r3, [r4, #32]
 8006bbc:	4b04      	ldr	r3, [pc, #16]	@ (8006bd0 <__sinit+0x2c>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d1f5      	bne.n	8006bb0 <__sinit+0xc>
 8006bc4:	f7ff ffc4 	bl	8006b50 <global_stdio_init.part.0>
 8006bc8:	e7f2      	b.n	8006bb0 <__sinit+0xc>
 8006bca:	bf00      	nop
 8006bcc:	08006b11 	.word	0x08006b11
 8006bd0:	20000d60 	.word	0x20000d60

08006bd4 <_fwalk_sglue>:
 8006bd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bd8:	4607      	mov	r7, r0
 8006bda:	4688      	mov	r8, r1
 8006bdc:	4614      	mov	r4, r2
 8006bde:	2600      	movs	r6, #0
 8006be0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006be4:	f1b9 0901 	subs.w	r9, r9, #1
 8006be8:	d505      	bpl.n	8006bf6 <_fwalk_sglue+0x22>
 8006bea:	6824      	ldr	r4, [r4, #0]
 8006bec:	2c00      	cmp	r4, #0
 8006bee:	d1f7      	bne.n	8006be0 <_fwalk_sglue+0xc>
 8006bf0:	4630      	mov	r0, r6
 8006bf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bf6:	89ab      	ldrh	r3, [r5, #12]
 8006bf8:	2b01      	cmp	r3, #1
 8006bfa:	d907      	bls.n	8006c0c <_fwalk_sglue+0x38>
 8006bfc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c00:	3301      	adds	r3, #1
 8006c02:	d003      	beq.n	8006c0c <_fwalk_sglue+0x38>
 8006c04:	4629      	mov	r1, r5
 8006c06:	4638      	mov	r0, r7
 8006c08:	47c0      	blx	r8
 8006c0a:	4306      	orrs	r6, r0
 8006c0c:	3568      	adds	r5, #104	@ 0x68
 8006c0e:	e7e9      	b.n	8006be4 <_fwalk_sglue+0x10>

08006c10 <iprintf>:
 8006c10:	b40f      	push	{r0, r1, r2, r3}
 8006c12:	b507      	push	{r0, r1, r2, lr}
 8006c14:	4906      	ldr	r1, [pc, #24]	@ (8006c30 <iprintf+0x20>)
 8006c16:	ab04      	add	r3, sp, #16
 8006c18:	6808      	ldr	r0, [r1, #0]
 8006c1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c1e:	6881      	ldr	r1, [r0, #8]
 8006c20:	9301      	str	r3, [sp, #4]
 8006c22:	f002 fba5 	bl	8009370 <_vfiprintf_r>
 8006c26:	b003      	add	sp, #12
 8006c28:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c2c:	b004      	add	sp, #16
 8006c2e:	4770      	bx	lr
 8006c30:	2000019c 	.word	0x2000019c

08006c34 <putchar>:
 8006c34:	4b02      	ldr	r3, [pc, #8]	@ (8006c40 <putchar+0xc>)
 8006c36:	4601      	mov	r1, r0
 8006c38:	6818      	ldr	r0, [r3, #0]
 8006c3a:	6882      	ldr	r2, [r0, #8]
 8006c3c:	f002 bdd0 	b.w	80097e0 <_putc_r>
 8006c40:	2000019c 	.word	0x2000019c

08006c44 <_puts_r>:
 8006c44:	6a03      	ldr	r3, [r0, #32]
 8006c46:	b570      	push	{r4, r5, r6, lr}
 8006c48:	6884      	ldr	r4, [r0, #8]
 8006c4a:	4605      	mov	r5, r0
 8006c4c:	460e      	mov	r6, r1
 8006c4e:	b90b      	cbnz	r3, 8006c54 <_puts_r+0x10>
 8006c50:	f7ff ffa8 	bl	8006ba4 <__sinit>
 8006c54:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006c56:	07db      	lsls	r3, r3, #31
 8006c58:	d405      	bmi.n	8006c66 <_puts_r+0x22>
 8006c5a:	89a3      	ldrh	r3, [r4, #12]
 8006c5c:	0598      	lsls	r0, r3, #22
 8006c5e:	d402      	bmi.n	8006c66 <_puts_r+0x22>
 8006c60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c62:	f000 fa68 	bl	8007136 <__retarget_lock_acquire_recursive>
 8006c66:	89a3      	ldrh	r3, [r4, #12]
 8006c68:	0719      	lsls	r1, r3, #28
 8006c6a:	d502      	bpl.n	8006c72 <_puts_r+0x2e>
 8006c6c:	6923      	ldr	r3, [r4, #16]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d135      	bne.n	8006cde <_puts_r+0x9a>
 8006c72:	4621      	mov	r1, r4
 8006c74:	4628      	mov	r0, r5
 8006c76:	f000 f8e7 	bl	8006e48 <__swsetup_r>
 8006c7a:	b380      	cbz	r0, 8006cde <_puts_r+0x9a>
 8006c7c:	f04f 35ff 	mov.w	r5, #4294967295
 8006c80:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006c82:	07da      	lsls	r2, r3, #31
 8006c84:	d405      	bmi.n	8006c92 <_puts_r+0x4e>
 8006c86:	89a3      	ldrh	r3, [r4, #12]
 8006c88:	059b      	lsls	r3, r3, #22
 8006c8a:	d402      	bmi.n	8006c92 <_puts_r+0x4e>
 8006c8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c8e:	f000 fa53 	bl	8007138 <__retarget_lock_release_recursive>
 8006c92:	4628      	mov	r0, r5
 8006c94:	bd70      	pop	{r4, r5, r6, pc}
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	da04      	bge.n	8006ca4 <_puts_r+0x60>
 8006c9a:	69a2      	ldr	r2, [r4, #24]
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	dc17      	bgt.n	8006cd0 <_puts_r+0x8c>
 8006ca0:	290a      	cmp	r1, #10
 8006ca2:	d015      	beq.n	8006cd0 <_puts_r+0x8c>
 8006ca4:	6823      	ldr	r3, [r4, #0]
 8006ca6:	1c5a      	adds	r2, r3, #1
 8006ca8:	6022      	str	r2, [r4, #0]
 8006caa:	7019      	strb	r1, [r3, #0]
 8006cac:	68a3      	ldr	r3, [r4, #8]
 8006cae:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006cb2:	3b01      	subs	r3, #1
 8006cb4:	60a3      	str	r3, [r4, #8]
 8006cb6:	2900      	cmp	r1, #0
 8006cb8:	d1ed      	bne.n	8006c96 <_puts_r+0x52>
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	da11      	bge.n	8006ce2 <_puts_r+0x9e>
 8006cbe:	4622      	mov	r2, r4
 8006cc0:	210a      	movs	r1, #10
 8006cc2:	4628      	mov	r0, r5
 8006cc4:	f000 f881 	bl	8006dca <__swbuf_r>
 8006cc8:	3001      	adds	r0, #1
 8006cca:	d0d7      	beq.n	8006c7c <_puts_r+0x38>
 8006ccc:	250a      	movs	r5, #10
 8006cce:	e7d7      	b.n	8006c80 <_puts_r+0x3c>
 8006cd0:	4622      	mov	r2, r4
 8006cd2:	4628      	mov	r0, r5
 8006cd4:	f000 f879 	bl	8006dca <__swbuf_r>
 8006cd8:	3001      	adds	r0, #1
 8006cda:	d1e7      	bne.n	8006cac <_puts_r+0x68>
 8006cdc:	e7ce      	b.n	8006c7c <_puts_r+0x38>
 8006cde:	3e01      	subs	r6, #1
 8006ce0:	e7e4      	b.n	8006cac <_puts_r+0x68>
 8006ce2:	6823      	ldr	r3, [r4, #0]
 8006ce4:	1c5a      	adds	r2, r3, #1
 8006ce6:	6022      	str	r2, [r4, #0]
 8006ce8:	220a      	movs	r2, #10
 8006cea:	701a      	strb	r2, [r3, #0]
 8006cec:	e7ee      	b.n	8006ccc <_puts_r+0x88>
	...

08006cf0 <puts>:
 8006cf0:	4b02      	ldr	r3, [pc, #8]	@ (8006cfc <puts+0xc>)
 8006cf2:	4601      	mov	r1, r0
 8006cf4:	6818      	ldr	r0, [r3, #0]
 8006cf6:	f7ff bfa5 	b.w	8006c44 <_puts_r>
 8006cfa:	bf00      	nop
 8006cfc:	2000019c 	.word	0x2000019c

08006d00 <siprintf>:
 8006d00:	b40e      	push	{r1, r2, r3}
 8006d02:	b510      	push	{r4, lr}
 8006d04:	b09d      	sub	sp, #116	@ 0x74
 8006d06:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006d08:	9002      	str	r0, [sp, #8]
 8006d0a:	9006      	str	r0, [sp, #24]
 8006d0c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006d10:	480a      	ldr	r0, [pc, #40]	@ (8006d3c <siprintf+0x3c>)
 8006d12:	9107      	str	r1, [sp, #28]
 8006d14:	9104      	str	r1, [sp, #16]
 8006d16:	490a      	ldr	r1, [pc, #40]	@ (8006d40 <siprintf+0x40>)
 8006d18:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d1c:	9105      	str	r1, [sp, #20]
 8006d1e:	2400      	movs	r4, #0
 8006d20:	a902      	add	r1, sp, #8
 8006d22:	6800      	ldr	r0, [r0, #0]
 8006d24:	9301      	str	r3, [sp, #4]
 8006d26:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006d28:	f002 f9fc 	bl	8009124 <_svfiprintf_r>
 8006d2c:	9b02      	ldr	r3, [sp, #8]
 8006d2e:	701c      	strb	r4, [r3, #0]
 8006d30:	b01d      	add	sp, #116	@ 0x74
 8006d32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d36:	b003      	add	sp, #12
 8006d38:	4770      	bx	lr
 8006d3a:	bf00      	nop
 8006d3c:	2000019c 	.word	0x2000019c
 8006d40:	ffff0208 	.word	0xffff0208

08006d44 <__sread>:
 8006d44:	b510      	push	{r4, lr}
 8006d46:	460c      	mov	r4, r1
 8006d48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d4c:	f000 f9a4 	bl	8007098 <_read_r>
 8006d50:	2800      	cmp	r0, #0
 8006d52:	bfab      	itete	ge
 8006d54:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006d56:	89a3      	ldrhlt	r3, [r4, #12]
 8006d58:	181b      	addge	r3, r3, r0
 8006d5a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006d5e:	bfac      	ite	ge
 8006d60:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006d62:	81a3      	strhlt	r3, [r4, #12]
 8006d64:	bd10      	pop	{r4, pc}

08006d66 <__swrite>:
 8006d66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d6a:	461f      	mov	r7, r3
 8006d6c:	898b      	ldrh	r3, [r1, #12]
 8006d6e:	05db      	lsls	r3, r3, #23
 8006d70:	4605      	mov	r5, r0
 8006d72:	460c      	mov	r4, r1
 8006d74:	4616      	mov	r6, r2
 8006d76:	d505      	bpl.n	8006d84 <__swrite+0x1e>
 8006d78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d7c:	2302      	movs	r3, #2
 8006d7e:	2200      	movs	r2, #0
 8006d80:	f000 f978 	bl	8007074 <_lseek_r>
 8006d84:	89a3      	ldrh	r3, [r4, #12]
 8006d86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d8a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d8e:	81a3      	strh	r3, [r4, #12]
 8006d90:	4632      	mov	r2, r6
 8006d92:	463b      	mov	r3, r7
 8006d94:	4628      	mov	r0, r5
 8006d96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d9a:	f000 b98f 	b.w	80070bc <_write_r>

08006d9e <__sseek>:
 8006d9e:	b510      	push	{r4, lr}
 8006da0:	460c      	mov	r4, r1
 8006da2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006da6:	f000 f965 	bl	8007074 <_lseek_r>
 8006daa:	1c43      	adds	r3, r0, #1
 8006dac:	89a3      	ldrh	r3, [r4, #12]
 8006dae:	bf15      	itete	ne
 8006db0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006db2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006db6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006dba:	81a3      	strheq	r3, [r4, #12]
 8006dbc:	bf18      	it	ne
 8006dbe:	81a3      	strhne	r3, [r4, #12]
 8006dc0:	bd10      	pop	{r4, pc}

08006dc2 <__sclose>:
 8006dc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dc6:	f000 b945 	b.w	8007054 <_close_r>

08006dca <__swbuf_r>:
 8006dca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dcc:	460e      	mov	r6, r1
 8006dce:	4614      	mov	r4, r2
 8006dd0:	4605      	mov	r5, r0
 8006dd2:	b118      	cbz	r0, 8006ddc <__swbuf_r+0x12>
 8006dd4:	6a03      	ldr	r3, [r0, #32]
 8006dd6:	b90b      	cbnz	r3, 8006ddc <__swbuf_r+0x12>
 8006dd8:	f7ff fee4 	bl	8006ba4 <__sinit>
 8006ddc:	69a3      	ldr	r3, [r4, #24]
 8006dde:	60a3      	str	r3, [r4, #8]
 8006de0:	89a3      	ldrh	r3, [r4, #12]
 8006de2:	071a      	lsls	r2, r3, #28
 8006de4:	d501      	bpl.n	8006dea <__swbuf_r+0x20>
 8006de6:	6923      	ldr	r3, [r4, #16]
 8006de8:	b943      	cbnz	r3, 8006dfc <__swbuf_r+0x32>
 8006dea:	4621      	mov	r1, r4
 8006dec:	4628      	mov	r0, r5
 8006dee:	f000 f82b 	bl	8006e48 <__swsetup_r>
 8006df2:	b118      	cbz	r0, 8006dfc <__swbuf_r+0x32>
 8006df4:	f04f 37ff 	mov.w	r7, #4294967295
 8006df8:	4638      	mov	r0, r7
 8006dfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006dfc:	6823      	ldr	r3, [r4, #0]
 8006dfe:	6922      	ldr	r2, [r4, #16]
 8006e00:	1a98      	subs	r0, r3, r2
 8006e02:	6963      	ldr	r3, [r4, #20]
 8006e04:	b2f6      	uxtb	r6, r6
 8006e06:	4283      	cmp	r3, r0
 8006e08:	4637      	mov	r7, r6
 8006e0a:	dc05      	bgt.n	8006e18 <__swbuf_r+0x4e>
 8006e0c:	4621      	mov	r1, r4
 8006e0e:	4628      	mov	r0, r5
 8006e10:	f002 fc4a 	bl	80096a8 <_fflush_r>
 8006e14:	2800      	cmp	r0, #0
 8006e16:	d1ed      	bne.n	8006df4 <__swbuf_r+0x2a>
 8006e18:	68a3      	ldr	r3, [r4, #8]
 8006e1a:	3b01      	subs	r3, #1
 8006e1c:	60a3      	str	r3, [r4, #8]
 8006e1e:	6823      	ldr	r3, [r4, #0]
 8006e20:	1c5a      	adds	r2, r3, #1
 8006e22:	6022      	str	r2, [r4, #0]
 8006e24:	701e      	strb	r6, [r3, #0]
 8006e26:	6962      	ldr	r2, [r4, #20]
 8006e28:	1c43      	adds	r3, r0, #1
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	d004      	beq.n	8006e38 <__swbuf_r+0x6e>
 8006e2e:	89a3      	ldrh	r3, [r4, #12]
 8006e30:	07db      	lsls	r3, r3, #31
 8006e32:	d5e1      	bpl.n	8006df8 <__swbuf_r+0x2e>
 8006e34:	2e0a      	cmp	r6, #10
 8006e36:	d1df      	bne.n	8006df8 <__swbuf_r+0x2e>
 8006e38:	4621      	mov	r1, r4
 8006e3a:	4628      	mov	r0, r5
 8006e3c:	f002 fc34 	bl	80096a8 <_fflush_r>
 8006e40:	2800      	cmp	r0, #0
 8006e42:	d0d9      	beq.n	8006df8 <__swbuf_r+0x2e>
 8006e44:	e7d6      	b.n	8006df4 <__swbuf_r+0x2a>
	...

08006e48 <__swsetup_r>:
 8006e48:	b538      	push	{r3, r4, r5, lr}
 8006e4a:	4b29      	ldr	r3, [pc, #164]	@ (8006ef0 <__swsetup_r+0xa8>)
 8006e4c:	4605      	mov	r5, r0
 8006e4e:	6818      	ldr	r0, [r3, #0]
 8006e50:	460c      	mov	r4, r1
 8006e52:	b118      	cbz	r0, 8006e5c <__swsetup_r+0x14>
 8006e54:	6a03      	ldr	r3, [r0, #32]
 8006e56:	b90b      	cbnz	r3, 8006e5c <__swsetup_r+0x14>
 8006e58:	f7ff fea4 	bl	8006ba4 <__sinit>
 8006e5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e60:	0719      	lsls	r1, r3, #28
 8006e62:	d422      	bmi.n	8006eaa <__swsetup_r+0x62>
 8006e64:	06da      	lsls	r2, r3, #27
 8006e66:	d407      	bmi.n	8006e78 <__swsetup_r+0x30>
 8006e68:	2209      	movs	r2, #9
 8006e6a:	602a      	str	r2, [r5, #0]
 8006e6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e70:	81a3      	strh	r3, [r4, #12]
 8006e72:	f04f 30ff 	mov.w	r0, #4294967295
 8006e76:	e033      	b.n	8006ee0 <__swsetup_r+0x98>
 8006e78:	0758      	lsls	r0, r3, #29
 8006e7a:	d512      	bpl.n	8006ea2 <__swsetup_r+0x5a>
 8006e7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e7e:	b141      	cbz	r1, 8006e92 <__swsetup_r+0x4a>
 8006e80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e84:	4299      	cmp	r1, r3
 8006e86:	d002      	beq.n	8006e8e <__swsetup_r+0x46>
 8006e88:	4628      	mov	r0, r5
 8006e8a:	f000 ffed 	bl	8007e68 <_free_r>
 8006e8e:	2300      	movs	r3, #0
 8006e90:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e92:	89a3      	ldrh	r3, [r4, #12]
 8006e94:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006e98:	81a3      	strh	r3, [r4, #12]
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	6063      	str	r3, [r4, #4]
 8006e9e:	6923      	ldr	r3, [r4, #16]
 8006ea0:	6023      	str	r3, [r4, #0]
 8006ea2:	89a3      	ldrh	r3, [r4, #12]
 8006ea4:	f043 0308 	orr.w	r3, r3, #8
 8006ea8:	81a3      	strh	r3, [r4, #12]
 8006eaa:	6923      	ldr	r3, [r4, #16]
 8006eac:	b94b      	cbnz	r3, 8006ec2 <__swsetup_r+0x7a>
 8006eae:	89a3      	ldrh	r3, [r4, #12]
 8006eb0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006eb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006eb8:	d003      	beq.n	8006ec2 <__swsetup_r+0x7a>
 8006eba:	4621      	mov	r1, r4
 8006ebc:	4628      	mov	r0, r5
 8006ebe:	f002 fc53 	bl	8009768 <__smakebuf_r>
 8006ec2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ec6:	f013 0201 	ands.w	r2, r3, #1
 8006eca:	d00a      	beq.n	8006ee2 <__swsetup_r+0x9a>
 8006ecc:	2200      	movs	r2, #0
 8006ece:	60a2      	str	r2, [r4, #8]
 8006ed0:	6962      	ldr	r2, [r4, #20]
 8006ed2:	4252      	negs	r2, r2
 8006ed4:	61a2      	str	r2, [r4, #24]
 8006ed6:	6922      	ldr	r2, [r4, #16]
 8006ed8:	b942      	cbnz	r2, 8006eec <__swsetup_r+0xa4>
 8006eda:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006ede:	d1c5      	bne.n	8006e6c <__swsetup_r+0x24>
 8006ee0:	bd38      	pop	{r3, r4, r5, pc}
 8006ee2:	0799      	lsls	r1, r3, #30
 8006ee4:	bf58      	it	pl
 8006ee6:	6962      	ldrpl	r2, [r4, #20]
 8006ee8:	60a2      	str	r2, [r4, #8]
 8006eea:	e7f4      	b.n	8006ed6 <__swsetup_r+0x8e>
 8006eec:	2000      	movs	r0, #0
 8006eee:	e7f7      	b.n	8006ee0 <__swsetup_r+0x98>
 8006ef0:	2000019c 	.word	0x2000019c

08006ef4 <memset>:
 8006ef4:	4402      	add	r2, r0
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d100      	bne.n	8006efe <memset+0xa>
 8006efc:	4770      	bx	lr
 8006efe:	f803 1b01 	strb.w	r1, [r3], #1
 8006f02:	e7f9      	b.n	8006ef8 <memset+0x4>

08006f04 <strchr>:
 8006f04:	b2c9      	uxtb	r1, r1
 8006f06:	4603      	mov	r3, r0
 8006f08:	4618      	mov	r0, r3
 8006f0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f0e:	b112      	cbz	r2, 8006f16 <strchr+0x12>
 8006f10:	428a      	cmp	r2, r1
 8006f12:	d1f9      	bne.n	8006f08 <strchr+0x4>
 8006f14:	4770      	bx	lr
 8006f16:	2900      	cmp	r1, #0
 8006f18:	bf18      	it	ne
 8006f1a:	2000      	movne	r0, #0
 8006f1c:	4770      	bx	lr

08006f1e <strncmp>:
 8006f1e:	b510      	push	{r4, lr}
 8006f20:	b16a      	cbz	r2, 8006f3e <strncmp+0x20>
 8006f22:	3901      	subs	r1, #1
 8006f24:	1884      	adds	r4, r0, r2
 8006f26:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f2a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006f2e:	429a      	cmp	r2, r3
 8006f30:	d103      	bne.n	8006f3a <strncmp+0x1c>
 8006f32:	42a0      	cmp	r0, r4
 8006f34:	d001      	beq.n	8006f3a <strncmp+0x1c>
 8006f36:	2a00      	cmp	r2, #0
 8006f38:	d1f5      	bne.n	8006f26 <strncmp+0x8>
 8006f3a:	1ad0      	subs	r0, r2, r3
 8006f3c:	bd10      	pop	{r4, pc}
 8006f3e:	4610      	mov	r0, r2
 8006f40:	e7fc      	b.n	8006f3c <strncmp+0x1e>

08006f42 <strncpy>:
 8006f42:	b510      	push	{r4, lr}
 8006f44:	3901      	subs	r1, #1
 8006f46:	4603      	mov	r3, r0
 8006f48:	b132      	cbz	r2, 8006f58 <strncpy+0x16>
 8006f4a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006f4e:	f803 4b01 	strb.w	r4, [r3], #1
 8006f52:	3a01      	subs	r2, #1
 8006f54:	2c00      	cmp	r4, #0
 8006f56:	d1f7      	bne.n	8006f48 <strncpy+0x6>
 8006f58:	441a      	add	r2, r3
 8006f5a:	2100      	movs	r1, #0
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d100      	bne.n	8006f62 <strncpy+0x20>
 8006f60:	bd10      	pop	{r4, pc}
 8006f62:	f803 1b01 	strb.w	r1, [r3], #1
 8006f66:	e7f9      	b.n	8006f5c <strncpy+0x1a>

08006f68 <strtok>:
 8006f68:	4b16      	ldr	r3, [pc, #88]	@ (8006fc4 <strtok+0x5c>)
 8006f6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f6e:	681f      	ldr	r7, [r3, #0]
 8006f70:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8006f72:	4605      	mov	r5, r0
 8006f74:	460e      	mov	r6, r1
 8006f76:	b9ec      	cbnz	r4, 8006fb4 <strtok+0x4c>
 8006f78:	2050      	movs	r0, #80	@ 0x50
 8006f7a:	f001 faf9 	bl	8008570 <malloc>
 8006f7e:	4602      	mov	r2, r0
 8006f80:	6478      	str	r0, [r7, #68]	@ 0x44
 8006f82:	b920      	cbnz	r0, 8006f8e <strtok+0x26>
 8006f84:	4b10      	ldr	r3, [pc, #64]	@ (8006fc8 <strtok+0x60>)
 8006f86:	4811      	ldr	r0, [pc, #68]	@ (8006fcc <strtok+0x64>)
 8006f88:	215b      	movs	r1, #91	@ 0x5b
 8006f8a:	f000 f8f5 	bl	8007178 <__assert_func>
 8006f8e:	e9c0 4400 	strd	r4, r4, [r0]
 8006f92:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8006f96:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8006f9a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8006f9e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8006fa2:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8006fa6:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8006faa:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8006fae:	6184      	str	r4, [r0, #24]
 8006fb0:	7704      	strb	r4, [r0, #28]
 8006fb2:	6244      	str	r4, [r0, #36]	@ 0x24
 8006fb4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006fb6:	4631      	mov	r1, r6
 8006fb8:	4628      	mov	r0, r5
 8006fba:	2301      	movs	r3, #1
 8006fbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fc0:	f000 b806 	b.w	8006fd0 <__strtok_r>
 8006fc4:	2000019c 	.word	0x2000019c
 8006fc8:	0800a272 	.word	0x0800a272
 8006fcc:	0800a289 	.word	0x0800a289

08006fd0 <__strtok_r>:
 8006fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fd2:	4604      	mov	r4, r0
 8006fd4:	b908      	cbnz	r0, 8006fda <__strtok_r+0xa>
 8006fd6:	6814      	ldr	r4, [r2, #0]
 8006fd8:	b144      	cbz	r4, 8006fec <__strtok_r+0x1c>
 8006fda:	4620      	mov	r0, r4
 8006fdc:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006fe0:	460f      	mov	r7, r1
 8006fe2:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006fe6:	b91e      	cbnz	r6, 8006ff0 <__strtok_r+0x20>
 8006fe8:	b965      	cbnz	r5, 8007004 <__strtok_r+0x34>
 8006fea:	6015      	str	r5, [r2, #0]
 8006fec:	2000      	movs	r0, #0
 8006fee:	e005      	b.n	8006ffc <__strtok_r+0x2c>
 8006ff0:	42b5      	cmp	r5, r6
 8006ff2:	d1f6      	bne.n	8006fe2 <__strtok_r+0x12>
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d1f0      	bne.n	8006fda <__strtok_r+0xa>
 8006ff8:	6014      	str	r4, [r2, #0]
 8006ffa:	7003      	strb	r3, [r0, #0]
 8006ffc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ffe:	461c      	mov	r4, r3
 8007000:	e00c      	b.n	800701c <__strtok_r+0x4c>
 8007002:	b91d      	cbnz	r5, 800700c <__strtok_r+0x3c>
 8007004:	4627      	mov	r7, r4
 8007006:	f814 3b01 	ldrb.w	r3, [r4], #1
 800700a:	460e      	mov	r6, r1
 800700c:	f816 5b01 	ldrb.w	r5, [r6], #1
 8007010:	42ab      	cmp	r3, r5
 8007012:	d1f6      	bne.n	8007002 <__strtok_r+0x32>
 8007014:	2b00      	cmp	r3, #0
 8007016:	d0f2      	beq.n	8006ffe <__strtok_r+0x2e>
 8007018:	2300      	movs	r3, #0
 800701a:	703b      	strb	r3, [r7, #0]
 800701c:	6014      	str	r4, [r2, #0]
 800701e:	e7ed      	b.n	8006ffc <__strtok_r+0x2c>

08007020 <strstr>:
 8007020:	780a      	ldrb	r2, [r1, #0]
 8007022:	b570      	push	{r4, r5, r6, lr}
 8007024:	b96a      	cbnz	r2, 8007042 <strstr+0x22>
 8007026:	bd70      	pop	{r4, r5, r6, pc}
 8007028:	429a      	cmp	r2, r3
 800702a:	d109      	bne.n	8007040 <strstr+0x20>
 800702c:	460c      	mov	r4, r1
 800702e:	4605      	mov	r5, r0
 8007030:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8007034:	2b00      	cmp	r3, #0
 8007036:	d0f6      	beq.n	8007026 <strstr+0x6>
 8007038:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800703c:	429e      	cmp	r6, r3
 800703e:	d0f7      	beq.n	8007030 <strstr+0x10>
 8007040:	3001      	adds	r0, #1
 8007042:	7803      	ldrb	r3, [r0, #0]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d1ef      	bne.n	8007028 <strstr+0x8>
 8007048:	4618      	mov	r0, r3
 800704a:	e7ec      	b.n	8007026 <strstr+0x6>

0800704c <_localeconv_r>:
 800704c:	4800      	ldr	r0, [pc, #0]	@ (8007050 <_localeconv_r+0x4>)
 800704e:	4770      	bx	lr
 8007050:	20000120 	.word	0x20000120

08007054 <_close_r>:
 8007054:	b538      	push	{r3, r4, r5, lr}
 8007056:	4d06      	ldr	r5, [pc, #24]	@ (8007070 <_close_r+0x1c>)
 8007058:	2300      	movs	r3, #0
 800705a:	4604      	mov	r4, r0
 800705c:	4608      	mov	r0, r1
 800705e:	602b      	str	r3, [r5, #0]
 8007060:	f7fb f90a 	bl	8002278 <_close>
 8007064:	1c43      	adds	r3, r0, #1
 8007066:	d102      	bne.n	800706e <_close_r+0x1a>
 8007068:	682b      	ldr	r3, [r5, #0]
 800706a:	b103      	cbz	r3, 800706e <_close_r+0x1a>
 800706c:	6023      	str	r3, [r4, #0]
 800706e:	bd38      	pop	{r3, r4, r5, pc}
 8007070:	20000d64 	.word	0x20000d64

08007074 <_lseek_r>:
 8007074:	b538      	push	{r3, r4, r5, lr}
 8007076:	4d07      	ldr	r5, [pc, #28]	@ (8007094 <_lseek_r+0x20>)
 8007078:	4604      	mov	r4, r0
 800707a:	4608      	mov	r0, r1
 800707c:	4611      	mov	r1, r2
 800707e:	2200      	movs	r2, #0
 8007080:	602a      	str	r2, [r5, #0]
 8007082:	461a      	mov	r2, r3
 8007084:	f7fb f91f 	bl	80022c6 <_lseek>
 8007088:	1c43      	adds	r3, r0, #1
 800708a:	d102      	bne.n	8007092 <_lseek_r+0x1e>
 800708c:	682b      	ldr	r3, [r5, #0]
 800708e:	b103      	cbz	r3, 8007092 <_lseek_r+0x1e>
 8007090:	6023      	str	r3, [r4, #0]
 8007092:	bd38      	pop	{r3, r4, r5, pc}
 8007094:	20000d64 	.word	0x20000d64

08007098 <_read_r>:
 8007098:	b538      	push	{r3, r4, r5, lr}
 800709a:	4d07      	ldr	r5, [pc, #28]	@ (80070b8 <_read_r+0x20>)
 800709c:	4604      	mov	r4, r0
 800709e:	4608      	mov	r0, r1
 80070a0:	4611      	mov	r1, r2
 80070a2:	2200      	movs	r2, #0
 80070a4:	602a      	str	r2, [r5, #0]
 80070a6:	461a      	mov	r2, r3
 80070a8:	f7fb f8ad 	bl	8002206 <_read>
 80070ac:	1c43      	adds	r3, r0, #1
 80070ae:	d102      	bne.n	80070b6 <_read_r+0x1e>
 80070b0:	682b      	ldr	r3, [r5, #0]
 80070b2:	b103      	cbz	r3, 80070b6 <_read_r+0x1e>
 80070b4:	6023      	str	r3, [r4, #0]
 80070b6:	bd38      	pop	{r3, r4, r5, pc}
 80070b8:	20000d64 	.word	0x20000d64

080070bc <_write_r>:
 80070bc:	b538      	push	{r3, r4, r5, lr}
 80070be:	4d07      	ldr	r5, [pc, #28]	@ (80070dc <_write_r+0x20>)
 80070c0:	4604      	mov	r4, r0
 80070c2:	4608      	mov	r0, r1
 80070c4:	4611      	mov	r1, r2
 80070c6:	2200      	movs	r2, #0
 80070c8:	602a      	str	r2, [r5, #0]
 80070ca:	461a      	mov	r2, r3
 80070cc:	f7fb f8b8 	bl	8002240 <_write>
 80070d0:	1c43      	adds	r3, r0, #1
 80070d2:	d102      	bne.n	80070da <_write_r+0x1e>
 80070d4:	682b      	ldr	r3, [r5, #0]
 80070d6:	b103      	cbz	r3, 80070da <_write_r+0x1e>
 80070d8:	6023      	str	r3, [r4, #0]
 80070da:	bd38      	pop	{r3, r4, r5, pc}
 80070dc:	20000d64 	.word	0x20000d64

080070e0 <__errno>:
 80070e0:	4b01      	ldr	r3, [pc, #4]	@ (80070e8 <__errno+0x8>)
 80070e2:	6818      	ldr	r0, [r3, #0]
 80070e4:	4770      	bx	lr
 80070e6:	bf00      	nop
 80070e8:	2000019c 	.word	0x2000019c

080070ec <__libc_init_array>:
 80070ec:	b570      	push	{r4, r5, r6, lr}
 80070ee:	4d0d      	ldr	r5, [pc, #52]	@ (8007124 <__libc_init_array+0x38>)
 80070f0:	4c0d      	ldr	r4, [pc, #52]	@ (8007128 <__libc_init_array+0x3c>)
 80070f2:	1b64      	subs	r4, r4, r5
 80070f4:	10a4      	asrs	r4, r4, #2
 80070f6:	2600      	movs	r6, #0
 80070f8:	42a6      	cmp	r6, r4
 80070fa:	d109      	bne.n	8007110 <__libc_init_array+0x24>
 80070fc:	4d0b      	ldr	r5, [pc, #44]	@ (800712c <__libc_init_array+0x40>)
 80070fe:	4c0c      	ldr	r4, [pc, #48]	@ (8007130 <__libc_init_array+0x44>)
 8007100:	f002 feee 	bl	8009ee0 <_init>
 8007104:	1b64      	subs	r4, r4, r5
 8007106:	10a4      	asrs	r4, r4, #2
 8007108:	2600      	movs	r6, #0
 800710a:	42a6      	cmp	r6, r4
 800710c:	d105      	bne.n	800711a <__libc_init_array+0x2e>
 800710e:	bd70      	pop	{r4, r5, r6, pc}
 8007110:	f855 3b04 	ldr.w	r3, [r5], #4
 8007114:	4798      	blx	r3
 8007116:	3601      	adds	r6, #1
 8007118:	e7ee      	b.n	80070f8 <__libc_init_array+0xc>
 800711a:	f855 3b04 	ldr.w	r3, [r5], #4
 800711e:	4798      	blx	r3
 8007120:	3601      	adds	r6, #1
 8007122:	e7f2      	b.n	800710a <__libc_init_array+0x1e>
 8007124:	0800a738 	.word	0x0800a738
 8007128:	0800a738 	.word	0x0800a738
 800712c:	0800a738 	.word	0x0800a738
 8007130:	0800a73c 	.word	0x0800a73c

08007134 <__retarget_lock_init_recursive>:
 8007134:	4770      	bx	lr

08007136 <__retarget_lock_acquire_recursive>:
 8007136:	4770      	bx	lr

08007138 <__retarget_lock_release_recursive>:
 8007138:	4770      	bx	lr

0800713a <strcpy>:
 800713a:	4603      	mov	r3, r0
 800713c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007140:	f803 2b01 	strb.w	r2, [r3], #1
 8007144:	2a00      	cmp	r2, #0
 8007146:	d1f9      	bne.n	800713c <strcpy+0x2>
 8007148:	4770      	bx	lr

0800714a <memcpy>:
 800714a:	440a      	add	r2, r1
 800714c:	4291      	cmp	r1, r2
 800714e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007152:	d100      	bne.n	8007156 <memcpy+0xc>
 8007154:	4770      	bx	lr
 8007156:	b510      	push	{r4, lr}
 8007158:	f811 4b01 	ldrb.w	r4, [r1], #1
 800715c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007160:	4291      	cmp	r1, r2
 8007162:	d1f9      	bne.n	8007158 <memcpy+0xe>
 8007164:	bd10      	pop	{r4, pc}
	...

08007168 <nan>:
 8007168:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007170 <nan+0x8>
 800716c:	4770      	bx	lr
 800716e:	bf00      	nop
 8007170:	00000000 	.word	0x00000000
 8007174:	7ff80000 	.word	0x7ff80000

08007178 <__assert_func>:
 8007178:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800717a:	4614      	mov	r4, r2
 800717c:	461a      	mov	r2, r3
 800717e:	4b09      	ldr	r3, [pc, #36]	@ (80071a4 <__assert_func+0x2c>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4605      	mov	r5, r0
 8007184:	68d8      	ldr	r0, [r3, #12]
 8007186:	b14c      	cbz	r4, 800719c <__assert_func+0x24>
 8007188:	4b07      	ldr	r3, [pc, #28]	@ (80071a8 <__assert_func+0x30>)
 800718a:	9100      	str	r1, [sp, #0]
 800718c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007190:	4906      	ldr	r1, [pc, #24]	@ (80071ac <__assert_func+0x34>)
 8007192:	462b      	mov	r3, r5
 8007194:	f002 fab0 	bl	80096f8 <fiprintf>
 8007198:	f002 fba2 	bl	80098e0 <abort>
 800719c:	4b04      	ldr	r3, [pc, #16]	@ (80071b0 <__assert_func+0x38>)
 800719e:	461c      	mov	r4, r3
 80071a0:	e7f3      	b.n	800718a <__assert_func+0x12>
 80071a2:	bf00      	nop
 80071a4:	2000019c 	.word	0x2000019c
 80071a8:	0800a2eb 	.word	0x0800a2eb
 80071ac:	0800a2f8 	.word	0x0800a2f8
 80071b0:	0800a326 	.word	0x0800a326

080071b4 <quorem>:
 80071b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071b8:	6903      	ldr	r3, [r0, #16]
 80071ba:	690c      	ldr	r4, [r1, #16]
 80071bc:	42a3      	cmp	r3, r4
 80071be:	4607      	mov	r7, r0
 80071c0:	db7e      	blt.n	80072c0 <quorem+0x10c>
 80071c2:	3c01      	subs	r4, #1
 80071c4:	f101 0814 	add.w	r8, r1, #20
 80071c8:	00a3      	lsls	r3, r4, #2
 80071ca:	f100 0514 	add.w	r5, r0, #20
 80071ce:	9300      	str	r3, [sp, #0]
 80071d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80071d4:	9301      	str	r3, [sp, #4]
 80071d6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80071da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80071de:	3301      	adds	r3, #1
 80071e0:	429a      	cmp	r2, r3
 80071e2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80071e6:	fbb2 f6f3 	udiv	r6, r2, r3
 80071ea:	d32e      	bcc.n	800724a <quorem+0x96>
 80071ec:	f04f 0a00 	mov.w	sl, #0
 80071f0:	46c4      	mov	ip, r8
 80071f2:	46ae      	mov	lr, r5
 80071f4:	46d3      	mov	fp, sl
 80071f6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80071fa:	b298      	uxth	r0, r3
 80071fc:	fb06 a000 	mla	r0, r6, r0, sl
 8007200:	0c02      	lsrs	r2, r0, #16
 8007202:	0c1b      	lsrs	r3, r3, #16
 8007204:	fb06 2303 	mla	r3, r6, r3, r2
 8007208:	f8de 2000 	ldr.w	r2, [lr]
 800720c:	b280      	uxth	r0, r0
 800720e:	b292      	uxth	r2, r2
 8007210:	1a12      	subs	r2, r2, r0
 8007212:	445a      	add	r2, fp
 8007214:	f8de 0000 	ldr.w	r0, [lr]
 8007218:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800721c:	b29b      	uxth	r3, r3
 800721e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007222:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007226:	b292      	uxth	r2, r2
 8007228:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800722c:	45e1      	cmp	r9, ip
 800722e:	f84e 2b04 	str.w	r2, [lr], #4
 8007232:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007236:	d2de      	bcs.n	80071f6 <quorem+0x42>
 8007238:	9b00      	ldr	r3, [sp, #0]
 800723a:	58eb      	ldr	r3, [r5, r3]
 800723c:	b92b      	cbnz	r3, 800724a <quorem+0x96>
 800723e:	9b01      	ldr	r3, [sp, #4]
 8007240:	3b04      	subs	r3, #4
 8007242:	429d      	cmp	r5, r3
 8007244:	461a      	mov	r2, r3
 8007246:	d32f      	bcc.n	80072a8 <quorem+0xf4>
 8007248:	613c      	str	r4, [r7, #16]
 800724a:	4638      	mov	r0, r7
 800724c:	f001 fd14 	bl	8008c78 <__mcmp>
 8007250:	2800      	cmp	r0, #0
 8007252:	db25      	blt.n	80072a0 <quorem+0xec>
 8007254:	4629      	mov	r1, r5
 8007256:	2000      	movs	r0, #0
 8007258:	f858 2b04 	ldr.w	r2, [r8], #4
 800725c:	f8d1 c000 	ldr.w	ip, [r1]
 8007260:	fa1f fe82 	uxth.w	lr, r2
 8007264:	fa1f f38c 	uxth.w	r3, ip
 8007268:	eba3 030e 	sub.w	r3, r3, lr
 800726c:	4403      	add	r3, r0
 800726e:	0c12      	lsrs	r2, r2, #16
 8007270:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007274:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007278:	b29b      	uxth	r3, r3
 800727a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800727e:	45c1      	cmp	r9, r8
 8007280:	f841 3b04 	str.w	r3, [r1], #4
 8007284:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007288:	d2e6      	bcs.n	8007258 <quorem+0xa4>
 800728a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800728e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007292:	b922      	cbnz	r2, 800729e <quorem+0xea>
 8007294:	3b04      	subs	r3, #4
 8007296:	429d      	cmp	r5, r3
 8007298:	461a      	mov	r2, r3
 800729a:	d30b      	bcc.n	80072b4 <quorem+0x100>
 800729c:	613c      	str	r4, [r7, #16]
 800729e:	3601      	adds	r6, #1
 80072a0:	4630      	mov	r0, r6
 80072a2:	b003      	add	sp, #12
 80072a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072a8:	6812      	ldr	r2, [r2, #0]
 80072aa:	3b04      	subs	r3, #4
 80072ac:	2a00      	cmp	r2, #0
 80072ae:	d1cb      	bne.n	8007248 <quorem+0x94>
 80072b0:	3c01      	subs	r4, #1
 80072b2:	e7c6      	b.n	8007242 <quorem+0x8e>
 80072b4:	6812      	ldr	r2, [r2, #0]
 80072b6:	3b04      	subs	r3, #4
 80072b8:	2a00      	cmp	r2, #0
 80072ba:	d1ef      	bne.n	800729c <quorem+0xe8>
 80072bc:	3c01      	subs	r4, #1
 80072be:	e7ea      	b.n	8007296 <quorem+0xe2>
 80072c0:	2000      	movs	r0, #0
 80072c2:	e7ee      	b.n	80072a2 <quorem+0xee>
 80072c4:	0000      	movs	r0, r0
	...

080072c8 <_dtoa_r>:
 80072c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072cc:	69c7      	ldr	r7, [r0, #28]
 80072ce:	b097      	sub	sp, #92	@ 0x5c
 80072d0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80072d4:	ec55 4b10 	vmov	r4, r5, d0
 80072d8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80072da:	9107      	str	r1, [sp, #28]
 80072dc:	4681      	mov	r9, r0
 80072de:	920c      	str	r2, [sp, #48]	@ 0x30
 80072e0:	9311      	str	r3, [sp, #68]	@ 0x44
 80072e2:	b97f      	cbnz	r7, 8007304 <_dtoa_r+0x3c>
 80072e4:	2010      	movs	r0, #16
 80072e6:	f001 f943 	bl	8008570 <malloc>
 80072ea:	4602      	mov	r2, r0
 80072ec:	f8c9 001c 	str.w	r0, [r9, #28]
 80072f0:	b920      	cbnz	r0, 80072fc <_dtoa_r+0x34>
 80072f2:	4ba9      	ldr	r3, [pc, #676]	@ (8007598 <_dtoa_r+0x2d0>)
 80072f4:	21ef      	movs	r1, #239	@ 0xef
 80072f6:	48a9      	ldr	r0, [pc, #676]	@ (800759c <_dtoa_r+0x2d4>)
 80072f8:	f7ff ff3e 	bl	8007178 <__assert_func>
 80072fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007300:	6007      	str	r7, [r0, #0]
 8007302:	60c7      	str	r7, [r0, #12]
 8007304:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007308:	6819      	ldr	r1, [r3, #0]
 800730a:	b159      	cbz	r1, 8007324 <_dtoa_r+0x5c>
 800730c:	685a      	ldr	r2, [r3, #4]
 800730e:	604a      	str	r2, [r1, #4]
 8007310:	2301      	movs	r3, #1
 8007312:	4093      	lsls	r3, r2
 8007314:	608b      	str	r3, [r1, #8]
 8007316:	4648      	mov	r0, r9
 8007318:	f001 fa32 	bl	8008780 <_Bfree>
 800731c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007320:	2200      	movs	r2, #0
 8007322:	601a      	str	r2, [r3, #0]
 8007324:	1e2b      	subs	r3, r5, #0
 8007326:	bfb9      	ittee	lt
 8007328:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800732c:	9305      	strlt	r3, [sp, #20]
 800732e:	2300      	movge	r3, #0
 8007330:	6033      	strge	r3, [r6, #0]
 8007332:	9f05      	ldr	r7, [sp, #20]
 8007334:	4b9a      	ldr	r3, [pc, #616]	@ (80075a0 <_dtoa_r+0x2d8>)
 8007336:	bfbc      	itt	lt
 8007338:	2201      	movlt	r2, #1
 800733a:	6032      	strlt	r2, [r6, #0]
 800733c:	43bb      	bics	r3, r7
 800733e:	d112      	bne.n	8007366 <_dtoa_r+0x9e>
 8007340:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007342:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007346:	6013      	str	r3, [r2, #0]
 8007348:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800734c:	4323      	orrs	r3, r4
 800734e:	f000 855a 	beq.w	8007e06 <_dtoa_r+0xb3e>
 8007352:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007354:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80075b4 <_dtoa_r+0x2ec>
 8007358:	2b00      	cmp	r3, #0
 800735a:	f000 855c 	beq.w	8007e16 <_dtoa_r+0xb4e>
 800735e:	f10a 0303 	add.w	r3, sl, #3
 8007362:	f000 bd56 	b.w	8007e12 <_dtoa_r+0xb4a>
 8007366:	ed9d 7b04 	vldr	d7, [sp, #16]
 800736a:	2200      	movs	r2, #0
 800736c:	ec51 0b17 	vmov	r0, r1, d7
 8007370:	2300      	movs	r3, #0
 8007372:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007376:	f7f9 fbbf 	bl	8000af8 <__aeabi_dcmpeq>
 800737a:	4680      	mov	r8, r0
 800737c:	b158      	cbz	r0, 8007396 <_dtoa_r+0xce>
 800737e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007380:	2301      	movs	r3, #1
 8007382:	6013      	str	r3, [r2, #0]
 8007384:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007386:	b113      	cbz	r3, 800738e <_dtoa_r+0xc6>
 8007388:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800738a:	4b86      	ldr	r3, [pc, #536]	@ (80075a4 <_dtoa_r+0x2dc>)
 800738c:	6013      	str	r3, [r2, #0]
 800738e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80075b8 <_dtoa_r+0x2f0>
 8007392:	f000 bd40 	b.w	8007e16 <_dtoa_r+0xb4e>
 8007396:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800739a:	aa14      	add	r2, sp, #80	@ 0x50
 800739c:	a915      	add	r1, sp, #84	@ 0x54
 800739e:	4648      	mov	r0, r9
 80073a0:	f001 fd8a 	bl	8008eb8 <__d2b>
 80073a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80073a8:	9002      	str	r0, [sp, #8]
 80073aa:	2e00      	cmp	r6, #0
 80073ac:	d078      	beq.n	80074a0 <_dtoa_r+0x1d8>
 80073ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073b0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80073b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80073bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80073c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80073c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80073c8:	4619      	mov	r1, r3
 80073ca:	2200      	movs	r2, #0
 80073cc:	4b76      	ldr	r3, [pc, #472]	@ (80075a8 <_dtoa_r+0x2e0>)
 80073ce:	f7f8 ff73 	bl	80002b8 <__aeabi_dsub>
 80073d2:	a36b      	add	r3, pc, #428	@ (adr r3, 8007580 <_dtoa_r+0x2b8>)
 80073d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073d8:	f7f9 f926 	bl	8000628 <__aeabi_dmul>
 80073dc:	a36a      	add	r3, pc, #424	@ (adr r3, 8007588 <_dtoa_r+0x2c0>)
 80073de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e2:	f7f8 ff6b 	bl	80002bc <__adddf3>
 80073e6:	4604      	mov	r4, r0
 80073e8:	4630      	mov	r0, r6
 80073ea:	460d      	mov	r5, r1
 80073ec:	f7f9 f8b2 	bl	8000554 <__aeabi_i2d>
 80073f0:	a367      	add	r3, pc, #412	@ (adr r3, 8007590 <_dtoa_r+0x2c8>)
 80073f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f6:	f7f9 f917 	bl	8000628 <__aeabi_dmul>
 80073fa:	4602      	mov	r2, r0
 80073fc:	460b      	mov	r3, r1
 80073fe:	4620      	mov	r0, r4
 8007400:	4629      	mov	r1, r5
 8007402:	f7f8 ff5b 	bl	80002bc <__adddf3>
 8007406:	4604      	mov	r4, r0
 8007408:	460d      	mov	r5, r1
 800740a:	f7f9 fbbd 	bl	8000b88 <__aeabi_d2iz>
 800740e:	2200      	movs	r2, #0
 8007410:	4607      	mov	r7, r0
 8007412:	2300      	movs	r3, #0
 8007414:	4620      	mov	r0, r4
 8007416:	4629      	mov	r1, r5
 8007418:	f7f9 fb78 	bl	8000b0c <__aeabi_dcmplt>
 800741c:	b140      	cbz	r0, 8007430 <_dtoa_r+0x168>
 800741e:	4638      	mov	r0, r7
 8007420:	f7f9 f898 	bl	8000554 <__aeabi_i2d>
 8007424:	4622      	mov	r2, r4
 8007426:	462b      	mov	r3, r5
 8007428:	f7f9 fb66 	bl	8000af8 <__aeabi_dcmpeq>
 800742c:	b900      	cbnz	r0, 8007430 <_dtoa_r+0x168>
 800742e:	3f01      	subs	r7, #1
 8007430:	2f16      	cmp	r7, #22
 8007432:	d852      	bhi.n	80074da <_dtoa_r+0x212>
 8007434:	4b5d      	ldr	r3, [pc, #372]	@ (80075ac <_dtoa_r+0x2e4>)
 8007436:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800743a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800743e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007442:	f7f9 fb63 	bl	8000b0c <__aeabi_dcmplt>
 8007446:	2800      	cmp	r0, #0
 8007448:	d049      	beq.n	80074de <_dtoa_r+0x216>
 800744a:	3f01      	subs	r7, #1
 800744c:	2300      	movs	r3, #0
 800744e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007450:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007452:	1b9b      	subs	r3, r3, r6
 8007454:	1e5a      	subs	r2, r3, #1
 8007456:	bf45      	ittet	mi
 8007458:	f1c3 0301 	rsbmi	r3, r3, #1
 800745c:	9300      	strmi	r3, [sp, #0]
 800745e:	2300      	movpl	r3, #0
 8007460:	2300      	movmi	r3, #0
 8007462:	9206      	str	r2, [sp, #24]
 8007464:	bf54      	ite	pl
 8007466:	9300      	strpl	r3, [sp, #0]
 8007468:	9306      	strmi	r3, [sp, #24]
 800746a:	2f00      	cmp	r7, #0
 800746c:	db39      	blt.n	80074e2 <_dtoa_r+0x21a>
 800746e:	9b06      	ldr	r3, [sp, #24]
 8007470:	970d      	str	r7, [sp, #52]	@ 0x34
 8007472:	443b      	add	r3, r7
 8007474:	9306      	str	r3, [sp, #24]
 8007476:	2300      	movs	r3, #0
 8007478:	9308      	str	r3, [sp, #32]
 800747a:	9b07      	ldr	r3, [sp, #28]
 800747c:	2b09      	cmp	r3, #9
 800747e:	d863      	bhi.n	8007548 <_dtoa_r+0x280>
 8007480:	2b05      	cmp	r3, #5
 8007482:	bfc4      	itt	gt
 8007484:	3b04      	subgt	r3, #4
 8007486:	9307      	strgt	r3, [sp, #28]
 8007488:	9b07      	ldr	r3, [sp, #28]
 800748a:	f1a3 0302 	sub.w	r3, r3, #2
 800748e:	bfcc      	ite	gt
 8007490:	2400      	movgt	r4, #0
 8007492:	2401      	movle	r4, #1
 8007494:	2b03      	cmp	r3, #3
 8007496:	d863      	bhi.n	8007560 <_dtoa_r+0x298>
 8007498:	e8df f003 	tbb	[pc, r3]
 800749c:	2b375452 	.word	0x2b375452
 80074a0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80074a4:	441e      	add	r6, r3
 80074a6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80074aa:	2b20      	cmp	r3, #32
 80074ac:	bfc1      	itttt	gt
 80074ae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80074b2:	409f      	lslgt	r7, r3
 80074b4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80074b8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80074bc:	bfd6      	itet	le
 80074be:	f1c3 0320 	rsble	r3, r3, #32
 80074c2:	ea47 0003 	orrgt.w	r0, r7, r3
 80074c6:	fa04 f003 	lslle.w	r0, r4, r3
 80074ca:	f7f9 f833 	bl	8000534 <__aeabi_ui2d>
 80074ce:	2201      	movs	r2, #1
 80074d0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80074d4:	3e01      	subs	r6, #1
 80074d6:	9212      	str	r2, [sp, #72]	@ 0x48
 80074d8:	e776      	b.n	80073c8 <_dtoa_r+0x100>
 80074da:	2301      	movs	r3, #1
 80074dc:	e7b7      	b.n	800744e <_dtoa_r+0x186>
 80074de:	9010      	str	r0, [sp, #64]	@ 0x40
 80074e0:	e7b6      	b.n	8007450 <_dtoa_r+0x188>
 80074e2:	9b00      	ldr	r3, [sp, #0]
 80074e4:	1bdb      	subs	r3, r3, r7
 80074e6:	9300      	str	r3, [sp, #0]
 80074e8:	427b      	negs	r3, r7
 80074ea:	9308      	str	r3, [sp, #32]
 80074ec:	2300      	movs	r3, #0
 80074ee:	930d      	str	r3, [sp, #52]	@ 0x34
 80074f0:	e7c3      	b.n	800747a <_dtoa_r+0x1b2>
 80074f2:	2301      	movs	r3, #1
 80074f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80074f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80074f8:	eb07 0b03 	add.w	fp, r7, r3
 80074fc:	f10b 0301 	add.w	r3, fp, #1
 8007500:	2b01      	cmp	r3, #1
 8007502:	9303      	str	r3, [sp, #12]
 8007504:	bfb8      	it	lt
 8007506:	2301      	movlt	r3, #1
 8007508:	e006      	b.n	8007518 <_dtoa_r+0x250>
 800750a:	2301      	movs	r3, #1
 800750c:	9309      	str	r3, [sp, #36]	@ 0x24
 800750e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007510:	2b00      	cmp	r3, #0
 8007512:	dd28      	ble.n	8007566 <_dtoa_r+0x29e>
 8007514:	469b      	mov	fp, r3
 8007516:	9303      	str	r3, [sp, #12]
 8007518:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800751c:	2100      	movs	r1, #0
 800751e:	2204      	movs	r2, #4
 8007520:	f102 0514 	add.w	r5, r2, #20
 8007524:	429d      	cmp	r5, r3
 8007526:	d926      	bls.n	8007576 <_dtoa_r+0x2ae>
 8007528:	6041      	str	r1, [r0, #4]
 800752a:	4648      	mov	r0, r9
 800752c:	f001 f8e8 	bl	8008700 <_Balloc>
 8007530:	4682      	mov	sl, r0
 8007532:	2800      	cmp	r0, #0
 8007534:	d142      	bne.n	80075bc <_dtoa_r+0x2f4>
 8007536:	4b1e      	ldr	r3, [pc, #120]	@ (80075b0 <_dtoa_r+0x2e8>)
 8007538:	4602      	mov	r2, r0
 800753a:	f240 11af 	movw	r1, #431	@ 0x1af
 800753e:	e6da      	b.n	80072f6 <_dtoa_r+0x2e>
 8007540:	2300      	movs	r3, #0
 8007542:	e7e3      	b.n	800750c <_dtoa_r+0x244>
 8007544:	2300      	movs	r3, #0
 8007546:	e7d5      	b.n	80074f4 <_dtoa_r+0x22c>
 8007548:	2401      	movs	r4, #1
 800754a:	2300      	movs	r3, #0
 800754c:	9307      	str	r3, [sp, #28]
 800754e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007550:	f04f 3bff 	mov.w	fp, #4294967295
 8007554:	2200      	movs	r2, #0
 8007556:	f8cd b00c 	str.w	fp, [sp, #12]
 800755a:	2312      	movs	r3, #18
 800755c:	920c      	str	r2, [sp, #48]	@ 0x30
 800755e:	e7db      	b.n	8007518 <_dtoa_r+0x250>
 8007560:	2301      	movs	r3, #1
 8007562:	9309      	str	r3, [sp, #36]	@ 0x24
 8007564:	e7f4      	b.n	8007550 <_dtoa_r+0x288>
 8007566:	f04f 0b01 	mov.w	fp, #1
 800756a:	f8cd b00c 	str.w	fp, [sp, #12]
 800756e:	465b      	mov	r3, fp
 8007570:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007574:	e7d0      	b.n	8007518 <_dtoa_r+0x250>
 8007576:	3101      	adds	r1, #1
 8007578:	0052      	lsls	r2, r2, #1
 800757a:	e7d1      	b.n	8007520 <_dtoa_r+0x258>
 800757c:	f3af 8000 	nop.w
 8007580:	636f4361 	.word	0x636f4361
 8007584:	3fd287a7 	.word	0x3fd287a7
 8007588:	8b60c8b3 	.word	0x8b60c8b3
 800758c:	3fc68a28 	.word	0x3fc68a28
 8007590:	509f79fb 	.word	0x509f79fb
 8007594:	3fd34413 	.word	0x3fd34413
 8007598:	0800a272 	.word	0x0800a272
 800759c:	0800a334 	.word	0x0800a334
 80075a0:	7ff00000 	.word	0x7ff00000
 80075a4:	0800a24f 	.word	0x0800a24f
 80075a8:	3ff80000 	.word	0x3ff80000
 80075ac:	0800a4f0 	.word	0x0800a4f0
 80075b0:	0800a38c 	.word	0x0800a38c
 80075b4:	0800a330 	.word	0x0800a330
 80075b8:	0800a24e 	.word	0x0800a24e
 80075bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80075c0:	6018      	str	r0, [r3, #0]
 80075c2:	9b03      	ldr	r3, [sp, #12]
 80075c4:	2b0e      	cmp	r3, #14
 80075c6:	f200 80a1 	bhi.w	800770c <_dtoa_r+0x444>
 80075ca:	2c00      	cmp	r4, #0
 80075cc:	f000 809e 	beq.w	800770c <_dtoa_r+0x444>
 80075d0:	2f00      	cmp	r7, #0
 80075d2:	dd33      	ble.n	800763c <_dtoa_r+0x374>
 80075d4:	4b9c      	ldr	r3, [pc, #624]	@ (8007848 <_dtoa_r+0x580>)
 80075d6:	f007 020f 	and.w	r2, r7, #15
 80075da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80075de:	ed93 7b00 	vldr	d7, [r3]
 80075e2:	05f8      	lsls	r0, r7, #23
 80075e4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80075e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80075ec:	d516      	bpl.n	800761c <_dtoa_r+0x354>
 80075ee:	4b97      	ldr	r3, [pc, #604]	@ (800784c <_dtoa_r+0x584>)
 80075f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80075f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80075f8:	f7f9 f940 	bl	800087c <__aeabi_ddiv>
 80075fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007600:	f004 040f 	and.w	r4, r4, #15
 8007604:	2603      	movs	r6, #3
 8007606:	4d91      	ldr	r5, [pc, #580]	@ (800784c <_dtoa_r+0x584>)
 8007608:	b954      	cbnz	r4, 8007620 <_dtoa_r+0x358>
 800760a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800760e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007612:	f7f9 f933 	bl	800087c <__aeabi_ddiv>
 8007616:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800761a:	e028      	b.n	800766e <_dtoa_r+0x3a6>
 800761c:	2602      	movs	r6, #2
 800761e:	e7f2      	b.n	8007606 <_dtoa_r+0x33e>
 8007620:	07e1      	lsls	r1, r4, #31
 8007622:	d508      	bpl.n	8007636 <_dtoa_r+0x36e>
 8007624:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007628:	e9d5 2300 	ldrd	r2, r3, [r5]
 800762c:	f7f8 fffc 	bl	8000628 <__aeabi_dmul>
 8007630:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007634:	3601      	adds	r6, #1
 8007636:	1064      	asrs	r4, r4, #1
 8007638:	3508      	adds	r5, #8
 800763a:	e7e5      	b.n	8007608 <_dtoa_r+0x340>
 800763c:	f000 80af 	beq.w	800779e <_dtoa_r+0x4d6>
 8007640:	427c      	negs	r4, r7
 8007642:	4b81      	ldr	r3, [pc, #516]	@ (8007848 <_dtoa_r+0x580>)
 8007644:	4d81      	ldr	r5, [pc, #516]	@ (800784c <_dtoa_r+0x584>)
 8007646:	f004 020f 	and.w	r2, r4, #15
 800764a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800764e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007652:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007656:	f7f8 ffe7 	bl	8000628 <__aeabi_dmul>
 800765a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800765e:	1124      	asrs	r4, r4, #4
 8007660:	2300      	movs	r3, #0
 8007662:	2602      	movs	r6, #2
 8007664:	2c00      	cmp	r4, #0
 8007666:	f040 808f 	bne.w	8007788 <_dtoa_r+0x4c0>
 800766a:	2b00      	cmp	r3, #0
 800766c:	d1d3      	bne.n	8007616 <_dtoa_r+0x34e>
 800766e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007670:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007674:	2b00      	cmp	r3, #0
 8007676:	f000 8094 	beq.w	80077a2 <_dtoa_r+0x4da>
 800767a:	4b75      	ldr	r3, [pc, #468]	@ (8007850 <_dtoa_r+0x588>)
 800767c:	2200      	movs	r2, #0
 800767e:	4620      	mov	r0, r4
 8007680:	4629      	mov	r1, r5
 8007682:	f7f9 fa43 	bl	8000b0c <__aeabi_dcmplt>
 8007686:	2800      	cmp	r0, #0
 8007688:	f000 808b 	beq.w	80077a2 <_dtoa_r+0x4da>
 800768c:	9b03      	ldr	r3, [sp, #12]
 800768e:	2b00      	cmp	r3, #0
 8007690:	f000 8087 	beq.w	80077a2 <_dtoa_r+0x4da>
 8007694:	f1bb 0f00 	cmp.w	fp, #0
 8007698:	dd34      	ble.n	8007704 <_dtoa_r+0x43c>
 800769a:	4620      	mov	r0, r4
 800769c:	4b6d      	ldr	r3, [pc, #436]	@ (8007854 <_dtoa_r+0x58c>)
 800769e:	2200      	movs	r2, #0
 80076a0:	4629      	mov	r1, r5
 80076a2:	f7f8 ffc1 	bl	8000628 <__aeabi_dmul>
 80076a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80076aa:	f107 38ff 	add.w	r8, r7, #4294967295
 80076ae:	3601      	adds	r6, #1
 80076b0:	465c      	mov	r4, fp
 80076b2:	4630      	mov	r0, r6
 80076b4:	f7f8 ff4e 	bl	8000554 <__aeabi_i2d>
 80076b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076bc:	f7f8 ffb4 	bl	8000628 <__aeabi_dmul>
 80076c0:	4b65      	ldr	r3, [pc, #404]	@ (8007858 <_dtoa_r+0x590>)
 80076c2:	2200      	movs	r2, #0
 80076c4:	f7f8 fdfa 	bl	80002bc <__adddf3>
 80076c8:	4605      	mov	r5, r0
 80076ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80076ce:	2c00      	cmp	r4, #0
 80076d0:	d16a      	bne.n	80077a8 <_dtoa_r+0x4e0>
 80076d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076d6:	4b61      	ldr	r3, [pc, #388]	@ (800785c <_dtoa_r+0x594>)
 80076d8:	2200      	movs	r2, #0
 80076da:	f7f8 fded 	bl	80002b8 <__aeabi_dsub>
 80076de:	4602      	mov	r2, r0
 80076e0:	460b      	mov	r3, r1
 80076e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80076e6:	462a      	mov	r2, r5
 80076e8:	4633      	mov	r3, r6
 80076ea:	f7f9 fa2d 	bl	8000b48 <__aeabi_dcmpgt>
 80076ee:	2800      	cmp	r0, #0
 80076f0:	f040 8298 	bne.w	8007c24 <_dtoa_r+0x95c>
 80076f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076f8:	462a      	mov	r2, r5
 80076fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80076fe:	f7f9 fa05 	bl	8000b0c <__aeabi_dcmplt>
 8007702:	bb38      	cbnz	r0, 8007754 <_dtoa_r+0x48c>
 8007704:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007708:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800770c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800770e:	2b00      	cmp	r3, #0
 8007710:	f2c0 8157 	blt.w	80079c2 <_dtoa_r+0x6fa>
 8007714:	2f0e      	cmp	r7, #14
 8007716:	f300 8154 	bgt.w	80079c2 <_dtoa_r+0x6fa>
 800771a:	4b4b      	ldr	r3, [pc, #300]	@ (8007848 <_dtoa_r+0x580>)
 800771c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007720:	ed93 7b00 	vldr	d7, [r3]
 8007724:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007726:	2b00      	cmp	r3, #0
 8007728:	ed8d 7b00 	vstr	d7, [sp]
 800772c:	f280 80e5 	bge.w	80078fa <_dtoa_r+0x632>
 8007730:	9b03      	ldr	r3, [sp, #12]
 8007732:	2b00      	cmp	r3, #0
 8007734:	f300 80e1 	bgt.w	80078fa <_dtoa_r+0x632>
 8007738:	d10c      	bne.n	8007754 <_dtoa_r+0x48c>
 800773a:	4b48      	ldr	r3, [pc, #288]	@ (800785c <_dtoa_r+0x594>)
 800773c:	2200      	movs	r2, #0
 800773e:	ec51 0b17 	vmov	r0, r1, d7
 8007742:	f7f8 ff71 	bl	8000628 <__aeabi_dmul>
 8007746:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800774a:	f7f9 f9f3 	bl	8000b34 <__aeabi_dcmpge>
 800774e:	2800      	cmp	r0, #0
 8007750:	f000 8266 	beq.w	8007c20 <_dtoa_r+0x958>
 8007754:	2400      	movs	r4, #0
 8007756:	4625      	mov	r5, r4
 8007758:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800775a:	4656      	mov	r6, sl
 800775c:	ea6f 0803 	mvn.w	r8, r3
 8007760:	2700      	movs	r7, #0
 8007762:	4621      	mov	r1, r4
 8007764:	4648      	mov	r0, r9
 8007766:	f001 f80b 	bl	8008780 <_Bfree>
 800776a:	2d00      	cmp	r5, #0
 800776c:	f000 80bd 	beq.w	80078ea <_dtoa_r+0x622>
 8007770:	b12f      	cbz	r7, 800777e <_dtoa_r+0x4b6>
 8007772:	42af      	cmp	r7, r5
 8007774:	d003      	beq.n	800777e <_dtoa_r+0x4b6>
 8007776:	4639      	mov	r1, r7
 8007778:	4648      	mov	r0, r9
 800777a:	f001 f801 	bl	8008780 <_Bfree>
 800777e:	4629      	mov	r1, r5
 8007780:	4648      	mov	r0, r9
 8007782:	f000 fffd 	bl	8008780 <_Bfree>
 8007786:	e0b0      	b.n	80078ea <_dtoa_r+0x622>
 8007788:	07e2      	lsls	r2, r4, #31
 800778a:	d505      	bpl.n	8007798 <_dtoa_r+0x4d0>
 800778c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007790:	f7f8 ff4a 	bl	8000628 <__aeabi_dmul>
 8007794:	3601      	adds	r6, #1
 8007796:	2301      	movs	r3, #1
 8007798:	1064      	asrs	r4, r4, #1
 800779a:	3508      	adds	r5, #8
 800779c:	e762      	b.n	8007664 <_dtoa_r+0x39c>
 800779e:	2602      	movs	r6, #2
 80077a0:	e765      	b.n	800766e <_dtoa_r+0x3a6>
 80077a2:	9c03      	ldr	r4, [sp, #12]
 80077a4:	46b8      	mov	r8, r7
 80077a6:	e784      	b.n	80076b2 <_dtoa_r+0x3ea>
 80077a8:	4b27      	ldr	r3, [pc, #156]	@ (8007848 <_dtoa_r+0x580>)
 80077aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80077ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80077b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80077b4:	4454      	add	r4, sl
 80077b6:	2900      	cmp	r1, #0
 80077b8:	d054      	beq.n	8007864 <_dtoa_r+0x59c>
 80077ba:	4929      	ldr	r1, [pc, #164]	@ (8007860 <_dtoa_r+0x598>)
 80077bc:	2000      	movs	r0, #0
 80077be:	f7f9 f85d 	bl	800087c <__aeabi_ddiv>
 80077c2:	4633      	mov	r3, r6
 80077c4:	462a      	mov	r2, r5
 80077c6:	f7f8 fd77 	bl	80002b8 <__aeabi_dsub>
 80077ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80077ce:	4656      	mov	r6, sl
 80077d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077d4:	f7f9 f9d8 	bl	8000b88 <__aeabi_d2iz>
 80077d8:	4605      	mov	r5, r0
 80077da:	f7f8 febb 	bl	8000554 <__aeabi_i2d>
 80077de:	4602      	mov	r2, r0
 80077e0:	460b      	mov	r3, r1
 80077e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077e6:	f7f8 fd67 	bl	80002b8 <__aeabi_dsub>
 80077ea:	3530      	adds	r5, #48	@ 0x30
 80077ec:	4602      	mov	r2, r0
 80077ee:	460b      	mov	r3, r1
 80077f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80077f4:	f806 5b01 	strb.w	r5, [r6], #1
 80077f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80077fc:	f7f9 f986 	bl	8000b0c <__aeabi_dcmplt>
 8007800:	2800      	cmp	r0, #0
 8007802:	d172      	bne.n	80078ea <_dtoa_r+0x622>
 8007804:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007808:	4911      	ldr	r1, [pc, #68]	@ (8007850 <_dtoa_r+0x588>)
 800780a:	2000      	movs	r0, #0
 800780c:	f7f8 fd54 	bl	80002b8 <__aeabi_dsub>
 8007810:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007814:	f7f9 f97a 	bl	8000b0c <__aeabi_dcmplt>
 8007818:	2800      	cmp	r0, #0
 800781a:	f040 80b4 	bne.w	8007986 <_dtoa_r+0x6be>
 800781e:	42a6      	cmp	r6, r4
 8007820:	f43f af70 	beq.w	8007704 <_dtoa_r+0x43c>
 8007824:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007828:	4b0a      	ldr	r3, [pc, #40]	@ (8007854 <_dtoa_r+0x58c>)
 800782a:	2200      	movs	r2, #0
 800782c:	f7f8 fefc 	bl	8000628 <__aeabi_dmul>
 8007830:	4b08      	ldr	r3, [pc, #32]	@ (8007854 <_dtoa_r+0x58c>)
 8007832:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007836:	2200      	movs	r2, #0
 8007838:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800783c:	f7f8 fef4 	bl	8000628 <__aeabi_dmul>
 8007840:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007844:	e7c4      	b.n	80077d0 <_dtoa_r+0x508>
 8007846:	bf00      	nop
 8007848:	0800a4f0 	.word	0x0800a4f0
 800784c:	0800a4c8 	.word	0x0800a4c8
 8007850:	3ff00000 	.word	0x3ff00000
 8007854:	40240000 	.word	0x40240000
 8007858:	401c0000 	.word	0x401c0000
 800785c:	40140000 	.word	0x40140000
 8007860:	3fe00000 	.word	0x3fe00000
 8007864:	4631      	mov	r1, r6
 8007866:	4628      	mov	r0, r5
 8007868:	f7f8 fede 	bl	8000628 <__aeabi_dmul>
 800786c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007870:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007872:	4656      	mov	r6, sl
 8007874:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007878:	f7f9 f986 	bl	8000b88 <__aeabi_d2iz>
 800787c:	4605      	mov	r5, r0
 800787e:	f7f8 fe69 	bl	8000554 <__aeabi_i2d>
 8007882:	4602      	mov	r2, r0
 8007884:	460b      	mov	r3, r1
 8007886:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800788a:	f7f8 fd15 	bl	80002b8 <__aeabi_dsub>
 800788e:	3530      	adds	r5, #48	@ 0x30
 8007890:	f806 5b01 	strb.w	r5, [r6], #1
 8007894:	4602      	mov	r2, r0
 8007896:	460b      	mov	r3, r1
 8007898:	42a6      	cmp	r6, r4
 800789a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800789e:	f04f 0200 	mov.w	r2, #0
 80078a2:	d124      	bne.n	80078ee <_dtoa_r+0x626>
 80078a4:	4baf      	ldr	r3, [pc, #700]	@ (8007b64 <_dtoa_r+0x89c>)
 80078a6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80078aa:	f7f8 fd07 	bl	80002bc <__adddf3>
 80078ae:	4602      	mov	r2, r0
 80078b0:	460b      	mov	r3, r1
 80078b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078b6:	f7f9 f947 	bl	8000b48 <__aeabi_dcmpgt>
 80078ba:	2800      	cmp	r0, #0
 80078bc:	d163      	bne.n	8007986 <_dtoa_r+0x6be>
 80078be:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80078c2:	49a8      	ldr	r1, [pc, #672]	@ (8007b64 <_dtoa_r+0x89c>)
 80078c4:	2000      	movs	r0, #0
 80078c6:	f7f8 fcf7 	bl	80002b8 <__aeabi_dsub>
 80078ca:	4602      	mov	r2, r0
 80078cc:	460b      	mov	r3, r1
 80078ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078d2:	f7f9 f91b 	bl	8000b0c <__aeabi_dcmplt>
 80078d6:	2800      	cmp	r0, #0
 80078d8:	f43f af14 	beq.w	8007704 <_dtoa_r+0x43c>
 80078dc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80078de:	1e73      	subs	r3, r6, #1
 80078e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80078e2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80078e6:	2b30      	cmp	r3, #48	@ 0x30
 80078e8:	d0f8      	beq.n	80078dc <_dtoa_r+0x614>
 80078ea:	4647      	mov	r7, r8
 80078ec:	e03b      	b.n	8007966 <_dtoa_r+0x69e>
 80078ee:	4b9e      	ldr	r3, [pc, #632]	@ (8007b68 <_dtoa_r+0x8a0>)
 80078f0:	f7f8 fe9a 	bl	8000628 <__aeabi_dmul>
 80078f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80078f8:	e7bc      	b.n	8007874 <_dtoa_r+0x5ac>
 80078fa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80078fe:	4656      	mov	r6, sl
 8007900:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007904:	4620      	mov	r0, r4
 8007906:	4629      	mov	r1, r5
 8007908:	f7f8 ffb8 	bl	800087c <__aeabi_ddiv>
 800790c:	f7f9 f93c 	bl	8000b88 <__aeabi_d2iz>
 8007910:	4680      	mov	r8, r0
 8007912:	f7f8 fe1f 	bl	8000554 <__aeabi_i2d>
 8007916:	e9dd 2300 	ldrd	r2, r3, [sp]
 800791a:	f7f8 fe85 	bl	8000628 <__aeabi_dmul>
 800791e:	4602      	mov	r2, r0
 8007920:	460b      	mov	r3, r1
 8007922:	4620      	mov	r0, r4
 8007924:	4629      	mov	r1, r5
 8007926:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800792a:	f7f8 fcc5 	bl	80002b8 <__aeabi_dsub>
 800792e:	f806 4b01 	strb.w	r4, [r6], #1
 8007932:	9d03      	ldr	r5, [sp, #12]
 8007934:	eba6 040a 	sub.w	r4, r6, sl
 8007938:	42a5      	cmp	r5, r4
 800793a:	4602      	mov	r2, r0
 800793c:	460b      	mov	r3, r1
 800793e:	d133      	bne.n	80079a8 <_dtoa_r+0x6e0>
 8007940:	f7f8 fcbc 	bl	80002bc <__adddf3>
 8007944:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007948:	4604      	mov	r4, r0
 800794a:	460d      	mov	r5, r1
 800794c:	f7f9 f8fc 	bl	8000b48 <__aeabi_dcmpgt>
 8007950:	b9c0      	cbnz	r0, 8007984 <_dtoa_r+0x6bc>
 8007952:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007956:	4620      	mov	r0, r4
 8007958:	4629      	mov	r1, r5
 800795a:	f7f9 f8cd 	bl	8000af8 <__aeabi_dcmpeq>
 800795e:	b110      	cbz	r0, 8007966 <_dtoa_r+0x69e>
 8007960:	f018 0f01 	tst.w	r8, #1
 8007964:	d10e      	bne.n	8007984 <_dtoa_r+0x6bc>
 8007966:	9902      	ldr	r1, [sp, #8]
 8007968:	4648      	mov	r0, r9
 800796a:	f000 ff09 	bl	8008780 <_Bfree>
 800796e:	2300      	movs	r3, #0
 8007970:	7033      	strb	r3, [r6, #0]
 8007972:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007974:	3701      	adds	r7, #1
 8007976:	601f      	str	r7, [r3, #0]
 8007978:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800797a:	2b00      	cmp	r3, #0
 800797c:	f000 824b 	beq.w	8007e16 <_dtoa_r+0xb4e>
 8007980:	601e      	str	r6, [r3, #0]
 8007982:	e248      	b.n	8007e16 <_dtoa_r+0xb4e>
 8007984:	46b8      	mov	r8, r7
 8007986:	4633      	mov	r3, r6
 8007988:	461e      	mov	r6, r3
 800798a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800798e:	2a39      	cmp	r2, #57	@ 0x39
 8007990:	d106      	bne.n	80079a0 <_dtoa_r+0x6d8>
 8007992:	459a      	cmp	sl, r3
 8007994:	d1f8      	bne.n	8007988 <_dtoa_r+0x6c0>
 8007996:	2230      	movs	r2, #48	@ 0x30
 8007998:	f108 0801 	add.w	r8, r8, #1
 800799c:	f88a 2000 	strb.w	r2, [sl]
 80079a0:	781a      	ldrb	r2, [r3, #0]
 80079a2:	3201      	adds	r2, #1
 80079a4:	701a      	strb	r2, [r3, #0]
 80079a6:	e7a0      	b.n	80078ea <_dtoa_r+0x622>
 80079a8:	4b6f      	ldr	r3, [pc, #444]	@ (8007b68 <_dtoa_r+0x8a0>)
 80079aa:	2200      	movs	r2, #0
 80079ac:	f7f8 fe3c 	bl	8000628 <__aeabi_dmul>
 80079b0:	2200      	movs	r2, #0
 80079b2:	2300      	movs	r3, #0
 80079b4:	4604      	mov	r4, r0
 80079b6:	460d      	mov	r5, r1
 80079b8:	f7f9 f89e 	bl	8000af8 <__aeabi_dcmpeq>
 80079bc:	2800      	cmp	r0, #0
 80079be:	d09f      	beq.n	8007900 <_dtoa_r+0x638>
 80079c0:	e7d1      	b.n	8007966 <_dtoa_r+0x69e>
 80079c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079c4:	2a00      	cmp	r2, #0
 80079c6:	f000 80ea 	beq.w	8007b9e <_dtoa_r+0x8d6>
 80079ca:	9a07      	ldr	r2, [sp, #28]
 80079cc:	2a01      	cmp	r2, #1
 80079ce:	f300 80cd 	bgt.w	8007b6c <_dtoa_r+0x8a4>
 80079d2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80079d4:	2a00      	cmp	r2, #0
 80079d6:	f000 80c1 	beq.w	8007b5c <_dtoa_r+0x894>
 80079da:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80079de:	9c08      	ldr	r4, [sp, #32]
 80079e0:	9e00      	ldr	r6, [sp, #0]
 80079e2:	9a00      	ldr	r2, [sp, #0]
 80079e4:	441a      	add	r2, r3
 80079e6:	9200      	str	r2, [sp, #0]
 80079e8:	9a06      	ldr	r2, [sp, #24]
 80079ea:	2101      	movs	r1, #1
 80079ec:	441a      	add	r2, r3
 80079ee:	4648      	mov	r0, r9
 80079f0:	9206      	str	r2, [sp, #24]
 80079f2:	f000 ffc3 	bl	800897c <__i2b>
 80079f6:	4605      	mov	r5, r0
 80079f8:	b166      	cbz	r6, 8007a14 <_dtoa_r+0x74c>
 80079fa:	9b06      	ldr	r3, [sp, #24]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	dd09      	ble.n	8007a14 <_dtoa_r+0x74c>
 8007a00:	42b3      	cmp	r3, r6
 8007a02:	9a00      	ldr	r2, [sp, #0]
 8007a04:	bfa8      	it	ge
 8007a06:	4633      	movge	r3, r6
 8007a08:	1ad2      	subs	r2, r2, r3
 8007a0a:	9200      	str	r2, [sp, #0]
 8007a0c:	9a06      	ldr	r2, [sp, #24]
 8007a0e:	1af6      	subs	r6, r6, r3
 8007a10:	1ad3      	subs	r3, r2, r3
 8007a12:	9306      	str	r3, [sp, #24]
 8007a14:	9b08      	ldr	r3, [sp, #32]
 8007a16:	b30b      	cbz	r3, 8007a5c <_dtoa_r+0x794>
 8007a18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	f000 80c6 	beq.w	8007bac <_dtoa_r+0x8e4>
 8007a20:	2c00      	cmp	r4, #0
 8007a22:	f000 80c0 	beq.w	8007ba6 <_dtoa_r+0x8de>
 8007a26:	4629      	mov	r1, r5
 8007a28:	4622      	mov	r2, r4
 8007a2a:	4648      	mov	r0, r9
 8007a2c:	f001 f85e 	bl	8008aec <__pow5mult>
 8007a30:	9a02      	ldr	r2, [sp, #8]
 8007a32:	4601      	mov	r1, r0
 8007a34:	4605      	mov	r5, r0
 8007a36:	4648      	mov	r0, r9
 8007a38:	f000 ffb6 	bl	80089a8 <__multiply>
 8007a3c:	9902      	ldr	r1, [sp, #8]
 8007a3e:	4680      	mov	r8, r0
 8007a40:	4648      	mov	r0, r9
 8007a42:	f000 fe9d 	bl	8008780 <_Bfree>
 8007a46:	9b08      	ldr	r3, [sp, #32]
 8007a48:	1b1b      	subs	r3, r3, r4
 8007a4a:	9308      	str	r3, [sp, #32]
 8007a4c:	f000 80b1 	beq.w	8007bb2 <_dtoa_r+0x8ea>
 8007a50:	9a08      	ldr	r2, [sp, #32]
 8007a52:	4641      	mov	r1, r8
 8007a54:	4648      	mov	r0, r9
 8007a56:	f001 f849 	bl	8008aec <__pow5mult>
 8007a5a:	9002      	str	r0, [sp, #8]
 8007a5c:	2101      	movs	r1, #1
 8007a5e:	4648      	mov	r0, r9
 8007a60:	f000 ff8c 	bl	800897c <__i2b>
 8007a64:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a66:	4604      	mov	r4, r0
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	f000 81d8 	beq.w	8007e1e <_dtoa_r+0xb56>
 8007a6e:	461a      	mov	r2, r3
 8007a70:	4601      	mov	r1, r0
 8007a72:	4648      	mov	r0, r9
 8007a74:	f001 f83a 	bl	8008aec <__pow5mult>
 8007a78:	9b07      	ldr	r3, [sp, #28]
 8007a7a:	2b01      	cmp	r3, #1
 8007a7c:	4604      	mov	r4, r0
 8007a7e:	f300 809f 	bgt.w	8007bc0 <_dtoa_r+0x8f8>
 8007a82:	9b04      	ldr	r3, [sp, #16]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	f040 8097 	bne.w	8007bb8 <_dtoa_r+0x8f0>
 8007a8a:	9b05      	ldr	r3, [sp, #20]
 8007a8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	f040 8093 	bne.w	8007bbc <_dtoa_r+0x8f4>
 8007a96:	9b05      	ldr	r3, [sp, #20]
 8007a98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007a9c:	0d1b      	lsrs	r3, r3, #20
 8007a9e:	051b      	lsls	r3, r3, #20
 8007aa0:	b133      	cbz	r3, 8007ab0 <_dtoa_r+0x7e8>
 8007aa2:	9b00      	ldr	r3, [sp, #0]
 8007aa4:	3301      	adds	r3, #1
 8007aa6:	9300      	str	r3, [sp, #0]
 8007aa8:	9b06      	ldr	r3, [sp, #24]
 8007aaa:	3301      	adds	r3, #1
 8007aac:	9306      	str	r3, [sp, #24]
 8007aae:	2301      	movs	r3, #1
 8007ab0:	9308      	str	r3, [sp, #32]
 8007ab2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	f000 81b8 	beq.w	8007e2a <_dtoa_r+0xb62>
 8007aba:	6923      	ldr	r3, [r4, #16]
 8007abc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007ac0:	6918      	ldr	r0, [r3, #16]
 8007ac2:	f000 ff0f 	bl	80088e4 <__hi0bits>
 8007ac6:	f1c0 0020 	rsb	r0, r0, #32
 8007aca:	9b06      	ldr	r3, [sp, #24]
 8007acc:	4418      	add	r0, r3
 8007ace:	f010 001f 	ands.w	r0, r0, #31
 8007ad2:	f000 8082 	beq.w	8007bda <_dtoa_r+0x912>
 8007ad6:	f1c0 0320 	rsb	r3, r0, #32
 8007ada:	2b04      	cmp	r3, #4
 8007adc:	dd73      	ble.n	8007bc6 <_dtoa_r+0x8fe>
 8007ade:	9b00      	ldr	r3, [sp, #0]
 8007ae0:	f1c0 001c 	rsb	r0, r0, #28
 8007ae4:	4403      	add	r3, r0
 8007ae6:	9300      	str	r3, [sp, #0]
 8007ae8:	9b06      	ldr	r3, [sp, #24]
 8007aea:	4403      	add	r3, r0
 8007aec:	4406      	add	r6, r0
 8007aee:	9306      	str	r3, [sp, #24]
 8007af0:	9b00      	ldr	r3, [sp, #0]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	dd05      	ble.n	8007b02 <_dtoa_r+0x83a>
 8007af6:	9902      	ldr	r1, [sp, #8]
 8007af8:	461a      	mov	r2, r3
 8007afa:	4648      	mov	r0, r9
 8007afc:	f001 f850 	bl	8008ba0 <__lshift>
 8007b00:	9002      	str	r0, [sp, #8]
 8007b02:	9b06      	ldr	r3, [sp, #24]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	dd05      	ble.n	8007b14 <_dtoa_r+0x84c>
 8007b08:	4621      	mov	r1, r4
 8007b0a:	461a      	mov	r2, r3
 8007b0c:	4648      	mov	r0, r9
 8007b0e:	f001 f847 	bl	8008ba0 <__lshift>
 8007b12:	4604      	mov	r4, r0
 8007b14:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d061      	beq.n	8007bde <_dtoa_r+0x916>
 8007b1a:	9802      	ldr	r0, [sp, #8]
 8007b1c:	4621      	mov	r1, r4
 8007b1e:	f001 f8ab 	bl	8008c78 <__mcmp>
 8007b22:	2800      	cmp	r0, #0
 8007b24:	da5b      	bge.n	8007bde <_dtoa_r+0x916>
 8007b26:	2300      	movs	r3, #0
 8007b28:	9902      	ldr	r1, [sp, #8]
 8007b2a:	220a      	movs	r2, #10
 8007b2c:	4648      	mov	r0, r9
 8007b2e:	f000 fe49 	bl	80087c4 <__multadd>
 8007b32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b34:	9002      	str	r0, [sp, #8]
 8007b36:	f107 38ff 	add.w	r8, r7, #4294967295
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	f000 8177 	beq.w	8007e2e <_dtoa_r+0xb66>
 8007b40:	4629      	mov	r1, r5
 8007b42:	2300      	movs	r3, #0
 8007b44:	220a      	movs	r2, #10
 8007b46:	4648      	mov	r0, r9
 8007b48:	f000 fe3c 	bl	80087c4 <__multadd>
 8007b4c:	f1bb 0f00 	cmp.w	fp, #0
 8007b50:	4605      	mov	r5, r0
 8007b52:	dc6f      	bgt.n	8007c34 <_dtoa_r+0x96c>
 8007b54:	9b07      	ldr	r3, [sp, #28]
 8007b56:	2b02      	cmp	r3, #2
 8007b58:	dc49      	bgt.n	8007bee <_dtoa_r+0x926>
 8007b5a:	e06b      	b.n	8007c34 <_dtoa_r+0x96c>
 8007b5c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007b5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007b62:	e73c      	b.n	80079de <_dtoa_r+0x716>
 8007b64:	3fe00000 	.word	0x3fe00000
 8007b68:	40240000 	.word	0x40240000
 8007b6c:	9b03      	ldr	r3, [sp, #12]
 8007b6e:	1e5c      	subs	r4, r3, #1
 8007b70:	9b08      	ldr	r3, [sp, #32]
 8007b72:	42a3      	cmp	r3, r4
 8007b74:	db09      	blt.n	8007b8a <_dtoa_r+0x8c2>
 8007b76:	1b1c      	subs	r4, r3, r4
 8007b78:	9b03      	ldr	r3, [sp, #12]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	f6bf af30 	bge.w	80079e0 <_dtoa_r+0x718>
 8007b80:	9b00      	ldr	r3, [sp, #0]
 8007b82:	9a03      	ldr	r2, [sp, #12]
 8007b84:	1a9e      	subs	r6, r3, r2
 8007b86:	2300      	movs	r3, #0
 8007b88:	e72b      	b.n	80079e2 <_dtoa_r+0x71a>
 8007b8a:	9b08      	ldr	r3, [sp, #32]
 8007b8c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007b8e:	9408      	str	r4, [sp, #32]
 8007b90:	1ae3      	subs	r3, r4, r3
 8007b92:	441a      	add	r2, r3
 8007b94:	9e00      	ldr	r6, [sp, #0]
 8007b96:	9b03      	ldr	r3, [sp, #12]
 8007b98:	920d      	str	r2, [sp, #52]	@ 0x34
 8007b9a:	2400      	movs	r4, #0
 8007b9c:	e721      	b.n	80079e2 <_dtoa_r+0x71a>
 8007b9e:	9c08      	ldr	r4, [sp, #32]
 8007ba0:	9e00      	ldr	r6, [sp, #0]
 8007ba2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007ba4:	e728      	b.n	80079f8 <_dtoa_r+0x730>
 8007ba6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007baa:	e751      	b.n	8007a50 <_dtoa_r+0x788>
 8007bac:	9a08      	ldr	r2, [sp, #32]
 8007bae:	9902      	ldr	r1, [sp, #8]
 8007bb0:	e750      	b.n	8007a54 <_dtoa_r+0x78c>
 8007bb2:	f8cd 8008 	str.w	r8, [sp, #8]
 8007bb6:	e751      	b.n	8007a5c <_dtoa_r+0x794>
 8007bb8:	2300      	movs	r3, #0
 8007bba:	e779      	b.n	8007ab0 <_dtoa_r+0x7e8>
 8007bbc:	9b04      	ldr	r3, [sp, #16]
 8007bbe:	e777      	b.n	8007ab0 <_dtoa_r+0x7e8>
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	9308      	str	r3, [sp, #32]
 8007bc4:	e779      	b.n	8007aba <_dtoa_r+0x7f2>
 8007bc6:	d093      	beq.n	8007af0 <_dtoa_r+0x828>
 8007bc8:	9a00      	ldr	r2, [sp, #0]
 8007bca:	331c      	adds	r3, #28
 8007bcc:	441a      	add	r2, r3
 8007bce:	9200      	str	r2, [sp, #0]
 8007bd0:	9a06      	ldr	r2, [sp, #24]
 8007bd2:	441a      	add	r2, r3
 8007bd4:	441e      	add	r6, r3
 8007bd6:	9206      	str	r2, [sp, #24]
 8007bd8:	e78a      	b.n	8007af0 <_dtoa_r+0x828>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	e7f4      	b.n	8007bc8 <_dtoa_r+0x900>
 8007bde:	9b03      	ldr	r3, [sp, #12]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	46b8      	mov	r8, r7
 8007be4:	dc20      	bgt.n	8007c28 <_dtoa_r+0x960>
 8007be6:	469b      	mov	fp, r3
 8007be8:	9b07      	ldr	r3, [sp, #28]
 8007bea:	2b02      	cmp	r3, #2
 8007bec:	dd1e      	ble.n	8007c2c <_dtoa_r+0x964>
 8007bee:	f1bb 0f00 	cmp.w	fp, #0
 8007bf2:	f47f adb1 	bne.w	8007758 <_dtoa_r+0x490>
 8007bf6:	4621      	mov	r1, r4
 8007bf8:	465b      	mov	r3, fp
 8007bfa:	2205      	movs	r2, #5
 8007bfc:	4648      	mov	r0, r9
 8007bfe:	f000 fde1 	bl	80087c4 <__multadd>
 8007c02:	4601      	mov	r1, r0
 8007c04:	4604      	mov	r4, r0
 8007c06:	9802      	ldr	r0, [sp, #8]
 8007c08:	f001 f836 	bl	8008c78 <__mcmp>
 8007c0c:	2800      	cmp	r0, #0
 8007c0e:	f77f ada3 	ble.w	8007758 <_dtoa_r+0x490>
 8007c12:	4656      	mov	r6, sl
 8007c14:	2331      	movs	r3, #49	@ 0x31
 8007c16:	f806 3b01 	strb.w	r3, [r6], #1
 8007c1a:	f108 0801 	add.w	r8, r8, #1
 8007c1e:	e59f      	b.n	8007760 <_dtoa_r+0x498>
 8007c20:	9c03      	ldr	r4, [sp, #12]
 8007c22:	46b8      	mov	r8, r7
 8007c24:	4625      	mov	r5, r4
 8007c26:	e7f4      	b.n	8007c12 <_dtoa_r+0x94a>
 8007c28:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007c2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	f000 8101 	beq.w	8007e36 <_dtoa_r+0xb6e>
 8007c34:	2e00      	cmp	r6, #0
 8007c36:	dd05      	ble.n	8007c44 <_dtoa_r+0x97c>
 8007c38:	4629      	mov	r1, r5
 8007c3a:	4632      	mov	r2, r6
 8007c3c:	4648      	mov	r0, r9
 8007c3e:	f000 ffaf 	bl	8008ba0 <__lshift>
 8007c42:	4605      	mov	r5, r0
 8007c44:	9b08      	ldr	r3, [sp, #32]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d05c      	beq.n	8007d04 <_dtoa_r+0xa3c>
 8007c4a:	6869      	ldr	r1, [r5, #4]
 8007c4c:	4648      	mov	r0, r9
 8007c4e:	f000 fd57 	bl	8008700 <_Balloc>
 8007c52:	4606      	mov	r6, r0
 8007c54:	b928      	cbnz	r0, 8007c62 <_dtoa_r+0x99a>
 8007c56:	4b82      	ldr	r3, [pc, #520]	@ (8007e60 <_dtoa_r+0xb98>)
 8007c58:	4602      	mov	r2, r0
 8007c5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007c5e:	f7ff bb4a 	b.w	80072f6 <_dtoa_r+0x2e>
 8007c62:	692a      	ldr	r2, [r5, #16]
 8007c64:	3202      	adds	r2, #2
 8007c66:	0092      	lsls	r2, r2, #2
 8007c68:	f105 010c 	add.w	r1, r5, #12
 8007c6c:	300c      	adds	r0, #12
 8007c6e:	f7ff fa6c 	bl	800714a <memcpy>
 8007c72:	2201      	movs	r2, #1
 8007c74:	4631      	mov	r1, r6
 8007c76:	4648      	mov	r0, r9
 8007c78:	f000 ff92 	bl	8008ba0 <__lshift>
 8007c7c:	f10a 0301 	add.w	r3, sl, #1
 8007c80:	9300      	str	r3, [sp, #0]
 8007c82:	eb0a 030b 	add.w	r3, sl, fp
 8007c86:	9308      	str	r3, [sp, #32]
 8007c88:	9b04      	ldr	r3, [sp, #16]
 8007c8a:	f003 0301 	and.w	r3, r3, #1
 8007c8e:	462f      	mov	r7, r5
 8007c90:	9306      	str	r3, [sp, #24]
 8007c92:	4605      	mov	r5, r0
 8007c94:	9b00      	ldr	r3, [sp, #0]
 8007c96:	9802      	ldr	r0, [sp, #8]
 8007c98:	4621      	mov	r1, r4
 8007c9a:	f103 3bff 	add.w	fp, r3, #4294967295
 8007c9e:	f7ff fa89 	bl	80071b4 <quorem>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	3330      	adds	r3, #48	@ 0x30
 8007ca6:	9003      	str	r0, [sp, #12]
 8007ca8:	4639      	mov	r1, r7
 8007caa:	9802      	ldr	r0, [sp, #8]
 8007cac:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cae:	f000 ffe3 	bl	8008c78 <__mcmp>
 8007cb2:	462a      	mov	r2, r5
 8007cb4:	9004      	str	r0, [sp, #16]
 8007cb6:	4621      	mov	r1, r4
 8007cb8:	4648      	mov	r0, r9
 8007cba:	f000 fff9 	bl	8008cb0 <__mdiff>
 8007cbe:	68c2      	ldr	r2, [r0, #12]
 8007cc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cc2:	4606      	mov	r6, r0
 8007cc4:	bb02      	cbnz	r2, 8007d08 <_dtoa_r+0xa40>
 8007cc6:	4601      	mov	r1, r0
 8007cc8:	9802      	ldr	r0, [sp, #8]
 8007cca:	f000 ffd5 	bl	8008c78 <__mcmp>
 8007cce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cd0:	4602      	mov	r2, r0
 8007cd2:	4631      	mov	r1, r6
 8007cd4:	4648      	mov	r0, r9
 8007cd6:	920c      	str	r2, [sp, #48]	@ 0x30
 8007cd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cda:	f000 fd51 	bl	8008780 <_Bfree>
 8007cde:	9b07      	ldr	r3, [sp, #28]
 8007ce0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007ce2:	9e00      	ldr	r6, [sp, #0]
 8007ce4:	ea42 0103 	orr.w	r1, r2, r3
 8007ce8:	9b06      	ldr	r3, [sp, #24]
 8007cea:	4319      	orrs	r1, r3
 8007cec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cee:	d10d      	bne.n	8007d0c <_dtoa_r+0xa44>
 8007cf0:	2b39      	cmp	r3, #57	@ 0x39
 8007cf2:	d027      	beq.n	8007d44 <_dtoa_r+0xa7c>
 8007cf4:	9a04      	ldr	r2, [sp, #16]
 8007cf6:	2a00      	cmp	r2, #0
 8007cf8:	dd01      	ble.n	8007cfe <_dtoa_r+0xa36>
 8007cfa:	9b03      	ldr	r3, [sp, #12]
 8007cfc:	3331      	adds	r3, #49	@ 0x31
 8007cfe:	f88b 3000 	strb.w	r3, [fp]
 8007d02:	e52e      	b.n	8007762 <_dtoa_r+0x49a>
 8007d04:	4628      	mov	r0, r5
 8007d06:	e7b9      	b.n	8007c7c <_dtoa_r+0x9b4>
 8007d08:	2201      	movs	r2, #1
 8007d0a:	e7e2      	b.n	8007cd2 <_dtoa_r+0xa0a>
 8007d0c:	9904      	ldr	r1, [sp, #16]
 8007d0e:	2900      	cmp	r1, #0
 8007d10:	db04      	blt.n	8007d1c <_dtoa_r+0xa54>
 8007d12:	9807      	ldr	r0, [sp, #28]
 8007d14:	4301      	orrs	r1, r0
 8007d16:	9806      	ldr	r0, [sp, #24]
 8007d18:	4301      	orrs	r1, r0
 8007d1a:	d120      	bne.n	8007d5e <_dtoa_r+0xa96>
 8007d1c:	2a00      	cmp	r2, #0
 8007d1e:	ddee      	ble.n	8007cfe <_dtoa_r+0xa36>
 8007d20:	9902      	ldr	r1, [sp, #8]
 8007d22:	9300      	str	r3, [sp, #0]
 8007d24:	2201      	movs	r2, #1
 8007d26:	4648      	mov	r0, r9
 8007d28:	f000 ff3a 	bl	8008ba0 <__lshift>
 8007d2c:	4621      	mov	r1, r4
 8007d2e:	9002      	str	r0, [sp, #8]
 8007d30:	f000 ffa2 	bl	8008c78 <__mcmp>
 8007d34:	2800      	cmp	r0, #0
 8007d36:	9b00      	ldr	r3, [sp, #0]
 8007d38:	dc02      	bgt.n	8007d40 <_dtoa_r+0xa78>
 8007d3a:	d1e0      	bne.n	8007cfe <_dtoa_r+0xa36>
 8007d3c:	07da      	lsls	r2, r3, #31
 8007d3e:	d5de      	bpl.n	8007cfe <_dtoa_r+0xa36>
 8007d40:	2b39      	cmp	r3, #57	@ 0x39
 8007d42:	d1da      	bne.n	8007cfa <_dtoa_r+0xa32>
 8007d44:	2339      	movs	r3, #57	@ 0x39
 8007d46:	f88b 3000 	strb.w	r3, [fp]
 8007d4a:	4633      	mov	r3, r6
 8007d4c:	461e      	mov	r6, r3
 8007d4e:	3b01      	subs	r3, #1
 8007d50:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007d54:	2a39      	cmp	r2, #57	@ 0x39
 8007d56:	d04e      	beq.n	8007df6 <_dtoa_r+0xb2e>
 8007d58:	3201      	adds	r2, #1
 8007d5a:	701a      	strb	r2, [r3, #0]
 8007d5c:	e501      	b.n	8007762 <_dtoa_r+0x49a>
 8007d5e:	2a00      	cmp	r2, #0
 8007d60:	dd03      	ble.n	8007d6a <_dtoa_r+0xaa2>
 8007d62:	2b39      	cmp	r3, #57	@ 0x39
 8007d64:	d0ee      	beq.n	8007d44 <_dtoa_r+0xa7c>
 8007d66:	3301      	adds	r3, #1
 8007d68:	e7c9      	b.n	8007cfe <_dtoa_r+0xa36>
 8007d6a:	9a00      	ldr	r2, [sp, #0]
 8007d6c:	9908      	ldr	r1, [sp, #32]
 8007d6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007d72:	428a      	cmp	r2, r1
 8007d74:	d028      	beq.n	8007dc8 <_dtoa_r+0xb00>
 8007d76:	9902      	ldr	r1, [sp, #8]
 8007d78:	2300      	movs	r3, #0
 8007d7a:	220a      	movs	r2, #10
 8007d7c:	4648      	mov	r0, r9
 8007d7e:	f000 fd21 	bl	80087c4 <__multadd>
 8007d82:	42af      	cmp	r7, r5
 8007d84:	9002      	str	r0, [sp, #8]
 8007d86:	f04f 0300 	mov.w	r3, #0
 8007d8a:	f04f 020a 	mov.w	r2, #10
 8007d8e:	4639      	mov	r1, r7
 8007d90:	4648      	mov	r0, r9
 8007d92:	d107      	bne.n	8007da4 <_dtoa_r+0xadc>
 8007d94:	f000 fd16 	bl	80087c4 <__multadd>
 8007d98:	4607      	mov	r7, r0
 8007d9a:	4605      	mov	r5, r0
 8007d9c:	9b00      	ldr	r3, [sp, #0]
 8007d9e:	3301      	adds	r3, #1
 8007da0:	9300      	str	r3, [sp, #0]
 8007da2:	e777      	b.n	8007c94 <_dtoa_r+0x9cc>
 8007da4:	f000 fd0e 	bl	80087c4 <__multadd>
 8007da8:	4629      	mov	r1, r5
 8007daa:	4607      	mov	r7, r0
 8007dac:	2300      	movs	r3, #0
 8007dae:	220a      	movs	r2, #10
 8007db0:	4648      	mov	r0, r9
 8007db2:	f000 fd07 	bl	80087c4 <__multadd>
 8007db6:	4605      	mov	r5, r0
 8007db8:	e7f0      	b.n	8007d9c <_dtoa_r+0xad4>
 8007dba:	f1bb 0f00 	cmp.w	fp, #0
 8007dbe:	bfcc      	ite	gt
 8007dc0:	465e      	movgt	r6, fp
 8007dc2:	2601      	movle	r6, #1
 8007dc4:	4456      	add	r6, sl
 8007dc6:	2700      	movs	r7, #0
 8007dc8:	9902      	ldr	r1, [sp, #8]
 8007dca:	9300      	str	r3, [sp, #0]
 8007dcc:	2201      	movs	r2, #1
 8007dce:	4648      	mov	r0, r9
 8007dd0:	f000 fee6 	bl	8008ba0 <__lshift>
 8007dd4:	4621      	mov	r1, r4
 8007dd6:	9002      	str	r0, [sp, #8]
 8007dd8:	f000 ff4e 	bl	8008c78 <__mcmp>
 8007ddc:	2800      	cmp	r0, #0
 8007dde:	dcb4      	bgt.n	8007d4a <_dtoa_r+0xa82>
 8007de0:	d102      	bne.n	8007de8 <_dtoa_r+0xb20>
 8007de2:	9b00      	ldr	r3, [sp, #0]
 8007de4:	07db      	lsls	r3, r3, #31
 8007de6:	d4b0      	bmi.n	8007d4a <_dtoa_r+0xa82>
 8007de8:	4633      	mov	r3, r6
 8007dea:	461e      	mov	r6, r3
 8007dec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007df0:	2a30      	cmp	r2, #48	@ 0x30
 8007df2:	d0fa      	beq.n	8007dea <_dtoa_r+0xb22>
 8007df4:	e4b5      	b.n	8007762 <_dtoa_r+0x49a>
 8007df6:	459a      	cmp	sl, r3
 8007df8:	d1a8      	bne.n	8007d4c <_dtoa_r+0xa84>
 8007dfa:	2331      	movs	r3, #49	@ 0x31
 8007dfc:	f108 0801 	add.w	r8, r8, #1
 8007e00:	f88a 3000 	strb.w	r3, [sl]
 8007e04:	e4ad      	b.n	8007762 <_dtoa_r+0x49a>
 8007e06:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007e08:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007e64 <_dtoa_r+0xb9c>
 8007e0c:	b11b      	cbz	r3, 8007e16 <_dtoa_r+0xb4e>
 8007e0e:	f10a 0308 	add.w	r3, sl, #8
 8007e12:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007e14:	6013      	str	r3, [r2, #0]
 8007e16:	4650      	mov	r0, sl
 8007e18:	b017      	add	sp, #92	@ 0x5c
 8007e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e1e:	9b07      	ldr	r3, [sp, #28]
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	f77f ae2e 	ble.w	8007a82 <_dtoa_r+0x7ba>
 8007e26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007e28:	9308      	str	r3, [sp, #32]
 8007e2a:	2001      	movs	r0, #1
 8007e2c:	e64d      	b.n	8007aca <_dtoa_r+0x802>
 8007e2e:	f1bb 0f00 	cmp.w	fp, #0
 8007e32:	f77f aed9 	ble.w	8007be8 <_dtoa_r+0x920>
 8007e36:	4656      	mov	r6, sl
 8007e38:	9802      	ldr	r0, [sp, #8]
 8007e3a:	4621      	mov	r1, r4
 8007e3c:	f7ff f9ba 	bl	80071b4 <quorem>
 8007e40:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007e44:	f806 3b01 	strb.w	r3, [r6], #1
 8007e48:	eba6 020a 	sub.w	r2, r6, sl
 8007e4c:	4593      	cmp	fp, r2
 8007e4e:	ddb4      	ble.n	8007dba <_dtoa_r+0xaf2>
 8007e50:	9902      	ldr	r1, [sp, #8]
 8007e52:	2300      	movs	r3, #0
 8007e54:	220a      	movs	r2, #10
 8007e56:	4648      	mov	r0, r9
 8007e58:	f000 fcb4 	bl	80087c4 <__multadd>
 8007e5c:	9002      	str	r0, [sp, #8]
 8007e5e:	e7eb      	b.n	8007e38 <_dtoa_r+0xb70>
 8007e60:	0800a38c 	.word	0x0800a38c
 8007e64:	0800a327 	.word	0x0800a327

08007e68 <_free_r>:
 8007e68:	b538      	push	{r3, r4, r5, lr}
 8007e6a:	4605      	mov	r5, r0
 8007e6c:	2900      	cmp	r1, #0
 8007e6e:	d041      	beq.n	8007ef4 <_free_r+0x8c>
 8007e70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e74:	1f0c      	subs	r4, r1, #4
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	bfb8      	it	lt
 8007e7a:	18e4      	addlt	r4, r4, r3
 8007e7c:	f000 fc34 	bl	80086e8 <__malloc_lock>
 8007e80:	4a1d      	ldr	r2, [pc, #116]	@ (8007ef8 <_free_r+0x90>)
 8007e82:	6813      	ldr	r3, [r2, #0]
 8007e84:	b933      	cbnz	r3, 8007e94 <_free_r+0x2c>
 8007e86:	6063      	str	r3, [r4, #4]
 8007e88:	6014      	str	r4, [r2, #0]
 8007e8a:	4628      	mov	r0, r5
 8007e8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e90:	f000 bc30 	b.w	80086f4 <__malloc_unlock>
 8007e94:	42a3      	cmp	r3, r4
 8007e96:	d908      	bls.n	8007eaa <_free_r+0x42>
 8007e98:	6820      	ldr	r0, [r4, #0]
 8007e9a:	1821      	adds	r1, r4, r0
 8007e9c:	428b      	cmp	r3, r1
 8007e9e:	bf01      	itttt	eq
 8007ea0:	6819      	ldreq	r1, [r3, #0]
 8007ea2:	685b      	ldreq	r3, [r3, #4]
 8007ea4:	1809      	addeq	r1, r1, r0
 8007ea6:	6021      	streq	r1, [r4, #0]
 8007ea8:	e7ed      	b.n	8007e86 <_free_r+0x1e>
 8007eaa:	461a      	mov	r2, r3
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	b10b      	cbz	r3, 8007eb4 <_free_r+0x4c>
 8007eb0:	42a3      	cmp	r3, r4
 8007eb2:	d9fa      	bls.n	8007eaa <_free_r+0x42>
 8007eb4:	6811      	ldr	r1, [r2, #0]
 8007eb6:	1850      	adds	r0, r2, r1
 8007eb8:	42a0      	cmp	r0, r4
 8007eba:	d10b      	bne.n	8007ed4 <_free_r+0x6c>
 8007ebc:	6820      	ldr	r0, [r4, #0]
 8007ebe:	4401      	add	r1, r0
 8007ec0:	1850      	adds	r0, r2, r1
 8007ec2:	4283      	cmp	r3, r0
 8007ec4:	6011      	str	r1, [r2, #0]
 8007ec6:	d1e0      	bne.n	8007e8a <_free_r+0x22>
 8007ec8:	6818      	ldr	r0, [r3, #0]
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	6053      	str	r3, [r2, #4]
 8007ece:	4408      	add	r0, r1
 8007ed0:	6010      	str	r0, [r2, #0]
 8007ed2:	e7da      	b.n	8007e8a <_free_r+0x22>
 8007ed4:	d902      	bls.n	8007edc <_free_r+0x74>
 8007ed6:	230c      	movs	r3, #12
 8007ed8:	602b      	str	r3, [r5, #0]
 8007eda:	e7d6      	b.n	8007e8a <_free_r+0x22>
 8007edc:	6820      	ldr	r0, [r4, #0]
 8007ede:	1821      	adds	r1, r4, r0
 8007ee0:	428b      	cmp	r3, r1
 8007ee2:	bf04      	itt	eq
 8007ee4:	6819      	ldreq	r1, [r3, #0]
 8007ee6:	685b      	ldreq	r3, [r3, #4]
 8007ee8:	6063      	str	r3, [r4, #4]
 8007eea:	bf04      	itt	eq
 8007eec:	1809      	addeq	r1, r1, r0
 8007eee:	6021      	streq	r1, [r4, #0]
 8007ef0:	6054      	str	r4, [r2, #4]
 8007ef2:	e7ca      	b.n	8007e8a <_free_r+0x22>
 8007ef4:	bd38      	pop	{r3, r4, r5, pc}
 8007ef6:	bf00      	nop
 8007ef8:	20000d70 	.word	0x20000d70

08007efc <rshift>:
 8007efc:	6903      	ldr	r3, [r0, #16]
 8007efe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007f02:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007f06:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007f0a:	f100 0414 	add.w	r4, r0, #20
 8007f0e:	dd45      	ble.n	8007f9c <rshift+0xa0>
 8007f10:	f011 011f 	ands.w	r1, r1, #31
 8007f14:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007f18:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007f1c:	d10c      	bne.n	8007f38 <rshift+0x3c>
 8007f1e:	f100 0710 	add.w	r7, r0, #16
 8007f22:	4629      	mov	r1, r5
 8007f24:	42b1      	cmp	r1, r6
 8007f26:	d334      	bcc.n	8007f92 <rshift+0x96>
 8007f28:	1a9b      	subs	r3, r3, r2
 8007f2a:	009b      	lsls	r3, r3, #2
 8007f2c:	1eea      	subs	r2, r5, #3
 8007f2e:	4296      	cmp	r6, r2
 8007f30:	bf38      	it	cc
 8007f32:	2300      	movcc	r3, #0
 8007f34:	4423      	add	r3, r4
 8007f36:	e015      	b.n	8007f64 <rshift+0x68>
 8007f38:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007f3c:	f1c1 0820 	rsb	r8, r1, #32
 8007f40:	40cf      	lsrs	r7, r1
 8007f42:	f105 0e04 	add.w	lr, r5, #4
 8007f46:	46a1      	mov	r9, r4
 8007f48:	4576      	cmp	r6, lr
 8007f4a:	46f4      	mov	ip, lr
 8007f4c:	d815      	bhi.n	8007f7a <rshift+0x7e>
 8007f4e:	1a9a      	subs	r2, r3, r2
 8007f50:	0092      	lsls	r2, r2, #2
 8007f52:	3a04      	subs	r2, #4
 8007f54:	3501      	adds	r5, #1
 8007f56:	42ae      	cmp	r6, r5
 8007f58:	bf38      	it	cc
 8007f5a:	2200      	movcc	r2, #0
 8007f5c:	18a3      	adds	r3, r4, r2
 8007f5e:	50a7      	str	r7, [r4, r2]
 8007f60:	b107      	cbz	r7, 8007f64 <rshift+0x68>
 8007f62:	3304      	adds	r3, #4
 8007f64:	1b1a      	subs	r2, r3, r4
 8007f66:	42a3      	cmp	r3, r4
 8007f68:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007f6c:	bf08      	it	eq
 8007f6e:	2300      	moveq	r3, #0
 8007f70:	6102      	str	r2, [r0, #16]
 8007f72:	bf08      	it	eq
 8007f74:	6143      	streq	r3, [r0, #20]
 8007f76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f7a:	f8dc c000 	ldr.w	ip, [ip]
 8007f7e:	fa0c fc08 	lsl.w	ip, ip, r8
 8007f82:	ea4c 0707 	orr.w	r7, ip, r7
 8007f86:	f849 7b04 	str.w	r7, [r9], #4
 8007f8a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007f8e:	40cf      	lsrs	r7, r1
 8007f90:	e7da      	b.n	8007f48 <rshift+0x4c>
 8007f92:	f851 cb04 	ldr.w	ip, [r1], #4
 8007f96:	f847 cf04 	str.w	ip, [r7, #4]!
 8007f9a:	e7c3      	b.n	8007f24 <rshift+0x28>
 8007f9c:	4623      	mov	r3, r4
 8007f9e:	e7e1      	b.n	8007f64 <rshift+0x68>

08007fa0 <__hexdig_fun>:
 8007fa0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007fa4:	2b09      	cmp	r3, #9
 8007fa6:	d802      	bhi.n	8007fae <__hexdig_fun+0xe>
 8007fa8:	3820      	subs	r0, #32
 8007faa:	b2c0      	uxtb	r0, r0
 8007fac:	4770      	bx	lr
 8007fae:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007fb2:	2b05      	cmp	r3, #5
 8007fb4:	d801      	bhi.n	8007fba <__hexdig_fun+0x1a>
 8007fb6:	3847      	subs	r0, #71	@ 0x47
 8007fb8:	e7f7      	b.n	8007faa <__hexdig_fun+0xa>
 8007fba:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007fbe:	2b05      	cmp	r3, #5
 8007fc0:	d801      	bhi.n	8007fc6 <__hexdig_fun+0x26>
 8007fc2:	3827      	subs	r0, #39	@ 0x27
 8007fc4:	e7f1      	b.n	8007faa <__hexdig_fun+0xa>
 8007fc6:	2000      	movs	r0, #0
 8007fc8:	4770      	bx	lr
	...

08007fcc <__gethex>:
 8007fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fd0:	b085      	sub	sp, #20
 8007fd2:	468a      	mov	sl, r1
 8007fd4:	9302      	str	r3, [sp, #8]
 8007fd6:	680b      	ldr	r3, [r1, #0]
 8007fd8:	9001      	str	r0, [sp, #4]
 8007fda:	4690      	mov	r8, r2
 8007fdc:	1c9c      	adds	r4, r3, #2
 8007fde:	46a1      	mov	r9, r4
 8007fe0:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007fe4:	2830      	cmp	r0, #48	@ 0x30
 8007fe6:	d0fa      	beq.n	8007fde <__gethex+0x12>
 8007fe8:	eba9 0303 	sub.w	r3, r9, r3
 8007fec:	f1a3 0b02 	sub.w	fp, r3, #2
 8007ff0:	f7ff ffd6 	bl	8007fa0 <__hexdig_fun>
 8007ff4:	4605      	mov	r5, r0
 8007ff6:	2800      	cmp	r0, #0
 8007ff8:	d168      	bne.n	80080cc <__gethex+0x100>
 8007ffa:	49a0      	ldr	r1, [pc, #640]	@ (800827c <__gethex+0x2b0>)
 8007ffc:	2201      	movs	r2, #1
 8007ffe:	4648      	mov	r0, r9
 8008000:	f7fe ff8d 	bl	8006f1e <strncmp>
 8008004:	4607      	mov	r7, r0
 8008006:	2800      	cmp	r0, #0
 8008008:	d167      	bne.n	80080da <__gethex+0x10e>
 800800a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800800e:	4626      	mov	r6, r4
 8008010:	f7ff ffc6 	bl	8007fa0 <__hexdig_fun>
 8008014:	2800      	cmp	r0, #0
 8008016:	d062      	beq.n	80080de <__gethex+0x112>
 8008018:	4623      	mov	r3, r4
 800801a:	7818      	ldrb	r0, [r3, #0]
 800801c:	2830      	cmp	r0, #48	@ 0x30
 800801e:	4699      	mov	r9, r3
 8008020:	f103 0301 	add.w	r3, r3, #1
 8008024:	d0f9      	beq.n	800801a <__gethex+0x4e>
 8008026:	f7ff ffbb 	bl	8007fa0 <__hexdig_fun>
 800802a:	fab0 f580 	clz	r5, r0
 800802e:	096d      	lsrs	r5, r5, #5
 8008030:	f04f 0b01 	mov.w	fp, #1
 8008034:	464a      	mov	r2, r9
 8008036:	4616      	mov	r6, r2
 8008038:	3201      	adds	r2, #1
 800803a:	7830      	ldrb	r0, [r6, #0]
 800803c:	f7ff ffb0 	bl	8007fa0 <__hexdig_fun>
 8008040:	2800      	cmp	r0, #0
 8008042:	d1f8      	bne.n	8008036 <__gethex+0x6a>
 8008044:	498d      	ldr	r1, [pc, #564]	@ (800827c <__gethex+0x2b0>)
 8008046:	2201      	movs	r2, #1
 8008048:	4630      	mov	r0, r6
 800804a:	f7fe ff68 	bl	8006f1e <strncmp>
 800804e:	2800      	cmp	r0, #0
 8008050:	d13f      	bne.n	80080d2 <__gethex+0x106>
 8008052:	b944      	cbnz	r4, 8008066 <__gethex+0x9a>
 8008054:	1c74      	adds	r4, r6, #1
 8008056:	4622      	mov	r2, r4
 8008058:	4616      	mov	r6, r2
 800805a:	3201      	adds	r2, #1
 800805c:	7830      	ldrb	r0, [r6, #0]
 800805e:	f7ff ff9f 	bl	8007fa0 <__hexdig_fun>
 8008062:	2800      	cmp	r0, #0
 8008064:	d1f8      	bne.n	8008058 <__gethex+0x8c>
 8008066:	1ba4      	subs	r4, r4, r6
 8008068:	00a7      	lsls	r7, r4, #2
 800806a:	7833      	ldrb	r3, [r6, #0]
 800806c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008070:	2b50      	cmp	r3, #80	@ 0x50
 8008072:	d13e      	bne.n	80080f2 <__gethex+0x126>
 8008074:	7873      	ldrb	r3, [r6, #1]
 8008076:	2b2b      	cmp	r3, #43	@ 0x2b
 8008078:	d033      	beq.n	80080e2 <__gethex+0x116>
 800807a:	2b2d      	cmp	r3, #45	@ 0x2d
 800807c:	d034      	beq.n	80080e8 <__gethex+0x11c>
 800807e:	1c71      	adds	r1, r6, #1
 8008080:	2400      	movs	r4, #0
 8008082:	7808      	ldrb	r0, [r1, #0]
 8008084:	f7ff ff8c 	bl	8007fa0 <__hexdig_fun>
 8008088:	1e43      	subs	r3, r0, #1
 800808a:	b2db      	uxtb	r3, r3
 800808c:	2b18      	cmp	r3, #24
 800808e:	d830      	bhi.n	80080f2 <__gethex+0x126>
 8008090:	f1a0 0210 	sub.w	r2, r0, #16
 8008094:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008098:	f7ff ff82 	bl	8007fa0 <__hexdig_fun>
 800809c:	f100 3cff 	add.w	ip, r0, #4294967295
 80080a0:	fa5f fc8c 	uxtb.w	ip, ip
 80080a4:	f1bc 0f18 	cmp.w	ip, #24
 80080a8:	f04f 030a 	mov.w	r3, #10
 80080ac:	d91e      	bls.n	80080ec <__gethex+0x120>
 80080ae:	b104      	cbz	r4, 80080b2 <__gethex+0xe6>
 80080b0:	4252      	negs	r2, r2
 80080b2:	4417      	add	r7, r2
 80080b4:	f8ca 1000 	str.w	r1, [sl]
 80080b8:	b1ed      	cbz	r5, 80080f6 <__gethex+0x12a>
 80080ba:	f1bb 0f00 	cmp.w	fp, #0
 80080be:	bf0c      	ite	eq
 80080c0:	2506      	moveq	r5, #6
 80080c2:	2500      	movne	r5, #0
 80080c4:	4628      	mov	r0, r5
 80080c6:	b005      	add	sp, #20
 80080c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080cc:	2500      	movs	r5, #0
 80080ce:	462c      	mov	r4, r5
 80080d0:	e7b0      	b.n	8008034 <__gethex+0x68>
 80080d2:	2c00      	cmp	r4, #0
 80080d4:	d1c7      	bne.n	8008066 <__gethex+0x9a>
 80080d6:	4627      	mov	r7, r4
 80080d8:	e7c7      	b.n	800806a <__gethex+0x9e>
 80080da:	464e      	mov	r6, r9
 80080dc:	462f      	mov	r7, r5
 80080de:	2501      	movs	r5, #1
 80080e0:	e7c3      	b.n	800806a <__gethex+0x9e>
 80080e2:	2400      	movs	r4, #0
 80080e4:	1cb1      	adds	r1, r6, #2
 80080e6:	e7cc      	b.n	8008082 <__gethex+0xb6>
 80080e8:	2401      	movs	r4, #1
 80080ea:	e7fb      	b.n	80080e4 <__gethex+0x118>
 80080ec:	fb03 0002 	mla	r0, r3, r2, r0
 80080f0:	e7ce      	b.n	8008090 <__gethex+0xc4>
 80080f2:	4631      	mov	r1, r6
 80080f4:	e7de      	b.n	80080b4 <__gethex+0xe8>
 80080f6:	eba6 0309 	sub.w	r3, r6, r9
 80080fa:	3b01      	subs	r3, #1
 80080fc:	4629      	mov	r1, r5
 80080fe:	2b07      	cmp	r3, #7
 8008100:	dc0a      	bgt.n	8008118 <__gethex+0x14c>
 8008102:	9801      	ldr	r0, [sp, #4]
 8008104:	f000 fafc 	bl	8008700 <_Balloc>
 8008108:	4604      	mov	r4, r0
 800810a:	b940      	cbnz	r0, 800811e <__gethex+0x152>
 800810c:	4b5c      	ldr	r3, [pc, #368]	@ (8008280 <__gethex+0x2b4>)
 800810e:	4602      	mov	r2, r0
 8008110:	21e4      	movs	r1, #228	@ 0xe4
 8008112:	485c      	ldr	r0, [pc, #368]	@ (8008284 <__gethex+0x2b8>)
 8008114:	f7ff f830 	bl	8007178 <__assert_func>
 8008118:	3101      	adds	r1, #1
 800811a:	105b      	asrs	r3, r3, #1
 800811c:	e7ef      	b.n	80080fe <__gethex+0x132>
 800811e:	f100 0a14 	add.w	sl, r0, #20
 8008122:	2300      	movs	r3, #0
 8008124:	4655      	mov	r5, sl
 8008126:	469b      	mov	fp, r3
 8008128:	45b1      	cmp	r9, r6
 800812a:	d337      	bcc.n	800819c <__gethex+0x1d0>
 800812c:	f845 bb04 	str.w	fp, [r5], #4
 8008130:	eba5 050a 	sub.w	r5, r5, sl
 8008134:	10ad      	asrs	r5, r5, #2
 8008136:	6125      	str	r5, [r4, #16]
 8008138:	4658      	mov	r0, fp
 800813a:	f000 fbd3 	bl	80088e4 <__hi0bits>
 800813e:	016d      	lsls	r5, r5, #5
 8008140:	f8d8 6000 	ldr.w	r6, [r8]
 8008144:	1a2d      	subs	r5, r5, r0
 8008146:	42b5      	cmp	r5, r6
 8008148:	dd54      	ble.n	80081f4 <__gethex+0x228>
 800814a:	1bad      	subs	r5, r5, r6
 800814c:	4629      	mov	r1, r5
 800814e:	4620      	mov	r0, r4
 8008150:	f000 ff5f 	bl	8009012 <__any_on>
 8008154:	4681      	mov	r9, r0
 8008156:	b178      	cbz	r0, 8008178 <__gethex+0x1ac>
 8008158:	1e6b      	subs	r3, r5, #1
 800815a:	1159      	asrs	r1, r3, #5
 800815c:	f003 021f 	and.w	r2, r3, #31
 8008160:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008164:	f04f 0901 	mov.w	r9, #1
 8008168:	fa09 f202 	lsl.w	r2, r9, r2
 800816c:	420a      	tst	r2, r1
 800816e:	d003      	beq.n	8008178 <__gethex+0x1ac>
 8008170:	454b      	cmp	r3, r9
 8008172:	dc36      	bgt.n	80081e2 <__gethex+0x216>
 8008174:	f04f 0902 	mov.w	r9, #2
 8008178:	4629      	mov	r1, r5
 800817a:	4620      	mov	r0, r4
 800817c:	f7ff febe 	bl	8007efc <rshift>
 8008180:	442f      	add	r7, r5
 8008182:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008186:	42bb      	cmp	r3, r7
 8008188:	da42      	bge.n	8008210 <__gethex+0x244>
 800818a:	9801      	ldr	r0, [sp, #4]
 800818c:	4621      	mov	r1, r4
 800818e:	f000 faf7 	bl	8008780 <_Bfree>
 8008192:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008194:	2300      	movs	r3, #0
 8008196:	6013      	str	r3, [r2, #0]
 8008198:	25a3      	movs	r5, #163	@ 0xa3
 800819a:	e793      	b.n	80080c4 <__gethex+0xf8>
 800819c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80081a0:	2a2e      	cmp	r2, #46	@ 0x2e
 80081a2:	d012      	beq.n	80081ca <__gethex+0x1fe>
 80081a4:	2b20      	cmp	r3, #32
 80081a6:	d104      	bne.n	80081b2 <__gethex+0x1e6>
 80081a8:	f845 bb04 	str.w	fp, [r5], #4
 80081ac:	f04f 0b00 	mov.w	fp, #0
 80081b0:	465b      	mov	r3, fp
 80081b2:	7830      	ldrb	r0, [r6, #0]
 80081b4:	9303      	str	r3, [sp, #12]
 80081b6:	f7ff fef3 	bl	8007fa0 <__hexdig_fun>
 80081ba:	9b03      	ldr	r3, [sp, #12]
 80081bc:	f000 000f 	and.w	r0, r0, #15
 80081c0:	4098      	lsls	r0, r3
 80081c2:	ea4b 0b00 	orr.w	fp, fp, r0
 80081c6:	3304      	adds	r3, #4
 80081c8:	e7ae      	b.n	8008128 <__gethex+0x15c>
 80081ca:	45b1      	cmp	r9, r6
 80081cc:	d8ea      	bhi.n	80081a4 <__gethex+0x1d8>
 80081ce:	492b      	ldr	r1, [pc, #172]	@ (800827c <__gethex+0x2b0>)
 80081d0:	9303      	str	r3, [sp, #12]
 80081d2:	2201      	movs	r2, #1
 80081d4:	4630      	mov	r0, r6
 80081d6:	f7fe fea2 	bl	8006f1e <strncmp>
 80081da:	9b03      	ldr	r3, [sp, #12]
 80081dc:	2800      	cmp	r0, #0
 80081de:	d1e1      	bne.n	80081a4 <__gethex+0x1d8>
 80081e0:	e7a2      	b.n	8008128 <__gethex+0x15c>
 80081e2:	1ea9      	subs	r1, r5, #2
 80081e4:	4620      	mov	r0, r4
 80081e6:	f000 ff14 	bl	8009012 <__any_on>
 80081ea:	2800      	cmp	r0, #0
 80081ec:	d0c2      	beq.n	8008174 <__gethex+0x1a8>
 80081ee:	f04f 0903 	mov.w	r9, #3
 80081f2:	e7c1      	b.n	8008178 <__gethex+0x1ac>
 80081f4:	da09      	bge.n	800820a <__gethex+0x23e>
 80081f6:	1b75      	subs	r5, r6, r5
 80081f8:	4621      	mov	r1, r4
 80081fa:	9801      	ldr	r0, [sp, #4]
 80081fc:	462a      	mov	r2, r5
 80081fe:	f000 fccf 	bl	8008ba0 <__lshift>
 8008202:	1b7f      	subs	r7, r7, r5
 8008204:	4604      	mov	r4, r0
 8008206:	f100 0a14 	add.w	sl, r0, #20
 800820a:	f04f 0900 	mov.w	r9, #0
 800820e:	e7b8      	b.n	8008182 <__gethex+0x1b6>
 8008210:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008214:	42bd      	cmp	r5, r7
 8008216:	dd6f      	ble.n	80082f8 <__gethex+0x32c>
 8008218:	1bed      	subs	r5, r5, r7
 800821a:	42ae      	cmp	r6, r5
 800821c:	dc34      	bgt.n	8008288 <__gethex+0x2bc>
 800821e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008222:	2b02      	cmp	r3, #2
 8008224:	d022      	beq.n	800826c <__gethex+0x2a0>
 8008226:	2b03      	cmp	r3, #3
 8008228:	d024      	beq.n	8008274 <__gethex+0x2a8>
 800822a:	2b01      	cmp	r3, #1
 800822c:	d115      	bne.n	800825a <__gethex+0x28e>
 800822e:	42ae      	cmp	r6, r5
 8008230:	d113      	bne.n	800825a <__gethex+0x28e>
 8008232:	2e01      	cmp	r6, #1
 8008234:	d10b      	bne.n	800824e <__gethex+0x282>
 8008236:	9a02      	ldr	r2, [sp, #8]
 8008238:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800823c:	6013      	str	r3, [r2, #0]
 800823e:	2301      	movs	r3, #1
 8008240:	6123      	str	r3, [r4, #16]
 8008242:	f8ca 3000 	str.w	r3, [sl]
 8008246:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008248:	2562      	movs	r5, #98	@ 0x62
 800824a:	601c      	str	r4, [r3, #0]
 800824c:	e73a      	b.n	80080c4 <__gethex+0xf8>
 800824e:	1e71      	subs	r1, r6, #1
 8008250:	4620      	mov	r0, r4
 8008252:	f000 fede 	bl	8009012 <__any_on>
 8008256:	2800      	cmp	r0, #0
 8008258:	d1ed      	bne.n	8008236 <__gethex+0x26a>
 800825a:	9801      	ldr	r0, [sp, #4]
 800825c:	4621      	mov	r1, r4
 800825e:	f000 fa8f 	bl	8008780 <_Bfree>
 8008262:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008264:	2300      	movs	r3, #0
 8008266:	6013      	str	r3, [r2, #0]
 8008268:	2550      	movs	r5, #80	@ 0x50
 800826a:	e72b      	b.n	80080c4 <__gethex+0xf8>
 800826c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800826e:	2b00      	cmp	r3, #0
 8008270:	d1f3      	bne.n	800825a <__gethex+0x28e>
 8008272:	e7e0      	b.n	8008236 <__gethex+0x26a>
 8008274:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008276:	2b00      	cmp	r3, #0
 8008278:	d1dd      	bne.n	8008236 <__gethex+0x26a>
 800827a:	e7ee      	b.n	800825a <__gethex+0x28e>
 800827c:	0800a23c 	.word	0x0800a23c
 8008280:	0800a38c 	.word	0x0800a38c
 8008284:	0800a39d 	.word	0x0800a39d
 8008288:	1e6f      	subs	r7, r5, #1
 800828a:	f1b9 0f00 	cmp.w	r9, #0
 800828e:	d130      	bne.n	80082f2 <__gethex+0x326>
 8008290:	b127      	cbz	r7, 800829c <__gethex+0x2d0>
 8008292:	4639      	mov	r1, r7
 8008294:	4620      	mov	r0, r4
 8008296:	f000 febc 	bl	8009012 <__any_on>
 800829a:	4681      	mov	r9, r0
 800829c:	117a      	asrs	r2, r7, #5
 800829e:	2301      	movs	r3, #1
 80082a0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80082a4:	f007 071f 	and.w	r7, r7, #31
 80082a8:	40bb      	lsls	r3, r7
 80082aa:	4213      	tst	r3, r2
 80082ac:	4629      	mov	r1, r5
 80082ae:	4620      	mov	r0, r4
 80082b0:	bf18      	it	ne
 80082b2:	f049 0902 	orrne.w	r9, r9, #2
 80082b6:	f7ff fe21 	bl	8007efc <rshift>
 80082ba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80082be:	1b76      	subs	r6, r6, r5
 80082c0:	2502      	movs	r5, #2
 80082c2:	f1b9 0f00 	cmp.w	r9, #0
 80082c6:	d047      	beq.n	8008358 <__gethex+0x38c>
 80082c8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80082cc:	2b02      	cmp	r3, #2
 80082ce:	d015      	beq.n	80082fc <__gethex+0x330>
 80082d0:	2b03      	cmp	r3, #3
 80082d2:	d017      	beq.n	8008304 <__gethex+0x338>
 80082d4:	2b01      	cmp	r3, #1
 80082d6:	d109      	bne.n	80082ec <__gethex+0x320>
 80082d8:	f019 0f02 	tst.w	r9, #2
 80082dc:	d006      	beq.n	80082ec <__gethex+0x320>
 80082de:	f8da 3000 	ldr.w	r3, [sl]
 80082e2:	ea49 0903 	orr.w	r9, r9, r3
 80082e6:	f019 0f01 	tst.w	r9, #1
 80082ea:	d10e      	bne.n	800830a <__gethex+0x33e>
 80082ec:	f045 0510 	orr.w	r5, r5, #16
 80082f0:	e032      	b.n	8008358 <__gethex+0x38c>
 80082f2:	f04f 0901 	mov.w	r9, #1
 80082f6:	e7d1      	b.n	800829c <__gethex+0x2d0>
 80082f8:	2501      	movs	r5, #1
 80082fa:	e7e2      	b.n	80082c2 <__gethex+0x2f6>
 80082fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80082fe:	f1c3 0301 	rsb	r3, r3, #1
 8008302:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008304:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008306:	2b00      	cmp	r3, #0
 8008308:	d0f0      	beq.n	80082ec <__gethex+0x320>
 800830a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800830e:	f104 0314 	add.w	r3, r4, #20
 8008312:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008316:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800831a:	f04f 0c00 	mov.w	ip, #0
 800831e:	4618      	mov	r0, r3
 8008320:	f853 2b04 	ldr.w	r2, [r3], #4
 8008324:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008328:	d01b      	beq.n	8008362 <__gethex+0x396>
 800832a:	3201      	adds	r2, #1
 800832c:	6002      	str	r2, [r0, #0]
 800832e:	2d02      	cmp	r5, #2
 8008330:	f104 0314 	add.w	r3, r4, #20
 8008334:	d13c      	bne.n	80083b0 <__gethex+0x3e4>
 8008336:	f8d8 2000 	ldr.w	r2, [r8]
 800833a:	3a01      	subs	r2, #1
 800833c:	42b2      	cmp	r2, r6
 800833e:	d109      	bne.n	8008354 <__gethex+0x388>
 8008340:	1171      	asrs	r1, r6, #5
 8008342:	2201      	movs	r2, #1
 8008344:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008348:	f006 061f 	and.w	r6, r6, #31
 800834c:	fa02 f606 	lsl.w	r6, r2, r6
 8008350:	421e      	tst	r6, r3
 8008352:	d13a      	bne.n	80083ca <__gethex+0x3fe>
 8008354:	f045 0520 	orr.w	r5, r5, #32
 8008358:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800835a:	601c      	str	r4, [r3, #0]
 800835c:	9b02      	ldr	r3, [sp, #8]
 800835e:	601f      	str	r7, [r3, #0]
 8008360:	e6b0      	b.n	80080c4 <__gethex+0xf8>
 8008362:	4299      	cmp	r1, r3
 8008364:	f843 cc04 	str.w	ip, [r3, #-4]
 8008368:	d8d9      	bhi.n	800831e <__gethex+0x352>
 800836a:	68a3      	ldr	r3, [r4, #8]
 800836c:	459b      	cmp	fp, r3
 800836e:	db17      	blt.n	80083a0 <__gethex+0x3d4>
 8008370:	6861      	ldr	r1, [r4, #4]
 8008372:	9801      	ldr	r0, [sp, #4]
 8008374:	3101      	adds	r1, #1
 8008376:	f000 f9c3 	bl	8008700 <_Balloc>
 800837a:	4681      	mov	r9, r0
 800837c:	b918      	cbnz	r0, 8008386 <__gethex+0x3ba>
 800837e:	4b1a      	ldr	r3, [pc, #104]	@ (80083e8 <__gethex+0x41c>)
 8008380:	4602      	mov	r2, r0
 8008382:	2184      	movs	r1, #132	@ 0x84
 8008384:	e6c5      	b.n	8008112 <__gethex+0x146>
 8008386:	6922      	ldr	r2, [r4, #16]
 8008388:	3202      	adds	r2, #2
 800838a:	f104 010c 	add.w	r1, r4, #12
 800838e:	0092      	lsls	r2, r2, #2
 8008390:	300c      	adds	r0, #12
 8008392:	f7fe feda 	bl	800714a <memcpy>
 8008396:	4621      	mov	r1, r4
 8008398:	9801      	ldr	r0, [sp, #4]
 800839a:	f000 f9f1 	bl	8008780 <_Bfree>
 800839e:	464c      	mov	r4, r9
 80083a0:	6923      	ldr	r3, [r4, #16]
 80083a2:	1c5a      	adds	r2, r3, #1
 80083a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80083a8:	6122      	str	r2, [r4, #16]
 80083aa:	2201      	movs	r2, #1
 80083ac:	615a      	str	r2, [r3, #20]
 80083ae:	e7be      	b.n	800832e <__gethex+0x362>
 80083b0:	6922      	ldr	r2, [r4, #16]
 80083b2:	455a      	cmp	r2, fp
 80083b4:	dd0b      	ble.n	80083ce <__gethex+0x402>
 80083b6:	2101      	movs	r1, #1
 80083b8:	4620      	mov	r0, r4
 80083ba:	f7ff fd9f 	bl	8007efc <rshift>
 80083be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80083c2:	3701      	adds	r7, #1
 80083c4:	42bb      	cmp	r3, r7
 80083c6:	f6ff aee0 	blt.w	800818a <__gethex+0x1be>
 80083ca:	2501      	movs	r5, #1
 80083cc:	e7c2      	b.n	8008354 <__gethex+0x388>
 80083ce:	f016 061f 	ands.w	r6, r6, #31
 80083d2:	d0fa      	beq.n	80083ca <__gethex+0x3fe>
 80083d4:	4453      	add	r3, sl
 80083d6:	f1c6 0620 	rsb	r6, r6, #32
 80083da:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80083de:	f000 fa81 	bl	80088e4 <__hi0bits>
 80083e2:	42b0      	cmp	r0, r6
 80083e4:	dbe7      	blt.n	80083b6 <__gethex+0x3ea>
 80083e6:	e7f0      	b.n	80083ca <__gethex+0x3fe>
 80083e8:	0800a38c 	.word	0x0800a38c

080083ec <L_shift>:
 80083ec:	f1c2 0208 	rsb	r2, r2, #8
 80083f0:	0092      	lsls	r2, r2, #2
 80083f2:	b570      	push	{r4, r5, r6, lr}
 80083f4:	f1c2 0620 	rsb	r6, r2, #32
 80083f8:	6843      	ldr	r3, [r0, #4]
 80083fa:	6804      	ldr	r4, [r0, #0]
 80083fc:	fa03 f506 	lsl.w	r5, r3, r6
 8008400:	432c      	orrs	r4, r5
 8008402:	40d3      	lsrs	r3, r2
 8008404:	6004      	str	r4, [r0, #0]
 8008406:	f840 3f04 	str.w	r3, [r0, #4]!
 800840a:	4288      	cmp	r0, r1
 800840c:	d3f4      	bcc.n	80083f8 <L_shift+0xc>
 800840e:	bd70      	pop	{r4, r5, r6, pc}

08008410 <__match>:
 8008410:	b530      	push	{r4, r5, lr}
 8008412:	6803      	ldr	r3, [r0, #0]
 8008414:	3301      	adds	r3, #1
 8008416:	f811 4b01 	ldrb.w	r4, [r1], #1
 800841a:	b914      	cbnz	r4, 8008422 <__match+0x12>
 800841c:	6003      	str	r3, [r0, #0]
 800841e:	2001      	movs	r0, #1
 8008420:	bd30      	pop	{r4, r5, pc}
 8008422:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008426:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800842a:	2d19      	cmp	r5, #25
 800842c:	bf98      	it	ls
 800842e:	3220      	addls	r2, #32
 8008430:	42a2      	cmp	r2, r4
 8008432:	d0f0      	beq.n	8008416 <__match+0x6>
 8008434:	2000      	movs	r0, #0
 8008436:	e7f3      	b.n	8008420 <__match+0x10>

08008438 <__hexnan>:
 8008438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800843c:	680b      	ldr	r3, [r1, #0]
 800843e:	6801      	ldr	r1, [r0, #0]
 8008440:	115e      	asrs	r6, r3, #5
 8008442:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008446:	f013 031f 	ands.w	r3, r3, #31
 800844a:	b087      	sub	sp, #28
 800844c:	bf18      	it	ne
 800844e:	3604      	addne	r6, #4
 8008450:	2500      	movs	r5, #0
 8008452:	1f37      	subs	r7, r6, #4
 8008454:	4682      	mov	sl, r0
 8008456:	4690      	mov	r8, r2
 8008458:	9301      	str	r3, [sp, #4]
 800845a:	f846 5c04 	str.w	r5, [r6, #-4]
 800845e:	46b9      	mov	r9, r7
 8008460:	463c      	mov	r4, r7
 8008462:	9502      	str	r5, [sp, #8]
 8008464:	46ab      	mov	fp, r5
 8008466:	784a      	ldrb	r2, [r1, #1]
 8008468:	1c4b      	adds	r3, r1, #1
 800846a:	9303      	str	r3, [sp, #12]
 800846c:	b342      	cbz	r2, 80084c0 <__hexnan+0x88>
 800846e:	4610      	mov	r0, r2
 8008470:	9105      	str	r1, [sp, #20]
 8008472:	9204      	str	r2, [sp, #16]
 8008474:	f7ff fd94 	bl	8007fa0 <__hexdig_fun>
 8008478:	2800      	cmp	r0, #0
 800847a:	d151      	bne.n	8008520 <__hexnan+0xe8>
 800847c:	9a04      	ldr	r2, [sp, #16]
 800847e:	9905      	ldr	r1, [sp, #20]
 8008480:	2a20      	cmp	r2, #32
 8008482:	d818      	bhi.n	80084b6 <__hexnan+0x7e>
 8008484:	9b02      	ldr	r3, [sp, #8]
 8008486:	459b      	cmp	fp, r3
 8008488:	dd13      	ble.n	80084b2 <__hexnan+0x7a>
 800848a:	454c      	cmp	r4, r9
 800848c:	d206      	bcs.n	800849c <__hexnan+0x64>
 800848e:	2d07      	cmp	r5, #7
 8008490:	dc04      	bgt.n	800849c <__hexnan+0x64>
 8008492:	462a      	mov	r2, r5
 8008494:	4649      	mov	r1, r9
 8008496:	4620      	mov	r0, r4
 8008498:	f7ff ffa8 	bl	80083ec <L_shift>
 800849c:	4544      	cmp	r4, r8
 800849e:	d952      	bls.n	8008546 <__hexnan+0x10e>
 80084a0:	2300      	movs	r3, #0
 80084a2:	f1a4 0904 	sub.w	r9, r4, #4
 80084a6:	f844 3c04 	str.w	r3, [r4, #-4]
 80084aa:	f8cd b008 	str.w	fp, [sp, #8]
 80084ae:	464c      	mov	r4, r9
 80084b0:	461d      	mov	r5, r3
 80084b2:	9903      	ldr	r1, [sp, #12]
 80084b4:	e7d7      	b.n	8008466 <__hexnan+0x2e>
 80084b6:	2a29      	cmp	r2, #41	@ 0x29
 80084b8:	d157      	bne.n	800856a <__hexnan+0x132>
 80084ba:	3102      	adds	r1, #2
 80084bc:	f8ca 1000 	str.w	r1, [sl]
 80084c0:	f1bb 0f00 	cmp.w	fp, #0
 80084c4:	d051      	beq.n	800856a <__hexnan+0x132>
 80084c6:	454c      	cmp	r4, r9
 80084c8:	d206      	bcs.n	80084d8 <__hexnan+0xa0>
 80084ca:	2d07      	cmp	r5, #7
 80084cc:	dc04      	bgt.n	80084d8 <__hexnan+0xa0>
 80084ce:	462a      	mov	r2, r5
 80084d0:	4649      	mov	r1, r9
 80084d2:	4620      	mov	r0, r4
 80084d4:	f7ff ff8a 	bl	80083ec <L_shift>
 80084d8:	4544      	cmp	r4, r8
 80084da:	d936      	bls.n	800854a <__hexnan+0x112>
 80084dc:	f1a8 0204 	sub.w	r2, r8, #4
 80084e0:	4623      	mov	r3, r4
 80084e2:	f853 1b04 	ldr.w	r1, [r3], #4
 80084e6:	f842 1f04 	str.w	r1, [r2, #4]!
 80084ea:	429f      	cmp	r7, r3
 80084ec:	d2f9      	bcs.n	80084e2 <__hexnan+0xaa>
 80084ee:	1b3b      	subs	r3, r7, r4
 80084f0:	f023 0303 	bic.w	r3, r3, #3
 80084f4:	3304      	adds	r3, #4
 80084f6:	3401      	adds	r4, #1
 80084f8:	3e03      	subs	r6, #3
 80084fa:	42b4      	cmp	r4, r6
 80084fc:	bf88      	it	hi
 80084fe:	2304      	movhi	r3, #4
 8008500:	4443      	add	r3, r8
 8008502:	2200      	movs	r2, #0
 8008504:	f843 2b04 	str.w	r2, [r3], #4
 8008508:	429f      	cmp	r7, r3
 800850a:	d2fb      	bcs.n	8008504 <__hexnan+0xcc>
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	b91b      	cbnz	r3, 8008518 <__hexnan+0xe0>
 8008510:	4547      	cmp	r7, r8
 8008512:	d128      	bne.n	8008566 <__hexnan+0x12e>
 8008514:	2301      	movs	r3, #1
 8008516:	603b      	str	r3, [r7, #0]
 8008518:	2005      	movs	r0, #5
 800851a:	b007      	add	sp, #28
 800851c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008520:	3501      	adds	r5, #1
 8008522:	2d08      	cmp	r5, #8
 8008524:	f10b 0b01 	add.w	fp, fp, #1
 8008528:	dd06      	ble.n	8008538 <__hexnan+0x100>
 800852a:	4544      	cmp	r4, r8
 800852c:	d9c1      	bls.n	80084b2 <__hexnan+0x7a>
 800852e:	2300      	movs	r3, #0
 8008530:	f844 3c04 	str.w	r3, [r4, #-4]
 8008534:	2501      	movs	r5, #1
 8008536:	3c04      	subs	r4, #4
 8008538:	6822      	ldr	r2, [r4, #0]
 800853a:	f000 000f 	and.w	r0, r0, #15
 800853e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008542:	6020      	str	r0, [r4, #0]
 8008544:	e7b5      	b.n	80084b2 <__hexnan+0x7a>
 8008546:	2508      	movs	r5, #8
 8008548:	e7b3      	b.n	80084b2 <__hexnan+0x7a>
 800854a:	9b01      	ldr	r3, [sp, #4]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d0dd      	beq.n	800850c <__hexnan+0xd4>
 8008550:	f1c3 0320 	rsb	r3, r3, #32
 8008554:	f04f 32ff 	mov.w	r2, #4294967295
 8008558:	40da      	lsrs	r2, r3
 800855a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800855e:	4013      	ands	r3, r2
 8008560:	f846 3c04 	str.w	r3, [r6, #-4]
 8008564:	e7d2      	b.n	800850c <__hexnan+0xd4>
 8008566:	3f04      	subs	r7, #4
 8008568:	e7d0      	b.n	800850c <__hexnan+0xd4>
 800856a:	2004      	movs	r0, #4
 800856c:	e7d5      	b.n	800851a <__hexnan+0xe2>
	...

08008570 <malloc>:
 8008570:	4b02      	ldr	r3, [pc, #8]	@ (800857c <malloc+0xc>)
 8008572:	4601      	mov	r1, r0
 8008574:	6818      	ldr	r0, [r3, #0]
 8008576:	f000 b825 	b.w	80085c4 <_malloc_r>
 800857a:	bf00      	nop
 800857c:	2000019c 	.word	0x2000019c

08008580 <sbrk_aligned>:
 8008580:	b570      	push	{r4, r5, r6, lr}
 8008582:	4e0f      	ldr	r6, [pc, #60]	@ (80085c0 <sbrk_aligned+0x40>)
 8008584:	460c      	mov	r4, r1
 8008586:	6831      	ldr	r1, [r6, #0]
 8008588:	4605      	mov	r5, r0
 800858a:	b911      	cbnz	r1, 8008592 <sbrk_aligned+0x12>
 800858c:	f001 f998 	bl	80098c0 <_sbrk_r>
 8008590:	6030      	str	r0, [r6, #0]
 8008592:	4621      	mov	r1, r4
 8008594:	4628      	mov	r0, r5
 8008596:	f001 f993 	bl	80098c0 <_sbrk_r>
 800859a:	1c43      	adds	r3, r0, #1
 800859c:	d103      	bne.n	80085a6 <sbrk_aligned+0x26>
 800859e:	f04f 34ff 	mov.w	r4, #4294967295
 80085a2:	4620      	mov	r0, r4
 80085a4:	bd70      	pop	{r4, r5, r6, pc}
 80085a6:	1cc4      	adds	r4, r0, #3
 80085a8:	f024 0403 	bic.w	r4, r4, #3
 80085ac:	42a0      	cmp	r0, r4
 80085ae:	d0f8      	beq.n	80085a2 <sbrk_aligned+0x22>
 80085b0:	1a21      	subs	r1, r4, r0
 80085b2:	4628      	mov	r0, r5
 80085b4:	f001 f984 	bl	80098c0 <_sbrk_r>
 80085b8:	3001      	adds	r0, #1
 80085ba:	d1f2      	bne.n	80085a2 <sbrk_aligned+0x22>
 80085bc:	e7ef      	b.n	800859e <sbrk_aligned+0x1e>
 80085be:	bf00      	nop
 80085c0:	20000d6c 	.word	0x20000d6c

080085c4 <_malloc_r>:
 80085c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085c8:	1ccd      	adds	r5, r1, #3
 80085ca:	f025 0503 	bic.w	r5, r5, #3
 80085ce:	3508      	adds	r5, #8
 80085d0:	2d0c      	cmp	r5, #12
 80085d2:	bf38      	it	cc
 80085d4:	250c      	movcc	r5, #12
 80085d6:	2d00      	cmp	r5, #0
 80085d8:	4606      	mov	r6, r0
 80085da:	db01      	blt.n	80085e0 <_malloc_r+0x1c>
 80085dc:	42a9      	cmp	r1, r5
 80085de:	d904      	bls.n	80085ea <_malloc_r+0x26>
 80085e0:	230c      	movs	r3, #12
 80085e2:	6033      	str	r3, [r6, #0]
 80085e4:	2000      	movs	r0, #0
 80085e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80086c0 <_malloc_r+0xfc>
 80085ee:	f000 f87b 	bl	80086e8 <__malloc_lock>
 80085f2:	f8d8 3000 	ldr.w	r3, [r8]
 80085f6:	461c      	mov	r4, r3
 80085f8:	bb44      	cbnz	r4, 800864c <_malloc_r+0x88>
 80085fa:	4629      	mov	r1, r5
 80085fc:	4630      	mov	r0, r6
 80085fe:	f7ff ffbf 	bl	8008580 <sbrk_aligned>
 8008602:	1c43      	adds	r3, r0, #1
 8008604:	4604      	mov	r4, r0
 8008606:	d158      	bne.n	80086ba <_malloc_r+0xf6>
 8008608:	f8d8 4000 	ldr.w	r4, [r8]
 800860c:	4627      	mov	r7, r4
 800860e:	2f00      	cmp	r7, #0
 8008610:	d143      	bne.n	800869a <_malloc_r+0xd6>
 8008612:	2c00      	cmp	r4, #0
 8008614:	d04b      	beq.n	80086ae <_malloc_r+0xea>
 8008616:	6823      	ldr	r3, [r4, #0]
 8008618:	4639      	mov	r1, r7
 800861a:	4630      	mov	r0, r6
 800861c:	eb04 0903 	add.w	r9, r4, r3
 8008620:	f001 f94e 	bl	80098c0 <_sbrk_r>
 8008624:	4581      	cmp	r9, r0
 8008626:	d142      	bne.n	80086ae <_malloc_r+0xea>
 8008628:	6821      	ldr	r1, [r4, #0]
 800862a:	1a6d      	subs	r5, r5, r1
 800862c:	4629      	mov	r1, r5
 800862e:	4630      	mov	r0, r6
 8008630:	f7ff ffa6 	bl	8008580 <sbrk_aligned>
 8008634:	3001      	adds	r0, #1
 8008636:	d03a      	beq.n	80086ae <_malloc_r+0xea>
 8008638:	6823      	ldr	r3, [r4, #0]
 800863a:	442b      	add	r3, r5
 800863c:	6023      	str	r3, [r4, #0]
 800863e:	f8d8 3000 	ldr.w	r3, [r8]
 8008642:	685a      	ldr	r2, [r3, #4]
 8008644:	bb62      	cbnz	r2, 80086a0 <_malloc_r+0xdc>
 8008646:	f8c8 7000 	str.w	r7, [r8]
 800864a:	e00f      	b.n	800866c <_malloc_r+0xa8>
 800864c:	6822      	ldr	r2, [r4, #0]
 800864e:	1b52      	subs	r2, r2, r5
 8008650:	d420      	bmi.n	8008694 <_malloc_r+0xd0>
 8008652:	2a0b      	cmp	r2, #11
 8008654:	d917      	bls.n	8008686 <_malloc_r+0xc2>
 8008656:	1961      	adds	r1, r4, r5
 8008658:	42a3      	cmp	r3, r4
 800865a:	6025      	str	r5, [r4, #0]
 800865c:	bf18      	it	ne
 800865e:	6059      	strne	r1, [r3, #4]
 8008660:	6863      	ldr	r3, [r4, #4]
 8008662:	bf08      	it	eq
 8008664:	f8c8 1000 	streq.w	r1, [r8]
 8008668:	5162      	str	r2, [r4, r5]
 800866a:	604b      	str	r3, [r1, #4]
 800866c:	4630      	mov	r0, r6
 800866e:	f000 f841 	bl	80086f4 <__malloc_unlock>
 8008672:	f104 000b 	add.w	r0, r4, #11
 8008676:	1d23      	adds	r3, r4, #4
 8008678:	f020 0007 	bic.w	r0, r0, #7
 800867c:	1ac2      	subs	r2, r0, r3
 800867e:	bf1c      	itt	ne
 8008680:	1a1b      	subne	r3, r3, r0
 8008682:	50a3      	strne	r3, [r4, r2]
 8008684:	e7af      	b.n	80085e6 <_malloc_r+0x22>
 8008686:	6862      	ldr	r2, [r4, #4]
 8008688:	42a3      	cmp	r3, r4
 800868a:	bf0c      	ite	eq
 800868c:	f8c8 2000 	streq.w	r2, [r8]
 8008690:	605a      	strne	r2, [r3, #4]
 8008692:	e7eb      	b.n	800866c <_malloc_r+0xa8>
 8008694:	4623      	mov	r3, r4
 8008696:	6864      	ldr	r4, [r4, #4]
 8008698:	e7ae      	b.n	80085f8 <_malloc_r+0x34>
 800869a:	463c      	mov	r4, r7
 800869c:	687f      	ldr	r7, [r7, #4]
 800869e:	e7b6      	b.n	800860e <_malloc_r+0x4a>
 80086a0:	461a      	mov	r2, r3
 80086a2:	685b      	ldr	r3, [r3, #4]
 80086a4:	42a3      	cmp	r3, r4
 80086a6:	d1fb      	bne.n	80086a0 <_malloc_r+0xdc>
 80086a8:	2300      	movs	r3, #0
 80086aa:	6053      	str	r3, [r2, #4]
 80086ac:	e7de      	b.n	800866c <_malloc_r+0xa8>
 80086ae:	230c      	movs	r3, #12
 80086b0:	6033      	str	r3, [r6, #0]
 80086b2:	4630      	mov	r0, r6
 80086b4:	f000 f81e 	bl	80086f4 <__malloc_unlock>
 80086b8:	e794      	b.n	80085e4 <_malloc_r+0x20>
 80086ba:	6005      	str	r5, [r0, #0]
 80086bc:	e7d6      	b.n	800866c <_malloc_r+0xa8>
 80086be:	bf00      	nop
 80086c0:	20000d70 	.word	0x20000d70

080086c4 <__ascii_mbtowc>:
 80086c4:	b082      	sub	sp, #8
 80086c6:	b901      	cbnz	r1, 80086ca <__ascii_mbtowc+0x6>
 80086c8:	a901      	add	r1, sp, #4
 80086ca:	b142      	cbz	r2, 80086de <__ascii_mbtowc+0x1a>
 80086cc:	b14b      	cbz	r3, 80086e2 <__ascii_mbtowc+0x1e>
 80086ce:	7813      	ldrb	r3, [r2, #0]
 80086d0:	600b      	str	r3, [r1, #0]
 80086d2:	7812      	ldrb	r2, [r2, #0]
 80086d4:	1e10      	subs	r0, r2, #0
 80086d6:	bf18      	it	ne
 80086d8:	2001      	movne	r0, #1
 80086da:	b002      	add	sp, #8
 80086dc:	4770      	bx	lr
 80086de:	4610      	mov	r0, r2
 80086e0:	e7fb      	b.n	80086da <__ascii_mbtowc+0x16>
 80086e2:	f06f 0001 	mvn.w	r0, #1
 80086e6:	e7f8      	b.n	80086da <__ascii_mbtowc+0x16>

080086e8 <__malloc_lock>:
 80086e8:	4801      	ldr	r0, [pc, #4]	@ (80086f0 <__malloc_lock+0x8>)
 80086ea:	f7fe bd24 	b.w	8007136 <__retarget_lock_acquire_recursive>
 80086ee:	bf00      	nop
 80086f0:	20000d68 	.word	0x20000d68

080086f4 <__malloc_unlock>:
 80086f4:	4801      	ldr	r0, [pc, #4]	@ (80086fc <__malloc_unlock+0x8>)
 80086f6:	f7fe bd1f 	b.w	8007138 <__retarget_lock_release_recursive>
 80086fa:	bf00      	nop
 80086fc:	20000d68 	.word	0x20000d68

08008700 <_Balloc>:
 8008700:	b570      	push	{r4, r5, r6, lr}
 8008702:	69c6      	ldr	r6, [r0, #28]
 8008704:	4604      	mov	r4, r0
 8008706:	460d      	mov	r5, r1
 8008708:	b976      	cbnz	r6, 8008728 <_Balloc+0x28>
 800870a:	2010      	movs	r0, #16
 800870c:	f7ff ff30 	bl	8008570 <malloc>
 8008710:	4602      	mov	r2, r0
 8008712:	61e0      	str	r0, [r4, #28]
 8008714:	b920      	cbnz	r0, 8008720 <_Balloc+0x20>
 8008716:	4b18      	ldr	r3, [pc, #96]	@ (8008778 <_Balloc+0x78>)
 8008718:	4818      	ldr	r0, [pc, #96]	@ (800877c <_Balloc+0x7c>)
 800871a:	216b      	movs	r1, #107	@ 0x6b
 800871c:	f7fe fd2c 	bl	8007178 <__assert_func>
 8008720:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008724:	6006      	str	r6, [r0, #0]
 8008726:	60c6      	str	r6, [r0, #12]
 8008728:	69e6      	ldr	r6, [r4, #28]
 800872a:	68f3      	ldr	r3, [r6, #12]
 800872c:	b183      	cbz	r3, 8008750 <_Balloc+0x50>
 800872e:	69e3      	ldr	r3, [r4, #28]
 8008730:	68db      	ldr	r3, [r3, #12]
 8008732:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008736:	b9b8      	cbnz	r0, 8008768 <_Balloc+0x68>
 8008738:	2101      	movs	r1, #1
 800873a:	fa01 f605 	lsl.w	r6, r1, r5
 800873e:	1d72      	adds	r2, r6, #5
 8008740:	0092      	lsls	r2, r2, #2
 8008742:	4620      	mov	r0, r4
 8008744:	f001 f8d3 	bl	80098ee <_calloc_r>
 8008748:	b160      	cbz	r0, 8008764 <_Balloc+0x64>
 800874a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800874e:	e00e      	b.n	800876e <_Balloc+0x6e>
 8008750:	2221      	movs	r2, #33	@ 0x21
 8008752:	2104      	movs	r1, #4
 8008754:	4620      	mov	r0, r4
 8008756:	f001 f8ca 	bl	80098ee <_calloc_r>
 800875a:	69e3      	ldr	r3, [r4, #28]
 800875c:	60f0      	str	r0, [r6, #12]
 800875e:	68db      	ldr	r3, [r3, #12]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d1e4      	bne.n	800872e <_Balloc+0x2e>
 8008764:	2000      	movs	r0, #0
 8008766:	bd70      	pop	{r4, r5, r6, pc}
 8008768:	6802      	ldr	r2, [r0, #0]
 800876a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800876e:	2300      	movs	r3, #0
 8008770:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008774:	e7f7      	b.n	8008766 <_Balloc+0x66>
 8008776:	bf00      	nop
 8008778:	0800a272 	.word	0x0800a272
 800877c:	0800a3fd 	.word	0x0800a3fd

08008780 <_Bfree>:
 8008780:	b570      	push	{r4, r5, r6, lr}
 8008782:	69c6      	ldr	r6, [r0, #28]
 8008784:	4605      	mov	r5, r0
 8008786:	460c      	mov	r4, r1
 8008788:	b976      	cbnz	r6, 80087a8 <_Bfree+0x28>
 800878a:	2010      	movs	r0, #16
 800878c:	f7ff fef0 	bl	8008570 <malloc>
 8008790:	4602      	mov	r2, r0
 8008792:	61e8      	str	r0, [r5, #28]
 8008794:	b920      	cbnz	r0, 80087a0 <_Bfree+0x20>
 8008796:	4b09      	ldr	r3, [pc, #36]	@ (80087bc <_Bfree+0x3c>)
 8008798:	4809      	ldr	r0, [pc, #36]	@ (80087c0 <_Bfree+0x40>)
 800879a:	218f      	movs	r1, #143	@ 0x8f
 800879c:	f7fe fcec 	bl	8007178 <__assert_func>
 80087a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80087a4:	6006      	str	r6, [r0, #0]
 80087a6:	60c6      	str	r6, [r0, #12]
 80087a8:	b13c      	cbz	r4, 80087ba <_Bfree+0x3a>
 80087aa:	69eb      	ldr	r3, [r5, #28]
 80087ac:	6862      	ldr	r2, [r4, #4]
 80087ae:	68db      	ldr	r3, [r3, #12]
 80087b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80087b4:	6021      	str	r1, [r4, #0]
 80087b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80087ba:	bd70      	pop	{r4, r5, r6, pc}
 80087bc:	0800a272 	.word	0x0800a272
 80087c0:	0800a3fd 	.word	0x0800a3fd

080087c4 <__multadd>:
 80087c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087c8:	690d      	ldr	r5, [r1, #16]
 80087ca:	4607      	mov	r7, r0
 80087cc:	460c      	mov	r4, r1
 80087ce:	461e      	mov	r6, r3
 80087d0:	f101 0c14 	add.w	ip, r1, #20
 80087d4:	2000      	movs	r0, #0
 80087d6:	f8dc 3000 	ldr.w	r3, [ip]
 80087da:	b299      	uxth	r1, r3
 80087dc:	fb02 6101 	mla	r1, r2, r1, r6
 80087e0:	0c1e      	lsrs	r6, r3, #16
 80087e2:	0c0b      	lsrs	r3, r1, #16
 80087e4:	fb02 3306 	mla	r3, r2, r6, r3
 80087e8:	b289      	uxth	r1, r1
 80087ea:	3001      	adds	r0, #1
 80087ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80087f0:	4285      	cmp	r5, r0
 80087f2:	f84c 1b04 	str.w	r1, [ip], #4
 80087f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80087fa:	dcec      	bgt.n	80087d6 <__multadd+0x12>
 80087fc:	b30e      	cbz	r6, 8008842 <__multadd+0x7e>
 80087fe:	68a3      	ldr	r3, [r4, #8]
 8008800:	42ab      	cmp	r3, r5
 8008802:	dc19      	bgt.n	8008838 <__multadd+0x74>
 8008804:	6861      	ldr	r1, [r4, #4]
 8008806:	4638      	mov	r0, r7
 8008808:	3101      	adds	r1, #1
 800880a:	f7ff ff79 	bl	8008700 <_Balloc>
 800880e:	4680      	mov	r8, r0
 8008810:	b928      	cbnz	r0, 800881e <__multadd+0x5a>
 8008812:	4602      	mov	r2, r0
 8008814:	4b0c      	ldr	r3, [pc, #48]	@ (8008848 <__multadd+0x84>)
 8008816:	480d      	ldr	r0, [pc, #52]	@ (800884c <__multadd+0x88>)
 8008818:	21ba      	movs	r1, #186	@ 0xba
 800881a:	f7fe fcad 	bl	8007178 <__assert_func>
 800881e:	6922      	ldr	r2, [r4, #16]
 8008820:	3202      	adds	r2, #2
 8008822:	f104 010c 	add.w	r1, r4, #12
 8008826:	0092      	lsls	r2, r2, #2
 8008828:	300c      	adds	r0, #12
 800882a:	f7fe fc8e 	bl	800714a <memcpy>
 800882e:	4621      	mov	r1, r4
 8008830:	4638      	mov	r0, r7
 8008832:	f7ff ffa5 	bl	8008780 <_Bfree>
 8008836:	4644      	mov	r4, r8
 8008838:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800883c:	3501      	adds	r5, #1
 800883e:	615e      	str	r6, [r3, #20]
 8008840:	6125      	str	r5, [r4, #16]
 8008842:	4620      	mov	r0, r4
 8008844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008848:	0800a38c 	.word	0x0800a38c
 800884c:	0800a3fd 	.word	0x0800a3fd

08008850 <__s2b>:
 8008850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008854:	460c      	mov	r4, r1
 8008856:	4615      	mov	r5, r2
 8008858:	461f      	mov	r7, r3
 800885a:	2209      	movs	r2, #9
 800885c:	3308      	adds	r3, #8
 800885e:	4606      	mov	r6, r0
 8008860:	fb93 f3f2 	sdiv	r3, r3, r2
 8008864:	2100      	movs	r1, #0
 8008866:	2201      	movs	r2, #1
 8008868:	429a      	cmp	r2, r3
 800886a:	db09      	blt.n	8008880 <__s2b+0x30>
 800886c:	4630      	mov	r0, r6
 800886e:	f7ff ff47 	bl	8008700 <_Balloc>
 8008872:	b940      	cbnz	r0, 8008886 <__s2b+0x36>
 8008874:	4602      	mov	r2, r0
 8008876:	4b19      	ldr	r3, [pc, #100]	@ (80088dc <__s2b+0x8c>)
 8008878:	4819      	ldr	r0, [pc, #100]	@ (80088e0 <__s2b+0x90>)
 800887a:	21d3      	movs	r1, #211	@ 0xd3
 800887c:	f7fe fc7c 	bl	8007178 <__assert_func>
 8008880:	0052      	lsls	r2, r2, #1
 8008882:	3101      	adds	r1, #1
 8008884:	e7f0      	b.n	8008868 <__s2b+0x18>
 8008886:	9b08      	ldr	r3, [sp, #32]
 8008888:	6143      	str	r3, [r0, #20]
 800888a:	2d09      	cmp	r5, #9
 800888c:	f04f 0301 	mov.w	r3, #1
 8008890:	6103      	str	r3, [r0, #16]
 8008892:	dd16      	ble.n	80088c2 <__s2b+0x72>
 8008894:	f104 0909 	add.w	r9, r4, #9
 8008898:	46c8      	mov	r8, r9
 800889a:	442c      	add	r4, r5
 800889c:	f818 3b01 	ldrb.w	r3, [r8], #1
 80088a0:	4601      	mov	r1, r0
 80088a2:	3b30      	subs	r3, #48	@ 0x30
 80088a4:	220a      	movs	r2, #10
 80088a6:	4630      	mov	r0, r6
 80088a8:	f7ff ff8c 	bl	80087c4 <__multadd>
 80088ac:	45a0      	cmp	r8, r4
 80088ae:	d1f5      	bne.n	800889c <__s2b+0x4c>
 80088b0:	f1a5 0408 	sub.w	r4, r5, #8
 80088b4:	444c      	add	r4, r9
 80088b6:	1b2d      	subs	r5, r5, r4
 80088b8:	1963      	adds	r3, r4, r5
 80088ba:	42bb      	cmp	r3, r7
 80088bc:	db04      	blt.n	80088c8 <__s2b+0x78>
 80088be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088c2:	340a      	adds	r4, #10
 80088c4:	2509      	movs	r5, #9
 80088c6:	e7f6      	b.n	80088b6 <__s2b+0x66>
 80088c8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80088cc:	4601      	mov	r1, r0
 80088ce:	3b30      	subs	r3, #48	@ 0x30
 80088d0:	220a      	movs	r2, #10
 80088d2:	4630      	mov	r0, r6
 80088d4:	f7ff ff76 	bl	80087c4 <__multadd>
 80088d8:	e7ee      	b.n	80088b8 <__s2b+0x68>
 80088da:	bf00      	nop
 80088dc:	0800a38c 	.word	0x0800a38c
 80088e0:	0800a3fd 	.word	0x0800a3fd

080088e4 <__hi0bits>:
 80088e4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80088e8:	4603      	mov	r3, r0
 80088ea:	bf36      	itet	cc
 80088ec:	0403      	lslcc	r3, r0, #16
 80088ee:	2000      	movcs	r0, #0
 80088f0:	2010      	movcc	r0, #16
 80088f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80088f6:	bf3c      	itt	cc
 80088f8:	021b      	lslcc	r3, r3, #8
 80088fa:	3008      	addcc	r0, #8
 80088fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008900:	bf3c      	itt	cc
 8008902:	011b      	lslcc	r3, r3, #4
 8008904:	3004      	addcc	r0, #4
 8008906:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800890a:	bf3c      	itt	cc
 800890c:	009b      	lslcc	r3, r3, #2
 800890e:	3002      	addcc	r0, #2
 8008910:	2b00      	cmp	r3, #0
 8008912:	db05      	blt.n	8008920 <__hi0bits+0x3c>
 8008914:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008918:	f100 0001 	add.w	r0, r0, #1
 800891c:	bf08      	it	eq
 800891e:	2020      	moveq	r0, #32
 8008920:	4770      	bx	lr

08008922 <__lo0bits>:
 8008922:	6803      	ldr	r3, [r0, #0]
 8008924:	4602      	mov	r2, r0
 8008926:	f013 0007 	ands.w	r0, r3, #7
 800892a:	d00b      	beq.n	8008944 <__lo0bits+0x22>
 800892c:	07d9      	lsls	r1, r3, #31
 800892e:	d421      	bmi.n	8008974 <__lo0bits+0x52>
 8008930:	0798      	lsls	r0, r3, #30
 8008932:	bf49      	itett	mi
 8008934:	085b      	lsrmi	r3, r3, #1
 8008936:	089b      	lsrpl	r3, r3, #2
 8008938:	2001      	movmi	r0, #1
 800893a:	6013      	strmi	r3, [r2, #0]
 800893c:	bf5c      	itt	pl
 800893e:	6013      	strpl	r3, [r2, #0]
 8008940:	2002      	movpl	r0, #2
 8008942:	4770      	bx	lr
 8008944:	b299      	uxth	r1, r3
 8008946:	b909      	cbnz	r1, 800894c <__lo0bits+0x2a>
 8008948:	0c1b      	lsrs	r3, r3, #16
 800894a:	2010      	movs	r0, #16
 800894c:	b2d9      	uxtb	r1, r3
 800894e:	b909      	cbnz	r1, 8008954 <__lo0bits+0x32>
 8008950:	3008      	adds	r0, #8
 8008952:	0a1b      	lsrs	r3, r3, #8
 8008954:	0719      	lsls	r1, r3, #28
 8008956:	bf04      	itt	eq
 8008958:	091b      	lsreq	r3, r3, #4
 800895a:	3004      	addeq	r0, #4
 800895c:	0799      	lsls	r1, r3, #30
 800895e:	bf04      	itt	eq
 8008960:	089b      	lsreq	r3, r3, #2
 8008962:	3002      	addeq	r0, #2
 8008964:	07d9      	lsls	r1, r3, #31
 8008966:	d403      	bmi.n	8008970 <__lo0bits+0x4e>
 8008968:	085b      	lsrs	r3, r3, #1
 800896a:	f100 0001 	add.w	r0, r0, #1
 800896e:	d003      	beq.n	8008978 <__lo0bits+0x56>
 8008970:	6013      	str	r3, [r2, #0]
 8008972:	4770      	bx	lr
 8008974:	2000      	movs	r0, #0
 8008976:	4770      	bx	lr
 8008978:	2020      	movs	r0, #32
 800897a:	4770      	bx	lr

0800897c <__i2b>:
 800897c:	b510      	push	{r4, lr}
 800897e:	460c      	mov	r4, r1
 8008980:	2101      	movs	r1, #1
 8008982:	f7ff febd 	bl	8008700 <_Balloc>
 8008986:	4602      	mov	r2, r0
 8008988:	b928      	cbnz	r0, 8008996 <__i2b+0x1a>
 800898a:	4b05      	ldr	r3, [pc, #20]	@ (80089a0 <__i2b+0x24>)
 800898c:	4805      	ldr	r0, [pc, #20]	@ (80089a4 <__i2b+0x28>)
 800898e:	f240 1145 	movw	r1, #325	@ 0x145
 8008992:	f7fe fbf1 	bl	8007178 <__assert_func>
 8008996:	2301      	movs	r3, #1
 8008998:	6144      	str	r4, [r0, #20]
 800899a:	6103      	str	r3, [r0, #16]
 800899c:	bd10      	pop	{r4, pc}
 800899e:	bf00      	nop
 80089a0:	0800a38c 	.word	0x0800a38c
 80089a4:	0800a3fd 	.word	0x0800a3fd

080089a8 <__multiply>:
 80089a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089ac:	4617      	mov	r7, r2
 80089ae:	690a      	ldr	r2, [r1, #16]
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	429a      	cmp	r2, r3
 80089b4:	bfa8      	it	ge
 80089b6:	463b      	movge	r3, r7
 80089b8:	4689      	mov	r9, r1
 80089ba:	bfa4      	itt	ge
 80089bc:	460f      	movge	r7, r1
 80089be:	4699      	movge	r9, r3
 80089c0:	693d      	ldr	r5, [r7, #16]
 80089c2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80089c6:	68bb      	ldr	r3, [r7, #8]
 80089c8:	6879      	ldr	r1, [r7, #4]
 80089ca:	eb05 060a 	add.w	r6, r5, sl
 80089ce:	42b3      	cmp	r3, r6
 80089d0:	b085      	sub	sp, #20
 80089d2:	bfb8      	it	lt
 80089d4:	3101      	addlt	r1, #1
 80089d6:	f7ff fe93 	bl	8008700 <_Balloc>
 80089da:	b930      	cbnz	r0, 80089ea <__multiply+0x42>
 80089dc:	4602      	mov	r2, r0
 80089de:	4b41      	ldr	r3, [pc, #260]	@ (8008ae4 <__multiply+0x13c>)
 80089e0:	4841      	ldr	r0, [pc, #260]	@ (8008ae8 <__multiply+0x140>)
 80089e2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80089e6:	f7fe fbc7 	bl	8007178 <__assert_func>
 80089ea:	f100 0414 	add.w	r4, r0, #20
 80089ee:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80089f2:	4623      	mov	r3, r4
 80089f4:	2200      	movs	r2, #0
 80089f6:	4573      	cmp	r3, lr
 80089f8:	d320      	bcc.n	8008a3c <__multiply+0x94>
 80089fa:	f107 0814 	add.w	r8, r7, #20
 80089fe:	f109 0114 	add.w	r1, r9, #20
 8008a02:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008a06:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008a0a:	9302      	str	r3, [sp, #8]
 8008a0c:	1beb      	subs	r3, r5, r7
 8008a0e:	3b15      	subs	r3, #21
 8008a10:	f023 0303 	bic.w	r3, r3, #3
 8008a14:	3304      	adds	r3, #4
 8008a16:	3715      	adds	r7, #21
 8008a18:	42bd      	cmp	r5, r7
 8008a1a:	bf38      	it	cc
 8008a1c:	2304      	movcc	r3, #4
 8008a1e:	9301      	str	r3, [sp, #4]
 8008a20:	9b02      	ldr	r3, [sp, #8]
 8008a22:	9103      	str	r1, [sp, #12]
 8008a24:	428b      	cmp	r3, r1
 8008a26:	d80c      	bhi.n	8008a42 <__multiply+0x9a>
 8008a28:	2e00      	cmp	r6, #0
 8008a2a:	dd03      	ble.n	8008a34 <__multiply+0x8c>
 8008a2c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d055      	beq.n	8008ae0 <__multiply+0x138>
 8008a34:	6106      	str	r6, [r0, #16]
 8008a36:	b005      	add	sp, #20
 8008a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a3c:	f843 2b04 	str.w	r2, [r3], #4
 8008a40:	e7d9      	b.n	80089f6 <__multiply+0x4e>
 8008a42:	f8b1 a000 	ldrh.w	sl, [r1]
 8008a46:	f1ba 0f00 	cmp.w	sl, #0
 8008a4a:	d01f      	beq.n	8008a8c <__multiply+0xe4>
 8008a4c:	46c4      	mov	ip, r8
 8008a4e:	46a1      	mov	r9, r4
 8008a50:	2700      	movs	r7, #0
 8008a52:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008a56:	f8d9 3000 	ldr.w	r3, [r9]
 8008a5a:	fa1f fb82 	uxth.w	fp, r2
 8008a5e:	b29b      	uxth	r3, r3
 8008a60:	fb0a 330b 	mla	r3, sl, fp, r3
 8008a64:	443b      	add	r3, r7
 8008a66:	f8d9 7000 	ldr.w	r7, [r9]
 8008a6a:	0c12      	lsrs	r2, r2, #16
 8008a6c:	0c3f      	lsrs	r7, r7, #16
 8008a6e:	fb0a 7202 	mla	r2, sl, r2, r7
 8008a72:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008a76:	b29b      	uxth	r3, r3
 8008a78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a7c:	4565      	cmp	r5, ip
 8008a7e:	f849 3b04 	str.w	r3, [r9], #4
 8008a82:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008a86:	d8e4      	bhi.n	8008a52 <__multiply+0xaa>
 8008a88:	9b01      	ldr	r3, [sp, #4]
 8008a8a:	50e7      	str	r7, [r4, r3]
 8008a8c:	9b03      	ldr	r3, [sp, #12]
 8008a8e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008a92:	3104      	adds	r1, #4
 8008a94:	f1b9 0f00 	cmp.w	r9, #0
 8008a98:	d020      	beq.n	8008adc <__multiply+0x134>
 8008a9a:	6823      	ldr	r3, [r4, #0]
 8008a9c:	4647      	mov	r7, r8
 8008a9e:	46a4      	mov	ip, r4
 8008aa0:	f04f 0a00 	mov.w	sl, #0
 8008aa4:	f8b7 b000 	ldrh.w	fp, [r7]
 8008aa8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008aac:	fb09 220b 	mla	r2, r9, fp, r2
 8008ab0:	4452      	add	r2, sl
 8008ab2:	b29b      	uxth	r3, r3
 8008ab4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008ab8:	f84c 3b04 	str.w	r3, [ip], #4
 8008abc:	f857 3b04 	ldr.w	r3, [r7], #4
 8008ac0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ac4:	f8bc 3000 	ldrh.w	r3, [ip]
 8008ac8:	fb09 330a 	mla	r3, r9, sl, r3
 8008acc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008ad0:	42bd      	cmp	r5, r7
 8008ad2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ad6:	d8e5      	bhi.n	8008aa4 <__multiply+0xfc>
 8008ad8:	9a01      	ldr	r2, [sp, #4]
 8008ada:	50a3      	str	r3, [r4, r2]
 8008adc:	3404      	adds	r4, #4
 8008ade:	e79f      	b.n	8008a20 <__multiply+0x78>
 8008ae0:	3e01      	subs	r6, #1
 8008ae2:	e7a1      	b.n	8008a28 <__multiply+0x80>
 8008ae4:	0800a38c 	.word	0x0800a38c
 8008ae8:	0800a3fd 	.word	0x0800a3fd

08008aec <__pow5mult>:
 8008aec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008af0:	4615      	mov	r5, r2
 8008af2:	f012 0203 	ands.w	r2, r2, #3
 8008af6:	4607      	mov	r7, r0
 8008af8:	460e      	mov	r6, r1
 8008afa:	d007      	beq.n	8008b0c <__pow5mult+0x20>
 8008afc:	4c25      	ldr	r4, [pc, #148]	@ (8008b94 <__pow5mult+0xa8>)
 8008afe:	3a01      	subs	r2, #1
 8008b00:	2300      	movs	r3, #0
 8008b02:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008b06:	f7ff fe5d 	bl	80087c4 <__multadd>
 8008b0a:	4606      	mov	r6, r0
 8008b0c:	10ad      	asrs	r5, r5, #2
 8008b0e:	d03d      	beq.n	8008b8c <__pow5mult+0xa0>
 8008b10:	69fc      	ldr	r4, [r7, #28]
 8008b12:	b97c      	cbnz	r4, 8008b34 <__pow5mult+0x48>
 8008b14:	2010      	movs	r0, #16
 8008b16:	f7ff fd2b 	bl	8008570 <malloc>
 8008b1a:	4602      	mov	r2, r0
 8008b1c:	61f8      	str	r0, [r7, #28]
 8008b1e:	b928      	cbnz	r0, 8008b2c <__pow5mult+0x40>
 8008b20:	4b1d      	ldr	r3, [pc, #116]	@ (8008b98 <__pow5mult+0xac>)
 8008b22:	481e      	ldr	r0, [pc, #120]	@ (8008b9c <__pow5mult+0xb0>)
 8008b24:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008b28:	f7fe fb26 	bl	8007178 <__assert_func>
 8008b2c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008b30:	6004      	str	r4, [r0, #0]
 8008b32:	60c4      	str	r4, [r0, #12]
 8008b34:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008b38:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008b3c:	b94c      	cbnz	r4, 8008b52 <__pow5mult+0x66>
 8008b3e:	f240 2171 	movw	r1, #625	@ 0x271
 8008b42:	4638      	mov	r0, r7
 8008b44:	f7ff ff1a 	bl	800897c <__i2b>
 8008b48:	2300      	movs	r3, #0
 8008b4a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008b4e:	4604      	mov	r4, r0
 8008b50:	6003      	str	r3, [r0, #0]
 8008b52:	f04f 0900 	mov.w	r9, #0
 8008b56:	07eb      	lsls	r3, r5, #31
 8008b58:	d50a      	bpl.n	8008b70 <__pow5mult+0x84>
 8008b5a:	4631      	mov	r1, r6
 8008b5c:	4622      	mov	r2, r4
 8008b5e:	4638      	mov	r0, r7
 8008b60:	f7ff ff22 	bl	80089a8 <__multiply>
 8008b64:	4631      	mov	r1, r6
 8008b66:	4680      	mov	r8, r0
 8008b68:	4638      	mov	r0, r7
 8008b6a:	f7ff fe09 	bl	8008780 <_Bfree>
 8008b6e:	4646      	mov	r6, r8
 8008b70:	106d      	asrs	r5, r5, #1
 8008b72:	d00b      	beq.n	8008b8c <__pow5mult+0xa0>
 8008b74:	6820      	ldr	r0, [r4, #0]
 8008b76:	b938      	cbnz	r0, 8008b88 <__pow5mult+0x9c>
 8008b78:	4622      	mov	r2, r4
 8008b7a:	4621      	mov	r1, r4
 8008b7c:	4638      	mov	r0, r7
 8008b7e:	f7ff ff13 	bl	80089a8 <__multiply>
 8008b82:	6020      	str	r0, [r4, #0]
 8008b84:	f8c0 9000 	str.w	r9, [r0]
 8008b88:	4604      	mov	r4, r0
 8008b8a:	e7e4      	b.n	8008b56 <__pow5mult+0x6a>
 8008b8c:	4630      	mov	r0, r6
 8008b8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b92:	bf00      	nop
 8008b94:	0800a4b8 	.word	0x0800a4b8
 8008b98:	0800a272 	.word	0x0800a272
 8008b9c:	0800a3fd 	.word	0x0800a3fd

08008ba0 <__lshift>:
 8008ba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ba4:	460c      	mov	r4, r1
 8008ba6:	6849      	ldr	r1, [r1, #4]
 8008ba8:	6923      	ldr	r3, [r4, #16]
 8008baa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008bae:	68a3      	ldr	r3, [r4, #8]
 8008bb0:	4607      	mov	r7, r0
 8008bb2:	4691      	mov	r9, r2
 8008bb4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008bb8:	f108 0601 	add.w	r6, r8, #1
 8008bbc:	42b3      	cmp	r3, r6
 8008bbe:	db0b      	blt.n	8008bd8 <__lshift+0x38>
 8008bc0:	4638      	mov	r0, r7
 8008bc2:	f7ff fd9d 	bl	8008700 <_Balloc>
 8008bc6:	4605      	mov	r5, r0
 8008bc8:	b948      	cbnz	r0, 8008bde <__lshift+0x3e>
 8008bca:	4602      	mov	r2, r0
 8008bcc:	4b28      	ldr	r3, [pc, #160]	@ (8008c70 <__lshift+0xd0>)
 8008bce:	4829      	ldr	r0, [pc, #164]	@ (8008c74 <__lshift+0xd4>)
 8008bd0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008bd4:	f7fe fad0 	bl	8007178 <__assert_func>
 8008bd8:	3101      	adds	r1, #1
 8008bda:	005b      	lsls	r3, r3, #1
 8008bdc:	e7ee      	b.n	8008bbc <__lshift+0x1c>
 8008bde:	2300      	movs	r3, #0
 8008be0:	f100 0114 	add.w	r1, r0, #20
 8008be4:	f100 0210 	add.w	r2, r0, #16
 8008be8:	4618      	mov	r0, r3
 8008bea:	4553      	cmp	r3, sl
 8008bec:	db33      	blt.n	8008c56 <__lshift+0xb6>
 8008bee:	6920      	ldr	r0, [r4, #16]
 8008bf0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008bf4:	f104 0314 	add.w	r3, r4, #20
 8008bf8:	f019 091f 	ands.w	r9, r9, #31
 8008bfc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c00:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008c04:	d02b      	beq.n	8008c5e <__lshift+0xbe>
 8008c06:	f1c9 0e20 	rsb	lr, r9, #32
 8008c0a:	468a      	mov	sl, r1
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	6818      	ldr	r0, [r3, #0]
 8008c10:	fa00 f009 	lsl.w	r0, r0, r9
 8008c14:	4310      	orrs	r0, r2
 8008c16:	f84a 0b04 	str.w	r0, [sl], #4
 8008c1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c1e:	459c      	cmp	ip, r3
 8008c20:	fa22 f20e 	lsr.w	r2, r2, lr
 8008c24:	d8f3      	bhi.n	8008c0e <__lshift+0x6e>
 8008c26:	ebac 0304 	sub.w	r3, ip, r4
 8008c2a:	3b15      	subs	r3, #21
 8008c2c:	f023 0303 	bic.w	r3, r3, #3
 8008c30:	3304      	adds	r3, #4
 8008c32:	f104 0015 	add.w	r0, r4, #21
 8008c36:	4560      	cmp	r0, ip
 8008c38:	bf88      	it	hi
 8008c3a:	2304      	movhi	r3, #4
 8008c3c:	50ca      	str	r2, [r1, r3]
 8008c3e:	b10a      	cbz	r2, 8008c44 <__lshift+0xa4>
 8008c40:	f108 0602 	add.w	r6, r8, #2
 8008c44:	3e01      	subs	r6, #1
 8008c46:	4638      	mov	r0, r7
 8008c48:	612e      	str	r6, [r5, #16]
 8008c4a:	4621      	mov	r1, r4
 8008c4c:	f7ff fd98 	bl	8008780 <_Bfree>
 8008c50:	4628      	mov	r0, r5
 8008c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c56:	f842 0f04 	str.w	r0, [r2, #4]!
 8008c5a:	3301      	adds	r3, #1
 8008c5c:	e7c5      	b.n	8008bea <__lshift+0x4a>
 8008c5e:	3904      	subs	r1, #4
 8008c60:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c64:	f841 2f04 	str.w	r2, [r1, #4]!
 8008c68:	459c      	cmp	ip, r3
 8008c6a:	d8f9      	bhi.n	8008c60 <__lshift+0xc0>
 8008c6c:	e7ea      	b.n	8008c44 <__lshift+0xa4>
 8008c6e:	bf00      	nop
 8008c70:	0800a38c 	.word	0x0800a38c
 8008c74:	0800a3fd 	.word	0x0800a3fd

08008c78 <__mcmp>:
 8008c78:	690a      	ldr	r2, [r1, #16]
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	6900      	ldr	r0, [r0, #16]
 8008c7e:	1a80      	subs	r0, r0, r2
 8008c80:	b530      	push	{r4, r5, lr}
 8008c82:	d10e      	bne.n	8008ca2 <__mcmp+0x2a>
 8008c84:	3314      	adds	r3, #20
 8008c86:	3114      	adds	r1, #20
 8008c88:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008c8c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008c90:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008c94:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008c98:	4295      	cmp	r5, r2
 8008c9a:	d003      	beq.n	8008ca4 <__mcmp+0x2c>
 8008c9c:	d205      	bcs.n	8008caa <__mcmp+0x32>
 8008c9e:	f04f 30ff 	mov.w	r0, #4294967295
 8008ca2:	bd30      	pop	{r4, r5, pc}
 8008ca4:	42a3      	cmp	r3, r4
 8008ca6:	d3f3      	bcc.n	8008c90 <__mcmp+0x18>
 8008ca8:	e7fb      	b.n	8008ca2 <__mcmp+0x2a>
 8008caa:	2001      	movs	r0, #1
 8008cac:	e7f9      	b.n	8008ca2 <__mcmp+0x2a>
	...

08008cb0 <__mdiff>:
 8008cb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cb4:	4689      	mov	r9, r1
 8008cb6:	4606      	mov	r6, r0
 8008cb8:	4611      	mov	r1, r2
 8008cba:	4648      	mov	r0, r9
 8008cbc:	4614      	mov	r4, r2
 8008cbe:	f7ff ffdb 	bl	8008c78 <__mcmp>
 8008cc2:	1e05      	subs	r5, r0, #0
 8008cc4:	d112      	bne.n	8008cec <__mdiff+0x3c>
 8008cc6:	4629      	mov	r1, r5
 8008cc8:	4630      	mov	r0, r6
 8008cca:	f7ff fd19 	bl	8008700 <_Balloc>
 8008cce:	4602      	mov	r2, r0
 8008cd0:	b928      	cbnz	r0, 8008cde <__mdiff+0x2e>
 8008cd2:	4b3f      	ldr	r3, [pc, #252]	@ (8008dd0 <__mdiff+0x120>)
 8008cd4:	f240 2137 	movw	r1, #567	@ 0x237
 8008cd8:	483e      	ldr	r0, [pc, #248]	@ (8008dd4 <__mdiff+0x124>)
 8008cda:	f7fe fa4d 	bl	8007178 <__assert_func>
 8008cde:	2301      	movs	r3, #1
 8008ce0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008ce4:	4610      	mov	r0, r2
 8008ce6:	b003      	add	sp, #12
 8008ce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cec:	bfbc      	itt	lt
 8008cee:	464b      	movlt	r3, r9
 8008cf0:	46a1      	movlt	r9, r4
 8008cf2:	4630      	mov	r0, r6
 8008cf4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008cf8:	bfba      	itte	lt
 8008cfa:	461c      	movlt	r4, r3
 8008cfc:	2501      	movlt	r5, #1
 8008cfe:	2500      	movge	r5, #0
 8008d00:	f7ff fcfe 	bl	8008700 <_Balloc>
 8008d04:	4602      	mov	r2, r0
 8008d06:	b918      	cbnz	r0, 8008d10 <__mdiff+0x60>
 8008d08:	4b31      	ldr	r3, [pc, #196]	@ (8008dd0 <__mdiff+0x120>)
 8008d0a:	f240 2145 	movw	r1, #581	@ 0x245
 8008d0e:	e7e3      	b.n	8008cd8 <__mdiff+0x28>
 8008d10:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008d14:	6926      	ldr	r6, [r4, #16]
 8008d16:	60c5      	str	r5, [r0, #12]
 8008d18:	f109 0310 	add.w	r3, r9, #16
 8008d1c:	f109 0514 	add.w	r5, r9, #20
 8008d20:	f104 0e14 	add.w	lr, r4, #20
 8008d24:	f100 0b14 	add.w	fp, r0, #20
 8008d28:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008d2c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008d30:	9301      	str	r3, [sp, #4]
 8008d32:	46d9      	mov	r9, fp
 8008d34:	f04f 0c00 	mov.w	ip, #0
 8008d38:	9b01      	ldr	r3, [sp, #4]
 8008d3a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008d3e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008d42:	9301      	str	r3, [sp, #4]
 8008d44:	fa1f f38a 	uxth.w	r3, sl
 8008d48:	4619      	mov	r1, r3
 8008d4a:	b283      	uxth	r3, r0
 8008d4c:	1acb      	subs	r3, r1, r3
 8008d4e:	0c00      	lsrs	r0, r0, #16
 8008d50:	4463      	add	r3, ip
 8008d52:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008d56:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008d5a:	b29b      	uxth	r3, r3
 8008d5c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008d60:	4576      	cmp	r6, lr
 8008d62:	f849 3b04 	str.w	r3, [r9], #4
 8008d66:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008d6a:	d8e5      	bhi.n	8008d38 <__mdiff+0x88>
 8008d6c:	1b33      	subs	r3, r6, r4
 8008d6e:	3b15      	subs	r3, #21
 8008d70:	f023 0303 	bic.w	r3, r3, #3
 8008d74:	3415      	adds	r4, #21
 8008d76:	3304      	adds	r3, #4
 8008d78:	42a6      	cmp	r6, r4
 8008d7a:	bf38      	it	cc
 8008d7c:	2304      	movcc	r3, #4
 8008d7e:	441d      	add	r5, r3
 8008d80:	445b      	add	r3, fp
 8008d82:	461e      	mov	r6, r3
 8008d84:	462c      	mov	r4, r5
 8008d86:	4544      	cmp	r4, r8
 8008d88:	d30e      	bcc.n	8008da8 <__mdiff+0xf8>
 8008d8a:	f108 0103 	add.w	r1, r8, #3
 8008d8e:	1b49      	subs	r1, r1, r5
 8008d90:	f021 0103 	bic.w	r1, r1, #3
 8008d94:	3d03      	subs	r5, #3
 8008d96:	45a8      	cmp	r8, r5
 8008d98:	bf38      	it	cc
 8008d9a:	2100      	movcc	r1, #0
 8008d9c:	440b      	add	r3, r1
 8008d9e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008da2:	b191      	cbz	r1, 8008dca <__mdiff+0x11a>
 8008da4:	6117      	str	r7, [r2, #16]
 8008da6:	e79d      	b.n	8008ce4 <__mdiff+0x34>
 8008da8:	f854 1b04 	ldr.w	r1, [r4], #4
 8008dac:	46e6      	mov	lr, ip
 8008dae:	0c08      	lsrs	r0, r1, #16
 8008db0:	fa1c fc81 	uxtah	ip, ip, r1
 8008db4:	4471      	add	r1, lr
 8008db6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008dba:	b289      	uxth	r1, r1
 8008dbc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008dc0:	f846 1b04 	str.w	r1, [r6], #4
 8008dc4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008dc8:	e7dd      	b.n	8008d86 <__mdiff+0xd6>
 8008dca:	3f01      	subs	r7, #1
 8008dcc:	e7e7      	b.n	8008d9e <__mdiff+0xee>
 8008dce:	bf00      	nop
 8008dd0:	0800a38c 	.word	0x0800a38c
 8008dd4:	0800a3fd 	.word	0x0800a3fd

08008dd8 <__ulp>:
 8008dd8:	b082      	sub	sp, #8
 8008dda:	ed8d 0b00 	vstr	d0, [sp]
 8008dde:	9a01      	ldr	r2, [sp, #4]
 8008de0:	4b0f      	ldr	r3, [pc, #60]	@ (8008e20 <__ulp+0x48>)
 8008de2:	4013      	ands	r3, r2
 8008de4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	dc08      	bgt.n	8008dfe <__ulp+0x26>
 8008dec:	425b      	negs	r3, r3
 8008dee:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008df2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008df6:	da04      	bge.n	8008e02 <__ulp+0x2a>
 8008df8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008dfc:	4113      	asrs	r3, r2
 8008dfe:	2200      	movs	r2, #0
 8008e00:	e008      	b.n	8008e14 <__ulp+0x3c>
 8008e02:	f1a2 0314 	sub.w	r3, r2, #20
 8008e06:	2b1e      	cmp	r3, #30
 8008e08:	bfda      	itte	le
 8008e0a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008e0e:	40da      	lsrle	r2, r3
 8008e10:	2201      	movgt	r2, #1
 8008e12:	2300      	movs	r3, #0
 8008e14:	4619      	mov	r1, r3
 8008e16:	4610      	mov	r0, r2
 8008e18:	ec41 0b10 	vmov	d0, r0, r1
 8008e1c:	b002      	add	sp, #8
 8008e1e:	4770      	bx	lr
 8008e20:	7ff00000 	.word	0x7ff00000

08008e24 <__b2d>:
 8008e24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e28:	6906      	ldr	r6, [r0, #16]
 8008e2a:	f100 0814 	add.w	r8, r0, #20
 8008e2e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008e32:	1f37      	subs	r7, r6, #4
 8008e34:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008e38:	4610      	mov	r0, r2
 8008e3a:	f7ff fd53 	bl	80088e4 <__hi0bits>
 8008e3e:	f1c0 0320 	rsb	r3, r0, #32
 8008e42:	280a      	cmp	r0, #10
 8008e44:	600b      	str	r3, [r1, #0]
 8008e46:	491b      	ldr	r1, [pc, #108]	@ (8008eb4 <__b2d+0x90>)
 8008e48:	dc15      	bgt.n	8008e76 <__b2d+0x52>
 8008e4a:	f1c0 0c0b 	rsb	ip, r0, #11
 8008e4e:	fa22 f30c 	lsr.w	r3, r2, ip
 8008e52:	45b8      	cmp	r8, r7
 8008e54:	ea43 0501 	orr.w	r5, r3, r1
 8008e58:	bf34      	ite	cc
 8008e5a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008e5e:	2300      	movcs	r3, #0
 8008e60:	3015      	adds	r0, #21
 8008e62:	fa02 f000 	lsl.w	r0, r2, r0
 8008e66:	fa23 f30c 	lsr.w	r3, r3, ip
 8008e6a:	4303      	orrs	r3, r0
 8008e6c:	461c      	mov	r4, r3
 8008e6e:	ec45 4b10 	vmov	d0, r4, r5
 8008e72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e76:	45b8      	cmp	r8, r7
 8008e78:	bf3a      	itte	cc
 8008e7a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008e7e:	f1a6 0708 	subcc.w	r7, r6, #8
 8008e82:	2300      	movcs	r3, #0
 8008e84:	380b      	subs	r0, #11
 8008e86:	d012      	beq.n	8008eae <__b2d+0x8a>
 8008e88:	f1c0 0120 	rsb	r1, r0, #32
 8008e8c:	fa23 f401 	lsr.w	r4, r3, r1
 8008e90:	4082      	lsls	r2, r0
 8008e92:	4322      	orrs	r2, r4
 8008e94:	4547      	cmp	r7, r8
 8008e96:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008e9a:	bf8c      	ite	hi
 8008e9c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008ea0:	2200      	movls	r2, #0
 8008ea2:	4083      	lsls	r3, r0
 8008ea4:	40ca      	lsrs	r2, r1
 8008ea6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008eaa:	4313      	orrs	r3, r2
 8008eac:	e7de      	b.n	8008e6c <__b2d+0x48>
 8008eae:	ea42 0501 	orr.w	r5, r2, r1
 8008eb2:	e7db      	b.n	8008e6c <__b2d+0x48>
 8008eb4:	3ff00000 	.word	0x3ff00000

08008eb8 <__d2b>:
 8008eb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008ebc:	460f      	mov	r7, r1
 8008ebe:	2101      	movs	r1, #1
 8008ec0:	ec59 8b10 	vmov	r8, r9, d0
 8008ec4:	4616      	mov	r6, r2
 8008ec6:	f7ff fc1b 	bl	8008700 <_Balloc>
 8008eca:	4604      	mov	r4, r0
 8008ecc:	b930      	cbnz	r0, 8008edc <__d2b+0x24>
 8008ece:	4602      	mov	r2, r0
 8008ed0:	4b23      	ldr	r3, [pc, #140]	@ (8008f60 <__d2b+0xa8>)
 8008ed2:	4824      	ldr	r0, [pc, #144]	@ (8008f64 <__d2b+0xac>)
 8008ed4:	f240 310f 	movw	r1, #783	@ 0x30f
 8008ed8:	f7fe f94e 	bl	8007178 <__assert_func>
 8008edc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008ee0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ee4:	b10d      	cbz	r5, 8008eea <__d2b+0x32>
 8008ee6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008eea:	9301      	str	r3, [sp, #4]
 8008eec:	f1b8 0300 	subs.w	r3, r8, #0
 8008ef0:	d023      	beq.n	8008f3a <__d2b+0x82>
 8008ef2:	4668      	mov	r0, sp
 8008ef4:	9300      	str	r3, [sp, #0]
 8008ef6:	f7ff fd14 	bl	8008922 <__lo0bits>
 8008efa:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008efe:	b1d0      	cbz	r0, 8008f36 <__d2b+0x7e>
 8008f00:	f1c0 0320 	rsb	r3, r0, #32
 8008f04:	fa02 f303 	lsl.w	r3, r2, r3
 8008f08:	430b      	orrs	r3, r1
 8008f0a:	40c2      	lsrs	r2, r0
 8008f0c:	6163      	str	r3, [r4, #20]
 8008f0e:	9201      	str	r2, [sp, #4]
 8008f10:	9b01      	ldr	r3, [sp, #4]
 8008f12:	61a3      	str	r3, [r4, #24]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	bf0c      	ite	eq
 8008f18:	2201      	moveq	r2, #1
 8008f1a:	2202      	movne	r2, #2
 8008f1c:	6122      	str	r2, [r4, #16]
 8008f1e:	b1a5      	cbz	r5, 8008f4a <__d2b+0x92>
 8008f20:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008f24:	4405      	add	r5, r0
 8008f26:	603d      	str	r5, [r7, #0]
 8008f28:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008f2c:	6030      	str	r0, [r6, #0]
 8008f2e:	4620      	mov	r0, r4
 8008f30:	b003      	add	sp, #12
 8008f32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f36:	6161      	str	r1, [r4, #20]
 8008f38:	e7ea      	b.n	8008f10 <__d2b+0x58>
 8008f3a:	a801      	add	r0, sp, #4
 8008f3c:	f7ff fcf1 	bl	8008922 <__lo0bits>
 8008f40:	9b01      	ldr	r3, [sp, #4]
 8008f42:	6163      	str	r3, [r4, #20]
 8008f44:	3020      	adds	r0, #32
 8008f46:	2201      	movs	r2, #1
 8008f48:	e7e8      	b.n	8008f1c <__d2b+0x64>
 8008f4a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008f4e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008f52:	6038      	str	r0, [r7, #0]
 8008f54:	6918      	ldr	r0, [r3, #16]
 8008f56:	f7ff fcc5 	bl	80088e4 <__hi0bits>
 8008f5a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008f5e:	e7e5      	b.n	8008f2c <__d2b+0x74>
 8008f60:	0800a38c 	.word	0x0800a38c
 8008f64:	0800a3fd 	.word	0x0800a3fd

08008f68 <__ratio>:
 8008f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f6c:	b085      	sub	sp, #20
 8008f6e:	e9cd 1000 	strd	r1, r0, [sp]
 8008f72:	a902      	add	r1, sp, #8
 8008f74:	f7ff ff56 	bl	8008e24 <__b2d>
 8008f78:	9800      	ldr	r0, [sp, #0]
 8008f7a:	a903      	add	r1, sp, #12
 8008f7c:	ec55 4b10 	vmov	r4, r5, d0
 8008f80:	f7ff ff50 	bl	8008e24 <__b2d>
 8008f84:	9b01      	ldr	r3, [sp, #4]
 8008f86:	6919      	ldr	r1, [r3, #16]
 8008f88:	9b00      	ldr	r3, [sp, #0]
 8008f8a:	691b      	ldr	r3, [r3, #16]
 8008f8c:	1ac9      	subs	r1, r1, r3
 8008f8e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008f92:	1a9b      	subs	r3, r3, r2
 8008f94:	ec5b ab10 	vmov	sl, fp, d0
 8008f98:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	bfce      	itee	gt
 8008fa0:	462a      	movgt	r2, r5
 8008fa2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008fa6:	465a      	movle	r2, fp
 8008fa8:	462f      	mov	r7, r5
 8008faa:	46d9      	mov	r9, fp
 8008fac:	bfcc      	ite	gt
 8008fae:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008fb2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008fb6:	464b      	mov	r3, r9
 8008fb8:	4652      	mov	r2, sl
 8008fba:	4620      	mov	r0, r4
 8008fbc:	4639      	mov	r1, r7
 8008fbe:	f7f7 fc5d 	bl	800087c <__aeabi_ddiv>
 8008fc2:	ec41 0b10 	vmov	d0, r0, r1
 8008fc6:	b005      	add	sp, #20
 8008fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008fcc <__copybits>:
 8008fcc:	3901      	subs	r1, #1
 8008fce:	b570      	push	{r4, r5, r6, lr}
 8008fd0:	1149      	asrs	r1, r1, #5
 8008fd2:	6914      	ldr	r4, [r2, #16]
 8008fd4:	3101      	adds	r1, #1
 8008fd6:	f102 0314 	add.w	r3, r2, #20
 8008fda:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008fde:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008fe2:	1f05      	subs	r5, r0, #4
 8008fe4:	42a3      	cmp	r3, r4
 8008fe6:	d30c      	bcc.n	8009002 <__copybits+0x36>
 8008fe8:	1aa3      	subs	r3, r4, r2
 8008fea:	3b11      	subs	r3, #17
 8008fec:	f023 0303 	bic.w	r3, r3, #3
 8008ff0:	3211      	adds	r2, #17
 8008ff2:	42a2      	cmp	r2, r4
 8008ff4:	bf88      	it	hi
 8008ff6:	2300      	movhi	r3, #0
 8008ff8:	4418      	add	r0, r3
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	4288      	cmp	r0, r1
 8008ffe:	d305      	bcc.n	800900c <__copybits+0x40>
 8009000:	bd70      	pop	{r4, r5, r6, pc}
 8009002:	f853 6b04 	ldr.w	r6, [r3], #4
 8009006:	f845 6f04 	str.w	r6, [r5, #4]!
 800900a:	e7eb      	b.n	8008fe4 <__copybits+0x18>
 800900c:	f840 3b04 	str.w	r3, [r0], #4
 8009010:	e7f4      	b.n	8008ffc <__copybits+0x30>

08009012 <__any_on>:
 8009012:	f100 0214 	add.w	r2, r0, #20
 8009016:	6900      	ldr	r0, [r0, #16]
 8009018:	114b      	asrs	r3, r1, #5
 800901a:	4298      	cmp	r0, r3
 800901c:	b510      	push	{r4, lr}
 800901e:	db11      	blt.n	8009044 <__any_on+0x32>
 8009020:	dd0a      	ble.n	8009038 <__any_on+0x26>
 8009022:	f011 011f 	ands.w	r1, r1, #31
 8009026:	d007      	beq.n	8009038 <__any_on+0x26>
 8009028:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800902c:	fa24 f001 	lsr.w	r0, r4, r1
 8009030:	fa00 f101 	lsl.w	r1, r0, r1
 8009034:	428c      	cmp	r4, r1
 8009036:	d10b      	bne.n	8009050 <__any_on+0x3e>
 8009038:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800903c:	4293      	cmp	r3, r2
 800903e:	d803      	bhi.n	8009048 <__any_on+0x36>
 8009040:	2000      	movs	r0, #0
 8009042:	bd10      	pop	{r4, pc}
 8009044:	4603      	mov	r3, r0
 8009046:	e7f7      	b.n	8009038 <__any_on+0x26>
 8009048:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800904c:	2900      	cmp	r1, #0
 800904e:	d0f5      	beq.n	800903c <__any_on+0x2a>
 8009050:	2001      	movs	r0, #1
 8009052:	e7f6      	b.n	8009042 <__any_on+0x30>

08009054 <__ascii_wctomb>:
 8009054:	4603      	mov	r3, r0
 8009056:	4608      	mov	r0, r1
 8009058:	b141      	cbz	r1, 800906c <__ascii_wctomb+0x18>
 800905a:	2aff      	cmp	r2, #255	@ 0xff
 800905c:	d904      	bls.n	8009068 <__ascii_wctomb+0x14>
 800905e:	228a      	movs	r2, #138	@ 0x8a
 8009060:	601a      	str	r2, [r3, #0]
 8009062:	f04f 30ff 	mov.w	r0, #4294967295
 8009066:	4770      	bx	lr
 8009068:	700a      	strb	r2, [r1, #0]
 800906a:	2001      	movs	r0, #1
 800906c:	4770      	bx	lr

0800906e <__ssputs_r>:
 800906e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009072:	688e      	ldr	r6, [r1, #8]
 8009074:	461f      	mov	r7, r3
 8009076:	42be      	cmp	r6, r7
 8009078:	680b      	ldr	r3, [r1, #0]
 800907a:	4682      	mov	sl, r0
 800907c:	460c      	mov	r4, r1
 800907e:	4690      	mov	r8, r2
 8009080:	d82d      	bhi.n	80090de <__ssputs_r+0x70>
 8009082:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009086:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800908a:	d026      	beq.n	80090da <__ssputs_r+0x6c>
 800908c:	6965      	ldr	r5, [r4, #20]
 800908e:	6909      	ldr	r1, [r1, #16]
 8009090:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009094:	eba3 0901 	sub.w	r9, r3, r1
 8009098:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800909c:	1c7b      	adds	r3, r7, #1
 800909e:	444b      	add	r3, r9
 80090a0:	106d      	asrs	r5, r5, #1
 80090a2:	429d      	cmp	r5, r3
 80090a4:	bf38      	it	cc
 80090a6:	461d      	movcc	r5, r3
 80090a8:	0553      	lsls	r3, r2, #21
 80090aa:	d527      	bpl.n	80090fc <__ssputs_r+0x8e>
 80090ac:	4629      	mov	r1, r5
 80090ae:	f7ff fa89 	bl	80085c4 <_malloc_r>
 80090b2:	4606      	mov	r6, r0
 80090b4:	b360      	cbz	r0, 8009110 <__ssputs_r+0xa2>
 80090b6:	6921      	ldr	r1, [r4, #16]
 80090b8:	464a      	mov	r2, r9
 80090ba:	f7fe f846 	bl	800714a <memcpy>
 80090be:	89a3      	ldrh	r3, [r4, #12]
 80090c0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80090c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80090c8:	81a3      	strh	r3, [r4, #12]
 80090ca:	6126      	str	r6, [r4, #16]
 80090cc:	6165      	str	r5, [r4, #20]
 80090ce:	444e      	add	r6, r9
 80090d0:	eba5 0509 	sub.w	r5, r5, r9
 80090d4:	6026      	str	r6, [r4, #0]
 80090d6:	60a5      	str	r5, [r4, #8]
 80090d8:	463e      	mov	r6, r7
 80090da:	42be      	cmp	r6, r7
 80090dc:	d900      	bls.n	80090e0 <__ssputs_r+0x72>
 80090de:	463e      	mov	r6, r7
 80090e0:	6820      	ldr	r0, [r4, #0]
 80090e2:	4632      	mov	r2, r6
 80090e4:	4641      	mov	r1, r8
 80090e6:	f000 fbaf 	bl	8009848 <memmove>
 80090ea:	68a3      	ldr	r3, [r4, #8]
 80090ec:	1b9b      	subs	r3, r3, r6
 80090ee:	60a3      	str	r3, [r4, #8]
 80090f0:	6823      	ldr	r3, [r4, #0]
 80090f2:	4433      	add	r3, r6
 80090f4:	6023      	str	r3, [r4, #0]
 80090f6:	2000      	movs	r0, #0
 80090f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090fc:	462a      	mov	r2, r5
 80090fe:	f000 fc0a 	bl	8009916 <_realloc_r>
 8009102:	4606      	mov	r6, r0
 8009104:	2800      	cmp	r0, #0
 8009106:	d1e0      	bne.n	80090ca <__ssputs_r+0x5c>
 8009108:	6921      	ldr	r1, [r4, #16]
 800910a:	4650      	mov	r0, sl
 800910c:	f7fe feac 	bl	8007e68 <_free_r>
 8009110:	230c      	movs	r3, #12
 8009112:	f8ca 3000 	str.w	r3, [sl]
 8009116:	89a3      	ldrh	r3, [r4, #12]
 8009118:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800911c:	81a3      	strh	r3, [r4, #12]
 800911e:	f04f 30ff 	mov.w	r0, #4294967295
 8009122:	e7e9      	b.n	80090f8 <__ssputs_r+0x8a>

08009124 <_svfiprintf_r>:
 8009124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009128:	4698      	mov	r8, r3
 800912a:	898b      	ldrh	r3, [r1, #12]
 800912c:	061b      	lsls	r3, r3, #24
 800912e:	b09d      	sub	sp, #116	@ 0x74
 8009130:	4607      	mov	r7, r0
 8009132:	460d      	mov	r5, r1
 8009134:	4614      	mov	r4, r2
 8009136:	d510      	bpl.n	800915a <_svfiprintf_r+0x36>
 8009138:	690b      	ldr	r3, [r1, #16]
 800913a:	b973      	cbnz	r3, 800915a <_svfiprintf_r+0x36>
 800913c:	2140      	movs	r1, #64	@ 0x40
 800913e:	f7ff fa41 	bl	80085c4 <_malloc_r>
 8009142:	6028      	str	r0, [r5, #0]
 8009144:	6128      	str	r0, [r5, #16]
 8009146:	b930      	cbnz	r0, 8009156 <_svfiprintf_r+0x32>
 8009148:	230c      	movs	r3, #12
 800914a:	603b      	str	r3, [r7, #0]
 800914c:	f04f 30ff 	mov.w	r0, #4294967295
 8009150:	b01d      	add	sp, #116	@ 0x74
 8009152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009156:	2340      	movs	r3, #64	@ 0x40
 8009158:	616b      	str	r3, [r5, #20]
 800915a:	2300      	movs	r3, #0
 800915c:	9309      	str	r3, [sp, #36]	@ 0x24
 800915e:	2320      	movs	r3, #32
 8009160:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009164:	f8cd 800c 	str.w	r8, [sp, #12]
 8009168:	2330      	movs	r3, #48	@ 0x30
 800916a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009308 <_svfiprintf_r+0x1e4>
 800916e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009172:	f04f 0901 	mov.w	r9, #1
 8009176:	4623      	mov	r3, r4
 8009178:	469a      	mov	sl, r3
 800917a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800917e:	b10a      	cbz	r2, 8009184 <_svfiprintf_r+0x60>
 8009180:	2a25      	cmp	r2, #37	@ 0x25
 8009182:	d1f9      	bne.n	8009178 <_svfiprintf_r+0x54>
 8009184:	ebba 0b04 	subs.w	fp, sl, r4
 8009188:	d00b      	beq.n	80091a2 <_svfiprintf_r+0x7e>
 800918a:	465b      	mov	r3, fp
 800918c:	4622      	mov	r2, r4
 800918e:	4629      	mov	r1, r5
 8009190:	4638      	mov	r0, r7
 8009192:	f7ff ff6c 	bl	800906e <__ssputs_r>
 8009196:	3001      	adds	r0, #1
 8009198:	f000 80a7 	beq.w	80092ea <_svfiprintf_r+0x1c6>
 800919c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800919e:	445a      	add	r2, fp
 80091a0:	9209      	str	r2, [sp, #36]	@ 0x24
 80091a2:	f89a 3000 	ldrb.w	r3, [sl]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	f000 809f 	beq.w	80092ea <_svfiprintf_r+0x1c6>
 80091ac:	2300      	movs	r3, #0
 80091ae:	f04f 32ff 	mov.w	r2, #4294967295
 80091b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80091b6:	f10a 0a01 	add.w	sl, sl, #1
 80091ba:	9304      	str	r3, [sp, #16]
 80091bc:	9307      	str	r3, [sp, #28]
 80091be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80091c2:	931a      	str	r3, [sp, #104]	@ 0x68
 80091c4:	4654      	mov	r4, sl
 80091c6:	2205      	movs	r2, #5
 80091c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091cc:	484e      	ldr	r0, [pc, #312]	@ (8009308 <_svfiprintf_r+0x1e4>)
 80091ce:	f7f7 f817 	bl	8000200 <memchr>
 80091d2:	9a04      	ldr	r2, [sp, #16]
 80091d4:	b9d8      	cbnz	r0, 800920e <_svfiprintf_r+0xea>
 80091d6:	06d0      	lsls	r0, r2, #27
 80091d8:	bf44      	itt	mi
 80091da:	2320      	movmi	r3, #32
 80091dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80091e0:	0711      	lsls	r1, r2, #28
 80091e2:	bf44      	itt	mi
 80091e4:	232b      	movmi	r3, #43	@ 0x2b
 80091e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80091ea:	f89a 3000 	ldrb.w	r3, [sl]
 80091ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80091f0:	d015      	beq.n	800921e <_svfiprintf_r+0xfa>
 80091f2:	9a07      	ldr	r2, [sp, #28]
 80091f4:	4654      	mov	r4, sl
 80091f6:	2000      	movs	r0, #0
 80091f8:	f04f 0c0a 	mov.w	ip, #10
 80091fc:	4621      	mov	r1, r4
 80091fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009202:	3b30      	subs	r3, #48	@ 0x30
 8009204:	2b09      	cmp	r3, #9
 8009206:	d94b      	bls.n	80092a0 <_svfiprintf_r+0x17c>
 8009208:	b1b0      	cbz	r0, 8009238 <_svfiprintf_r+0x114>
 800920a:	9207      	str	r2, [sp, #28]
 800920c:	e014      	b.n	8009238 <_svfiprintf_r+0x114>
 800920e:	eba0 0308 	sub.w	r3, r0, r8
 8009212:	fa09 f303 	lsl.w	r3, r9, r3
 8009216:	4313      	orrs	r3, r2
 8009218:	9304      	str	r3, [sp, #16]
 800921a:	46a2      	mov	sl, r4
 800921c:	e7d2      	b.n	80091c4 <_svfiprintf_r+0xa0>
 800921e:	9b03      	ldr	r3, [sp, #12]
 8009220:	1d19      	adds	r1, r3, #4
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	9103      	str	r1, [sp, #12]
 8009226:	2b00      	cmp	r3, #0
 8009228:	bfbb      	ittet	lt
 800922a:	425b      	neglt	r3, r3
 800922c:	f042 0202 	orrlt.w	r2, r2, #2
 8009230:	9307      	strge	r3, [sp, #28]
 8009232:	9307      	strlt	r3, [sp, #28]
 8009234:	bfb8      	it	lt
 8009236:	9204      	strlt	r2, [sp, #16]
 8009238:	7823      	ldrb	r3, [r4, #0]
 800923a:	2b2e      	cmp	r3, #46	@ 0x2e
 800923c:	d10a      	bne.n	8009254 <_svfiprintf_r+0x130>
 800923e:	7863      	ldrb	r3, [r4, #1]
 8009240:	2b2a      	cmp	r3, #42	@ 0x2a
 8009242:	d132      	bne.n	80092aa <_svfiprintf_r+0x186>
 8009244:	9b03      	ldr	r3, [sp, #12]
 8009246:	1d1a      	adds	r2, r3, #4
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	9203      	str	r2, [sp, #12]
 800924c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009250:	3402      	adds	r4, #2
 8009252:	9305      	str	r3, [sp, #20]
 8009254:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009318 <_svfiprintf_r+0x1f4>
 8009258:	7821      	ldrb	r1, [r4, #0]
 800925a:	2203      	movs	r2, #3
 800925c:	4650      	mov	r0, sl
 800925e:	f7f6 ffcf 	bl	8000200 <memchr>
 8009262:	b138      	cbz	r0, 8009274 <_svfiprintf_r+0x150>
 8009264:	9b04      	ldr	r3, [sp, #16]
 8009266:	eba0 000a 	sub.w	r0, r0, sl
 800926a:	2240      	movs	r2, #64	@ 0x40
 800926c:	4082      	lsls	r2, r0
 800926e:	4313      	orrs	r3, r2
 8009270:	3401      	adds	r4, #1
 8009272:	9304      	str	r3, [sp, #16]
 8009274:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009278:	4824      	ldr	r0, [pc, #144]	@ (800930c <_svfiprintf_r+0x1e8>)
 800927a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800927e:	2206      	movs	r2, #6
 8009280:	f7f6 ffbe 	bl	8000200 <memchr>
 8009284:	2800      	cmp	r0, #0
 8009286:	d036      	beq.n	80092f6 <_svfiprintf_r+0x1d2>
 8009288:	4b21      	ldr	r3, [pc, #132]	@ (8009310 <_svfiprintf_r+0x1ec>)
 800928a:	bb1b      	cbnz	r3, 80092d4 <_svfiprintf_r+0x1b0>
 800928c:	9b03      	ldr	r3, [sp, #12]
 800928e:	3307      	adds	r3, #7
 8009290:	f023 0307 	bic.w	r3, r3, #7
 8009294:	3308      	adds	r3, #8
 8009296:	9303      	str	r3, [sp, #12]
 8009298:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800929a:	4433      	add	r3, r6
 800929c:	9309      	str	r3, [sp, #36]	@ 0x24
 800929e:	e76a      	b.n	8009176 <_svfiprintf_r+0x52>
 80092a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80092a4:	460c      	mov	r4, r1
 80092a6:	2001      	movs	r0, #1
 80092a8:	e7a8      	b.n	80091fc <_svfiprintf_r+0xd8>
 80092aa:	2300      	movs	r3, #0
 80092ac:	3401      	adds	r4, #1
 80092ae:	9305      	str	r3, [sp, #20]
 80092b0:	4619      	mov	r1, r3
 80092b2:	f04f 0c0a 	mov.w	ip, #10
 80092b6:	4620      	mov	r0, r4
 80092b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80092bc:	3a30      	subs	r2, #48	@ 0x30
 80092be:	2a09      	cmp	r2, #9
 80092c0:	d903      	bls.n	80092ca <_svfiprintf_r+0x1a6>
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d0c6      	beq.n	8009254 <_svfiprintf_r+0x130>
 80092c6:	9105      	str	r1, [sp, #20]
 80092c8:	e7c4      	b.n	8009254 <_svfiprintf_r+0x130>
 80092ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80092ce:	4604      	mov	r4, r0
 80092d0:	2301      	movs	r3, #1
 80092d2:	e7f0      	b.n	80092b6 <_svfiprintf_r+0x192>
 80092d4:	ab03      	add	r3, sp, #12
 80092d6:	9300      	str	r3, [sp, #0]
 80092d8:	462a      	mov	r2, r5
 80092da:	4b0e      	ldr	r3, [pc, #56]	@ (8009314 <_svfiprintf_r+0x1f0>)
 80092dc:	a904      	add	r1, sp, #16
 80092de:	4638      	mov	r0, r7
 80092e0:	f7fd f81e 	bl	8006320 <_printf_float>
 80092e4:	1c42      	adds	r2, r0, #1
 80092e6:	4606      	mov	r6, r0
 80092e8:	d1d6      	bne.n	8009298 <_svfiprintf_r+0x174>
 80092ea:	89ab      	ldrh	r3, [r5, #12]
 80092ec:	065b      	lsls	r3, r3, #25
 80092ee:	f53f af2d 	bmi.w	800914c <_svfiprintf_r+0x28>
 80092f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80092f4:	e72c      	b.n	8009150 <_svfiprintf_r+0x2c>
 80092f6:	ab03      	add	r3, sp, #12
 80092f8:	9300      	str	r3, [sp, #0]
 80092fa:	462a      	mov	r2, r5
 80092fc:	4b05      	ldr	r3, [pc, #20]	@ (8009314 <_svfiprintf_r+0x1f0>)
 80092fe:	a904      	add	r1, sp, #16
 8009300:	4638      	mov	r0, r7
 8009302:	f7fd faa5 	bl	8006850 <_printf_i>
 8009306:	e7ed      	b.n	80092e4 <_svfiprintf_r+0x1c0>
 8009308:	0800a456 	.word	0x0800a456
 800930c:	0800a460 	.word	0x0800a460
 8009310:	08006321 	.word	0x08006321
 8009314:	0800906f 	.word	0x0800906f
 8009318:	0800a45c 	.word	0x0800a45c

0800931c <__sfputc_r>:
 800931c:	6893      	ldr	r3, [r2, #8]
 800931e:	3b01      	subs	r3, #1
 8009320:	2b00      	cmp	r3, #0
 8009322:	b410      	push	{r4}
 8009324:	6093      	str	r3, [r2, #8]
 8009326:	da08      	bge.n	800933a <__sfputc_r+0x1e>
 8009328:	6994      	ldr	r4, [r2, #24]
 800932a:	42a3      	cmp	r3, r4
 800932c:	db01      	blt.n	8009332 <__sfputc_r+0x16>
 800932e:	290a      	cmp	r1, #10
 8009330:	d103      	bne.n	800933a <__sfputc_r+0x1e>
 8009332:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009336:	f7fd bd48 	b.w	8006dca <__swbuf_r>
 800933a:	6813      	ldr	r3, [r2, #0]
 800933c:	1c58      	adds	r0, r3, #1
 800933e:	6010      	str	r0, [r2, #0]
 8009340:	7019      	strb	r1, [r3, #0]
 8009342:	4608      	mov	r0, r1
 8009344:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009348:	4770      	bx	lr

0800934a <__sfputs_r>:
 800934a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800934c:	4606      	mov	r6, r0
 800934e:	460f      	mov	r7, r1
 8009350:	4614      	mov	r4, r2
 8009352:	18d5      	adds	r5, r2, r3
 8009354:	42ac      	cmp	r4, r5
 8009356:	d101      	bne.n	800935c <__sfputs_r+0x12>
 8009358:	2000      	movs	r0, #0
 800935a:	e007      	b.n	800936c <__sfputs_r+0x22>
 800935c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009360:	463a      	mov	r2, r7
 8009362:	4630      	mov	r0, r6
 8009364:	f7ff ffda 	bl	800931c <__sfputc_r>
 8009368:	1c43      	adds	r3, r0, #1
 800936a:	d1f3      	bne.n	8009354 <__sfputs_r+0xa>
 800936c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009370 <_vfiprintf_r>:
 8009370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009374:	460d      	mov	r5, r1
 8009376:	b09d      	sub	sp, #116	@ 0x74
 8009378:	4614      	mov	r4, r2
 800937a:	4698      	mov	r8, r3
 800937c:	4606      	mov	r6, r0
 800937e:	b118      	cbz	r0, 8009388 <_vfiprintf_r+0x18>
 8009380:	6a03      	ldr	r3, [r0, #32]
 8009382:	b90b      	cbnz	r3, 8009388 <_vfiprintf_r+0x18>
 8009384:	f7fd fc0e 	bl	8006ba4 <__sinit>
 8009388:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800938a:	07d9      	lsls	r1, r3, #31
 800938c:	d405      	bmi.n	800939a <_vfiprintf_r+0x2a>
 800938e:	89ab      	ldrh	r3, [r5, #12]
 8009390:	059a      	lsls	r2, r3, #22
 8009392:	d402      	bmi.n	800939a <_vfiprintf_r+0x2a>
 8009394:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009396:	f7fd fece 	bl	8007136 <__retarget_lock_acquire_recursive>
 800939a:	89ab      	ldrh	r3, [r5, #12]
 800939c:	071b      	lsls	r3, r3, #28
 800939e:	d501      	bpl.n	80093a4 <_vfiprintf_r+0x34>
 80093a0:	692b      	ldr	r3, [r5, #16]
 80093a2:	b99b      	cbnz	r3, 80093cc <_vfiprintf_r+0x5c>
 80093a4:	4629      	mov	r1, r5
 80093a6:	4630      	mov	r0, r6
 80093a8:	f7fd fd4e 	bl	8006e48 <__swsetup_r>
 80093ac:	b170      	cbz	r0, 80093cc <_vfiprintf_r+0x5c>
 80093ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80093b0:	07dc      	lsls	r4, r3, #31
 80093b2:	d504      	bpl.n	80093be <_vfiprintf_r+0x4e>
 80093b4:	f04f 30ff 	mov.w	r0, #4294967295
 80093b8:	b01d      	add	sp, #116	@ 0x74
 80093ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093be:	89ab      	ldrh	r3, [r5, #12]
 80093c0:	0598      	lsls	r0, r3, #22
 80093c2:	d4f7      	bmi.n	80093b4 <_vfiprintf_r+0x44>
 80093c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80093c6:	f7fd feb7 	bl	8007138 <__retarget_lock_release_recursive>
 80093ca:	e7f3      	b.n	80093b4 <_vfiprintf_r+0x44>
 80093cc:	2300      	movs	r3, #0
 80093ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80093d0:	2320      	movs	r3, #32
 80093d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80093d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80093da:	2330      	movs	r3, #48	@ 0x30
 80093dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800958c <_vfiprintf_r+0x21c>
 80093e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80093e4:	f04f 0901 	mov.w	r9, #1
 80093e8:	4623      	mov	r3, r4
 80093ea:	469a      	mov	sl, r3
 80093ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093f0:	b10a      	cbz	r2, 80093f6 <_vfiprintf_r+0x86>
 80093f2:	2a25      	cmp	r2, #37	@ 0x25
 80093f4:	d1f9      	bne.n	80093ea <_vfiprintf_r+0x7a>
 80093f6:	ebba 0b04 	subs.w	fp, sl, r4
 80093fa:	d00b      	beq.n	8009414 <_vfiprintf_r+0xa4>
 80093fc:	465b      	mov	r3, fp
 80093fe:	4622      	mov	r2, r4
 8009400:	4629      	mov	r1, r5
 8009402:	4630      	mov	r0, r6
 8009404:	f7ff ffa1 	bl	800934a <__sfputs_r>
 8009408:	3001      	adds	r0, #1
 800940a:	f000 80a7 	beq.w	800955c <_vfiprintf_r+0x1ec>
 800940e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009410:	445a      	add	r2, fp
 8009412:	9209      	str	r2, [sp, #36]	@ 0x24
 8009414:	f89a 3000 	ldrb.w	r3, [sl]
 8009418:	2b00      	cmp	r3, #0
 800941a:	f000 809f 	beq.w	800955c <_vfiprintf_r+0x1ec>
 800941e:	2300      	movs	r3, #0
 8009420:	f04f 32ff 	mov.w	r2, #4294967295
 8009424:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009428:	f10a 0a01 	add.w	sl, sl, #1
 800942c:	9304      	str	r3, [sp, #16]
 800942e:	9307      	str	r3, [sp, #28]
 8009430:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009434:	931a      	str	r3, [sp, #104]	@ 0x68
 8009436:	4654      	mov	r4, sl
 8009438:	2205      	movs	r2, #5
 800943a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800943e:	4853      	ldr	r0, [pc, #332]	@ (800958c <_vfiprintf_r+0x21c>)
 8009440:	f7f6 fede 	bl	8000200 <memchr>
 8009444:	9a04      	ldr	r2, [sp, #16]
 8009446:	b9d8      	cbnz	r0, 8009480 <_vfiprintf_r+0x110>
 8009448:	06d1      	lsls	r1, r2, #27
 800944a:	bf44      	itt	mi
 800944c:	2320      	movmi	r3, #32
 800944e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009452:	0713      	lsls	r3, r2, #28
 8009454:	bf44      	itt	mi
 8009456:	232b      	movmi	r3, #43	@ 0x2b
 8009458:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800945c:	f89a 3000 	ldrb.w	r3, [sl]
 8009460:	2b2a      	cmp	r3, #42	@ 0x2a
 8009462:	d015      	beq.n	8009490 <_vfiprintf_r+0x120>
 8009464:	9a07      	ldr	r2, [sp, #28]
 8009466:	4654      	mov	r4, sl
 8009468:	2000      	movs	r0, #0
 800946a:	f04f 0c0a 	mov.w	ip, #10
 800946e:	4621      	mov	r1, r4
 8009470:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009474:	3b30      	subs	r3, #48	@ 0x30
 8009476:	2b09      	cmp	r3, #9
 8009478:	d94b      	bls.n	8009512 <_vfiprintf_r+0x1a2>
 800947a:	b1b0      	cbz	r0, 80094aa <_vfiprintf_r+0x13a>
 800947c:	9207      	str	r2, [sp, #28]
 800947e:	e014      	b.n	80094aa <_vfiprintf_r+0x13a>
 8009480:	eba0 0308 	sub.w	r3, r0, r8
 8009484:	fa09 f303 	lsl.w	r3, r9, r3
 8009488:	4313      	orrs	r3, r2
 800948a:	9304      	str	r3, [sp, #16]
 800948c:	46a2      	mov	sl, r4
 800948e:	e7d2      	b.n	8009436 <_vfiprintf_r+0xc6>
 8009490:	9b03      	ldr	r3, [sp, #12]
 8009492:	1d19      	adds	r1, r3, #4
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	9103      	str	r1, [sp, #12]
 8009498:	2b00      	cmp	r3, #0
 800949a:	bfbb      	ittet	lt
 800949c:	425b      	neglt	r3, r3
 800949e:	f042 0202 	orrlt.w	r2, r2, #2
 80094a2:	9307      	strge	r3, [sp, #28]
 80094a4:	9307      	strlt	r3, [sp, #28]
 80094a6:	bfb8      	it	lt
 80094a8:	9204      	strlt	r2, [sp, #16]
 80094aa:	7823      	ldrb	r3, [r4, #0]
 80094ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80094ae:	d10a      	bne.n	80094c6 <_vfiprintf_r+0x156>
 80094b0:	7863      	ldrb	r3, [r4, #1]
 80094b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80094b4:	d132      	bne.n	800951c <_vfiprintf_r+0x1ac>
 80094b6:	9b03      	ldr	r3, [sp, #12]
 80094b8:	1d1a      	adds	r2, r3, #4
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	9203      	str	r2, [sp, #12]
 80094be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80094c2:	3402      	adds	r4, #2
 80094c4:	9305      	str	r3, [sp, #20]
 80094c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800959c <_vfiprintf_r+0x22c>
 80094ca:	7821      	ldrb	r1, [r4, #0]
 80094cc:	2203      	movs	r2, #3
 80094ce:	4650      	mov	r0, sl
 80094d0:	f7f6 fe96 	bl	8000200 <memchr>
 80094d4:	b138      	cbz	r0, 80094e6 <_vfiprintf_r+0x176>
 80094d6:	9b04      	ldr	r3, [sp, #16]
 80094d8:	eba0 000a 	sub.w	r0, r0, sl
 80094dc:	2240      	movs	r2, #64	@ 0x40
 80094de:	4082      	lsls	r2, r0
 80094e0:	4313      	orrs	r3, r2
 80094e2:	3401      	adds	r4, #1
 80094e4:	9304      	str	r3, [sp, #16]
 80094e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094ea:	4829      	ldr	r0, [pc, #164]	@ (8009590 <_vfiprintf_r+0x220>)
 80094ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80094f0:	2206      	movs	r2, #6
 80094f2:	f7f6 fe85 	bl	8000200 <memchr>
 80094f6:	2800      	cmp	r0, #0
 80094f8:	d03f      	beq.n	800957a <_vfiprintf_r+0x20a>
 80094fa:	4b26      	ldr	r3, [pc, #152]	@ (8009594 <_vfiprintf_r+0x224>)
 80094fc:	bb1b      	cbnz	r3, 8009546 <_vfiprintf_r+0x1d6>
 80094fe:	9b03      	ldr	r3, [sp, #12]
 8009500:	3307      	adds	r3, #7
 8009502:	f023 0307 	bic.w	r3, r3, #7
 8009506:	3308      	adds	r3, #8
 8009508:	9303      	str	r3, [sp, #12]
 800950a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800950c:	443b      	add	r3, r7
 800950e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009510:	e76a      	b.n	80093e8 <_vfiprintf_r+0x78>
 8009512:	fb0c 3202 	mla	r2, ip, r2, r3
 8009516:	460c      	mov	r4, r1
 8009518:	2001      	movs	r0, #1
 800951a:	e7a8      	b.n	800946e <_vfiprintf_r+0xfe>
 800951c:	2300      	movs	r3, #0
 800951e:	3401      	adds	r4, #1
 8009520:	9305      	str	r3, [sp, #20]
 8009522:	4619      	mov	r1, r3
 8009524:	f04f 0c0a 	mov.w	ip, #10
 8009528:	4620      	mov	r0, r4
 800952a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800952e:	3a30      	subs	r2, #48	@ 0x30
 8009530:	2a09      	cmp	r2, #9
 8009532:	d903      	bls.n	800953c <_vfiprintf_r+0x1cc>
 8009534:	2b00      	cmp	r3, #0
 8009536:	d0c6      	beq.n	80094c6 <_vfiprintf_r+0x156>
 8009538:	9105      	str	r1, [sp, #20]
 800953a:	e7c4      	b.n	80094c6 <_vfiprintf_r+0x156>
 800953c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009540:	4604      	mov	r4, r0
 8009542:	2301      	movs	r3, #1
 8009544:	e7f0      	b.n	8009528 <_vfiprintf_r+0x1b8>
 8009546:	ab03      	add	r3, sp, #12
 8009548:	9300      	str	r3, [sp, #0]
 800954a:	462a      	mov	r2, r5
 800954c:	4b12      	ldr	r3, [pc, #72]	@ (8009598 <_vfiprintf_r+0x228>)
 800954e:	a904      	add	r1, sp, #16
 8009550:	4630      	mov	r0, r6
 8009552:	f7fc fee5 	bl	8006320 <_printf_float>
 8009556:	4607      	mov	r7, r0
 8009558:	1c78      	adds	r0, r7, #1
 800955a:	d1d6      	bne.n	800950a <_vfiprintf_r+0x19a>
 800955c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800955e:	07d9      	lsls	r1, r3, #31
 8009560:	d405      	bmi.n	800956e <_vfiprintf_r+0x1fe>
 8009562:	89ab      	ldrh	r3, [r5, #12]
 8009564:	059a      	lsls	r2, r3, #22
 8009566:	d402      	bmi.n	800956e <_vfiprintf_r+0x1fe>
 8009568:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800956a:	f7fd fde5 	bl	8007138 <__retarget_lock_release_recursive>
 800956e:	89ab      	ldrh	r3, [r5, #12]
 8009570:	065b      	lsls	r3, r3, #25
 8009572:	f53f af1f 	bmi.w	80093b4 <_vfiprintf_r+0x44>
 8009576:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009578:	e71e      	b.n	80093b8 <_vfiprintf_r+0x48>
 800957a:	ab03      	add	r3, sp, #12
 800957c:	9300      	str	r3, [sp, #0]
 800957e:	462a      	mov	r2, r5
 8009580:	4b05      	ldr	r3, [pc, #20]	@ (8009598 <_vfiprintf_r+0x228>)
 8009582:	a904      	add	r1, sp, #16
 8009584:	4630      	mov	r0, r6
 8009586:	f7fd f963 	bl	8006850 <_printf_i>
 800958a:	e7e4      	b.n	8009556 <_vfiprintf_r+0x1e6>
 800958c:	0800a456 	.word	0x0800a456
 8009590:	0800a460 	.word	0x0800a460
 8009594:	08006321 	.word	0x08006321
 8009598:	0800934b 	.word	0x0800934b
 800959c:	0800a45c 	.word	0x0800a45c

080095a0 <__sflush_r>:
 80095a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80095a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095a8:	0716      	lsls	r6, r2, #28
 80095aa:	4605      	mov	r5, r0
 80095ac:	460c      	mov	r4, r1
 80095ae:	d454      	bmi.n	800965a <__sflush_r+0xba>
 80095b0:	684b      	ldr	r3, [r1, #4]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	dc02      	bgt.n	80095bc <__sflush_r+0x1c>
 80095b6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	dd48      	ble.n	800964e <__sflush_r+0xae>
 80095bc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80095be:	2e00      	cmp	r6, #0
 80095c0:	d045      	beq.n	800964e <__sflush_r+0xae>
 80095c2:	2300      	movs	r3, #0
 80095c4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80095c8:	682f      	ldr	r7, [r5, #0]
 80095ca:	6a21      	ldr	r1, [r4, #32]
 80095cc:	602b      	str	r3, [r5, #0]
 80095ce:	d030      	beq.n	8009632 <__sflush_r+0x92>
 80095d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80095d2:	89a3      	ldrh	r3, [r4, #12]
 80095d4:	0759      	lsls	r1, r3, #29
 80095d6:	d505      	bpl.n	80095e4 <__sflush_r+0x44>
 80095d8:	6863      	ldr	r3, [r4, #4]
 80095da:	1ad2      	subs	r2, r2, r3
 80095dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80095de:	b10b      	cbz	r3, 80095e4 <__sflush_r+0x44>
 80095e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80095e2:	1ad2      	subs	r2, r2, r3
 80095e4:	2300      	movs	r3, #0
 80095e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80095e8:	6a21      	ldr	r1, [r4, #32]
 80095ea:	4628      	mov	r0, r5
 80095ec:	47b0      	blx	r6
 80095ee:	1c43      	adds	r3, r0, #1
 80095f0:	89a3      	ldrh	r3, [r4, #12]
 80095f2:	d106      	bne.n	8009602 <__sflush_r+0x62>
 80095f4:	6829      	ldr	r1, [r5, #0]
 80095f6:	291d      	cmp	r1, #29
 80095f8:	d82b      	bhi.n	8009652 <__sflush_r+0xb2>
 80095fa:	4a2a      	ldr	r2, [pc, #168]	@ (80096a4 <__sflush_r+0x104>)
 80095fc:	40ca      	lsrs	r2, r1
 80095fe:	07d6      	lsls	r6, r2, #31
 8009600:	d527      	bpl.n	8009652 <__sflush_r+0xb2>
 8009602:	2200      	movs	r2, #0
 8009604:	6062      	str	r2, [r4, #4]
 8009606:	04d9      	lsls	r1, r3, #19
 8009608:	6922      	ldr	r2, [r4, #16]
 800960a:	6022      	str	r2, [r4, #0]
 800960c:	d504      	bpl.n	8009618 <__sflush_r+0x78>
 800960e:	1c42      	adds	r2, r0, #1
 8009610:	d101      	bne.n	8009616 <__sflush_r+0x76>
 8009612:	682b      	ldr	r3, [r5, #0]
 8009614:	b903      	cbnz	r3, 8009618 <__sflush_r+0x78>
 8009616:	6560      	str	r0, [r4, #84]	@ 0x54
 8009618:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800961a:	602f      	str	r7, [r5, #0]
 800961c:	b1b9      	cbz	r1, 800964e <__sflush_r+0xae>
 800961e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009622:	4299      	cmp	r1, r3
 8009624:	d002      	beq.n	800962c <__sflush_r+0x8c>
 8009626:	4628      	mov	r0, r5
 8009628:	f7fe fc1e 	bl	8007e68 <_free_r>
 800962c:	2300      	movs	r3, #0
 800962e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009630:	e00d      	b.n	800964e <__sflush_r+0xae>
 8009632:	2301      	movs	r3, #1
 8009634:	4628      	mov	r0, r5
 8009636:	47b0      	blx	r6
 8009638:	4602      	mov	r2, r0
 800963a:	1c50      	adds	r0, r2, #1
 800963c:	d1c9      	bne.n	80095d2 <__sflush_r+0x32>
 800963e:	682b      	ldr	r3, [r5, #0]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d0c6      	beq.n	80095d2 <__sflush_r+0x32>
 8009644:	2b1d      	cmp	r3, #29
 8009646:	d001      	beq.n	800964c <__sflush_r+0xac>
 8009648:	2b16      	cmp	r3, #22
 800964a:	d11e      	bne.n	800968a <__sflush_r+0xea>
 800964c:	602f      	str	r7, [r5, #0]
 800964e:	2000      	movs	r0, #0
 8009650:	e022      	b.n	8009698 <__sflush_r+0xf8>
 8009652:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009656:	b21b      	sxth	r3, r3
 8009658:	e01b      	b.n	8009692 <__sflush_r+0xf2>
 800965a:	690f      	ldr	r7, [r1, #16]
 800965c:	2f00      	cmp	r7, #0
 800965e:	d0f6      	beq.n	800964e <__sflush_r+0xae>
 8009660:	0793      	lsls	r3, r2, #30
 8009662:	680e      	ldr	r6, [r1, #0]
 8009664:	bf08      	it	eq
 8009666:	694b      	ldreq	r3, [r1, #20]
 8009668:	600f      	str	r7, [r1, #0]
 800966a:	bf18      	it	ne
 800966c:	2300      	movne	r3, #0
 800966e:	eba6 0807 	sub.w	r8, r6, r7
 8009672:	608b      	str	r3, [r1, #8]
 8009674:	f1b8 0f00 	cmp.w	r8, #0
 8009678:	dde9      	ble.n	800964e <__sflush_r+0xae>
 800967a:	6a21      	ldr	r1, [r4, #32]
 800967c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800967e:	4643      	mov	r3, r8
 8009680:	463a      	mov	r2, r7
 8009682:	4628      	mov	r0, r5
 8009684:	47b0      	blx	r6
 8009686:	2800      	cmp	r0, #0
 8009688:	dc08      	bgt.n	800969c <__sflush_r+0xfc>
 800968a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800968e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009692:	81a3      	strh	r3, [r4, #12]
 8009694:	f04f 30ff 	mov.w	r0, #4294967295
 8009698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800969c:	4407      	add	r7, r0
 800969e:	eba8 0800 	sub.w	r8, r8, r0
 80096a2:	e7e7      	b.n	8009674 <__sflush_r+0xd4>
 80096a4:	20400001 	.word	0x20400001

080096a8 <_fflush_r>:
 80096a8:	b538      	push	{r3, r4, r5, lr}
 80096aa:	690b      	ldr	r3, [r1, #16]
 80096ac:	4605      	mov	r5, r0
 80096ae:	460c      	mov	r4, r1
 80096b0:	b913      	cbnz	r3, 80096b8 <_fflush_r+0x10>
 80096b2:	2500      	movs	r5, #0
 80096b4:	4628      	mov	r0, r5
 80096b6:	bd38      	pop	{r3, r4, r5, pc}
 80096b8:	b118      	cbz	r0, 80096c2 <_fflush_r+0x1a>
 80096ba:	6a03      	ldr	r3, [r0, #32]
 80096bc:	b90b      	cbnz	r3, 80096c2 <_fflush_r+0x1a>
 80096be:	f7fd fa71 	bl	8006ba4 <__sinit>
 80096c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d0f3      	beq.n	80096b2 <_fflush_r+0xa>
 80096ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80096cc:	07d0      	lsls	r0, r2, #31
 80096ce:	d404      	bmi.n	80096da <_fflush_r+0x32>
 80096d0:	0599      	lsls	r1, r3, #22
 80096d2:	d402      	bmi.n	80096da <_fflush_r+0x32>
 80096d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80096d6:	f7fd fd2e 	bl	8007136 <__retarget_lock_acquire_recursive>
 80096da:	4628      	mov	r0, r5
 80096dc:	4621      	mov	r1, r4
 80096de:	f7ff ff5f 	bl	80095a0 <__sflush_r>
 80096e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80096e4:	07da      	lsls	r2, r3, #31
 80096e6:	4605      	mov	r5, r0
 80096e8:	d4e4      	bmi.n	80096b4 <_fflush_r+0xc>
 80096ea:	89a3      	ldrh	r3, [r4, #12]
 80096ec:	059b      	lsls	r3, r3, #22
 80096ee:	d4e1      	bmi.n	80096b4 <_fflush_r+0xc>
 80096f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80096f2:	f7fd fd21 	bl	8007138 <__retarget_lock_release_recursive>
 80096f6:	e7dd      	b.n	80096b4 <_fflush_r+0xc>

080096f8 <fiprintf>:
 80096f8:	b40e      	push	{r1, r2, r3}
 80096fa:	b503      	push	{r0, r1, lr}
 80096fc:	4601      	mov	r1, r0
 80096fe:	ab03      	add	r3, sp, #12
 8009700:	4805      	ldr	r0, [pc, #20]	@ (8009718 <fiprintf+0x20>)
 8009702:	f853 2b04 	ldr.w	r2, [r3], #4
 8009706:	6800      	ldr	r0, [r0, #0]
 8009708:	9301      	str	r3, [sp, #4]
 800970a:	f7ff fe31 	bl	8009370 <_vfiprintf_r>
 800970e:	b002      	add	sp, #8
 8009710:	f85d eb04 	ldr.w	lr, [sp], #4
 8009714:	b003      	add	sp, #12
 8009716:	4770      	bx	lr
 8009718:	2000019c 	.word	0x2000019c

0800971c <__swhatbuf_r>:
 800971c:	b570      	push	{r4, r5, r6, lr}
 800971e:	460c      	mov	r4, r1
 8009720:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009724:	2900      	cmp	r1, #0
 8009726:	b096      	sub	sp, #88	@ 0x58
 8009728:	4615      	mov	r5, r2
 800972a:	461e      	mov	r6, r3
 800972c:	da0d      	bge.n	800974a <__swhatbuf_r+0x2e>
 800972e:	89a3      	ldrh	r3, [r4, #12]
 8009730:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009734:	f04f 0100 	mov.w	r1, #0
 8009738:	bf14      	ite	ne
 800973a:	2340      	movne	r3, #64	@ 0x40
 800973c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009740:	2000      	movs	r0, #0
 8009742:	6031      	str	r1, [r6, #0]
 8009744:	602b      	str	r3, [r5, #0]
 8009746:	b016      	add	sp, #88	@ 0x58
 8009748:	bd70      	pop	{r4, r5, r6, pc}
 800974a:	466a      	mov	r2, sp
 800974c:	f000 f896 	bl	800987c <_fstat_r>
 8009750:	2800      	cmp	r0, #0
 8009752:	dbec      	blt.n	800972e <__swhatbuf_r+0x12>
 8009754:	9901      	ldr	r1, [sp, #4]
 8009756:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800975a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800975e:	4259      	negs	r1, r3
 8009760:	4159      	adcs	r1, r3
 8009762:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009766:	e7eb      	b.n	8009740 <__swhatbuf_r+0x24>

08009768 <__smakebuf_r>:
 8009768:	898b      	ldrh	r3, [r1, #12]
 800976a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800976c:	079d      	lsls	r5, r3, #30
 800976e:	4606      	mov	r6, r0
 8009770:	460c      	mov	r4, r1
 8009772:	d507      	bpl.n	8009784 <__smakebuf_r+0x1c>
 8009774:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009778:	6023      	str	r3, [r4, #0]
 800977a:	6123      	str	r3, [r4, #16]
 800977c:	2301      	movs	r3, #1
 800977e:	6163      	str	r3, [r4, #20]
 8009780:	b003      	add	sp, #12
 8009782:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009784:	ab01      	add	r3, sp, #4
 8009786:	466a      	mov	r2, sp
 8009788:	f7ff ffc8 	bl	800971c <__swhatbuf_r>
 800978c:	9f00      	ldr	r7, [sp, #0]
 800978e:	4605      	mov	r5, r0
 8009790:	4639      	mov	r1, r7
 8009792:	4630      	mov	r0, r6
 8009794:	f7fe ff16 	bl	80085c4 <_malloc_r>
 8009798:	b948      	cbnz	r0, 80097ae <__smakebuf_r+0x46>
 800979a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800979e:	059a      	lsls	r2, r3, #22
 80097a0:	d4ee      	bmi.n	8009780 <__smakebuf_r+0x18>
 80097a2:	f023 0303 	bic.w	r3, r3, #3
 80097a6:	f043 0302 	orr.w	r3, r3, #2
 80097aa:	81a3      	strh	r3, [r4, #12]
 80097ac:	e7e2      	b.n	8009774 <__smakebuf_r+0xc>
 80097ae:	89a3      	ldrh	r3, [r4, #12]
 80097b0:	6020      	str	r0, [r4, #0]
 80097b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097b6:	81a3      	strh	r3, [r4, #12]
 80097b8:	9b01      	ldr	r3, [sp, #4]
 80097ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80097be:	b15b      	cbz	r3, 80097d8 <__smakebuf_r+0x70>
 80097c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097c4:	4630      	mov	r0, r6
 80097c6:	f000 f86b 	bl	80098a0 <_isatty_r>
 80097ca:	b128      	cbz	r0, 80097d8 <__smakebuf_r+0x70>
 80097cc:	89a3      	ldrh	r3, [r4, #12]
 80097ce:	f023 0303 	bic.w	r3, r3, #3
 80097d2:	f043 0301 	orr.w	r3, r3, #1
 80097d6:	81a3      	strh	r3, [r4, #12]
 80097d8:	89a3      	ldrh	r3, [r4, #12]
 80097da:	431d      	orrs	r5, r3
 80097dc:	81a5      	strh	r5, [r4, #12]
 80097de:	e7cf      	b.n	8009780 <__smakebuf_r+0x18>

080097e0 <_putc_r>:
 80097e0:	b570      	push	{r4, r5, r6, lr}
 80097e2:	460d      	mov	r5, r1
 80097e4:	4614      	mov	r4, r2
 80097e6:	4606      	mov	r6, r0
 80097e8:	b118      	cbz	r0, 80097f2 <_putc_r+0x12>
 80097ea:	6a03      	ldr	r3, [r0, #32]
 80097ec:	b90b      	cbnz	r3, 80097f2 <_putc_r+0x12>
 80097ee:	f7fd f9d9 	bl	8006ba4 <__sinit>
 80097f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80097f4:	07d8      	lsls	r0, r3, #31
 80097f6:	d405      	bmi.n	8009804 <_putc_r+0x24>
 80097f8:	89a3      	ldrh	r3, [r4, #12]
 80097fa:	0599      	lsls	r1, r3, #22
 80097fc:	d402      	bmi.n	8009804 <_putc_r+0x24>
 80097fe:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009800:	f7fd fc99 	bl	8007136 <__retarget_lock_acquire_recursive>
 8009804:	68a3      	ldr	r3, [r4, #8]
 8009806:	3b01      	subs	r3, #1
 8009808:	2b00      	cmp	r3, #0
 800980a:	60a3      	str	r3, [r4, #8]
 800980c:	da05      	bge.n	800981a <_putc_r+0x3a>
 800980e:	69a2      	ldr	r2, [r4, #24]
 8009810:	4293      	cmp	r3, r2
 8009812:	db12      	blt.n	800983a <_putc_r+0x5a>
 8009814:	b2eb      	uxtb	r3, r5
 8009816:	2b0a      	cmp	r3, #10
 8009818:	d00f      	beq.n	800983a <_putc_r+0x5a>
 800981a:	6823      	ldr	r3, [r4, #0]
 800981c:	1c5a      	adds	r2, r3, #1
 800981e:	6022      	str	r2, [r4, #0]
 8009820:	701d      	strb	r5, [r3, #0]
 8009822:	b2ed      	uxtb	r5, r5
 8009824:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009826:	07da      	lsls	r2, r3, #31
 8009828:	d405      	bmi.n	8009836 <_putc_r+0x56>
 800982a:	89a3      	ldrh	r3, [r4, #12]
 800982c:	059b      	lsls	r3, r3, #22
 800982e:	d402      	bmi.n	8009836 <_putc_r+0x56>
 8009830:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009832:	f7fd fc81 	bl	8007138 <__retarget_lock_release_recursive>
 8009836:	4628      	mov	r0, r5
 8009838:	bd70      	pop	{r4, r5, r6, pc}
 800983a:	4629      	mov	r1, r5
 800983c:	4622      	mov	r2, r4
 800983e:	4630      	mov	r0, r6
 8009840:	f7fd fac3 	bl	8006dca <__swbuf_r>
 8009844:	4605      	mov	r5, r0
 8009846:	e7ed      	b.n	8009824 <_putc_r+0x44>

08009848 <memmove>:
 8009848:	4288      	cmp	r0, r1
 800984a:	b510      	push	{r4, lr}
 800984c:	eb01 0402 	add.w	r4, r1, r2
 8009850:	d902      	bls.n	8009858 <memmove+0x10>
 8009852:	4284      	cmp	r4, r0
 8009854:	4623      	mov	r3, r4
 8009856:	d807      	bhi.n	8009868 <memmove+0x20>
 8009858:	1e43      	subs	r3, r0, #1
 800985a:	42a1      	cmp	r1, r4
 800985c:	d008      	beq.n	8009870 <memmove+0x28>
 800985e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009862:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009866:	e7f8      	b.n	800985a <memmove+0x12>
 8009868:	4402      	add	r2, r0
 800986a:	4601      	mov	r1, r0
 800986c:	428a      	cmp	r2, r1
 800986e:	d100      	bne.n	8009872 <memmove+0x2a>
 8009870:	bd10      	pop	{r4, pc}
 8009872:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009876:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800987a:	e7f7      	b.n	800986c <memmove+0x24>

0800987c <_fstat_r>:
 800987c:	b538      	push	{r3, r4, r5, lr}
 800987e:	4d07      	ldr	r5, [pc, #28]	@ (800989c <_fstat_r+0x20>)
 8009880:	2300      	movs	r3, #0
 8009882:	4604      	mov	r4, r0
 8009884:	4608      	mov	r0, r1
 8009886:	4611      	mov	r1, r2
 8009888:	602b      	str	r3, [r5, #0]
 800988a:	f7f8 fd01 	bl	8002290 <_fstat>
 800988e:	1c43      	adds	r3, r0, #1
 8009890:	d102      	bne.n	8009898 <_fstat_r+0x1c>
 8009892:	682b      	ldr	r3, [r5, #0]
 8009894:	b103      	cbz	r3, 8009898 <_fstat_r+0x1c>
 8009896:	6023      	str	r3, [r4, #0]
 8009898:	bd38      	pop	{r3, r4, r5, pc}
 800989a:	bf00      	nop
 800989c:	20000d64 	.word	0x20000d64

080098a0 <_isatty_r>:
 80098a0:	b538      	push	{r3, r4, r5, lr}
 80098a2:	4d06      	ldr	r5, [pc, #24]	@ (80098bc <_isatty_r+0x1c>)
 80098a4:	2300      	movs	r3, #0
 80098a6:	4604      	mov	r4, r0
 80098a8:	4608      	mov	r0, r1
 80098aa:	602b      	str	r3, [r5, #0]
 80098ac:	f7f8 fd00 	bl	80022b0 <_isatty>
 80098b0:	1c43      	adds	r3, r0, #1
 80098b2:	d102      	bne.n	80098ba <_isatty_r+0x1a>
 80098b4:	682b      	ldr	r3, [r5, #0]
 80098b6:	b103      	cbz	r3, 80098ba <_isatty_r+0x1a>
 80098b8:	6023      	str	r3, [r4, #0]
 80098ba:	bd38      	pop	{r3, r4, r5, pc}
 80098bc:	20000d64 	.word	0x20000d64

080098c0 <_sbrk_r>:
 80098c0:	b538      	push	{r3, r4, r5, lr}
 80098c2:	4d06      	ldr	r5, [pc, #24]	@ (80098dc <_sbrk_r+0x1c>)
 80098c4:	2300      	movs	r3, #0
 80098c6:	4604      	mov	r4, r0
 80098c8:	4608      	mov	r0, r1
 80098ca:	602b      	str	r3, [r5, #0]
 80098cc:	f7f8 fd08 	bl	80022e0 <_sbrk>
 80098d0:	1c43      	adds	r3, r0, #1
 80098d2:	d102      	bne.n	80098da <_sbrk_r+0x1a>
 80098d4:	682b      	ldr	r3, [r5, #0]
 80098d6:	b103      	cbz	r3, 80098da <_sbrk_r+0x1a>
 80098d8:	6023      	str	r3, [r4, #0]
 80098da:	bd38      	pop	{r3, r4, r5, pc}
 80098dc:	20000d64 	.word	0x20000d64

080098e0 <abort>:
 80098e0:	b508      	push	{r3, lr}
 80098e2:	2006      	movs	r0, #6
 80098e4:	f000 f86e 	bl	80099c4 <raise>
 80098e8:	2001      	movs	r0, #1
 80098ea:	f7f8 fc81 	bl	80021f0 <_exit>

080098ee <_calloc_r>:
 80098ee:	b570      	push	{r4, r5, r6, lr}
 80098f0:	fba1 5402 	umull	r5, r4, r1, r2
 80098f4:	b934      	cbnz	r4, 8009904 <_calloc_r+0x16>
 80098f6:	4629      	mov	r1, r5
 80098f8:	f7fe fe64 	bl	80085c4 <_malloc_r>
 80098fc:	4606      	mov	r6, r0
 80098fe:	b928      	cbnz	r0, 800990c <_calloc_r+0x1e>
 8009900:	4630      	mov	r0, r6
 8009902:	bd70      	pop	{r4, r5, r6, pc}
 8009904:	220c      	movs	r2, #12
 8009906:	6002      	str	r2, [r0, #0]
 8009908:	2600      	movs	r6, #0
 800990a:	e7f9      	b.n	8009900 <_calloc_r+0x12>
 800990c:	462a      	mov	r2, r5
 800990e:	4621      	mov	r1, r4
 8009910:	f7fd faf0 	bl	8006ef4 <memset>
 8009914:	e7f4      	b.n	8009900 <_calloc_r+0x12>

08009916 <_realloc_r>:
 8009916:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800991a:	4607      	mov	r7, r0
 800991c:	4614      	mov	r4, r2
 800991e:	460d      	mov	r5, r1
 8009920:	b921      	cbnz	r1, 800992c <_realloc_r+0x16>
 8009922:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009926:	4611      	mov	r1, r2
 8009928:	f7fe be4c 	b.w	80085c4 <_malloc_r>
 800992c:	b92a      	cbnz	r2, 800993a <_realloc_r+0x24>
 800992e:	f7fe fa9b 	bl	8007e68 <_free_r>
 8009932:	4625      	mov	r5, r4
 8009934:	4628      	mov	r0, r5
 8009936:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800993a:	f000 f85f 	bl	80099fc <_malloc_usable_size_r>
 800993e:	4284      	cmp	r4, r0
 8009940:	4606      	mov	r6, r0
 8009942:	d802      	bhi.n	800994a <_realloc_r+0x34>
 8009944:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009948:	d8f4      	bhi.n	8009934 <_realloc_r+0x1e>
 800994a:	4621      	mov	r1, r4
 800994c:	4638      	mov	r0, r7
 800994e:	f7fe fe39 	bl	80085c4 <_malloc_r>
 8009952:	4680      	mov	r8, r0
 8009954:	b908      	cbnz	r0, 800995a <_realloc_r+0x44>
 8009956:	4645      	mov	r5, r8
 8009958:	e7ec      	b.n	8009934 <_realloc_r+0x1e>
 800995a:	42b4      	cmp	r4, r6
 800995c:	4622      	mov	r2, r4
 800995e:	4629      	mov	r1, r5
 8009960:	bf28      	it	cs
 8009962:	4632      	movcs	r2, r6
 8009964:	f7fd fbf1 	bl	800714a <memcpy>
 8009968:	4629      	mov	r1, r5
 800996a:	4638      	mov	r0, r7
 800996c:	f7fe fa7c 	bl	8007e68 <_free_r>
 8009970:	e7f1      	b.n	8009956 <_realloc_r+0x40>

08009972 <_raise_r>:
 8009972:	291f      	cmp	r1, #31
 8009974:	b538      	push	{r3, r4, r5, lr}
 8009976:	4605      	mov	r5, r0
 8009978:	460c      	mov	r4, r1
 800997a:	d904      	bls.n	8009986 <_raise_r+0x14>
 800997c:	2316      	movs	r3, #22
 800997e:	6003      	str	r3, [r0, #0]
 8009980:	f04f 30ff 	mov.w	r0, #4294967295
 8009984:	bd38      	pop	{r3, r4, r5, pc}
 8009986:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009988:	b112      	cbz	r2, 8009990 <_raise_r+0x1e>
 800998a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800998e:	b94b      	cbnz	r3, 80099a4 <_raise_r+0x32>
 8009990:	4628      	mov	r0, r5
 8009992:	f000 f831 	bl	80099f8 <_getpid_r>
 8009996:	4622      	mov	r2, r4
 8009998:	4601      	mov	r1, r0
 800999a:	4628      	mov	r0, r5
 800999c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099a0:	f000 b818 	b.w	80099d4 <_kill_r>
 80099a4:	2b01      	cmp	r3, #1
 80099a6:	d00a      	beq.n	80099be <_raise_r+0x4c>
 80099a8:	1c59      	adds	r1, r3, #1
 80099aa:	d103      	bne.n	80099b4 <_raise_r+0x42>
 80099ac:	2316      	movs	r3, #22
 80099ae:	6003      	str	r3, [r0, #0]
 80099b0:	2001      	movs	r0, #1
 80099b2:	e7e7      	b.n	8009984 <_raise_r+0x12>
 80099b4:	2100      	movs	r1, #0
 80099b6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80099ba:	4620      	mov	r0, r4
 80099bc:	4798      	blx	r3
 80099be:	2000      	movs	r0, #0
 80099c0:	e7e0      	b.n	8009984 <_raise_r+0x12>
	...

080099c4 <raise>:
 80099c4:	4b02      	ldr	r3, [pc, #8]	@ (80099d0 <raise+0xc>)
 80099c6:	4601      	mov	r1, r0
 80099c8:	6818      	ldr	r0, [r3, #0]
 80099ca:	f7ff bfd2 	b.w	8009972 <_raise_r>
 80099ce:	bf00      	nop
 80099d0:	2000019c 	.word	0x2000019c

080099d4 <_kill_r>:
 80099d4:	b538      	push	{r3, r4, r5, lr}
 80099d6:	4d07      	ldr	r5, [pc, #28]	@ (80099f4 <_kill_r+0x20>)
 80099d8:	2300      	movs	r3, #0
 80099da:	4604      	mov	r4, r0
 80099dc:	4608      	mov	r0, r1
 80099de:	4611      	mov	r1, r2
 80099e0:	602b      	str	r3, [r5, #0]
 80099e2:	f7f8 fbf5 	bl	80021d0 <_kill>
 80099e6:	1c43      	adds	r3, r0, #1
 80099e8:	d102      	bne.n	80099f0 <_kill_r+0x1c>
 80099ea:	682b      	ldr	r3, [r5, #0]
 80099ec:	b103      	cbz	r3, 80099f0 <_kill_r+0x1c>
 80099ee:	6023      	str	r3, [r4, #0]
 80099f0:	bd38      	pop	{r3, r4, r5, pc}
 80099f2:	bf00      	nop
 80099f4:	20000d64 	.word	0x20000d64

080099f8 <_getpid_r>:
 80099f8:	f7f8 bbe2 	b.w	80021c0 <_getpid>

080099fc <_malloc_usable_size_r>:
 80099fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a00:	1f18      	subs	r0, r3, #4
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	bfbc      	itt	lt
 8009a06:	580b      	ldrlt	r3, [r1, r0]
 8009a08:	18c0      	addlt	r0, r0, r3
 8009a0a:	4770      	bx	lr

08009a0c <atan2>:
 8009a0c:	f000 b800 	b.w	8009a10 <__ieee754_atan2>

08009a10 <__ieee754_atan2>:
 8009a10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a14:	ec57 6b11 	vmov	r6, r7, d1
 8009a18:	4273      	negs	r3, r6
 8009a1a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8009b98 <__ieee754_atan2+0x188>
 8009a1e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8009a22:	4333      	orrs	r3, r6
 8009a24:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8009a28:	4543      	cmp	r3, r8
 8009a2a:	ec51 0b10 	vmov	r0, r1, d0
 8009a2e:	4635      	mov	r5, r6
 8009a30:	d809      	bhi.n	8009a46 <__ieee754_atan2+0x36>
 8009a32:	4244      	negs	r4, r0
 8009a34:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009a38:	4304      	orrs	r4, r0
 8009a3a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8009a3e:	4544      	cmp	r4, r8
 8009a40:	468e      	mov	lr, r1
 8009a42:	4681      	mov	r9, r0
 8009a44:	d907      	bls.n	8009a56 <__ieee754_atan2+0x46>
 8009a46:	4632      	mov	r2, r6
 8009a48:	463b      	mov	r3, r7
 8009a4a:	f7f6 fc37 	bl	80002bc <__adddf3>
 8009a4e:	ec41 0b10 	vmov	d0, r0, r1
 8009a52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a56:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 8009a5a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 8009a5e:	4334      	orrs	r4, r6
 8009a60:	d103      	bne.n	8009a6a <__ieee754_atan2+0x5a>
 8009a62:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a66:	f000 b89b 	b.w	8009ba0 <atan>
 8009a6a:	17bc      	asrs	r4, r7, #30
 8009a6c:	f004 0402 	and.w	r4, r4, #2
 8009a70:	ea53 0909 	orrs.w	r9, r3, r9
 8009a74:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8009a78:	d107      	bne.n	8009a8a <__ieee754_atan2+0x7a>
 8009a7a:	2c02      	cmp	r4, #2
 8009a7c:	d05f      	beq.n	8009b3e <__ieee754_atan2+0x12e>
 8009a7e:	2c03      	cmp	r4, #3
 8009a80:	d1e5      	bne.n	8009a4e <__ieee754_atan2+0x3e>
 8009a82:	a143      	add	r1, pc, #268	@ (adr r1, 8009b90 <__ieee754_atan2+0x180>)
 8009a84:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a88:	e7e1      	b.n	8009a4e <__ieee754_atan2+0x3e>
 8009a8a:	4315      	orrs	r5, r2
 8009a8c:	d106      	bne.n	8009a9c <__ieee754_atan2+0x8c>
 8009a8e:	f1be 0f00 	cmp.w	lr, #0
 8009a92:	db5f      	blt.n	8009b54 <__ieee754_atan2+0x144>
 8009a94:	a136      	add	r1, pc, #216	@ (adr r1, 8009b70 <__ieee754_atan2+0x160>)
 8009a96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a9a:	e7d8      	b.n	8009a4e <__ieee754_atan2+0x3e>
 8009a9c:	4542      	cmp	r2, r8
 8009a9e:	d10f      	bne.n	8009ac0 <__ieee754_atan2+0xb0>
 8009aa0:	4293      	cmp	r3, r2
 8009aa2:	f104 34ff 	add.w	r4, r4, #4294967295
 8009aa6:	d107      	bne.n	8009ab8 <__ieee754_atan2+0xa8>
 8009aa8:	2c02      	cmp	r4, #2
 8009aaa:	d84c      	bhi.n	8009b46 <__ieee754_atan2+0x136>
 8009aac:	4b36      	ldr	r3, [pc, #216]	@ (8009b88 <__ieee754_atan2+0x178>)
 8009aae:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009ab2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009ab6:	e7ca      	b.n	8009a4e <__ieee754_atan2+0x3e>
 8009ab8:	2c02      	cmp	r4, #2
 8009aba:	d848      	bhi.n	8009b4e <__ieee754_atan2+0x13e>
 8009abc:	4b33      	ldr	r3, [pc, #204]	@ (8009b8c <__ieee754_atan2+0x17c>)
 8009abe:	e7f6      	b.n	8009aae <__ieee754_atan2+0x9e>
 8009ac0:	4543      	cmp	r3, r8
 8009ac2:	d0e4      	beq.n	8009a8e <__ieee754_atan2+0x7e>
 8009ac4:	1a9b      	subs	r3, r3, r2
 8009ac6:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8009aca:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009ace:	da1e      	bge.n	8009b0e <__ieee754_atan2+0xfe>
 8009ad0:	2f00      	cmp	r7, #0
 8009ad2:	da01      	bge.n	8009ad8 <__ieee754_atan2+0xc8>
 8009ad4:	323c      	adds	r2, #60	@ 0x3c
 8009ad6:	db1e      	blt.n	8009b16 <__ieee754_atan2+0x106>
 8009ad8:	4632      	mov	r2, r6
 8009ada:	463b      	mov	r3, r7
 8009adc:	f7f6 fece 	bl	800087c <__aeabi_ddiv>
 8009ae0:	ec41 0b10 	vmov	d0, r0, r1
 8009ae4:	f000 f9f4 	bl	8009ed0 <fabs>
 8009ae8:	f000 f85a 	bl	8009ba0 <atan>
 8009aec:	ec51 0b10 	vmov	r0, r1, d0
 8009af0:	2c01      	cmp	r4, #1
 8009af2:	d013      	beq.n	8009b1c <__ieee754_atan2+0x10c>
 8009af4:	2c02      	cmp	r4, #2
 8009af6:	d015      	beq.n	8009b24 <__ieee754_atan2+0x114>
 8009af8:	2c00      	cmp	r4, #0
 8009afa:	d0a8      	beq.n	8009a4e <__ieee754_atan2+0x3e>
 8009afc:	a318      	add	r3, pc, #96	@ (adr r3, 8009b60 <__ieee754_atan2+0x150>)
 8009afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b02:	f7f6 fbd9 	bl	80002b8 <__aeabi_dsub>
 8009b06:	a318      	add	r3, pc, #96	@ (adr r3, 8009b68 <__ieee754_atan2+0x158>)
 8009b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b0c:	e014      	b.n	8009b38 <__ieee754_atan2+0x128>
 8009b0e:	a118      	add	r1, pc, #96	@ (adr r1, 8009b70 <__ieee754_atan2+0x160>)
 8009b10:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b14:	e7ec      	b.n	8009af0 <__ieee754_atan2+0xe0>
 8009b16:	2000      	movs	r0, #0
 8009b18:	2100      	movs	r1, #0
 8009b1a:	e7e9      	b.n	8009af0 <__ieee754_atan2+0xe0>
 8009b1c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009b20:	4619      	mov	r1, r3
 8009b22:	e794      	b.n	8009a4e <__ieee754_atan2+0x3e>
 8009b24:	a30e      	add	r3, pc, #56	@ (adr r3, 8009b60 <__ieee754_atan2+0x150>)
 8009b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b2a:	f7f6 fbc5 	bl	80002b8 <__aeabi_dsub>
 8009b2e:	4602      	mov	r2, r0
 8009b30:	460b      	mov	r3, r1
 8009b32:	a10d      	add	r1, pc, #52	@ (adr r1, 8009b68 <__ieee754_atan2+0x158>)
 8009b34:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b38:	f7f6 fbbe 	bl	80002b8 <__aeabi_dsub>
 8009b3c:	e787      	b.n	8009a4e <__ieee754_atan2+0x3e>
 8009b3e:	a10a      	add	r1, pc, #40	@ (adr r1, 8009b68 <__ieee754_atan2+0x158>)
 8009b40:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b44:	e783      	b.n	8009a4e <__ieee754_atan2+0x3e>
 8009b46:	a10c      	add	r1, pc, #48	@ (adr r1, 8009b78 <__ieee754_atan2+0x168>)
 8009b48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b4c:	e77f      	b.n	8009a4e <__ieee754_atan2+0x3e>
 8009b4e:	2000      	movs	r0, #0
 8009b50:	2100      	movs	r1, #0
 8009b52:	e77c      	b.n	8009a4e <__ieee754_atan2+0x3e>
 8009b54:	a10a      	add	r1, pc, #40	@ (adr r1, 8009b80 <__ieee754_atan2+0x170>)
 8009b56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b5a:	e778      	b.n	8009a4e <__ieee754_atan2+0x3e>
 8009b5c:	f3af 8000 	nop.w
 8009b60:	33145c07 	.word	0x33145c07
 8009b64:	3ca1a626 	.word	0x3ca1a626
 8009b68:	54442d18 	.word	0x54442d18
 8009b6c:	400921fb 	.word	0x400921fb
 8009b70:	54442d18 	.word	0x54442d18
 8009b74:	3ff921fb 	.word	0x3ff921fb
 8009b78:	54442d18 	.word	0x54442d18
 8009b7c:	3fe921fb 	.word	0x3fe921fb
 8009b80:	54442d18 	.word	0x54442d18
 8009b84:	bff921fb 	.word	0xbff921fb
 8009b88:	0800a6d8 	.word	0x0800a6d8
 8009b8c:	0800a6c0 	.word	0x0800a6c0
 8009b90:	54442d18 	.word	0x54442d18
 8009b94:	c00921fb 	.word	0xc00921fb
 8009b98:	7ff00000 	.word	0x7ff00000
 8009b9c:	00000000 	.word	0x00000000

08009ba0 <atan>:
 8009ba0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ba4:	ec55 4b10 	vmov	r4, r5, d0
 8009ba8:	4bbf      	ldr	r3, [pc, #764]	@ (8009ea8 <atan+0x308>)
 8009baa:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8009bae:	429e      	cmp	r6, r3
 8009bb0:	46ab      	mov	fp, r5
 8009bb2:	d918      	bls.n	8009be6 <atan+0x46>
 8009bb4:	4bbd      	ldr	r3, [pc, #756]	@ (8009eac <atan+0x30c>)
 8009bb6:	429e      	cmp	r6, r3
 8009bb8:	d801      	bhi.n	8009bbe <atan+0x1e>
 8009bba:	d109      	bne.n	8009bd0 <atan+0x30>
 8009bbc:	b144      	cbz	r4, 8009bd0 <atan+0x30>
 8009bbe:	4622      	mov	r2, r4
 8009bc0:	462b      	mov	r3, r5
 8009bc2:	4620      	mov	r0, r4
 8009bc4:	4629      	mov	r1, r5
 8009bc6:	f7f6 fb79 	bl	80002bc <__adddf3>
 8009bca:	4604      	mov	r4, r0
 8009bcc:	460d      	mov	r5, r1
 8009bce:	e006      	b.n	8009bde <atan+0x3e>
 8009bd0:	f1bb 0f00 	cmp.w	fp, #0
 8009bd4:	f340 812b 	ble.w	8009e2e <atan+0x28e>
 8009bd8:	a597      	add	r5, pc, #604	@ (adr r5, 8009e38 <atan+0x298>)
 8009bda:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009bde:	ec45 4b10 	vmov	d0, r4, r5
 8009be2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009be6:	4bb2      	ldr	r3, [pc, #712]	@ (8009eb0 <atan+0x310>)
 8009be8:	429e      	cmp	r6, r3
 8009bea:	d813      	bhi.n	8009c14 <atan+0x74>
 8009bec:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8009bf0:	429e      	cmp	r6, r3
 8009bf2:	d80c      	bhi.n	8009c0e <atan+0x6e>
 8009bf4:	a392      	add	r3, pc, #584	@ (adr r3, 8009e40 <atan+0x2a0>)
 8009bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bfa:	4620      	mov	r0, r4
 8009bfc:	4629      	mov	r1, r5
 8009bfe:	f7f6 fb5d 	bl	80002bc <__adddf3>
 8009c02:	4bac      	ldr	r3, [pc, #688]	@ (8009eb4 <atan+0x314>)
 8009c04:	2200      	movs	r2, #0
 8009c06:	f7f6 ff9f 	bl	8000b48 <__aeabi_dcmpgt>
 8009c0a:	2800      	cmp	r0, #0
 8009c0c:	d1e7      	bne.n	8009bde <atan+0x3e>
 8009c0e:	f04f 3aff 	mov.w	sl, #4294967295
 8009c12:	e029      	b.n	8009c68 <atan+0xc8>
 8009c14:	f000 f95c 	bl	8009ed0 <fabs>
 8009c18:	4ba7      	ldr	r3, [pc, #668]	@ (8009eb8 <atan+0x318>)
 8009c1a:	429e      	cmp	r6, r3
 8009c1c:	ec55 4b10 	vmov	r4, r5, d0
 8009c20:	f200 80bc 	bhi.w	8009d9c <atan+0x1fc>
 8009c24:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8009c28:	429e      	cmp	r6, r3
 8009c2a:	f200 809e 	bhi.w	8009d6a <atan+0x1ca>
 8009c2e:	4622      	mov	r2, r4
 8009c30:	462b      	mov	r3, r5
 8009c32:	4620      	mov	r0, r4
 8009c34:	4629      	mov	r1, r5
 8009c36:	f7f6 fb41 	bl	80002bc <__adddf3>
 8009c3a:	4b9e      	ldr	r3, [pc, #632]	@ (8009eb4 <atan+0x314>)
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	f7f6 fb3b 	bl	80002b8 <__aeabi_dsub>
 8009c42:	2200      	movs	r2, #0
 8009c44:	4606      	mov	r6, r0
 8009c46:	460f      	mov	r7, r1
 8009c48:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009c4c:	4620      	mov	r0, r4
 8009c4e:	4629      	mov	r1, r5
 8009c50:	f7f6 fb34 	bl	80002bc <__adddf3>
 8009c54:	4602      	mov	r2, r0
 8009c56:	460b      	mov	r3, r1
 8009c58:	4630      	mov	r0, r6
 8009c5a:	4639      	mov	r1, r7
 8009c5c:	f7f6 fe0e 	bl	800087c <__aeabi_ddiv>
 8009c60:	f04f 0a00 	mov.w	sl, #0
 8009c64:	4604      	mov	r4, r0
 8009c66:	460d      	mov	r5, r1
 8009c68:	4622      	mov	r2, r4
 8009c6a:	462b      	mov	r3, r5
 8009c6c:	4620      	mov	r0, r4
 8009c6e:	4629      	mov	r1, r5
 8009c70:	f7f6 fcda 	bl	8000628 <__aeabi_dmul>
 8009c74:	4602      	mov	r2, r0
 8009c76:	460b      	mov	r3, r1
 8009c78:	4680      	mov	r8, r0
 8009c7a:	4689      	mov	r9, r1
 8009c7c:	f7f6 fcd4 	bl	8000628 <__aeabi_dmul>
 8009c80:	a371      	add	r3, pc, #452	@ (adr r3, 8009e48 <atan+0x2a8>)
 8009c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c86:	4606      	mov	r6, r0
 8009c88:	460f      	mov	r7, r1
 8009c8a:	f7f6 fccd 	bl	8000628 <__aeabi_dmul>
 8009c8e:	a370      	add	r3, pc, #448	@ (adr r3, 8009e50 <atan+0x2b0>)
 8009c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c94:	f7f6 fb12 	bl	80002bc <__adddf3>
 8009c98:	4632      	mov	r2, r6
 8009c9a:	463b      	mov	r3, r7
 8009c9c:	f7f6 fcc4 	bl	8000628 <__aeabi_dmul>
 8009ca0:	a36d      	add	r3, pc, #436	@ (adr r3, 8009e58 <atan+0x2b8>)
 8009ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ca6:	f7f6 fb09 	bl	80002bc <__adddf3>
 8009caa:	4632      	mov	r2, r6
 8009cac:	463b      	mov	r3, r7
 8009cae:	f7f6 fcbb 	bl	8000628 <__aeabi_dmul>
 8009cb2:	a36b      	add	r3, pc, #428	@ (adr r3, 8009e60 <atan+0x2c0>)
 8009cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cb8:	f7f6 fb00 	bl	80002bc <__adddf3>
 8009cbc:	4632      	mov	r2, r6
 8009cbe:	463b      	mov	r3, r7
 8009cc0:	f7f6 fcb2 	bl	8000628 <__aeabi_dmul>
 8009cc4:	a368      	add	r3, pc, #416	@ (adr r3, 8009e68 <atan+0x2c8>)
 8009cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cca:	f7f6 faf7 	bl	80002bc <__adddf3>
 8009cce:	4632      	mov	r2, r6
 8009cd0:	463b      	mov	r3, r7
 8009cd2:	f7f6 fca9 	bl	8000628 <__aeabi_dmul>
 8009cd6:	a366      	add	r3, pc, #408	@ (adr r3, 8009e70 <atan+0x2d0>)
 8009cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cdc:	f7f6 faee 	bl	80002bc <__adddf3>
 8009ce0:	4642      	mov	r2, r8
 8009ce2:	464b      	mov	r3, r9
 8009ce4:	f7f6 fca0 	bl	8000628 <__aeabi_dmul>
 8009ce8:	a363      	add	r3, pc, #396	@ (adr r3, 8009e78 <atan+0x2d8>)
 8009cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cee:	4680      	mov	r8, r0
 8009cf0:	4689      	mov	r9, r1
 8009cf2:	4630      	mov	r0, r6
 8009cf4:	4639      	mov	r1, r7
 8009cf6:	f7f6 fc97 	bl	8000628 <__aeabi_dmul>
 8009cfa:	a361      	add	r3, pc, #388	@ (adr r3, 8009e80 <atan+0x2e0>)
 8009cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d00:	f7f6 fada 	bl	80002b8 <__aeabi_dsub>
 8009d04:	4632      	mov	r2, r6
 8009d06:	463b      	mov	r3, r7
 8009d08:	f7f6 fc8e 	bl	8000628 <__aeabi_dmul>
 8009d0c:	a35e      	add	r3, pc, #376	@ (adr r3, 8009e88 <atan+0x2e8>)
 8009d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d12:	f7f6 fad1 	bl	80002b8 <__aeabi_dsub>
 8009d16:	4632      	mov	r2, r6
 8009d18:	463b      	mov	r3, r7
 8009d1a:	f7f6 fc85 	bl	8000628 <__aeabi_dmul>
 8009d1e:	a35c      	add	r3, pc, #368	@ (adr r3, 8009e90 <atan+0x2f0>)
 8009d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d24:	f7f6 fac8 	bl	80002b8 <__aeabi_dsub>
 8009d28:	4632      	mov	r2, r6
 8009d2a:	463b      	mov	r3, r7
 8009d2c:	f7f6 fc7c 	bl	8000628 <__aeabi_dmul>
 8009d30:	a359      	add	r3, pc, #356	@ (adr r3, 8009e98 <atan+0x2f8>)
 8009d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d36:	f7f6 fabf 	bl	80002b8 <__aeabi_dsub>
 8009d3a:	4632      	mov	r2, r6
 8009d3c:	463b      	mov	r3, r7
 8009d3e:	f7f6 fc73 	bl	8000628 <__aeabi_dmul>
 8009d42:	4602      	mov	r2, r0
 8009d44:	460b      	mov	r3, r1
 8009d46:	4640      	mov	r0, r8
 8009d48:	4649      	mov	r1, r9
 8009d4a:	f7f6 fab7 	bl	80002bc <__adddf3>
 8009d4e:	4622      	mov	r2, r4
 8009d50:	462b      	mov	r3, r5
 8009d52:	f7f6 fc69 	bl	8000628 <__aeabi_dmul>
 8009d56:	f1ba 3fff 	cmp.w	sl, #4294967295
 8009d5a:	4602      	mov	r2, r0
 8009d5c:	460b      	mov	r3, r1
 8009d5e:	d148      	bne.n	8009df2 <atan+0x252>
 8009d60:	4620      	mov	r0, r4
 8009d62:	4629      	mov	r1, r5
 8009d64:	f7f6 faa8 	bl	80002b8 <__aeabi_dsub>
 8009d68:	e72f      	b.n	8009bca <atan+0x2a>
 8009d6a:	4b52      	ldr	r3, [pc, #328]	@ (8009eb4 <atan+0x314>)
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	4620      	mov	r0, r4
 8009d70:	4629      	mov	r1, r5
 8009d72:	f7f6 faa1 	bl	80002b8 <__aeabi_dsub>
 8009d76:	4b4f      	ldr	r3, [pc, #316]	@ (8009eb4 <atan+0x314>)
 8009d78:	4606      	mov	r6, r0
 8009d7a:	460f      	mov	r7, r1
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	4620      	mov	r0, r4
 8009d80:	4629      	mov	r1, r5
 8009d82:	f7f6 fa9b 	bl	80002bc <__adddf3>
 8009d86:	4602      	mov	r2, r0
 8009d88:	460b      	mov	r3, r1
 8009d8a:	4630      	mov	r0, r6
 8009d8c:	4639      	mov	r1, r7
 8009d8e:	f7f6 fd75 	bl	800087c <__aeabi_ddiv>
 8009d92:	f04f 0a01 	mov.w	sl, #1
 8009d96:	4604      	mov	r4, r0
 8009d98:	460d      	mov	r5, r1
 8009d9a:	e765      	b.n	8009c68 <atan+0xc8>
 8009d9c:	4b47      	ldr	r3, [pc, #284]	@ (8009ebc <atan+0x31c>)
 8009d9e:	429e      	cmp	r6, r3
 8009da0:	d21c      	bcs.n	8009ddc <atan+0x23c>
 8009da2:	4b47      	ldr	r3, [pc, #284]	@ (8009ec0 <atan+0x320>)
 8009da4:	2200      	movs	r2, #0
 8009da6:	4620      	mov	r0, r4
 8009da8:	4629      	mov	r1, r5
 8009daa:	f7f6 fa85 	bl	80002b8 <__aeabi_dsub>
 8009dae:	4b44      	ldr	r3, [pc, #272]	@ (8009ec0 <atan+0x320>)
 8009db0:	4606      	mov	r6, r0
 8009db2:	460f      	mov	r7, r1
 8009db4:	2200      	movs	r2, #0
 8009db6:	4620      	mov	r0, r4
 8009db8:	4629      	mov	r1, r5
 8009dba:	f7f6 fc35 	bl	8000628 <__aeabi_dmul>
 8009dbe:	4b3d      	ldr	r3, [pc, #244]	@ (8009eb4 <atan+0x314>)
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	f7f6 fa7b 	bl	80002bc <__adddf3>
 8009dc6:	4602      	mov	r2, r0
 8009dc8:	460b      	mov	r3, r1
 8009dca:	4630      	mov	r0, r6
 8009dcc:	4639      	mov	r1, r7
 8009dce:	f7f6 fd55 	bl	800087c <__aeabi_ddiv>
 8009dd2:	f04f 0a02 	mov.w	sl, #2
 8009dd6:	4604      	mov	r4, r0
 8009dd8:	460d      	mov	r5, r1
 8009dda:	e745      	b.n	8009c68 <atan+0xc8>
 8009ddc:	4622      	mov	r2, r4
 8009dde:	462b      	mov	r3, r5
 8009de0:	4938      	ldr	r1, [pc, #224]	@ (8009ec4 <atan+0x324>)
 8009de2:	2000      	movs	r0, #0
 8009de4:	f7f6 fd4a 	bl	800087c <__aeabi_ddiv>
 8009de8:	f04f 0a03 	mov.w	sl, #3
 8009dec:	4604      	mov	r4, r0
 8009dee:	460d      	mov	r5, r1
 8009df0:	e73a      	b.n	8009c68 <atan+0xc8>
 8009df2:	4b35      	ldr	r3, [pc, #212]	@ (8009ec8 <atan+0x328>)
 8009df4:	4e35      	ldr	r6, [pc, #212]	@ (8009ecc <atan+0x32c>)
 8009df6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dfe:	f7f6 fa5b 	bl	80002b8 <__aeabi_dsub>
 8009e02:	4622      	mov	r2, r4
 8009e04:	462b      	mov	r3, r5
 8009e06:	f7f6 fa57 	bl	80002b8 <__aeabi_dsub>
 8009e0a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8009e0e:	4602      	mov	r2, r0
 8009e10:	460b      	mov	r3, r1
 8009e12:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009e16:	f7f6 fa4f 	bl	80002b8 <__aeabi_dsub>
 8009e1a:	f1bb 0f00 	cmp.w	fp, #0
 8009e1e:	4604      	mov	r4, r0
 8009e20:	460d      	mov	r5, r1
 8009e22:	f6bf aedc 	bge.w	8009bde <atan+0x3e>
 8009e26:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009e2a:	461d      	mov	r5, r3
 8009e2c:	e6d7      	b.n	8009bde <atan+0x3e>
 8009e2e:	a51c      	add	r5, pc, #112	@ (adr r5, 8009ea0 <atan+0x300>)
 8009e30:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009e34:	e6d3      	b.n	8009bde <atan+0x3e>
 8009e36:	bf00      	nop
 8009e38:	54442d18 	.word	0x54442d18
 8009e3c:	3ff921fb 	.word	0x3ff921fb
 8009e40:	8800759c 	.word	0x8800759c
 8009e44:	7e37e43c 	.word	0x7e37e43c
 8009e48:	e322da11 	.word	0xe322da11
 8009e4c:	3f90ad3a 	.word	0x3f90ad3a
 8009e50:	24760deb 	.word	0x24760deb
 8009e54:	3fa97b4b 	.word	0x3fa97b4b
 8009e58:	a0d03d51 	.word	0xa0d03d51
 8009e5c:	3fb10d66 	.word	0x3fb10d66
 8009e60:	c54c206e 	.word	0xc54c206e
 8009e64:	3fb745cd 	.word	0x3fb745cd
 8009e68:	920083ff 	.word	0x920083ff
 8009e6c:	3fc24924 	.word	0x3fc24924
 8009e70:	5555550d 	.word	0x5555550d
 8009e74:	3fd55555 	.word	0x3fd55555
 8009e78:	2c6a6c2f 	.word	0x2c6a6c2f
 8009e7c:	bfa2b444 	.word	0xbfa2b444
 8009e80:	52defd9a 	.word	0x52defd9a
 8009e84:	3fadde2d 	.word	0x3fadde2d
 8009e88:	af749a6d 	.word	0xaf749a6d
 8009e8c:	3fb3b0f2 	.word	0x3fb3b0f2
 8009e90:	fe231671 	.word	0xfe231671
 8009e94:	3fbc71c6 	.word	0x3fbc71c6
 8009e98:	9998ebc4 	.word	0x9998ebc4
 8009e9c:	3fc99999 	.word	0x3fc99999
 8009ea0:	54442d18 	.word	0x54442d18
 8009ea4:	bff921fb 	.word	0xbff921fb
 8009ea8:	440fffff 	.word	0x440fffff
 8009eac:	7ff00000 	.word	0x7ff00000
 8009eb0:	3fdbffff 	.word	0x3fdbffff
 8009eb4:	3ff00000 	.word	0x3ff00000
 8009eb8:	3ff2ffff 	.word	0x3ff2ffff
 8009ebc:	40038000 	.word	0x40038000
 8009ec0:	3ff80000 	.word	0x3ff80000
 8009ec4:	bff00000 	.word	0xbff00000
 8009ec8:	0800a6f0 	.word	0x0800a6f0
 8009ecc:	0800a710 	.word	0x0800a710

08009ed0 <fabs>:
 8009ed0:	ec51 0b10 	vmov	r0, r1, d0
 8009ed4:	4602      	mov	r2, r0
 8009ed6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009eda:	ec43 2b10 	vmov	d0, r2, r3
 8009ede:	4770      	bx	lr

08009ee0 <_init>:
 8009ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ee2:	bf00      	nop
 8009ee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ee6:	bc08      	pop	{r3}
 8009ee8:	469e      	mov	lr, r3
 8009eea:	4770      	bx	lr

08009eec <_fini>:
 8009eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eee:	bf00      	nop
 8009ef0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ef2:	bc08      	pop	{r3}
 8009ef4:	469e      	mov	lr, r3
 8009ef6:	4770      	bx	lr
