m255
13
cModel Technology
dC:\MyProject\DDR2interface_test\ddr2_model
Efifo_controller
w1182502783
DP unisim vcomponents 2KZfXGDR<0YWn?NVUSXYc3
DP ieee std_logic_unsigned UQ2?7D@8LJXmDo0Vj>ZmV2
DP ieee std_logic_arith 8ROOKc>cMY[SbKKTiA41[3
DP ieee std_logic_1164 TPE2^PHV59jzFVg?266Ke1
dC:\MyProject\DDR2interface_test\DDR2interface10\sim
FC:/MyProject/DDR2interface_test/DDR2interface10/fifo_controller.vhd
l0
L12
VAzYDiLYE5f8=:k[BO<<`42
OX;C;6.1e;31
31
o-work work -93 -explicit -O0
tExplicit 1 GenerateLoopIterationMax 100000
Aarc_fifo
DP unisim vcomponents 2KZfXGDR<0YWn?NVUSXYc3
DP ieee std_logic_unsigned UQ2?7D@8LJXmDo0Vj>ZmV2
DP ieee std_logic_arith 8ROOKc>cMY[SbKKTiA41[3
DP ieee std_logic_1164 TPE2^PHV59jzFVg?266Ke1
DE work fifo_controller AzYDiLYE5f8=:k[BO<<`42
l43
L25
V`0lFiZ<RH`P7i]DFXhEk53
OX;C;6.1e;31
31
M4 ieee std_logic_1164
M3 ieee std_logic_arith
M2 ieee std_logic_unsigned
M1 unisim vcomponents
o-work work -93 -explicit -O0
tExplicit 1 GenerateLoopIterationMax 100000
Estimuli
w1182502672
DP unisim vcomponents 2KZfXGDR<0YWn?NVUSXYc3
DP ieee std_logic_unsigned UQ2?7D@8LJXmDo0Vj>ZmV2
DP ieee std_logic_arith 8ROOKc>cMY[SbKKTiA41[3
DP ieee std_logic_1164 TPE2^PHV59jzFVg?266Ke1
dC:\MyProject\DDR2interface_test\DDR2interface10\sim
FC:/MyProject/DDR2interface_test/DDR2interface10/sim/stimuli.vhd
l0
L11
V>]FQP=1FO2Y2BnU<zdoD01
OX;C;6.1e;31
31
o-work work -93 -explicit -O0
tExplicit 1 GenerateLoopIterationMax 100000
Aa
DP unisim vcomponents 2KZfXGDR<0YWn?NVUSXYc3
DP ieee std_logic_unsigned UQ2?7D@8LJXmDo0Vj>ZmV2
DP ieee std_logic_arith 8ROOKc>cMY[SbKKTiA41[3
DP ieee std_logic_1164 TPE2^PHV59jzFVg?266Ke1
DE work stimuli >]FQP=1FO2Y2BnU<zdoD01
l24
L21
V_24eb[3MF5U@SO0nJOU6=0
OX;C;6.1e;31
31
M4 ieee std_logic_1164
M3 ieee std_logic_arith
M2 ieee std_logic_unsigned
M1 unisim vcomponents
o-work work -93 -explicit -O0
tExplicit 1 GenerateLoopIterationMax 100000
Etest
w1182502564
DP unisim vcomponents 2KZfXGDR<0YWn?NVUSXYc3
DP ieee numeric_std SaR;@VQT[6TS:VMJ;OeA30
DP ieee std_logic_1164 TPE2^PHV59jzFVg?266Ke1
dC:\MyProject\DDR2interface_test\DDR2interface10\sim
FC:/MyProject/DDR2interface_test/DDR2interface10/sim/testbench.vhd
l0
L39
VE4CA`GRBeAQToc[fbUFl42
OX;C;6.1e;31
31
o-work work -93 -explicit -O0
tExplicit 1 GenerateLoopIterationMax 100000
Abehavior
DP unisim vcomponents 2KZfXGDR<0YWn?NVUSXYc3
DP ieee numeric_std SaR;@VQT[6TS:VMJ;OeA30
DP ieee std_logic_1164 TPE2^PHV59jzFVg?266Ke1
DE work test E4CA`GRBeAQToc[fbUFl42
l78
L42
V0QbcQMKJjeNC4^I4BCB5>2
OX;C;6.1e;31
31
M3 ieee std_logic_1164
M2 ieee numeric_std
M1 unisim vcomponents
o-work work -93 -explicit -O0
tExplicit 1 GenerateLoopIterationMax 100000
