module module_0 (
    input id_1,
    input logic [1 : id_1] id_2,
    input logic [id_2 : id_1] id_3,
    output logic [id_2 : id_1] id_4,
    output id_5
);
  id_6 id_7 (
      .id_5(id_2),
      .id_3(id_5)
  );
  id_8 id_9 (
      .id_5(id_2),
      .id_1(id_3),
      .id_1(id_4),
      .id_7(1'b0),
      .id_5(id_5)
  );
endmodule
`define pp_1 0
