17:26:31 INFO  : Registering command handlers for SDK TCF services
17:26:32 INFO  : Launching XSCT server: xsct.bat -interactive F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\temp_xsdb_launch_script.tcl
17:26:36 INFO  : XSCT server has started successfully.
17:26:42 INFO  : Successfully done setting XSCT server connection channel  
17:26:42 INFO  : Successfully done setting SDK workspace  
17:26:42 INFO  : Processing command line option -hwspec F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper.hdf.
10:47:24 INFO  : Registering command handlers for SDK TCF services
10:47:25 INFO  : Launching XSCT server: xsct.bat -interactive F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\temp_xsdb_launch_script.tcl
10:47:31 INFO  : XSCT server has started successfully.
10:47:31 INFO  : Successfully done setting XSCT server connection channel  
10:47:34 INFO  : Successfully done setting SDK workspace  
10:47:34 INFO  : Processing command line option -hwspec F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper.hdf.
10:47:34 INFO  : Checking for hwspec changes in the project BD_wo_axi_wrapper_hw_platform_0.
16:51:25 INFO  : Example project CZT_bsp_xgpiops_intr_example_1 has been created successfully.
10:39:11 INFO  : Registering command handlers for SDK TCF services
10:39:12 INFO  : Launching XSCT server: xsct.bat -interactive F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\temp_xsdb_launch_script.tcl
10:39:17 INFO  : XSCT server has started successfully.
10:39:17 INFO  : Successfully done setting XSCT server connection channel  
10:39:28 INFO  : Successfully done setting SDK workspace  
10:39:28 INFO  : Processing command line option -hwspec F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper.hdf.
10:39:28 INFO  : Checking for hwspec changes in the project BD_wo_axi_wrapper_hw_platform_0.
05:27:57 INFO  : Registering command handlers for SDK TCF services
05:27:58 INFO  : Launching XSCT server: xsct.bat -interactive F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\temp_xsdb_launch_script.tcl
05:28:03 INFO  : XSCT server has started successfully.
05:28:09 INFO  : Successfully done setting XSCT server connection channel  
05:28:09 INFO  : Successfully done setting SDK workspace  
05:28:09 INFO  : Processing command line option -hwspec F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper.hdf.
05:28:09 INFO  : Checking for hwspec changes in the project BD_wo_axi_wrapper_hw_platform_0.
14:58:02 INFO  : Registering command handlers for SDK TCF services
14:58:03 INFO  : Launching XSCT server: xsct.bat -interactive F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\temp_xsdb_launch_script.tcl
14:58:06 INFO  : XSCT server has started successfully.
14:58:12 INFO  : Successfully done setting XSCT server connection channel  
14:58:12 INFO  : Successfully done setting SDK workspace  
14:58:12 INFO  : Processing command line option -hwspec F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper.hdf.
14:58:12 INFO  : Checking for hwspec changes in the project BD_wo_axi_wrapper_hw_platform_0.
14:58:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1582901618537,  Project:1582113302607
14:58:18 INFO  : The hardware specification for project 'BD_wo_axi_wrapper_hw_platform_0' is different from F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper.hdf.
14:58:18 INFO  : Copied contents of F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper.hdf into \BD_wo_axi_wrapper_hw_platform_0\system.hdf.
14:58:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:59:04 INFO  : 
14:59:05 INFO  : Updating hardware inferred compiler options for CZT.
14:59:06 INFO  : Updating hardware inferred compiler options for CZT_bsp_xgpiops_intr_example_1.
14:59:06 INFO  : Clearing existing target manager status.
15:21:29 INFO  : Example project CZT_bsp_xuartps_hello_world_example_1 has been created successfully.
15:42:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A" && level==0} -index 1' command is executed.
15:43:03 INFO  : FPGA configured successfully with bitstream "F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/BD_wo_axi_wrapper.bit"
15:43:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A" && level==0} -index 1' command is executed.
15:43:58 INFO  : 'fpga -state' command is executed.
15:43:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB7639A' is selected.
15:43:58 INFO  : 'jtag frequency' command is executed.
15:43:58 INFO  : Sourcing of 'F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:43:58 INFO  : Context for 'APU' is selected.
15:43:58 INFO  : Hardware design information is loaded from 'F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/system.hdf'.
15:43:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:58 INFO  : Context for 'APU' is selected.
15:43:59 INFO  : 'stop' command is executed.
15:43:59 INFO  : 'ps7_init' command is executed.
15:43:59 INFO  : 'ps7_post_config' command is executed.
15:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:59 INFO  : The application 'F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/CZT/Debug/CZT.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
loadhw -hw F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
dow F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/CZT/Debug/CZT.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:59 INFO  : Memory regions updated for context APU
15:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:59 INFO  : 'con' command is executed.
15:43:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
con
----------------End of Script----------------

15:43:59 INFO  : Launch script is exported to file 'F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_czt.elf_on_local.tcl'
15:51:05 INFO  : Disconnected from the channel tcfchan#1.
15:53:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A" && level==0} -index 1' command is executed.
15:53:04 INFO  : 'fpga -state' command is executed.
15:53:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB7639A' is selected.
15:53:07 INFO  : 'jtag frequency' command is executed.
15:53:07 INFO  : Sourcing of 'F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:07 INFO  : Context for 'APU' is selected.
15:53:10 INFO  : Hardware design information is loaded from 'F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/system.hdf'.
15:53:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:10 INFO  : Context for 'APU' is selected.
15:53:10 INFO  : 'stop' command is executed.
15:53:10 INFO  : 'ps7_init' command is executed.
15:53:10 INFO  : 'ps7_post_config' command is executed.
15:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:10 INFO  : The application 'F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/CZT/Debug/CZT.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
loadhw -hw F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
dow F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/CZT/Debug/CZT.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:10 INFO  : Memory regions updated for context APU
15:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:10 INFO  : 'con' command is executed.
15:53:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
con
----------------End of Script----------------

15:53:10 INFO  : Launch script is exported to file 'F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_czt.elf_on_local.tcl'
15:54:01 INFO  : Disconnected from the channel tcfchan#2.
15:55:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A" && level==0} -index 1' command is executed.
15:55:40 INFO  : FPGA configured successfully with bitstream "F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/BD_wo_axi_wrapper.bit"
15:55:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A" && level==0} -index 1' command is executed.
15:55:44 INFO  : 'fpga -state' command is executed.
15:55:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB7639A' is selected.
15:55:44 INFO  : 'jtag frequency' command is executed.
15:55:44 INFO  : Sourcing of 'F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:44 INFO  : Context for 'APU' is selected.
15:55:44 INFO  : Hardware design information is loaded from 'F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/system.hdf'.
15:55:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:44 INFO  : Context for 'APU' is selected.
15:55:44 INFO  : 'stop' command is executed.
15:55:44 INFO  : 'ps7_init' command is executed.
15:55:44 INFO  : 'ps7_post_config' command is executed.
15:55:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:55:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:45 INFO  : The application 'F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/CZT/Debug/CZT.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
loadhw -hw F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
dow F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/CZT/Debug/CZT.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:45 INFO  : Memory regions updated for context APU
15:55:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:45 INFO  : 'con' command is executed.
15:55:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
con
----------------End of Script----------------

15:55:45 INFO  : Launch script is exported to file 'F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_czt.elf_on_local.tcl'
15:59:21 INFO  : Disconnected from the channel tcfchan#3.
16:23:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A" && level==0} -index 1' command is executed.
16:23:06 INFO  : FPGA configured successfully with bitstream "F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/BD_wo_axi_wrapper.bit"
16:23:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A" && level==0} -index 1' command is executed.
16:23:15 INFO  : 'fpga -state' command is executed.
16:23:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB7639A' is selected.
16:23:15 INFO  : 'jtag frequency' command is executed.
16:23:15 INFO  : Sourcing of 'F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:23:15 INFO  : Context for 'APU' is selected.
16:23:15 INFO  : Hardware design information is loaded from 'F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/system.hdf'.
16:23:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:15 INFO  : Context for 'APU' is selected.
16:23:15 INFO  : 'stop' command is executed.
16:23:15 INFO  : 'ps7_init' command is executed.
16:23:15 INFO  : 'ps7_post_config' command is executed.
16:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:15 INFO  : The application 'F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/CZT/Debug/CZT.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
loadhw -hw F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
dow F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/CZT/Debug/CZT.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:16 INFO  : Memory regions updated for context APU
16:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:16 INFO  : 'con' command is executed.
16:23:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
con
----------------End of Script----------------

16:23:16 INFO  : Launch script is exported to file 'F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_czt.elf_on_local.tcl'
16:26:59 INFO  : Disconnected from the channel tcfchan#4.
16:28:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A" && level==0} -index 1' command is executed.
16:28:24 INFO  : FPGA configured successfully with bitstream "F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/BD_wo_axi_wrapper.bit"
16:28:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A" && level==0} -index 1' command is executed.
16:28:38 INFO  : FPGA configured successfully with bitstream "F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/BD_wo_axi_wrapper.bit"
16:28:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A" && level==0} -index 1' command is executed.
16:28:41 INFO  : 'fpga -state' command is executed.
16:28:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB7639A' is selected.
16:28:41 INFO  : 'jtag frequency' command is executed.
16:28:41 INFO  : Sourcing of 'F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:28:41 INFO  : Context for 'APU' is selected.
16:28:41 INFO  : Hardware design information is loaded from 'F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/system.hdf'.
16:28:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:41 INFO  : Context for 'APU' is selected.
16:28:41 INFO  : 'stop' command is executed.
16:28:42 INFO  : 'ps7_init' command is executed.
16:28:42 INFO  : 'ps7_post_config' command is executed.
16:28:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:28:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:42 INFO  : The application 'F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/CZT/Debug/CZT.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
loadhw -hw F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
dow F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/CZT/Debug/CZT.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:42 INFO  : Memory regions updated for context APU
16:28:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:42 INFO  : 'con' command is executed.
16:28:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
con
----------------End of Script----------------

16:28:42 INFO  : Launch script is exported to file 'F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_czt.elf_on_local.tcl'
16:29:16 INFO  : Disconnected from the channel tcfchan#5.
16:30:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A" && level==0} -index 1' command is executed.
16:30:56 INFO  : 'fpga -state' command is executed.
16:30:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB7639A' is selected.
16:30:56 INFO  : 'jtag frequency' command is executed.
16:30:56 INFO  : Sourcing of 'F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:56 INFO  : Context for 'APU' is selected.
16:30:56 INFO  : Hardware design information is loaded from 'F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/system.hdf'.
16:30:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:56 INFO  : Context for 'APU' is selected.
16:30:56 INFO  : 'stop' command is executed.
16:30:56 INFO  : 'ps7_init' command is executed.
16:30:56 INFO  : 'ps7_post_config' command is executed.
16:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:57 INFO  : The application 'F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/CZT/Debug/CZT.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
loadhw -hw F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
dow F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/CZT/Debug/CZT.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:57 INFO  : Memory regions updated for context APU
16:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:57 INFO  : 'con' command is executed.
16:30:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB7639A"} -index 0
con
----------------End of Script----------------

16:30:57 INFO  : Launch script is exported to file 'F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_czt.elf_on_local.tcl'
16:33:58 INFO  : Disconnected from the channel tcfchan#6.
10:23:51 INFO  : Registering command handlers for SDK TCF services
10:23:52 INFO  : Launching XSCT server: xsct.bat -interactive F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\temp_xsdb_launch_script.tcl
10:23:58 INFO  : XSCT server has started successfully.
10:24:01 INFO  : Processing command line option -hwspec F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper.hdf.
10:24:01 INFO  : Successfully done setting XSCT server connection channel  
10:24:01 INFO  : Successfully done setting SDK workspace  
10:24:01 INFO  : Checking for hwspec changes in the project BD_wo_axi_wrapper_hw_platform_0.
16:10:39 INFO  : Registering command handlers for SDK TCF services
16:10:40 INFO  : Launching XSCT server: xsct.bat -interactive F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\temp_xsdb_launch_script.tcl
16:10:43 INFO  : XSCT server has started successfully.
16:10:43 INFO  : Successfully done setting XSCT server connection channel  
16:10:46 INFO  : Successfully done setting SDK workspace  
16:10:46 INFO  : Processing command line option -hwspec F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper.hdf.
16:10:46 INFO  : Checking for hwspec changes in the project BD_wo_axi_wrapper_hw_platform_0.
16:12:19 INFO  : Registering command handlers for SDK TCF services
16:12:20 INFO  : Launching XSCT server: xsct.bat -interactive F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.sdk\temp_xsdb_launch_script.tcl
16:12:22 INFO  : XSCT server has started successfully.
16:12:22 INFO  : Processing command line option -hwspec F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.sdk/BD_wo_axi_wrapper.hdf.
16:12:22 INFO  : Successfully done setting XSCT server connection channel  
16:12:22 INFO  : Successfully done setting SDK workspace  
16:12:22 INFO  : Checking for hwspec changes in the project BD_wo_axi_wrapper_hw_platform_0.
