

================================================================
== Vitis HLS Report for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'
================================================================
* Date:           Sun Nov  3 13:42:43 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.735 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_123_1  |       50|       50|         1|          1|          1|    50|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       8|     55|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_134_p2   |         +|   0|  0|  14|           6|           1|
    |icmp_ln123_fu_128_p2  |      icmp|   0|  0|  14|           6|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  28|          12|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1  |   9|          2|    6|         12|
    |j_fu_44               |   9|          2|    6|         12|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   13|         26|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |j_fu_44      |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+----------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1|  return value|
|buf_3_address1  |  out|    6|   ap_memory|                                        buf_3|         array|
|buf_3_ce1       |  out|    1|   ap_memory|                                        buf_3|         array|
|buf_3_we1       |  out|    1|   ap_memory|                                        buf_3|         array|
|buf_3_d1        |  out|   32|   ap_memory|                                        buf_3|         array|
|buf_2_address1  |  out|    6|   ap_memory|                                        buf_2|         array|
|buf_2_ce1       |  out|    1|   ap_memory|                                        buf_2|         array|
|buf_2_we1       |  out|    1|   ap_memory|                                        buf_2|         array|
|buf_2_d1        |  out|   32|   ap_memory|                                        buf_2|         array|
|buf_1_address1  |  out|    6|   ap_memory|                                        buf_1|         array|
|buf_1_ce1       |  out|    1|   ap_memory|                                        buf_1|         array|
|buf_1_we1       |  out|    1|   ap_memory|                                        buf_1|         array|
|buf_1_d1        |  out|   32|   ap_memory|                                        buf_1|         array|
|buf_r_address1  |  out|    6|   ap_memory|                                        buf_r|         array|
|buf_r_ce1       |  out|    1|   ap_memory|                                        buf_r|         array|
|buf_r_we1       |  out|    1|   ap_memory|                                        buf_r|         array|
|buf_r_d1        |  out|   32|   ap_memory|                                        buf_r|         array|
+----------------+-----+-----+------------+---------------------------------------------+--------------+

