

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_70_3'
================================================================
* Date:           Sun Sep 15 02:00:24 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.212 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_3  |       11|       11|        10|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   7|      -|      -|    -|
|Expression       |        -|   -|      0|     45|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   1|      0|    123|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|    384|     64|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   8|    384|    268|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   8|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_10s_16s_24_1_1_U26  |mul_10s_16s_24_1_1  |        0|   1|  0|   6|    0|
    |mux_3_2_10_1_1_U25      |mux_3_2_10_1_1      |        0|   0|  0|  13|    0|
    |mux_3_2_10_1_1_U32      |mux_3_2_10_1_1      |        0|   0|  0|  13|    0|
    |mux_3_2_6_1_1_U33       |mux_3_2_6_1_1       |        0|   0|  0|  13|    0|
    |mux_3_2_9_1_1_U24       |mux_3_2_9_1_1       |        0|   0|  0|  13|    0|
    |mux_3_2_9_1_1_U27       |mux_3_2_9_1_1       |        0|   0|  0|  13|    0|
    |mux_3_2_9_1_1_U28       |mux_3_2_9_1_1       |        0|   0|  0|  13|    0|
    |mux_3_2_9_1_1_U29       |mux_3_2_9_1_1       |        0|   0|  0|  13|    0|
    |mux_3_2_9_1_1_U30       |mux_3_2_9_1_1       |        0|   0|  0|  13|    0|
    |mux_3_2_9_1_1_U31       |mux_3_2_9_1_1       |        0|   0|  0|  13|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   1|  0| 123|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_10s_16s_24ns_24_4_1_U40  |mac_muladd_10s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U34   |mac_muladd_9s_16s_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U35   |mac_muladd_9s_16s_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U36   |mac_muladd_9s_16s_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U37   |mac_muladd_9s_16s_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U38   |mac_muladd_9s_16s_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U39   |mac_muladd_9s_16s_24ns_24_4_1   |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln70_fu_249_p2         |         +|   0|  0|  10|           2|           1|
    |layer2_output_4_fu_529_p2  |         +|   0|  0|  23|          16|          16|
    |icmp_ln70_fu_243_p2        |      icmp|   0|  0|  10|           2|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  45|          21|          21|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    2|          4|
    |i_fu_118                 |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |i_1_reg_684                       |   2|   0|    2|          0|
    |i_fu_118                          |   2|   0|    2|          0|
    |icmp_ln70_reg_696                 |   1|   0|    1|          0|
    |layer2_output_1_fu_126            |  16|   0|   16|          0|
    |layer2_output_2_fu_130            |  16|   0|   16|          0|
    |layer2_output_fu_122              |  16|   0|   16|          0|
    |sext_ln75_2_cast_reg_669          |  24|   0|   24|          0|
    |sext_ln75_3_cast_reg_664          |  24|   0|   24|          0|
    |sext_ln75_4_cast_reg_659          |  24|   0|   24|          0|
    |sext_ln75_5_cast_reg_654          |  24|   0|   24|          0|
    |sext_ln75_6_cast_reg_649          |  24|   0|   24|          0|
    |sext_ln75_7_cast_reg_644          |  24|   0|   24|          0|
    |sext_ln75_cast_reg_679            |  24|   0|   24|          0|
    |tmp_s_reg_705                     |  16|   0|   16|          0|
    |i_1_reg_684                       |  64|  32|    2|          0|
    |icmp_ln70_reg_696                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 384|  64|  259|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_70_3|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_70_3|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_70_3|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_70_3|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_70_3|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_70_3|  return value|
|sext_ln75                   |   in|   16|     ap_none|                                sext_ln75|        scalar|
|sext_ln75_1                 |   in|   16|     ap_none|                              sext_ln75_1|        scalar|
|sext_ln75_2                 |   in|   16|     ap_none|                              sext_ln75_2|        scalar|
|sext_ln75_3                 |   in|   16|     ap_none|                              sext_ln75_3|        scalar|
|sext_ln75_4                 |   in|   16|     ap_none|                              sext_ln75_4|        scalar|
|sext_ln75_5                 |   in|   16|     ap_none|                              sext_ln75_5|        scalar|
|sext_ln75_6                 |   in|   16|     ap_none|                              sext_ln75_6|        scalar|
|sext_ln75_7                 |   in|   16|     ap_none|                              sext_ln75_7|        scalar|
|layer2_output_2_out         |  out|   16|      ap_vld|                      layer2_output_2_out|       pointer|
|layer2_output_2_out_ap_vld  |  out|    1|      ap_vld|                      layer2_output_2_out|       pointer|
|layer2_output_1_out         |  out|   16|      ap_vld|                      layer2_output_1_out|       pointer|
|layer2_output_1_out_ap_vld  |  out|    1|      ap_vld|                      layer2_output_1_out|       pointer|
|layer2_output_out           |  out|   16|      ap_vld|                        layer2_output_out|       pointer|
|layer2_output_out_ap_vld    |  out|    1|      ap_vld|                        layer2_output_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.19>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_output = alloca i32 1"   --->   Operation 14 'alloca' 'layer2_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_output_1 = alloca i32 1"   --->   Operation 15 'alloca' 'layer2_output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer2_output_2 = alloca i32 1"   --->   Operation 16 'alloca' 'layer2_output_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln75_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_7"   --->   Operation 17 'read' 'sext_ln75_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln75_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_6"   --->   Operation 18 'read' 'sext_ln75_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln75_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_5"   --->   Operation 19 'read' 'sext_ln75_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln75_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_4"   --->   Operation 20 'read' 'sext_ln75_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln75_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_3"   --->   Operation 21 'read' 'sext_ln75_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln75_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_2"   --->   Operation 22 'read' 'sext_ln75_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln75_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_1"   --->   Operation 23 'read' 'sext_ln75_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln75_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75"   --->   Operation 24 'read' 'sext_ln75_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln75_7_cast = sext i16 %sext_ln75_7_read"   --->   Operation 25 'sext' 'sext_ln75_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln75_6_cast = sext i16 %sext_ln75_6_read"   --->   Operation 26 'sext' 'sext_ln75_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln75_5_cast = sext i16 %sext_ln75_5_read"   --->   Operation 27 'sext' 'sext_ln75_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln75_4_cast = sext i16 %sext_ln75_4_read"   --->   Operation 28 'sext' 'sext_ln75_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln75_3_cast = sext i16 %sext_ln75_3_read"   --->   Operation 29 'sext' 'sext_ln75_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln75_2_cast = sext i16 %sext_ln75_2_read"   --->   Operation 30 'sext' 'sext_ln75_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln75_1_cast = sext i16 %sext_ln75_1_read"   --->   Operation 31 'sext' 'sext_ln75_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln75_cast = sext i16 %sext_ln75_read"   --->   Operation 32 'sext' 'sext_ln75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body31"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [nn.cpp:70]   --->   Operation 35 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%icmp_ln70 = icmp_eq  i2 %i_1, i2 3" [nn.cpp:70]   --->   Operation 36 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%add_ln70 = add i2 %i_1, i2 1" [nn.cpp:70]   --->   Operation 37 'add' 'add_ln70' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.body31.split, void %for.body.i.preheader.exitStub" [nn.cpp:70]   --->   Operation 38 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.64ns)   --->   "%tmp_3 = mux i9 @_ssdm_op_Mux.ap_auto.3i9.i2, i9 7, i9 182, i9 511, i2 %i_1" [nn.cpp:75]   --->   Operation 39 'mux' 'tmp_3' <Predicate = (!icmp_ln70)> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln75_9 = sext i9 %tmp_3" [nn.cpp:75]   --->   Operation 40 'sext' 'sext_ln75_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 41 [3/3] (1.45ns) (grouped into DSP with root node add_ln75)   --->   "%mul_ln75_1 = mul i24 %sext_ln75_9, i24 %sext_ln75_1_cast" [nn.cpp:75]   --->   Operation 41 'mul' 'mul_ln75_1' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (1.84ns)   --->   "%switch_ln78 = switch i2 %i_1, void %arrayidx53.case.2, i2 0, void %for.body31.split.arrayidx53.exit_crit_edge17, i2 1, void %for.body31.split.arrayidx53.exit_crit_edge" [nn.cpp:78]   --->   Operation 42 'switch' 'switch_ln78' <Predicate = (!icmp_ln70)> <Delay = 1.84>
ST_1 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln70 = store i2 %add_ln70, i2 %i" [nn.cpp:70]   --->   Operation 43 'store' 'store_ln70' <Predicate = (!icmp_ln70)> <Delay = 1.61>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.body31" [nn.cpp:70]   --->   Operation 44 'br' 'br_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 45 [1/1] (1.64ns)   --->   "%tmp_2 = mux i10 @_ssdm_op_Mux.ap_auto.3i10.i2, i10 281, i10 877, i10 947, i2 %i_1" [nn.cpp:75]   --->   Operation 45 'mux' 'tmp_2' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln75_8 = sext i10 %tmp_2" [nn.cpp:75]   --->   Operation 46 'sext' 'sext_ln75_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (5.57ns)   --->   "%mul_ln75 = mul i24 %sext_ln75_8, i24 %sext_ln75_cast" [nn.cpp:75]   --->   Operation 47 'mul' 'mul_ln75' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [2/3] (1.45ns) (grouped into DSP with root node add_ln75)   --->   "%mul_ln75_1 = mul i24 %sext_ln75_9, i24 %sext_ln75_1_cast" [nn.cpp:75]   --->   Operation 48 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln75, i32 8, i32 23" [nn.cpp:75]   --->   Operation 49 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.64ns)   --->   "%tmp_6 = mux i9 @_ssdm_op_Mux.ap_auto.3i9.i2, i9 35, i9 6, i9 378, i2 %i_1" [nn.cpp:75]   --->   Operation 50 'mux' 'tmp_6' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln75_10 = sext i9 %tmp_6" [nn.cpp:75]   --->   Operation 51 'sext' 'sext_ln75_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_1)   --->   "%mul_ln75_2 = mul i24 %sext_ln75_10, i24 %sext_ln75_2_cast" [nn.cpp:75]   --->   Operation 52 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.09>
ST_3 : Operation 53 [1/3] (0.00ns) (grouped into DSP with root node add_ln75)   --->   "%mul_ln75_1 = mul i24 %sext_ln75_9, i24 %sext_ln75_1_cast" [nn.cpp:75]   --->   Operation 53 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [nn.cpp:75]   --->   Operation 54 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75 = add i24 %shl_ln1, i24 %mul_ln75_1" [nn.cpp:75]   --->   Operation 55 'add' 'add_ln75' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_1)   --->   "%mul_ln75_2 = mul i24 %sext_ln75_10, i24 %sext_ln75_2_cast" [nn.cpp:75]   --->   Operation 56 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (1.64ns)   --->   "%tmp_7 = mux i9 @_ssdm_op_Mux.ap_auto.3i9.i2, i9 112, i9 357, i9 372, i2 %i_1" [nn.cpp:75]   --->   Operation 57 'mux' 'tmp_7' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln75_11 = sext i9 %tmp_7" [nn.cpp:75]   --->   Operation 58 'sext' 'sext_ln75_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_2)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_11, i24 %sext_ln75_3_cast" [nn.cpp:75]   --->   Operation 59 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.20>
ST_4 : Operation 60 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75 = add i24 %shl_ln1, i24 %mul_ln75_1" [nn.cpp:75]   --->   Operation 60 'add' 'add_ln75' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_1)   --->   "%mul_ln75_2 = mul i24 %sext_ln75_10, i24 %sext_ln75_2_cast" [nn.cpp:75]   --->   Operation 61 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75, i32 8, i32 23" [nn.cpp:75]   --->   Operation 62 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln75_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0" [nn.cpp:75]   --->   Operation 63 'bitconcatenate' 'shl_ln75_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_1 = add i24 %shl_ln75_1, i24 %mul_ln75_2" [nn.cpp:75]   --->   Operation 64 'add' 'add_ln75_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_2)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_11, i24 %sext_ln75_3_cast" [nn.cpp:75]   --->   Operation 65 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (1.64ns)   --->   "%tmp_8 = mux i9 @_ssdm_op_Mux.ap_auto.3i9.i2, i9 379, i9 142, i9 42, i2 %i_1" [nn.cpp:75]   --->   Operation 66 'mux' 'tmp_8' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln75_12 = sext i9 %tmp_8" [nn.cpp:75]   --->   Operation 67 'sext' 'sext_ln75_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_12, i24 %sext_ln75_4_cast" [nn.cpp:75]   --->   Operation 68 'mul' 'mul_ln75_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 69 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_1 = add i24 %shl_ln75_1, i24 %mul_ln75_2" [nn.cpp:75]   --->   Operation 69 'add' 'add_ln75_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 70 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_2)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_11, i24 %sext_ln75_3_cast" [nn.cpp:75]   --->   Operation 70 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_1, i32 8, i32 23" [nn.cpp:75]   --->   Operation 71 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln75_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0" [nn.cpp:75]   --->   Operation 72 'bitconcatenate' 'shl_ln75_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_2 = add i24 %shl_ln75_2, i24 %mul_ln75_3" [nn.cpp:75]   --->   Operation 73 'add' 'add_ln75_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_12, i24 %sext_ln75_4_cast" [nn.cpp:75]   --->   Operation 74 'mul' 'mul_ln75_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 75 [1/1] (1.64ns)   --->   "%tmp_9 = mux i9 @_ssdm_op_Mux.ap_auto.3i9.i2, i9 419, i9 43, i9 261, i2 %i_1" [nn.cpp:75]   --->   Operation 75 'mux' 'tmp_9' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln75_13 = sext i9 %tmp_9" [nn.cpp:75]   --->   Operation 76 'sext' 'sext_ln75_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_4)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_13, i24 %sext_ln75_5_cast" [nn.cpp:75]   --->   Operation 77 'mul' 'mul_ln75_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 78 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_2 = add i24 %shl_ln75_2, i24 %mul_ln75_3" [nn.cpp:75]   --->   Operation 78 'add' 'add_ln75_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 79 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_12, i24 %sext_ln75_4_cast" [nn.cpp:75]   --->   Operation 79 'mul' 'mul_ln75_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_2, i32 8, i32 23" [nn.cpp:75]   --->   Operation 80 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln75_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0" [nn.cpp:75]   --->   Operation 81 'bitconcatenate' 'shl_ln75_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_3 = add i24 %shl_ln75_3, i24 %mul_ln75_4" [nn.cpp:75]   --->   Operation 82 'add' 'add_ln75_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_4)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_13, i24 %sext_ln75_5_cast" [nn.cpp:75]   --->   Operation 83 'mul' 'mul_ln75_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 84 [1/1] (1.64ns)   --->   "%tmp_10 = mux i9 @_ssdm_op_Mux.ap_auto.3i9.i2, i9 20, i9 228, i9 486, i2 %i_1" [nn.cpp:75]   --->   Operation 84 'mux' 'tmp_10' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln75_14 = sext i9 %tmp_10" [nn.cpp:75]   --->   Operation 85 'sext' 'sext_ln75_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_5)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_14, i24 %sext_ln75_6_cast" [nn.cpp:75]   --->   Operation 86 'mul' 'mul_ln75_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 87 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_3 = add i24 %shl_ln75_3, i24 %mul_ln75_4" [nn.cpp:75]   --->   Operation 87 'add' 'add_ln75_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 88 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_4)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_13, i24 %sext_ln75_5_cast" [nn.cpp:75]   --->   Operation 88 'mul' 'mul_ln75_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_3, i32 8, i32 23" [nn.cpp:75]   --->   Operation 89 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln75_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0" [nn.cpp:75]   --->   Operation 90 'bitconcatenate' 'shl_ln75_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_4 = add i24 %shl_ln75_4, i24 %mul_ln75_5" [nn.cpp:75]   --->   Operation 91 'add' 'add_ln75_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 92 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_5)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_14, i24 %sext_ln75_6_cast" [nn.cpp:75]   --->   Operation 92 'mul' 'mul_ln75_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 93 [1/1] (1.64ns)   --->   "%tmp_11 = mux i10 @_ssdm_op_Mux.ap_auto.3i10.i2, i10 707, i10 1022, i10 206, i2 %i_1" [nn.cpp:75]   --->   Operation 93 'mux' 'tmp_11' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln75_15 = sext i10 %tmp_11" [nn.cpp:75]   --->   Operation 94 'sext' 'sext_ln75_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_6)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_15, i24 %sext_ln75_7_cast" [nn.cpp:75]   --->   Operation 95 'mul' 'mul_ln75_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.20>
ST_8 : Operation 96 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_4 = add i24 %shl_ln75_4, i24 %mul_ln75_5" [nn.cpp:75]   --->   Operation 96 'add' 'add_ln75_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 97 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_5)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_14, i24 %sext_ln75_6_cast" [nn.cpp:75]   --->   Operation 97 'mul' 'mul_ln75_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_4, i32 8, i32 23" [nn.cpp:75]   --->   Operation 98 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln75_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0" [nn.cpp:75]   --->   Operation 99 'bitconcatenate' 'shl_ln75_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_5 = add i24 %shl_ln75_5, i24 %mul_ln75_6" [nn.cpp:75]   --->   Operation 100 'add' 'add_ln75_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 101 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_6)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_15, i24 %sext_ln75_7_cast" [nn.cpp:75]   --->   Operation 101 'mul' 'mul_ln75_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.20>
ST_9 : Operation 102 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_5 = add i24 %shl_ln75_5, i24 %mul_ln75_6" [nn.cpp:75]   --->   Operation 102 'add' 'add_ln75_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 103 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_6)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_15, i24 %sext_ln75_7_cast" [nn.cpp:75]   --->   Operation 103 'mul' 'mul_ln75_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_5, i32 8, i32 23" [nn.cpp:75]   --->   Operation 104 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln75_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0" [nn.cpp:75]   --->   Operation 105 'bitconcatenate' 'shl_ln75_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_6 = add i24 %shl_ln75_6, i24 %mul_ln75_7" [nn.cpp:75]   --->   Operation 106 'add' 'add_ln75_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%layer2_output_load = load i16 %layer2_output"   --->   Operation 121 'load' 'layer2_output_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%layer2_output_1_load = load i16 %layer2_output_1"   --->   Operation 122 'load' 'layer2_output_1_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%layer2_output_2_load = load i16 %layer2_output_2"   --->   Operation 123 'load' 'layer2_output_2_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_2_out, i16 %layer2_output_2_load"   --->   Operation 124 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_1_out, i16 %layer2_output_1_load"   --->   Operation 125 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_out, i16 %layer2_output_load"   --->   Operation 126 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 127 'ret' 'ret_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.24>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [nn.cpp:71]   --->   Operation 107 'specpipeline' 'specpipeline_ln71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [nn.cpp:52]   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [nn.cpp:70]   --->   Operation 109 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_6 = add i24 %shl_ln75_6, i24 %mul_ln75_7" [nn.cpp:75]   --->   Operation 110 'add' 'add_ln75_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node layer2_output_4)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_6, i32 8, i32 23" [nn.cpp:75]   --->   Operation 111 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node layer2_output_4)   --->   "%tmp_14 = mux i6 @_ssdm_op_Mux.ap_auto.3i6.i2, i6 34, i6 7, i6 11, i2 %i_1" [nn.cpp:77]   --->   Operation 112 'mux' 'tmp_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node layer2_output_4)   --->   "%sext_ln77 = sext i6 %tmp_14" [nn.cpp:77]   --->   Operation 113 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (2.14ns) (out node of the LUT)   --->   "%layer2_output_4 = add i16 %sum, i16 %sext_ln77" [nn.cpp:77]   --->   Operation 114 'add' 'layer2_output_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln78 = store i16 %layer2_output_4, i16 %layer2_output_1" [nn.cpp:78]   --->   Operation 115 'store' 'store_ln78' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx53.exit" [nn.cpp:78]   --->   Operation 116 'br' 'br_ln78' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln78 = store i16 %layer2_output_4, i16 %layer2_output" [nn.cpp:78]   --->   Operation 117 'store' 'store_ln78' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx53.exit" [nn.cpp:78]   --->   Operation 118 'br' 'br_ln78' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln78 = store i16 %layer2_output_4, i16 %layer2_output_2" [nn.cpp:78]   --->   Operation 119 'store' 'store_ln78' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx53.exit" [nn.cpp:78]   --->   Operation 120 'br' 'br_ln78' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln75]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln75_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln75_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln75_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln75_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln75_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln75_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln75_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_output_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_output_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01000000000]
layer2_output          (alloca           ) [ 01111111111]
layer2_output_1        (alloca           ) [ 01111111111]
layer2_output_2        (alloca           ) [ 01111111111]
sext_ln75_7_read       (read             ) [ 00000000000]
sext_ln75_6_read       (read             ) [ 00000000000]
sext_ln75_5_read       (read             ) [ 00000000000]
sext_ln75_4_read       (read             ) [ 00000000000]
sext_ln75_3_read       (read             ) [ 00000000000]
sext_ln75_2_read       (read             ) [ 00000000000]
sext_ln75_1_read       (read             ) [ 00000000000]
sext_ln75_read         (read             ) [ 00000000000]
sext_ln75_7_cast       (sext             ) [ 01111111110]
sext_ln75_6_cast       (sext             ) [ 01111111100]
sext_ln75_5_cast       (sext             ) [ 01111111000]
sext_ln75_4_cast       (sext             ) [ 01111110000]
sext_ln75_3_cast       (sext             ) [ 01111100000]
sext_ln75_2_cast       (sext             ) [ 01111000000]
sext_ln75_1_cast       (sext             ) [ 01110000000]
sext_ln75_cast         (sext             ) [ 01100000000]
store_ln0              (store            ) [ 00000000000]
br_ln0                 (br               ) [ 00000000000]
i_1                    (load             ) [ 01111111111]
icmp_ln70              (icmp             ) [ 01111111110]
add_ln70               (add              ) [ 00000000000]
br_ln70                (br               ) [ 00000000000]
tmp_3                  (mux              ) [ 00000000000]
sext_ln75_9            (sext             ) [ 01110000000]
switch_ln78            (switch           ) [ 00000000000]
store_ln70             (store            ) [ 00000000000]
br_ln70                (br               ) [ 00000000000]
tmp_2                  (mux              ) [ 00000000000]
sext_ln75_8            (sext             ) [ 00000000000]
mul_ln75               (mul              ) [ 00000000000]
tmp_s                  (partselect       ) [ 01010000000]
tmp_6                  (mux              ) [ 00000000000]
sext_ln75_10           (sext             ) [ 01011000000]
mul_ln75_1             (mul              ) [ 01001000000]
shl_ln1                (bitconcatenate   ) [ 01001000000]
tmp_7                  (mux              ) [ 00000000000]
sext_ln75_11           (sext             ) [ 01001100000]
add_ln75               (add              ) [ 00000000000]
mul_ln75_2             (mul              ) [ 01000100000]
tmp_1                  (partselect       ) [ 00000000000]
shl_ln75_1             (bitconcatenate   ) [ 01000100000]
tmp_8                  (mux              ) [ 00000000000]
sext_ln75_12           (sext             ) [ 01000110000]
add_ln75_1             (add              ) [ 00000000000]
mul_ln75_3             (mul              ) [ 01000010000]
tmp_4                  (partselect       ) [ 00000000000]
shl_ln75_2             (bitconcatenate   ) [ 01000010000]
tmp_9                  (mux              ) [ 00000000000]
sext_ln75_13           (sext             ) [ 01000011000]
add_ln75_2             (add              ) [ 00000000000]
mul_ln75_4             (mul              ) [ 01000001000]
tmp_5                  (partselect       ) [ 00000000000]
shl_ln75_3             (bitconcatenate   ) [ 01000001000]
tmp_10                 (mux              ) [ 00000000000]
sext_ln75_14           (sext             ) [ 01000001100]
add_ln75_3             (add              ) [ 00000000000]
mul_ln75_5             (mul              ) [ 01000000100]
tmp_12                 (partselect       ) [ 00000000000]
shl_ln75_4             (bitconcatenate   ) [ 01000000100]
tmp_11                 (mux              ) [ 00000000000]
sext_ln75_15           (sext             ) [ 01000000110]
add_ln75_4             (add              ) [ 00000000000]
mul_ln75_6             (mul              ) [ 01000000010]
tmp_13                 (partselect       ) [ 00000000000]
shl_ln75_5             (bitconcatenate   ) [ 01000000010]
add_ln75_5             (add              ) [ 00000000000]
mul_ln75_7             (mul              ) [ 01000000001]
tmp_15                 (partselect       ) [ 00000000000]
shl_ln75_6             (bitconcatenate   ) [ 01000000001]
specpipeline_ln71      (specpipeline     ) [ 00000000000]
speclooptripcount_ln52 (speclooptripcount) [ 00000000000]
specloopname_ln70      (specloopname     ) [ 00000000000]
add_ln75_6             (add              ) [ 00000000000]
sum                    (partselect       ) [ 00000000000]
tmp_14                 (mux              ) [ 00000000000]
sext_ln77              (sext             ) [ 00000000000]
layer2_output_4        (add              ) [ 00000000000]
store_ln78             (store            ) [ 00000000000]
br_ln78                (br               ) [ 00000000000]
store_ln78             (store            ) [ 00000000000]
br_ln78                (br               ) [ 00000000000]
store_ln78             (store            ) [ 00000000000]
br_ln78                (br               ) [ 00000000000]
layer2_output_load     (load             ) [ 00000000000]
layer2_output_1_load   (load             ) [ 00000000000]
layer2_output_2_load   (load             ) [ 00000000000]
write_ln0              (write            ) [ 00000000000]
write_ln0              (write            ) [ 00000000000]
write_ln0              (write            ) [ 00000000000]
ret_ln0                (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln75">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln75_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln75_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln75_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln75_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln75_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln75_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln75_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln75_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sext_ln75_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln75_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sext_ln75_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln75_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sext_ln75_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln75_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer2_output_2_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_2_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer2_output_1_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_1_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer2_output_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i9.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i10.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i6.i2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="i_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="layer2_output_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="layer2_output_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="layer2_output_2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sext_ln75_7_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln75_7_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln75_6_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln75_6_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sext_ln75_5_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln75_5_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sext_ln75_4_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln75_4_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln75_3_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln75_3_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sext_ln75_2_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln75_2_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln75_1_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln75_1_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln75_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln75_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln0_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="16" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="189" class="1004" name="write_ln0_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="0"/>
<pin id="192" dir="0" index="2" bw="16" slack="0"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln0_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="0" index="2" bw="16" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sext_ln75_7_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_7_cast/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sext_ln75_6_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_6_cast/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sext_ln75_5_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_5_cast/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sext_ln75_4_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_4_cast/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sext_ln75_3_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_3_cast/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sext_ln75_2_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_2_cast/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sext_ln75_1_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_1_cast/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sext_ln75_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_cast/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln0_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="2" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_1_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln70_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="0"/>
<pin id="245" dir="0" index="1" bw="2" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln70_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="0" index="2" bw="9" slack="0"/>
<pin id="259" dir="0" index="3" bw="1" slack="0"/>
<pin id="260" dir="0" index="4" bw="2" slack="0"/>
<pin id="261" dir="1" index="5" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sext_ln75_9_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="9" slack="0"/>
<pin id="269" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_9/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln70_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="0"/>
<pin id="273" dir="0" index="1" bw="2" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="0" index="1" bw="10" slack="0"/>
<pin id="279" dir="0" index="2" bw="9" slack="0"/>
<pin id="280" dir="0" index="3" bw="8" slack="0"/>
<pin id="281" dir="0" index="4" bw="2" slack="1"/>
<pin id="282" dir="1" index="5" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln75_8_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_8/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="mul_ln75_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="0" index="1" bw="16" slack="1"/>
<pin id="294" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln75/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="24" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="0" index="3" bw="6" slack="0"/>
<pin id="301" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_6_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="0"/>
<pin id="308" dir="0" index="1" bw="7" slack="0"/>
<pin id="309" dir="0" index="2" bw="4" slack="0"/>
<pin id="310" dir="0" index="3" bw="9" slack="0"/>
<pin id="311" dir="0" index="4" bw="2" slack="1"/>
<pin id="312" dir="1" index="5" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sext_ln75_10_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="0"/>
<pin id="319" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_10/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="shl_ln1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="24" slack="0"/>
<pin id="323" dir="0" index="1" bw="16" slack="1"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_7_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="0" index="2" bw="9" slack="0"/>
<pin id="332" dir="0" index="3" bw="9" slack="0"/>
<pin id="333" dir="0" index="4" bw="2" slack="2"/>
<pin id="334" dir="1" index="5" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sext_ln75_11_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="0"/>
<pin id="341" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_11/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="0" index="1" bw="24" slack="0"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="0" index="3" bw="6" slack="0"/>
<pin id="348" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="shl_ln75_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="24" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln75_1/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_8_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="0"/>
<pin id="362" dir="0" index="1" bw="9" slack="0"/>
<pin id="363" dir="0" index="2" bw="9" slack="0"/>
<pin id="364" dir="0" index="3" bw="7" slack="0"/>
<pin id="365" dir="0" index="4" bw="2" slack="3"/>
<pin id="366" dir="1" index="5" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sext_ln75_12_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_12/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_4_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="24" slack="0"/>
<pin id="378" dir="0" index="2" bw="5" slack="0"/>
<pin id="379" dir="0" index="3" bw="6" slack="0"/>
<pin id="380" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="shl_ln75_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="24" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln75_2/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_9_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="0" index="2" bw="7" slack="0"/>
<pin id="396" dir="0" index="3" bw="9" slack="0"/>
<pin id="397" dir="0" index="4" bw="2" slack="4"/>
<pin id="398" dir="1" index="5" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln75_13_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="0"/>
<pin id="405" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_13/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_5_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="0"/>
<pin id="409" dir="0" index="1" bw="24" slack="0"/>
<pin id="410" dir="0" index="2" bw="5" slack="0"/>
<pin id="411" dir="0" index="3" bw="6" slack="0"/>
<pin id="412" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="shl_ln75_3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="24" slack="0"/>
<pin id="418" dir="0" index="1" bw="16" slack="0"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln75_3/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_10_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="9" slack="0"/>
<pin id="426" dir="0" index="1" bw="6" slack="0"/>
<pin id="427" dir="0" index="2" bw="9" slack="0"/>
<pin id="428" dir="0" index="3" bw="6" slack="0"/>
<pin id="429" dir="0" index="4" bw="2" slack="5"/>
<pin id="430" dir="1" index="5" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sext_ln75_14_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="0"/>
<pin id="437" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_14/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_12_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="0"/>
<pin id="441" dir="0" index="1" bw="24" slack="0"/>
<pin id="442" dir="0" index="2" bw="5" slack="0"/>
<pin id="443" dir="0" index="3" bw="6" slack="0"/>
<pin id="444" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="shl_ln75_4_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="24" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln75_4/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_11_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="10" slack="0"/>
<pin id="458" dir="0" index="1" bw="10" slack="0"/>
<pin id="459" dir="0" index="2" bw="2" slack="0"/>
<pin id="460" dir="0" index="3" bw="9" slack="0"/>
<pin id="461" dir="0" index="4" bw="2" slack="6"/>
<pin id="462" dir="1" index="5" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="sext_ln75_15_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="10" slack="0"/>
<pin id="469" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_15/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_13_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="0"/>
<pin id="473" dir="0" index="1" bw="24" slack="0"/>
<pin id="474" dir="0" index="2" bw="5" slack="0"/>
<pin id="475" dir="0" index="3" bw="6" slack="0"/>
<pin id="476" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="shl_ln75_5_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="24" slack="0"/>
<pin id="482" dir="0" index="1" bw="16" slack="0"/>
<pin id="483" dir="0" index="2" bw="1" slack="0"/>
<pin id="484" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln75_5/8 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_15_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="0" index="1" bw="24" slack="0"/>
<pin id="491" dir="0" index="2" bw="5" slack="0"/>
<pin id="492" dir="0" index="3" bw="6" slack="0"/>
<pin id="493" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="497" class="1004" name="shl_ln75_6_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="24" slack="0"/>
<pin id="499" dir="0" index="1" bw="16" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln75_6/9 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sum_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="0"/>
<pin id="507" dir="0" index="1" bw="24" slack="0"/>
<pin id="508" dir="0" index="2" bw="5" slack="0"/>
<pin id="509" dir="0" index="3" bw="6" slack="0"/>
<pin id="510" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum/10 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_14_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="0"/>
<pin id="516" dir="0" index="1" bw="6" slack="0"/>
<pin id="517" dir="0" index="2" bw="4" slack="0"/>
<pin id="518" dir="0" index="3" bw="5" slack="0"/>
<pin id="519" dir="0" index="4" bw="2" slack="9"/>
<pin id="520" dir="1" index="5" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_14/10 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sext_ln77_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="0"/>
<pin id="527" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77/10 "/>
</bind>
</comp>

<comp id="529" class="1004" name="layer2_output_4_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="16" slack="0"/>
<pin id="531" dir="0" index="1" bw="6" slack="0"/>
<pin id="532" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="layer2_output_4/10 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln78_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="0"/>
<pin id="537" dir="0" index="1" bw="16" slack="9"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/10 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln78_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="0" index="1" bw="16" slack="9"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/10 "/>
</bind>
</comp>

<comp id="545" class="1004" name="store_ln78_store_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="0"/>
<pin id="547" dir="0" index="1" bw="16" slack="9"/>
<pin id="548" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="layer2_output_load_load_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="8"/>
<pin id="552" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_load/9 "/>
</bind>
</comp>

<comp id="554" class="1004" name="layer2_output_1_load_load_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="8"/>
<pin id="556" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_1_load/9 "/>
</bind>
</comp>

<comp id="558" class="1004" name="layer2_output_2_load_load_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="8"/>
<pin id="560" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_2_load/9 "/>
</bind>
</comp>

<comp id="562" class="1007" name="grp_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="9" slack="0"/>
<pin id="564" dir="0" index="1" bw="16" slack="0"/>
<pin id="565" dir="0" index="2" bw="24" slack="0"/>
<pin id="566" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln75_1/1 add_ln75/3 "/>
</bind>
</comp>

<comp id="571" class="1007" name="grp_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="9" slack="0"/>
<pin id="573" dir="0" index="1" bw="16" slack="1"/>
<pin id="574" dir="0" index="2" bw="24" slack="0"/>
<pin id="575" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln75_2/2 add_ln75_1/4 "/>
</bind>
</comp>

<comp id="579" class="1007" name="grp_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="9" slack="0"/>
<pin id="581" dir="0" index="1" bw="16" slack="2"/>
<pin id="582" dir="0" index="2" bw="24" slack="0"/>
<pin id="583" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln75_3/3 add_ln75_2/5 "/>
</bind>
</comp>

<comp id="587" class="1007" name="grp_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="9" slack="0"/>
<pin id="589" dir="0" index="1" bw="16" slack="3"/>
<pin id="590" dir="0" index="2" bw="24" slack="0"/>
<pin id="591" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln75_4/4 add_ln75_3/6 "/>
</bind>
</comp>

<comp id="595" class="1007" name="grp_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="9" slack="0"/>
<pin id="597" dir="0" index="1" bw="16" slack="4"/>
<pin id="598" dir="0" index="2" bw="24" slack="0"/>
<pin id="599" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln75_5/5 add_ln75_4/7 "/>
</bind>
</comp>

<comp id="603" class="1007" name="grp_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="9" slack="0"/>
<pin id="605" dir="0" index="1" bw="16" slack="5"/>
<pin id="606" dir="0" index="2" bw="24" slack="0"/>
<pin id="607" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln75_6/6 add_ln75_5/8 "/>
</bind>
</comp>

<comp id="611" class="1007" name="grp_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="10" slack="0"/>
<pin id="613" dir="0" index="1" bw="16" slack="6"/>
<pin id="614" dir="0" index="2" bw="24" slack="0"/>
<pin id="615" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln75_7/7 add_ln75_6/9 "/>
</bind>
</comp>

<comp id="619" class="1005" name="i_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="0"/>
<pin id="621" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="626" class="1005" name="layer2_output_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="8"/>
<pin id="628" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="layer2_output "/>
</bind>
</comp>

<comp id="632" class="1005" name="layer2_output_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="8"/>
<pin id="634" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="layer2_output_1 "/>
</bind>
</comp>

<comp id="638" class="1005" name="layer2_output_2_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="8"/>
<pin id="640" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="layer2_output_2 "/>
</bind>
</comp>

<comp id="644" class="1005" name="sext_ln75_7_cast_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="24" slack="6"/>
<pin id="646" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opset="sext_ln75_7_cast "/>
</bind>
</comp>

<comp id="649" class="1005" name="sext_ln75_6_cast_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="24" slack="5"/>
<pin id="651" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln75_6_cast "/>
</bind>
</comp>

<comp id="654" class="1005" name="sext_ln75_5_cast_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="24" slack="4"/>
<pin id="656" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln75_5_cast "/>
</bind>
</comp>

<comp id="659" class="1005" name="sext_ln75_4_cast_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="24" slack="3"/>
<pin id="661" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln75_4_cast "/>
</bind>
</comp>

<comp id="664" class="1005" name="sext_ln75_3_cast_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="24" slack="2"/>
<pin id="666" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln75_3_cast "/>
</bind>
</comp>

<comp id="669" class="1005" name="sext_ln75_2_cast_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="24" slack="1"/>
<pin id="671" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_2_cast "/>
</bind>
</comp>

<comp id="674" class="1005" name="sext_ln75_1_cast_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="24" slack="1"/>
<pin id="676" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_1_cast "/>
</bind>
</comp>

<comp id="679" class="1005" name="sext_ln75_cast_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="24" slack="1"/>
<pin id="681" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_cast "/>
</bind>
</comp>

<comp id="684" class="1005" name="i_1_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="2" slack="1"/>
<pin id="686" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="696" class="1005" name="icmp_ln70_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="8"/>
<pin id="698" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="700" class="1005" name="sext_ln75_9_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="24" slack="1"/>
<pin id="702" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_9 "/>
</bind>
</comp>

<comp id="705" class="1005" name="tmp_s_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="16" slack="1"/>
<pin id="707" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="710" class="1005" name="sext_ln75_10_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="24" slack="1"/>
<pin id="712" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_10 "/>
</bind>
</comp>

<comp id="715" class="1005" name="shl_ln1_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="24" slack="1"/>
<pin id="717" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="720" class="1005" name="sext_ln75_11_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="24" slack="1"/>
<pin id="722" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_11 "/>
</bind>
</comp>

<comp id="725" class="1005" name="shl_ln75_1_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="24" slack="1"/>
<pin id="727" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln75_1 "/>
</bind>
</comp>

<comp id="730" class="1005" name="sext_ln75_12_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="24" slack="1"/>
<pin id="732" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_12 "/>
</bind>
</comp>

<comp id="735" class="1005" name="shl_ln75_2_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="24" slack="1"/>
<pin id="737" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln75_2 "/>
</bind>
</comp>

<comp id="740" class="1005" name="sext_ln75_13_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="24" slack="1"/>
<pin id="742" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_13 "/>
</bind>
</comp>

<comp id="745" class="1005" name="shl_ln75_3_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="24" slack="1"/>
<pin id="747" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln75_3 "/>
</bind>
</comp>

<comp id="750" class="1005" name="sext_ln75_14_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="24" slack="1"/>
<pin id="752" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_14 "/>
</bind>
</comp>

<comp id="755" class="1005" name="shl_ln75_4_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="24" slack="1"/>
<pin id="757" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln75_4 "/>
</bind>
</comp>

<comp id="760" class="1005" name="sext_ln75_15_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="24" slack="1"/>
<pin id="762" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_15 "/>
</bind>
</comp>

<comp id="765" class="1005" name="shl_ln75_5_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="24" slack="1"/>
<pin id="767" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln75_5 "/>
</bind>
</comp>

<comp id="770" class="1005" name="shl_ln75_6_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="24" slack="1"/>
<pin id="772" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln75_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="116" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="116" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="116" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="134" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="140" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="146" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="152" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="158" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="164" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="170" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="176" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="26" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="28" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="240" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="266"><net_src comp="240" pin="1"/><net_sink comp="255" pin=4"/></net>

<net id="270"><net_src comp="255" pin="5"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="249" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="290"><net_src comp="276" pin="5"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="48" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="291" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="50" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="52" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="313"><net_src comp="32" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="54" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="56" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="316"><net_src comp="58" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="320"><net_src comp="306" pin="5"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="60" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="62" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="335"><net_src comp="32" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="64" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="66" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="338"><net_src comp="68" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="342"><net_src comp="328" pin="5"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="48" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="50" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="351"><net_src comp="52" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="357"><net_src comp="60" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="343" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="62" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="367"><net_src comp="32" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="70" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="72" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="370"><net_src comp="74" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="374"><net_src comp="360" pin="5"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="48" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="50" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="383"><net_src comp="52" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="389"><net_src comp="60" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="375" pin="4"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="62" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="399"><net_src comp="32" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="76" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="78" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="402"><net_src comp="80" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="406"><net_src comp="392" pin="5"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="48" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="50" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="415"><net_src comp="52" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="421"><net_src comp="60" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="407" pin="4"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="62" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="431"><net_src comp="32" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="82" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="84" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="434"><net_src comp="86" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="438"><net_src comp="424" pin="5"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="48" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="50" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="447"><net_src comp="52" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="453"><net_src comp="60" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="439" pin="4"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="62" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="463"><net_src comp="40" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="88" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="90" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="466"><net_src comp="92" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="470"><net_src comp="456" pin="5"/><net_sink comp="467" pin=0"/></net>

<net id="477"><net_src comp="48" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="50" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="479"><net_src comp="52" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="485"><net_src comp="60" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="471" pin="4"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="62" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="494"><net_src comp="48" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="50" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="496"><net_src comp="52" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="502"><net_src comp="60" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="488" pin="4"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="62" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="511"><net_src comp="48" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="50" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="513"><net_src comp="52" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="521"><net_src comp="108" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="110" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="112" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="524"><net_src comp="114" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="528"><net_src comp="514" pin="5"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="505" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="529" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="529" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="550" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="557"><net_src comp="554" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="561"><net_src comp="558" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="567"><net_src comp="267" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="227" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="321" pin="3"/><net_sink comp="562" pin=2"/></net>

<net id="570"><net_src comp="562" pin="3"/><net_sink comp="343" pin=1"/></net>

<net id="576"><net_src comp="317" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="352" pin="3"/><net_sink comp="571" pin=2"/></net>

<net id="578"><net_src comp="571" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="584"><net_src comp="339" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="384" pin="3"/><net_sink comp="579" pin=2"/></net>

<net id="586"><net_src comp="579" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="592"><net_src comp="371" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="416" pin="3"/><net_sink comp="587" pin=2"/></net>

<net id="594"><net_src comp="587" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="600"><net_src comp="403" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="448" pin="3"/><net_sink comp="595" pin=2"/></net>

<net id="602"><net_src comp="595" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="608"><net_src comp="435" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="480" pin="3"/><net_sink comp="603" pin=2"/></net>

<net id="610"><net_src comp="603" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="616"><net_src comp="467" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="497" pin="3"/><net_sink comp="611" pin=2"/></net>

<net id="618"><net_src comp="611" pin="3"/><net_sink comp="505" pin=1"/></net>

<net id="622"><net_src comp="118" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="625"><net_src comp="619" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="629"><net_src comp="122" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="635"><net_src comp="126" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="641"><net_src comp="130" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="647"><net_src comp="203" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="652"><net_src comp="207" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="657"><net_src comp="211" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="662"><net_src comp="215" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="667"><net_src comp="219" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="672"><net_src comp="223" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="677"><net_src comp="227" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="682"><net_src comp="231" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="687"><net_src comp="240" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="276" pin=4"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="306" pin=4"/></net>

<net id="690"><net_src comp="684" pin="1"/><net_sink comp="328" pin=4"/></net>

<net id="691"><net_src comp="684" pin="1"/><net_sink comp="360" pin=4"/></net>

<net id="692"><net_src comp="684" pin="1"/><net_sink comp="392" pin=4"/></net>

<net id="693"><net_src comp="684" pin="1"/><net_sink comp="424" pin=4"/></net>

<net id="694"><net_src comp="684" pin="1"/><net_sink comp="456" pin=4"/></net>

<net id="695"><net_src comp="684" pin="1"/><net_sink comp="514" pin=4"/></net>

<net id="699"><net_src comp="243" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="267" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="708"><net_src comp="296" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="713"><net_src comp="317" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="718"><net_src comp="321" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="723"><net_src comp="339" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="728"><net_src comp="352" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="733"><net_src comp="371" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="738"><net_src comp="384" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="743"><net_src comp="403" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="748"><net_src comp="416" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="753"><net_src comp="435" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="758"><net_src comp="448" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="763"><net_src comp="467" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="768"><net_src comp="480" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="773"><net_src comp="497" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="611" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_output_2_out | {9 }
	Port: layer2_output_1_out | {9 }
	Port: layer2_output_out | {9 }
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_70_3 : sext_ln75 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_3 : sext_ln75_1 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_3 : sext_ln75_2 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_3 : sext_ln75_3 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_3 : sext_ln75_4 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_3 : sext_ln75_5 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_3 : sext_ln75_6 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_3 : sext_ln75_7 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln70 : 2
		add_ln70 : 2
		br_ln70 : 3
		tmp_3 : 2
		sext_ln75_9 : 3
		mul_ln75_1 : 4
		switch_ln78 : 2
		store_ln70 : 3
	State 2
		sext_ln75_8 : 1
		mul_ln75 : 2
		tmp_s : 3
		sext_ln75_10 : 1
		mul_ln75_2 : 2
	State 3
		add_ln75 : 1
		sext_ln75_11 : 1
		mul_ln75_3 : 2
	State 4
		tmp_1 : 1
		shl_ln75_1 : 2
		add_ln75_1 : 3
		sext_ln75_12 : 1
		mul_ln75_4 : 2
	State 5
		tmp_4 : 1
		shl_ln75_2 : 2
		add_ln75_2 : 3
		sext_ln75_13 : 1
		mul_ln75_5 : 2
	State 6
		tmp_5 : 1
		shl_ln75_3 : 2
		add_ln75_3 : 3
		sext_ln75_14 : 1
		mul_ln75_6 : 2
	State 7
		tmp_12 : 1
		shl_ln75_4 : 2
		add_ln75_4 : 3
		sext_ln75_15 : 1
		mul_ln75_7 : 2
	State 8
		tmp_13 : 1
		shl_ln75_5 : 2
		add_ln75_5 : 3
	State 9
		tmp_15 : 1
		shl_ln75_6 : 2
		add_ln75_6 : 3
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 10
		sum : 1
		sext_ln77 : 1
		layer2_output_4 : 2
		store_ln78 : 3
		store_ln78 : 3
		store_ln78 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_3_fu_255         |    0    |    0    |    13   |
|          |         tmp_2_fu_276         |    0    |    0    |    13   |
|          |         tmp_6_fu_306         |    0    |    0    |    13   |
|          |         tmp_7_fu_328         |    0    |    0    |    13   |
|    mux   |         tmp_8_fu_360         |    0    |    0    |    13   |
|          |         tmp_9_fu_392         |    0    |    0    |    13   |
|          |         tmp_10_fu_424        |    0    |    0    |    13   |
|          |         tmp_11_fu_456        |    0    |    0    |    13   |
|          |         tmp_14_fu_514        |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|    add   |        add_ln70_fu_249       |    0    |    0    |    10   |
|          |    layer2_output_4_fu_529    |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln70_fu_243       |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|    mul   |        mul_ln75_fu_291       |    1    |    0    |    6    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_562          |    1    |    0    |    0    |
|          |          grp_fu_571          |    1    |    0    |    0    |
|          |          grp_fu_579          |    1    |    0    |    0    |
|  muladd  |          grp_fu_587          |    1    |    0    |    0    |
|          |          grp_fu_595          |    1    |    0    |    0    |
|          |          grp_fu_603          |    1    |    0    |    0    |
|          |          grp_fu_611          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | sext_ln75_7_read_read_fu_134 |    0    |    0    |    0    |
|          | sext_ln75_6_read_read_fu_140 |    0    |    0    |    0    |
|          | sext_ln75_5_read_read_fu_146 |    0    |    0    |    0    |
|   read   | sext_ln75_4_read_read_fu_152 |    0    |    0    |    0    |
|          | sext_ln75_3_read_read_fu_158 |    0    |    0    |    0    |
|          | sext_ln75_2_read_read_fu_164 |    0    |    0    |    0    |
|          | sext_ln75_1_read_read_fu_170 |    0    |    0    |    0    |
|          |  sext_ln75_read_read_fu_176  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    write_ln0_write_fu_182    |    0    |    0    |    0    |
|   write  |    write_ln0_write_fu_189    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_196    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    sext_ln75_7_cast_fu_203   |    0    |    0    |    0    |
|          |    sext_ln75_6_cast_fu_207   |    0    |    0    |    0    |
|          |    sext_ln75_5_cast_fu_211   |    0    |    0    |    0    |
|          |    sext_ln75_4_cast_fu_215   |    0    |    0    |    0    |
|          |    sext_ln75_3_cast_fu_219   |    0    |    0    |    0    |
|          |    sext_ln75_2_cast_fu_223   |    0    |    0    |    0    |
|          |    sext_ln75_1_cast_fu_227   |    0    |    0    |    0    |
|          |     sext_ln75_cast_fu_231    |    0    |    0    |    0    |
|   sext   |      sext_ln75_9_fu_267      |    0    |    0    |    0    |
|          |      sext_ln75_8_fu_287      |    0    |    0    |    0    |
|          |      sext_ln75_10_fu_317     |    0    |    0    |    0    |
|          |      sext_ln75_11_fu_339     |    0    |    0    |    0    |
|          |      sext_ln75_12_fu_371     |    0    |    0    |    0    |
|          |      sext_ln75_13_fu_403     |    0    |    0    |    0    |
|          |      sext_ln75_14_fu_435     |    0    |    0    |    0    |
|          |      sext_ln75_15_fu_467     |    0    |    0    |    0    |
|          |       sext_ln77_fu_525       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_s_fu_296         |    0    |    0    |    0    |
|          |         tmp_1_fu_343         |    0    |    0    |    0    |
|          |         tmp_4_fu_375         |    0    |    0    |    0    |
|partselect|         tmp_5_fu_407         |    0    |    0    |    0    |
|          |         tmp_12_fu_439        |    0    |    0    |    0    |
|          |         tmp_13_fu_471        |    0    |    0    |    0    |
|          |         tmp_15_fu_488        |    0    |    0    |    0    |
|          |          sum_fu_505          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        shl_ln1_fu_321        |    0    |    0    |    0    |
|          |       shl_ln75_1_fu_352      |    0    |    0    |    0    |
|          |       shl_ln75_2_fu_384      |    0    |    0    |    0    |
|bitconcatenate|       shl_ln75_3_fu_416      |    0    |    0    |    0    |
|          |       shl_ln75_4_fu_448      |    0    |    0    |    0    |
|          |       shl_ln75_5_fu_480      |    0    |    0    |    0    |
|          |       shl_ln75_6_fu_497      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    8    |    0    |   166   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i_1_reg_684      |    2   |
|        i_reg_619       |    2   |
|    icmp_ln70_reg_696   |    1   |
| layer2_output_1_reg_632|   16   |
| layer2_output_2_reg_638|   16   |
|  layer2_output_reg_626 |   16   |
|  sext_ln75_10_reg_710  |   24   |
|  sext_ln75_11_reg_720  |   24   |
|  sext_ln75_12_reg_730  |   24   |
|  sext_ln75_13_reg_740  |   24   |
|  sext_ln75_14_reg_750  |   24   |
|  sext_ln75_15_reg_760  |   24   |
|sext_ln75_1_cast_reg_674|   24   |
|sext_ln75_2_cast_reg_669|   24   |
|sext_ln75_3_cast_reg_664|   24   |
|sext_ln75_4_cast_reg_659|   24   |
|sext_ln75_5_cast_reg_654|   24   |
|sext_ln75_6_cast_reg_649|   24   |
|sext_ln75_7_cast_reg_644|   24   |
|   sext_ln75_9_reg_700  |   24   |
| sext_ln75_cast_reg_679 |   24   |
|     shl_ln1_reg_715    |   24   |
|   shl_ln75_1_reg_725   |   24   |
|   shl_ln75_2_reg_735   |   24   |
|   shl_ln75_3_reg_745   |   24   |
|   shl_ln75_4_reg_755   |   24   |
|   shl_ln75_5_reg_765   |   24   |
|   shl_ln75_6_reg_770   |   24   |
|      tmp_s_reg_705     |   16   |
+------------------------+--------+
|          Total         |   597  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_562 |  p0  |   3  |   9  |   27   ||    13   |
| grp_fu_562 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_571 |  p0  |   3  |   9  |   27   ||    13   |
| grp_fu_579 |  p0  |   3  |   9  |   27   ||    13   |
| grp_fu_587 |  p0  |   3  |   9  |   27   ||    13   |
| grp_fu_595 |  p0  |   3  |   9  |   27   ||    13   |
| grp_fu_603 |  p0  |   3  |   9  |   27   ||    13   |
| grp_fu_611 |  p0  |   3  |  10  |   30   ||    13   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   224  ||  13.107 ||   100   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   166  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   100  |
|  Register |    -   |    -   |   597  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   13   |   597  |   266  |
+-----------+--------+--------+--------+--------+
