\hypertarget{union__hw__sdhc__cmdrsp0}{}\section{\+\_\+hw\+\_\+sdhc\+\_\+cmdrsp0 Union Reference}
\label{union__hw__sdhc__cmdrsp0}\index{\+\_\+hw\+\_\+sdhc\+\_\+cmdrsp0@{\+\_\+hw\+\_\+sdhc\+\_\+cmdrsp0}}


H\+W\+\_\+\+S\+D\+H\+C\+\_\+\+C\+M\+D\+R\+S\+P0 -\/ Command Response 0 (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sdhc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sdhc__cmdrsp0_1_1__hw__sdhc__cmdrsp0__bitfields}{\+\_\+hw\+\_\+sdhc\+\_\+cmdrsp0\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sdhc__cmdrsp0_ab269572c075d2eea232217ff0bcc87f8}{}\label{union__hw__sdhc__cmdrsp0_ab269572c075d2eea232217ff0bcc87f8}

\item 
struct \hyperlink{struct__hw__sdhc__cmdrsp0_1_1__hw__sdhc__cmdrsp0__bitfields}{\+\_\+hw\+\_\+sdhc\+\_\+cmdrsp0\+::\+\_\+hw\+\_\+sdhc\+\_\+cmdrsp0\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sdhc__cmdrsp0_a39e55bdcc375ad51350484762b3e71a4}{}\label{union__hw__sdhc__cmdrsp0_a39e55bdcc375ad51350484762b3e71a4}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+D\+H\+C\+\_\+\+C\+M\+D\+R\+S\+P0 -\/ Command Response 0 (RO) 

Reset value\+: 0x00000000U

This register is used to store part 0 of the response bits from the card. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sdhc.\+h\end{DoxyCompactItemize}
