

================================================================
== Vitis HLS Report for 'fft'
================================================================
* Date:           Mon Oct  6 20:08:53 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- outer   |        ?|        ?|         ?|          -|          -|     5|        no|
        | + inner  |        ?|        ?|   20 ~ 32|          -|          -|     ?|        no|
        | + inner  |        ?|        ?|   20 ~ 32|          -|          -|     ?|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 70
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 36 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 13 
11 --> 12 
12 --> 14 
13 --> 12 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 23 
21 --> 22 
22 --> 24 36 
23 --> 22 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 3 70 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 47 
45 --> 46 
46 --> 48 
47 --> 46 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 57 
55 --> 56 
56 --> 58 70 
57 --> 56 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 37 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%log_0 = alloca i32 1"   --->   Operation 71 'alloca' 'log_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%span_2_0 = alloca i32 1"   --->   Operation 72 'alloca' 'span_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 73 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %real_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %real_0"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %real_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %real_1"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %img_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %img_0"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %img_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %img_1"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %real_twid_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %real_twid_0"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %real_twid_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %real_twid_1"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %img_twid_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %img_twid_0"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %img_twid_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %img_twid_1"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.84ns)   --->   "%store_ln8 = store i28 512, i28 %span_2_0" [fft.c:8]   --->   Operation 90 'store' 'store_ln8' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 91 [1/1] (0.84ns)   --->   "%store_ln8 = store i4 0, i4 %log_0" [fft.c:8]   --->   Operation 91 'store' 'store_ln8' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.cond.0" [fft.c:8]   --->   Operation 92 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.67>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%log_0_load = load i4 %log_0" [fft.c:8]   --->   Operation 93 'load' 'log_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 94 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.87ns)   --->   "%icmp_ln8 = icmp_eq  i4 %log_0_load, i4 10" [fft.c:8]   --->   Operation 95 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %inner.0, void %for.end55" [fft.c:8]   --->   Operation 96 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%span_2_0_load = load i28 %span_2_0" [fft.c:9]   --->   Operation 97 'load' 'span_2_0_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%span_2_0_cast = sext i28 %span_2_0_load" [fft.c:9]   --->   Operation 98 'sext' 'span_2_0_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%log_0_cast = zext i4 %log_0_load" [fft.c:8]   --->   Operation 99 'zext' 'log_0_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln2 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_3" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/fft/strided/dir_test.tcl:2]   --->   Operation 100 'specpipeline' 'specpipeline_ln2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [fft.c:4]   --->   Operation 101 'specloopname' 'specloopname_ln4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp = partselect i18 @_ssdm_op_PartSelect.i18.i28.i32.i32, i28 %span_2_0_load, i32 10, i32 27" [fft.c:9]   --->   Operation 102 'partselect' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.19ns)   --->   "%icmp_ln9 = icmp_slt  i18 %tmp, i18 1" [fft.c:9]   --->   Operation 103 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln8)> <Delay = 1.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.inc53.0, void %for.body2.0.preheader" [fft.c:9]   --->   Operation 104 'br' 'br_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i28 %span_2_0_load" [fft.c:10]   --->   Operation 105 'trunc' 'trunc_ln10' <Predicate = (!icmp_ln8 & icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = trunc i28 %span_2_0_load" [fft.c:10]   --->   Operation 106 'trunc' 'trunc_ln10_1' <Predicate = (!icmp_ln8 & icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i28 %span_2_0_load" [fft.c:11]   --->   Operation 107 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln8 & icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.27ns)   --->   "%xor_ln11_2 = xor i10 %trunc_ln11, i10 1023" [fft.c:11]   --->   Operation 108 'xor' 'xor_ln11_2' <Predicate = (!icmp_ln8 & icmp_ln9)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.84ns)   --->   "%br_ln4 = br void %fpga_resource_hint.for.body2.5" [fft.c:4]   --->   Operation 109 'br' 'br_ln4' <Predicate = (!icmp_ln8 & icmp_ln9)> <Delay = 0.84>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [fft.c:31]   --->   Operation 110 'ret' 'ret_ln31' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.30>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%odd_1_0 = phi i32 %add_ln9, void %for.inc.0, i32 %span_2_0_cast, void %for.body2.0.preheader" [fft.c:9]   --->   Operation 111 'phi' 'odd_1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln10_2 = trunc i32 %odd_1_0" [fft.c:10]   --->   Operation 112 'trunc' 'trunc_ln10_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln10_3 = trunc i32 %odd_1_0" [fft.c:10]   --->   Operation 113 'trunc' 'trunc_ln10_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln10_4 = trunc i32 %odd_1_0" [fft.c:10]   --->   Operation 114 'trunc' 'trunc_ln10_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.51ns)   --->   "%or_ln11 = or i8 %trunc_ln10_3, i8 %trunc_ln10_1" [fft.c:11]   --->   Operation 115 'or' 'or_ln11' <Predicate = true> <Delay = 0.51> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.39ns)   --->   "%or_ln11_1 = or i9 %trunc_ln10_2, i9 %trunc_ln10" [fft.c:11]   --->   Operation 116 'or' 'or_ln11_1' <Predicate = true> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.27ns)   --->   "%and_ln11 = and i10 %trunc_ln10_4, i10 %xor_ln11_2" [fft.c:11]   --->   Operation 117 'and' 'and_ln11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.51ns)   --->   "%xor_ln11_3 = xor i8 %or_ln11, i8 %trunc_ln10_1" [fft.c:11]   --->   Operation 118 'xor' 'xor_ln11_3' <Predicate = true> <Delay = 0.51> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.39ns)   --->   "%xor_ln11_4 = xor i9 %or_ln11_1, i9 %trunc_ln10" [fft.c:11]   --->   Operation 119 'xor' 'xor_ln11_4' <Predicate = true> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %xor_ln11_4, i32 8" [fft.c:13]   --->   Operation 120 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %xor_ln11_3" [fft.c:13]   --->   Operation 121 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%real_0_addr = getelementptr i128 %real_0, i64 0, i64 %zext_ln13" [fft.c:13]   --->   Operation 122 'getelementptr' 'real_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [2/2] (2.26ns)   --->   "%real_0_load = load i8 %real_0_addr" [fft.c:13]   --->   Operation 123 'load' 'real_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%real_1_addr = getelementptr i128 %real_1, i64 0, i64 %zext_ln13" [fft.c:13]   --->   Operation 124 'getelementptr' 'real_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [2/2] (2.26ns)   --->   "%real_1_load = load i8 %real_1_addr" [fft.c:13]   --->   Operation 125 'load' 'real_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %or_ln11_1, i32 8" [fft.c:13]   --->   Operation 126 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i8 %or_ln11" [fft.c:13]   --->   Operation 127 'zext' 'zext_ln13_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%real_0_addr_1 = getelementptr i128 %real_0, i64 0, i64 %zext_ln13_3" [fft.c:13]   --->   Operation 128 'getelementptr' 'real_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [2/2] (2.26ns)   --->   "%real_0_load_1 = load i8 %real_0_addr_1" [fft.c:13]   --->   Operation 129 'load' 'real_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%real_1_addr_1 = getelementptr i128 %real_1, i64 0, i64 %zext_ln13_3" [fft.c:13]   --->   Operation 130 'getelementptr' 'real_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [2/2] (2.26ns)   --->   "%real_1_load_1 = load i8 %real_1_addr_1" [fft.c:13]   --->   Operation 131 'load' 'real_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 5.48>
ST_4 : Operation 132 [1/1] (0.52ns)   --->   "%or_ln10 = or i32 %odd_1_0, i32 %span_2_0_cast" [fft.c:10]   --->   Operation 132 'or' 'or_ln10' <Predicate = true> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.52ns)   --->   "%xor_ln11 = xor i32 %or_ln10, i32 %span_2_0_cast" [fft.c:11]   --->   Operation 133 'xor' 'xor_ln11' <Predicate = true> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %xor_ln11, i32 9, i32 31" [fft.c:13]   --->   Operation 134 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_1, i6 0" [fft.c:13]   --->   Operation 135 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/2] (2.26ns)   --->   "%real_0_load = load i8 %real_0_addr" [fft.c:13]   --->   Operation 136 'load' 'real_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i7 %shl_ln" [fft.c:13]   --->   Operation 137 'zext' 'zext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (2.37ns)   --->   "%lshr_ln13 = lshr i128 %real_0_load, i128 %zext_ln13_1" [fft.c:13]   --->   Operation 138 'lshr' 'lshr_ln13' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i128 %lshr_ln13" [fft.c:13]   --->   Operation 139 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i64 %trunc_ln13" [fft.c:13]   --->   Operation 140 'bitcast' 'bitcast_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/2] (2.26ns)   --->   "%real_1_load = load i8 %real_1_addr" [fft.c:13]   --->   Operation 141 'load' 'real_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i7 %shl_ln" [fft.c:13]   --->   Operation 142 'zext' 'zext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (2.37ns)   --->   "%lshr_ln13_1 = lshr i128 %real_1_load, i128 %zext_ln13_2" [fft.c:13]   --->   Operation 143 'lshr' 'lshr_ln13_1' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i128 %lshr_ln13_1" [fft.c:13]   --->   Operation 144 'trunc' 'trunc_ln13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln13_1 = bitcast i64 %trunc_ln13_1" [fft.c:13]   --->   Operation 145 'bitcast' 'bitcast_ln13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.84ns)   --->   "%tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln13, i64 %bitcast_ln13_1, i23 %lshr_ln" [fft.c:13]   --->   Operation 146 'mux' 'tmp_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%lshr_ln13_2 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %or_ln10, i32 9, i32 31" [fft.c:13]   --->   Operation 147 'partselect' 'lshr_ln13_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln13_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_3, i6 0" [fft.c:13]   --->   Operation 148 'bitconcatenate' 'shl_ln13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/2] (2.26ns)   --->   "%real_0_load_1 = load i8 %real_0_addr_1" [fft.c:13]   --->   Operation 149 'load' 'real_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln13_4 = zext i7 %shl_ln13_1" [fft.c:13]   --->   Operation 150 'zext' 'zext_ln13_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (2.37ns)   --->   "%lshr_ln13_3 = lshr i128 %real_0_load_1, i128 %zext_ln13_4" [fft.c:13]   --->   Operation 151 'lshr' 'lshr_ln13_3' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln13_2 = trunc i128 %lshr_ln13_3" [fft.c:13]   --->   Operation 152 'trunc' 'trunc_ln13_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln13_2 = bitcast i64 %trunc_ln13_2" [fft.c:13]   --->   Operation 153 'bitcast' 'bitcast_ln13_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/2] (2.26ns)   --->   "%real_1_load_1 = load i8 %real_1_addr_1" [fft.c:13]   --->   Operation 154 'load' 'real_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln13_6 = zext i7 %shl_ln13_1" [fft.c:13]   --->   Operation 155 'zext' 'zext_ln13_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (2.37ns)   --->   "%lshr_ln13_5 = lshr i128 %real_1_load_1, i128 %zext_ln13_6" [fft.c:13]   --->   Operation 156 'lshr' 'lshr_ln13_5' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln13_3 = trunc i128 %lshr_ln13_5" [fft.c:13]   --->   Operation 157 'trunc' 'trunc_ln13_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln13_3 = bitcast i64 %trunc_ln13_3" [fft.c:13]   --->   Operation 158 'bitcast' 'bitcast_ln13_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.84ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln13_2, i64 %bitcast_ln13_3, i23 %lshr_ln13_2" [fft.c:13]   --->   Operation 159 'mux' 'tmp_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln10, i32 9" [fft.c:14]   --->   Operation 160 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.86>
ST_5 : Operation 161 [5/5] (5.86ns)   --->   "%temp = dadd i64 %tmp_2, i64 %tmp_5" [fft.c:13]   --->   Operation 161 'dadd' 'temp' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [5/5] (5.86ns)   --->   "%sub = dsub i64 %tmp_2, i64 %tmp_5" [fft.c:14]   --->   Operation 162 'dsub' 'sub' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.86>
ST_6 : Operation 163 [4/5] (5.86ns)   --->   "%temp = dadd i64 %tmp_2, i64 %tmp_5" [fft.c:13]   --->   Operation 163 'dadd' 'temp' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [4/5] (5.86ns)   --->   "%sub = dsub i64 %tmp_2, i64 %tmp_5" [fft.c:14]   --->   Operation 164 'dsub' 'sub' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.86>
ST_7 : Operation 165 [3/5] (5.86ns)   --->   "%temp = dadd i64 %tmp_2, i64 %tmp_5" [fft.c:13]   --->   Operation 165 'dadd' 'temp' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [3/5] (5.86ns)   --->   "%sub = dsub i64 %tmp_2, i64 %tmp_5" [fft.c:14]   --->   Operation 166 'dsub' 'sub' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.86>
ST_8 : Operation 167 [2/5] (5.86ns)   --->   "%temp = dadd i64 %tmp_2, i64 %tmp_5" [fft.c:13]   --->   Operation 167 'dadd' 'temp' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [2/5] (5.86ns)   --->   "%sub = dsub i64 %tmp_2, i64 %tmp_5" [fft.c:14]   --->   Operation 168 'dsub' 'sub' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.86>
ST_9 : Operation 169 [1/5] (5.86ns)   --->   "%temp = dadd i64 %tmp_2, i64 %tmp_5" [fft.c:13]   --->   Operation 169 'dadd' 'temp' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp, i64 508, i64 12, i64 18446744073709551615" [fft.c:5]   --->   Operation 170 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/5] (5.86ns)   --->   "%sub = dsub i64 %tmp_2, i64 %tmp_5" [fft.c:14]   --->   Operation 171 'dsub' 'sub' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [fft.c:4]   --->   Operation 172 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i10 %and_ln11" [fft.c:11]   --->   Operation 173 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [fft.c:11]   --->   Operation 174 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%rend6_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin5" [fft.c:13]   --->   Operation 175 'specregionend' 'rend6_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i64 %sub" [fft.c:14]   --->   Operation 176 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %shl_ln13_1" [fft.c:14]   --->   Operation 177 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln14)   --->   "%shl_ln14 = shl i128 18446744073709551615, i128 %zext_ln14" [fft.c:14]   --->   Operation 178 'shl' 'shl_ln14' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (2.35ns) (out node of the LUT)   --->   "%xor_ln14 = xor i128 %shl_ln14, i128 340282366920938463463374607431768211455" [fft.c:14]   --->   Operation 179 'xor' 'xor_ln14' <Predicate = true> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %tmp_4, void %arrayidx42.case.0.0, void %arrayidx42.case.1.0" [fft.c:14]   --->   Operation 180 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_1)   --->   "%and_ln14_1 = and i128 %real_0_load_1, i128 %xor_ln14" [fft.c:14]   --->   Operation 181 'and' 'and_ln14_1' <Predicate = (!tmp_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_1)   --->   "%zext_ln14_2 = zext i64 %bitcast_ln14" [fft.c:14]   --->   Operation 182 'zext' 'zext_ln14_2' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_1)   --->   "%shl_ln14_2 = shl i128 %zext_ln14_2, i128 %zext_ln14" [fft.c:14]   --->   Operation 183 'shl' 'shl_ln14_2' <Predicate = (!tmp_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln14_1 = or i128 %and_ln14_1, i128 %shl_ln14_2" [fft.c:14]   --->   Operation 184 'or' 'or_ln14_1' <Predicate = (!tmp_4)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (2.26ns)   --->   "%store_ln14 = store i128 %or_ln14_1, i8 %real_0_addr_1" [fft.c:14]   --->   Operation 185 'store' 'store_ln14' <Predicate = (!tmp_4)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx42.exit.0" [fft.c:14]   --->   Operation 186 'br' 'br_ln14' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node or_ln14)   --->   "%and_ln14 = and i128 %real_1_load_1, i128 %xor_ln14" [fft.c:14]   --->   Operation 187 'and' 'and_ln14' <Predicate = (tmp_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_ln14)   --->   "%zext_ln14_1 = zext i64 %bitcast_ln14" [fft.c:14]   --->   Operation 188 'zext' 'zext_ln14_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node or_ln14)   --->   "%shl_ln14_1 = shl i128 %zext_ln14_1, i128 %zext_ln14" [fft.c:14]   --->   Operation 189 'shl' 'shl_ln14_1' <Predicate = (tmp_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln14 = or i128 %and_ln14, i128 %shl_ln14_1" [fft.c:14]   --->   Operation 190 'or' 'or_ln14' <Predicate = (tmp_4)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (2.26ns)   --->   "%store_ln14 = store i128 %or_ln14, i8 %real_1_addr_1" [fft.c:14]   --->   Operation 191 'store' 'store_ln14' <Predicate = (tmp_4)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx42.exit.0" [fft.c:14]   --->   Operation 192 'br' 'br_ln14' <Predicate = (tmp_4)> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln11, i32 9" [fft.c:15]   --->   Operation 193 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i64 %temp" [fft.c:15]   --->   Operation 194 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %tmp_6, void %arrayidx1.case.0.0, void %arrayidx1.case.1.0" [fft.c:15]   --->   Operation 195 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.26>
ST_11 : Operation 196 [2/2] (2.26ns)   --->   "%real_0_load_2 = load i8 %real_0_addr" [fft.c:15]   --->   Operation 196 'load' 'real_0_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 12 <SV = 11> <Delay = 6.88>
ST_12 : Operation 197 [1/2] (2.26ns)   --->   "%real_0_load_2 = load i8 %real_0_addr" [fft.c:15]   --->   Operation 197 'load' 'real_0_load_2' <Predicate = (!tmp_6)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i7 %shl_ln" [fft.c:15]   --->   Operation 198 'zext' 'zext_ln15_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_1)   --->   "%shl_ln15_2 = shl i128 18446744073709551615, i128 %zext_ln15_2" [fft.c:15]   --->   Operation 199 'shl' 'shl_ln15_2' <Predicate = (!tmp_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_1)   --->   "%xor_ln15_1 = xor i128 %shl_ln15_2, i128 340282366920938463463374607431768211455" [fft.c:15]   --->   Operation 200 'xor' 'xor_ln15_1' <Predicate = (!tmp_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_1)   --->   "%and_ln15_1 = and i128 %real_0_load_2, i128 %xor_ln15_1" [fft.c:15]   --->   Operation 201 'and' 'and_ln15_1' <Predicate = (!tmp_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_1)   --->   "%zext_ln15_3 = zext i64 %bitcast_ln15" [fft.c:15]   --->   Operation 202 'zext' 'zext_ln15_3' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_1)   --->   "%shl_ln15_3 = shl i128 %zext_ln15_3, i128 %zext_ln15_2" [fft.c:15]   --->   Operation 203 'shl' 'shl_ln15_3' <Predicate = (!tmp_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln15_1 = or i128 %and_ln15_1, i128 %shl_ln15_3" [fft.c:15]   --->   Operation 204 'or' 'or_ln15_1' <Predicate = (!tmp_6)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (2.26ns)   --->   "%store_ln15 = store i128 %or_ln15_1, i8 %real_0_addr" [fft.c:15]   --->   Operation 205 'store' 'store_ln15' <Predicate = (!tmp_6)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln15 = br void %fpga_resource_hint.arrayidx1.exit.3" [fft.c:15]   --->   Operation 206 'br' 'br_ln15' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_12 : Operation 207 [1/2] (2.26ns)   --->   "%real_1_load_2 = load i8 %real_1_addr" [fft.c:15]   --->   Operation 207 'load' 'real_1_load_2' <Predicate = (tmp_6)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i7 %shl_ln" [fft.c:15]   --->   Operation 208 'zext' 'zext_ln15' <Predicate = (tmp_6)> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln15)   --->   "%shl_ln15 = shl i128 18446744073709551615, i128 %zext_ln15" [fft.c:15]   --->   Operation 209 'shl' 'shl_ln15' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln15)   --->   "%xor_ln15 = xor i128 %shl_ln15, i128 340282366920938463463374607431768211455" [fft.c:15]   --->   Operation 210 'xor' 'xor_ln15' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node or_ln15)   --->   "%and_ln15 = and i128 %real_1_load_2, i128 %xor_ln15" [fft.c:15]   --->   Operation 211 'and' 'and_ln15' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node or_ln15)   --->   "%zext_ln15_1 = zext i64 %bitcast_ln15" [fft.c:15]   --->   Operation 212 'zext' 'zext_ln15_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node or_ln15)   --->   "%shl_ln15_1 = shl i128 %zext_ln15_1, i128 %zext_ln15" [fft.c:15]   --->   Operation 213 'shl' 'shl_ln15_1' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 214 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln15 = or i128 %and_ln15, i128 %shl_ln15_1" [fft.c:15]   --->   Operation 214 'or' 'or_ln15' <Predicate = (tmp_6)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [1/1] (2.26ns)   --->   "%store_ln15 = store i128 %or_ln15, i8 %real_1_addr" [fft.c:15]   --->   Operation 215 'store' 'store_ln15' <Predicate = (tmp_6)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln15 = br void %fpga_resource_hint.arrayidx1.exit.3" [fft.c:15]   --->   Operation 216 'br' 'br_ln15' <Predicate = (tmp_6)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%img_0_addr = getelementptr i128 %img_0, i64 0, i64 %zext_ln13" [fft.c:17]   --->   Operation 217 'getelementptr' 'img_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [2/2] (2.26ns)   --->   "%img_0_load = load i8 %img_0_addr" [fft.c:17]   --->   Operation 218 'load' 'img_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%img_1_addr = getelementptr i128 %img_1, i64 0, i64 %zext_ln13" [fft.c:17]   --->   Operation 219 'getelementptr' 'img_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 220 [2/2] (2.26ns)   --->   "%img_1_load = load i8 %img_1_addr" [fft.c:17]   --->   Operation 220 'load' 'img_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%img_0_addr_1 = getelementptr i128 %img_0, i64 0, i64 %zext_ln13_3" [fft.c:17]   --->   Operation 221 'getelementptr' 'img_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [2/2] (2.26ns)   --->   "%img_0_load_1 = load i8 %img_0_addr_1" [fft.c:17]   --->   Operation 222 'load' 'img_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%img_1_addr_1 = getelementptr i128 %img_1, i64 0, i64 %zext_ln13_3" [fft.c:17]   --->   Operation 223 'getelementptr' 'img_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [2/2] (2.26ns)   --->   "%img_1_load_1 = load i8 %img_1_addr_1" [fft.c:17]   --->   Operation 224 'load' 'img_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 13 <SV = 10> <Delay = 2.26>
ST_13 : Operation 225 [2/2] (2.26ns)   --->   "%real_1_load_2 = load i8 %real_1_addr" [fft.c:15]   --->   Operation 225 'load' 'real_1_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 14 <SV = 12> <Delay = 5.48>
ST_14 : Operation 226 [1/2] (2.26ns)   --->   "%img_0_load = load i8 %img_0_addr" [fft.c:17]   --->   Operation 226 'load' 'img_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i7 %shl_ln" [fft.c:17]   --->   Operation 227 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (2.37ns)   --->   "%lshr_ln17 = lshr i128 %img_0_load, i128 %zext_ln17" [fft.c:17]   --->   Operation 228 'lshr' 'lshr_ln17' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i128 %lshr_ln17" [fft.c:17]   --->   Operation 229 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i64 %trunc_ln17" [fft.c:17]   --->   Operation 230 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/2] (2.26ns)   --->   "%img_1_load = load i8 %img_1_addr" [fft.c:17]   --->   Operation 231 'load' 'img_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i7 %shl_ln" [fft.c:17]   --->   Operation 232 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (2.37ns)   --->   "%lshr_ln17_1 = lshr i128 %img_1_load, i128 %zext_ln17_1" [fft.c:17]   --->   Operation 233 'lshr' 'lshr_ln17_1' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = trunc i128 %lshr_ln17_1" [fft.c:17]   --->   Operation 234 'trunc' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%bitcast_ln17_1 = bitcast i64 %trunc_ln17_1" [fft.c:17]   --->   Operation 235 'bitcast' 'bitcast_ln17_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.84ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln17, i64 %bitcast_ln17_1, i23 %lshr_ln" [fft.c:17]   --->   Operation 236 'mux' 'tmp_s' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 237 [1/2] (2.26ns)   --->   "%img_0_load_1 = load i8 %img_0_addr_1" [fft.c:17]   --->   Operation 237 'load' 'img_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i7 %shl_ln13_1" [fft.c:17]   --->   Operation 238 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (2.37ns)   --->   "%lshr_ln17_2 = lshr i128 %img_0_load_1, i128 %zext_ln17_2" [fft.c:17]   --->   Operation 239 'lshr' 'lshr_ln17_2' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln17_2 = trunc i128 %lshr_ln17_2" [fft.c:17]   --->   Operation 240 'trunc' 'trunc_ln17_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%bitcast_ln17_2 = bitcast i64 %trunc_ln17_2" [fft.c:17]   --->   Operation 241 'bitcast' 'bitcast_ln17_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/2] (2.26ns)   --->   "%img_1_load_1 = load i8 %img_1_addr_1" [fft.c:17]   --->   Operation 242 'load' 'img_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i7 %shl_ln13_1" [fft.c:17]   --->   Operation 243 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (2.37ns)   --->   "%lshr_ln17_3 = lshr i128 %img_1_load_1, i128 %zext_ln17_3" [fft.c:17]   --->   Operation 244 'lshr' 'lshr_ln17_3' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln17_3 = trunc i128 %lshr_ln17_3" [fft.c:17]   --->   Operation 245 'trunc' 'trunc_ln17_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln17_3 = bitcast i64 %trunc_ln17_3" [fft.c:17]   --->   Operation 246 'bitcast' 'bitcast_ln17_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.84ns)   --->   "%tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln17_2, i64 %bitcast_ln17_3, i23 %lshr_ln13_2" [fft.c:17]   --->   Operation 247 'mux' 'tmp_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 5.86>
ST_15 : Operation 248 [5/5] (5.86ns)   --->   "%temp_1 = dadd i64 %tmp_s, i64 %tmp_7" [fft.c:17]   --->   Operation 248 'dadd' 'temp_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 249 [5/5] (5.86ns)   --->   "%sub1 = dsub i64 %tmp_s, i64 %tmp_7" [fft.c:18]   --->   Operation 249 'dsub' 'sub1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 5.86>
ST_16 : Operation 250 [4/5] (5.86ns)   --->   "%temp_1 = dadd i64 %tmp_s, i64 %tmp_7" [fft.c:17]   --->   Operation 250 'dadd' 'temp_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 251 [4/5] (5.86ns)   --->   "%sub1 = dsub i64 %tmp_s, i64 %tmp_7" [fft.c:18]   --->   Operation 251 'dsub' 'sub1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 5.86>
ST_17 : Operation 252 [3/5] (5.86ns)   --->   "%temp_1 = dadd i64 %tmp_s, i64 %tmp_7" [fft.c:17]   --->   Operation 252 'dadd' 'temp_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [3/5] (5.86ns)   --->   "%sub1 = dsub i64 %tmp_s, i64 %tmp_7" [fft.c:18]   --->   Operation 253 'dsub' 'sub1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 5.86>
ST_18 : Operation 254 [2/5] (5.86ns)   --->   "%temp_1 = dadd i64 %tmp_s, i64 %tmp_7" [fft.c:17]   --->   Operation 254 'dadd' 'temp_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 255 [2/5] (5.86ns)   --->   "%sub1 = dsub i64 %tmp_s, i64 %tmp_7" [fft.c:18]   --->   Operation 255 'dsub' 'sub1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 5.86>
ST_19 : Operation 256 [1/5] (5.86ns)   --->   "%temp_1 = dadd i64 %tmp_s, i64 %tmp_7" [fft.c:17]   --->   Operation 256 'dadd' 'temp_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_1, i64 508, i64 12, i64 18446744073709551615" [fft.c:5]   --->   Operation 257 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 258 [1/5] (5.86ns)   --->   "%sub1 = dsub i64 %tmp_s, i64 %tmp_7" [fft.c:18]   --->   Operation 258 'dsub' 'sub1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 6.97>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [fft.c:15]   --->   Operation 259 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%rend2_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1" [fft.c:17]   --->   Operation 260 'specregionend' 'rend2_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i64 %sub1" [fft.c:18]   --->   Operation 261 'bitcast' 'bitcast_ln18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %shl_ln13_1" [fft.c:18]   --->   Operation 262 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%shl_ln18 = shl i128 18446744073709551615, i128 %zext_ln18" [fft.c:18]   --->   Operation 263 'shl' 'shl_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 264 [1/1] (2.35ns) (out node of the LUT)   --->   "%xor_ln18 = xor i128 %shl_ln18, i128 340282366920938463463374607431768211455" [fft.c:18]   --->   Operation 264 'xor' 'xor_ln18' <Predicate = true> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %tmp_4, void %arrayidx164.case.0.0, void %arrayidx164.case.1.0" [fft.c:18]   --->   Operation 265 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_1)   --->   "%and_ln18_1 = and i128 %img_0_load_1, i128 %xor_ln18" [fft.c:18]   --->   Operation 266 'and' 'and_ln18_1' <Predicate = (!tmp_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_1)   --->   "%zext_ln18_2 = zext i64 %bitcast_ln18" [fft.c:18]   --->   Operation 267 'zext' 'zext_ln18_2' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_20 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_1)   --->   "%shl_ln18_2 = shl i128 %zext_ln18_2, i128 %zext_ln18" [fft.c:18]   --->   Operation 268 'shl' 'shl_ln18_2' <Predicate = (!tmp_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 269 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln18_1 = or i128 %and_ln18_1, i128 %shl_ln18_2" [fft.c:18]   --->   Operation 269 'or' 'or_ln18_1' <Predicate = (!tmp_4)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 270 [1/1] (2.26ns)   --->   "%store_ln18 = store i128 %or_ln18_1, i8 %img_0_addr_1" [fft.c:18]   --->   Operation 270 'store' 'store_ln18' <Predicate = (!tmp_4)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx164.exit.0" [fft.c:18]   --->   Operation 271 'br' 'br_ln18' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_20 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%and_ln18 = and i128 %img_1_load_1, i128 %xor_ln18" [fft.c:18]   --->   Operation 272 'and' 'and_ln18' <Predicate = (tmp_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%zext_ln18_1 = zext i64 %bitcast_ln18" [fft.c:18]   --->   Operation 273 'zext' 'zext_ln18_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_20 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%shl_ln18_1 = shl i128 %zext_ln18_1, i128 %zext_ln18" [fft.c:18]   --->   Operation 274 'shl' 'shl_ln18_1' <Predicate = (tmp_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 275 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln18 = or i128 %and_ln18, i128 %shl_ln18_1" [fft.c:18]   --->   Operation 275 'or' 'or_ln18' <Predicate = (tmp_4)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (2.26ns)   --->   "%store_ln18 = store i128 %or_ln18, i8 %img_1_addr_1" [fft.c:18]   --->   Operation 276 'store' 'store_ln18' <Predicate = (tmp_4)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx164.exit.0" [fft.c:18]   --->   Operation 277 'br' 'br_ln18' <Predicate = (tmp_4)> <Delay = 0.00>
ST_20 : Operation 278 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i64 %temp_1" [fft.c:19]   --->   Operation 278 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %tmp_6, void %arrayidx143.case.0.0, void %arrayidx143.case.1.0" [fft.c:19]   --->   Operation 279 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 21 <SV = 19> <Delay = 2.26>
ST_21 : Operation 280 [2/2] (2.26ns)   --->   "%img_0_load_2 = load i8 %img_0_addr" [fft.c:19]   --->   Operation 280 'load' 'img_0_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 22 <SV = 20> <Delay = 6.88>
ST_22 : Operation 281 [1/2] (2.26ns)   --->   "%img_0_load_2 = load i8 %img_0_addr" [fft.c:19]   --->   Operation 281 'load' 'img_0_load_2' <Predicate = (!tmp_6)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_22 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i7 %shl_ln" [fft.c:19]   --->   Operation 282 'zext' 'zext_ln19_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_22 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_1)   --->   "%shl_ln19_2 = shl i128 18446744073709551615, i128 %zext_ln19_2" [fft.c:19]   --->   Operation 283 'shl' 'shl_ln19_2' <Predicate = (!tmp_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_1)   --->   "%xor_ln19_1 = xor i128 %shl_ln19_2, i128 340282366920938463463374607431768211455" [fft.c:19]   --->   Operation 284 'xor' 'xor_ln19_1' <Predicate = (!tmp_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_1)   --->   "%and_ln19_1 = and i128 %img_0_load_2, i128 %xor_ln19_1" [fft.c:19]   --->   Operation 285 'and' 'and_ln19_1' <Predicate = (!tmp_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_1)   --->   "%zext_ln19_3 = zext i64 %bitcast_ln19" [fft.c:19]   --->   Operation 286 'zext' 'zext_ln19_3' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_22 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_1)   --->   "%shl_ln19_3 = shl i128 %zext_ln19_3, i128 %zext_ln19_2" [fft.c:19]   --->   Operation 287 'shl' 'shl_ln19_3' <Predicate = (!tmp_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 288 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln19_1 = or i128 %and_ln19_1, i128 %shl_ln19_3" [fft.c:19]   --->   Operation 288 'or' 'or_ln19_1' <Predicate = (!tmp_6)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 289 [1/1] (2.26ns)   --->   "%store_ln19 = store i128 %or_ln19_1, i8 %img_0_addr" [fft.c:19]   --->   Operation 289 'store' 'store_ln19' <Predicate = (!tmp_6)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx143.exit.0" [fft.c:19]   --->   Operation 290 'br' 'br_ln19' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_22 : Operation 291 [1/2] (2.26ns)   --->   "%img_1_load_2 = load i8 %img_1_addr" [fft.c:19]   --->   Operation 291 'load' 'img_1_load_2' <Predicate = (tmp_6)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i7 %shl_ln" [fft.c:19]   --->   Operation 292 'zext' 'zext_ln19' <Predicate = (tmp_6)> <Delay = 0.00>
ST_22 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node or_ln19)   --->   "%shl_ln19 = shl i128 18446744073709551615, i128 %zext_ln19" [fft.c:19]   --->   Operation 293 'shl' 'shl_ln19' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node or_ln19)   --->   "%xor_ln19 = xor i128 %shl_ln19, i128 340282366920938463463374607431768211455" [fft.c:19]   --->   Operation 294 'xor' 'xor_ln19' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node or_ln19)   --->   "%and_ln19 = and i128 %img_1_load_2, i128 %xor_ln19" [fft.c:19]   --->   Operation 295 'and' 'and_ln19' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node or_ln19)   --->   "%zext_ln19_1 = zext i64 %bitcast_ln19" [fft.c:19]   --->   Operation 296 'zext' 'zext_ln19_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_22 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node or_ln19)   --->   "%shl_ln19_1 = shl i128 %zext_ln19_1, i128 %zext_ln19" [fft.c:19]   --->   Operation 297 'shl' 'shl_ln19_1' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 298 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln19 = or i128 %and_ln19, i128 %shl_ln19_1" [fft.c:19]   --->   Operation 298 'or' 'or_ln19' <Predicate = (tmp_6)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 299 [1/1] (2.26ns)   --->   "%store_ln19 = store i128 %or_ln19, i8 %img_1_addr" [fft.c:19]   --->   Operation 299 'store' 'store_ln19' <Predicate = (tmp_6)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_22 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx143.exit.0" [fft.c:19]   --->   Operation 300 'br' 'br_ln19' <Predicate = (tmp_6)> <Delay = 0.00>
ST_22 : Operation 301 [1/1] (1.72ns)   --->   "%shl_ln21 = shl i11 %zext_ln11, i11 %log_0_cast" [fft.c:21]   --->   Operation 301 'shl' 'shl_ln21' <Predicate = true> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i11 %shl_ln21" [fft.c:21]   --->   Operation 302 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = trunc i11 %shl_ln21" [fft.c:21]   --->   Operation 303 'trunc' 'trunc_ln21_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 304 [1/1] (0.94ns)   --->   "%icmp_ln22 = icmp_eq  i10 %trunc_ln21, i10 0" [fft.c:22]   --->   Operation 304 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %fpga_resource_hint.if.then.1, void %for.inc.0" [fft.c:22]   --->   Operation 305 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 306 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %shl_ln21, i32 8, i32 9" [fft.c:23]   --->   Operation 306 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_22 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %shl_ln21, i32 7" [fft.c:23]   --->   Operation 307 'bitselect' 'tmp_8' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 23 <SV = 19> <Delay = 2.26>
ST_23 : Operation 308 [2/2] (2.26ns)   --->   "%img_1_load_2 = load i8 %img_1_addr" [fft.c:19]   --->   Operation 308 'load' 'img_1_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 24 <SV = 21> <Delay = 2.26>
ST_24 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i7 %trunc_ln21_1" [fft.c:23]   --->   Operation 309 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 310 [1/1] (0.00ns)   --->   "%real_twid_0_addr = getelementptr i128 %real_twid_0, i64 0, i64 %zext_ln23" [fft.c:23]   --->   Operation 310 'getelementptr' 'real_twid_0_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 311 [2/2] (2.26ns)   --->   "%real_twid_0_load = load i7 %real_twid_0_addr" [fft.c:23]   --->   Operation 311 'load' 'real_twid_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_24 : Operation 312 [1/1] (0.00ns)   --->   "%real_twid_1_addr = getelementptr i128 %real_twid_1, i64 0, i64 %zext_ln23" [fft.c:23]   --->   Operation 312 'getelementptr' 'real_twid_1_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 313 [2/2] (2.26ns)   --->   "%real_twid_1_load = load i7 %real_twid_1_addr" [fft.c:23]   --->   Operation 313 'load' 'real_twid_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_24 : Operation 314 [2/2] (2.26ns)   --->   "%real_0_load_3 = load i8 %real_0_addr_1" [fft.c:23]   --->   Operation 314 'load' 'real_0_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_24 : Operation 315 [2/2] (2.26ns)   --->   "%real_1_load_3 = load i8 %real_1_addr_1" [fft.c:23]   --->   Operation 315 'load' 'real_1_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_24 : Operation 316 [1/1] (0.00ns)   --->   "%img_twid_0_addr = getelementptr i128 %img_twid_0, i64 0, i64 %zext_ln23" [fft.c:24]   --->   Operation 316 'getelementptr' 'img_twid_0_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 317 [2/2] (2.26ns)   --->   "%img_twid_0_load = load i7 %img_twid_0_addr" [fft.c:24]   --->   Operation 317 'load' 'img_twid_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_24 : Operation 318 [1/1] (0.00ns)   --->   "%img_twid_1_addr = getelementptr i128 %img_twid_1, i64 0, i64 %zext_ln23" [fft.c:24]   --->   Operation 318 'getelementptr' 'img_twid_1_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 319 [2/2] (2.26ns)   --->   "%img_twid_1_load = load i7 %img_twid_1_addr" [fft.c:24]   --->   Operation 319 'load' 'img_twid_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_24 : Operation 320 [2/2] (2.26ns)   --->   "%img_0_load_3 = load i8 %img_0_addr_1" [fft.c:24]   --->   Operation 320 'load' 'img_0_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_24 : Operation 321 [2/2] (2.26ns)   --->   "%img_1_load_3 = load i8 %img_1_addr_1" [fft.c:24]   --->   Operation 321 'load' 'img_1_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 25 <SV = 22> <Delay = 5.48>
ST_25 : Operation 322 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_8, i6 0" [fft.c:23]   --->   Operation 322 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 323 [1/2] (2.26ns)   --->   "%real_twid_0_load = load i7 %real_twid_0_addr" [fft.c:23]   --->   Operation 323 'load' 'real_twid_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_25 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i7 %shl_ln1" [fft.c:23]   --->   Operation 324 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 325 [1/1] (2.37ns)   --->   "%lshr_ln23 = lshr i128 %real_twid_0_load, i128 %zext_ln23_1" [fft.c:23]   --->   Operation 325 'lshr' 'lshr_ln23' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i128 %lshr_ln23" [fft.c:23]   --->   Operation 326 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 327 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i64 %trunc_ln23" [fft.c:23]   --->   Operation 327 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 328 [1/2] (2.26ns)   --->   "%real_twid_1_load = load i7 %real_twid_1_addr" [fft.c:23]   --->   Operation 328 'load' 'real_twid_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_25 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i7 %shl_ln1" [fft.c:23]   --->   Operation 329 'zext' 'zext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 330 [1/1] (2.37ns)   --->   "%lshr_ln23_1 = lshr i128 %real_twid_1_load, i128 %zext_ln23_2" [fft.c:23]   --->   Operation 330 'lshr' 'lshr_ln23_1' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i128 %lshr_ln23_1" [fft.c:23]   --->   Operation 331 'trunc' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 332 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i64 %trunc_ln23_1" [fft.c:23]   --->   Operation 332 'bitcast' 'bitcast_ln23_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 333 [1/1] (0.84ns)   --->   "%tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln23, i64 %bitcast_ln23_1, i2 %lshr_ln1" [fft.c:23]   --->   Operation 333 'mux' 'tmp_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 334 [1/2] (2.26ns)   --->   "%real_0_load_3 = load i8 %real_0_addr_1" [fft.c:23]   --->   Operation 334 'load' 'real_0_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_25 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i7 %shl_ln13_1" [fft.c:23]   --->   Operation 335 'zext' 'zext_ln23_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 336 [1/1] (2.37ns)   --->   "%lshr_ln23_3 = lshr i128 %real_0_load_3, i128 %zext_ln23_4" [fft.c:23]   --->   Operation 336 'lshr' 'lshr_ln23_3' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = trunc i128 %lshr_ln23_3" [fft.c:23]   --->   Operation 337 'trunc' 'trunc_ln23_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 338 [1/1] (0.00ns)   --->   "%bitcast_ln23_2 = bitcast i64 %trunc_ln23_2" [fft.c:23]   --->   Operation 338 'bitcast' 'bitcast_ln23_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 339 [1/2] (2.26ns)   --->   "%real_1_load_3 = load i8 %real_1_addr_1" [fft.c:23]   --->   Operation 339 'load' 'real_1_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_25 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i7 %shl_ln13_1" [fft.c:23]   --->   Operation 340 'zext' 'zext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 341 [1/1] (2.37ns)   --->   "%lshr_ln23_4 = lshr i128 %real_1_load_3, i128 %zext_ln23_5" [fft.c:23]   --->   Operation 341 'lshr' 'lshr_ln23_4' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln23_3 = trunc i128 %lshr_ln23_4" [fft.c:23]   --->   Operation 342 'trunc' 'trunc_ln23_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 343 [1/1] (0.00ns)   --->   "%bitcast_ln23_3 = bitcast i64 %trunc_ln23_3" [fft.c:23]   --->   Operation 343 'bitcast' 'bitcast_ln23_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 344 [1/1] (0.84ns)   --->   "%tmp_10 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln23_2, i64 %bitcast_ln23_3, i23 %lshr_ln13_2" [fft.c:23]   --->   Operation 344 'mux' 'tmp_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 345 [1/2] (2.26ns)   --->   "%img_twid_0_load = load i7 %img_twid_0_addr" [fft.c:24]   --->   Operation 345 'load' 'img_twid_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_25 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i7 %shl_ln1" [fft.c:24]   --->   Operation 346 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 347 [1/1] (2.37ns)   --->   "%lshr_ln24 = lshr i128 %img_twid_0_load, i128 %zext_ln24" [fft.c:24]   --->   Operation 347 'lshr' 'lshr_ln24' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i128 %lshr_ln24" [fft.c:24]   --->   Operation 348 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 349 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i64 %trunc_ln24" [fft.c:24]   --->   Operation 349 'bitcast' 'bitcast_ln24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 350 [1/2] (2.26ns)   --->   "%img_twid_1_load = load i7 %img_twid_1_addr" [fft.c:24]   --->   Operation 350 'load' 'img_twid_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_25 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i7 %shl_ln1" [fft.c:24]   --->   Operation 351 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 352 [1/1] (2.37ns)   --->   "%lshr_ln24_1 = lshr i128 %img_twid_1_load, i128 %zext_ln24_1" [fft.c:24]   --->   Operation 352 'lshr' 'lshr_ln24_1' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = trunc i128 %lshr_ln24_1" [fft.c:24]   --->   Operation 353 'trunc' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 354 [1/1] (0.00ns)   --->   "%bitcast_ln24_1 = bitcast i64 %trunc_ln24_1" [fft.c:24]   --->   Operation 354 'bitcast' 'bitcast_ln24_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 355 [1/1] (0.84ns)   --->   "%tmp_11 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln24, i64 %bitcast_ln24_1, i2 %lshr_ln1" [fft.c:24]   --->   Operation 355 'mux' 'tmp_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 356 [1/2] (2.26ns)   --->   "%img_0_load_3 = load i8 %img_0_addr_1" [fft.c:24]   --->   Operation 356 'load' 'img_0_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_25 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i7 %shl_ln13_1" [fft.c:24]   --->   Operation 357 'zext' 'zext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 358 [1/1] (2.37ns)   --->   "%lshr_ln24_2 = lshr i128 %img_0_load_3, i128 %zext_ln24_2" [fft.c:24]   --->   Operation 358 'lshr' 'lshr_ln24_2' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln24_2 = trunc i128 %lshr_ln24_2" [fft.c:24]   --->   Operation 359 'trunc' 'trunc_ln24_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 360 [1/1] (0.00ns)   --->   "%bitcast_ln24_2 = bitcast i64 %trunc_ln24_2" [fft.c:24]   --->   Operation 360 'bitcast' 'bitcast_ln24_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 361 [1/2] (2.26ns)   --->   "%img_1_load_3 = load i8 %img_1_addr_1" [fft.c:24]   --->   Operation 361 'load' 'img_1_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_25 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i7 %shl_ln13_1" [fft.c:24]   --->   Operation 362 'zext' 'zext_ln24_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 363 [1/1] (2.37ns)   --->   "%lshr_ln24_3 = lshr i128 %img_1_load_3, i128 %zext_ln24_3" [fft.c:24]   --->   Operation 363 'lshr' 'lshr_ln24_3' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln24_3 = trunc i128 %lshr_ln24_3" [fft.c:24]   --->   Operation 364 'trunc' 'trunc_ln24_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 365 [1/1] (0.00ns)   --->   "%bitcast_ln24_3 = bitcast i64 %trunc_ln24_3" [fft.c:24]   --->   Operation 365 'bitcast' 'bitcast_ln24_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 366 [1/1] (0.84ns)   --->   "%tmp_12 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln24_2, i64 %bitcast_ln24_3, i23 %lshr_ln13_2" [fft.c:24]   --->   Operation 366 'mux' 'tmp_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 7.14>
ST_26 : Operation 367 [5/5] (6.50ns)   --->   "%mul = dmul i64 %tmp_9, i64 %tmp_10" [fft.c:23]   --->   Operation 367 'dmul' 'mul' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 368 [5/5] (6.50ns)   --->   "%mul1 = dmul i64 %tmp_11, i64 %tmp_12" [fft.c:24]   --->   Operation 368 'dmul' 'mul1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 369 [5/5] (7.14ns)   --->   "%mul2 = dmul i64 %tmp_9, i64 %tmp_12" [fft.c:25]   --->   Operation 369 'dmul' 'mul2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 370 [5/5] (7.14ns)   --->   "%mul3 = dmul i64 %tmp_11, i64 %tmp_10" [fft.c:26]   --->   Operation 370 'dmul' 'mul3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 7.14>
ST_27 : Operation 371 [4/5] (6.50ns)   --->   "%mul = dmul i64 %tmp_9, i64 %tmp_10" [fft.c:23]   --->   Operation 371 'dmul' 'mul' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 372 [4/5] (6.50ns)   --->   "%mul1 = dmul i64 %tmp_11, i64 %tmp_12" [fft.c:24]   --->   Operation 372 'dmul' 'mul1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 373 [4/5] (7.14ns)   --->   "%mul2 = dmul i64 %tmp_9, i64 %tmp_12" [fft.c:25]   --->   Operation 373 'dmul' 'mul2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 374 [4/5] (7.14ns)   --->   "%mul3 = dmul i64 %tmp_11, i64 %tmp_10" [fft.c:26]   --->   Operation 374 'dmul' 'mul3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 7.14>
ST_28 : Operation 375 [3/5] (6.50ns)   --->   "%mul = dmul i64 %tmp_9, i64 %tmp_10" [fft.c:23]   --->   Operation 375 'dmul' 'mul' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 376 [3/5] (6.50ns)   --->   "%mul1 = dmul i64 %tmp_11, i64 %tmp_12" [fft.c:24]   --->   Operation 376 'dmul' 'mul1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 377 [3/5] (7.14ns)   --->   "%mul2 = dmul i64 %tmp_9, i64 %tmp_12" [fft.c:25]   --->   Operation 377 'dmul' 'mul2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 378 [3/5] (7.14ns)   --->   "%mul3 = dmul i64 %tmp_11, i64 %tmp_10" [fft.c:26]   --->   Operation 378 'dmul' 'mul3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 7.14>
ST_29 : Operation 379 [2/5] (6.50ns)   --->   "%mul = dmul i64 %tmp_9, i64 %tmp_10" [fft.c:23]   --->   Operation 379 'dmul' 'mul' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 380 [2/5] (6.50ns)   --->   "%mul1 = dmul i64 %tmp_11, i64 %tmp_12" [fft.c:24]   --->   Operation 380 'dmul' 'mul1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 381 [2/5] (7.14ns)   --->   "%mul2 = dmul i64 %tmp_9, i64 %tmp_12" [fft.c:25]   --->   Operation 381 'dmul' 'mul2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 382 [2/5] (7.14ns)   --->   "%mul3 = dmul i64 %tmp_11, i64 %tmp_10" [fft.c:26]   --->   Operation 382 'dmul' 'mul3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 7.14>
ST_30 : Operation 383 [1/5] (6.50ns)   --->   "%mul = dmul i64 %tmp_9, i64 %tmp_10" [fft.c:23]   --->   Operation 383 'dmul' 'mul' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 384 [1/1] (0.00ns)   --->   "%specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul, i64 510, i64 12, i64 18446744073709551615" [fft.c:24]   --->   Operation 384 'specfucore' 'specfucore_ln24' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 385 [1/5] (6.50ns)   --->   "%mul1 = dmul i64 %tmp_11, i64 %tmp_12" [fft.c:24]   --->   Operation 385 'dmul' 'mul1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 386 [1/1] (0.00ns)   --->   "%specfucore_ln23 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul1, i64 510, i64 12, i64 18446744073709551615" [fft.c:23]   --->   Operation 386 'specfucore' 'specfucore_ln23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 387 [1/5] (7.14ns)   --->   "%mul2 = dmul i64 %tmp_9, i64 %tmp_12" [fft.c:25]   --->   Operation 387 'dmul' 'mul2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 388 [1/5] (7.14ns)   --->   "%mul3 = dmul i64 %tmp_11, i64 %tmp_10" [fft.c:26]   --->   Operation 388 'dmul' 'mul3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 5.86>
ST_31 : Operation 389 [5/5] (5.86ns)   --->   "%temp_2 = dsub i64 %mul, i64 %mul1" [fft.c:23]   --->   Operation 389 'dsub' 'temp_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 390 [5/5] (5.86ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [fft.c:25]   --->   Operation 390 'dadd' 'add' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 5.86>
ST_32 : Operation 391 [4/5] (5.86ns)   --->   "%temp_2 = dsub i64 %mul, i64 %mul1" [fft.c:23]   --->   Operation 391 'dsub' 'temp_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 392 [4/5] (5.86ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [fft.c:25]   --->   Operation 392 'dadd' 'add' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 30> <Delay = 5.86>
ST_33 : Operation 393 [3/5] (5.86ns)   --->   "%temp_2 = dsub i64 %mul, i64 %mul1" [fft.c:23]   --->   Operation 393 'dsub' 'temp_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 394 [3/5] (5.86ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [fft.c:25]   --->   Operation 394 'dadd' 'add' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 31> <Delay = 5.86>
ST_34 : Operation 395 [2/5] (5.86ns)   --->   "%temp_2 = dsub i64 %mul, i64 %mul1" [fft.c:23]   --->   Operation 395 'dsub' 'temp_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 396 [2/5] (5.86ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [fft.c:25]   --->   Operation 396 'dadd' 'add' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 32> <Delay = 5.86>
ST_35 : Operation 397 [1/5] (5.86ns)   --->   "%temp_2 = dsub i64 %mul, i64 %mul1" [fft.c:23]   --->   Operation 397 'dsub' 'temp_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 398 [1/5] (5.86ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [fft.c:25]   --->   Operation 398 'dadd' 'add' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 399 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i64 %add" [fft.c:25]   --->   Operation 399 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>

State 36 <SV = 33> <Delay = 6.97>
ST_36 : Operation 400 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [fft.c:22]   --->   Operation 400 'specregionbegin' 'rbegin2' <Predicate = (icmp_ln9 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 401 [1/1] (0.00ns)   --->   "%rend12_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin2" [fft.c:23]   --->   Operation 401 'specregionend' 'rend12_0' <Predicate = (icmp_ln9 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i64 %temp_2" [fft.c:27]   --->   Operation 402 'bitcast' 'bitcast_ln27' <Predicate = (icmp_ln9 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %shl_ln13_1" [fft.c:25]   --->   Operation 403 'zext' 'zext_ln25' <Predicate = (icmp_ln9 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25)   --->   "%shl_ln25 = shl i128 18446744073709551615, i128 %zext_ln25" [fft.c:25]   --->   Operation 404 'shl' 'shl_ln25' <Predicate = (icmp_ln9 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 405 [1/1] (2.35ns) (out node of the LUT)   --->   "%xor_ln25 = xor i128 %shl_ln25, i128 340282366920938463463374607431768211455" [fft.c:25]   --->   Operation 405 'xor' 'xor_ln25' <Predicate = (icmp_ln9 & !icmp_ln22)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %tmp_4, void %arrayidx42.case.019.0, void %arrayidx42.case.120.0" [fft.c:25]   --->   Operation 406 'br' 'br_ln25' <Predicate = (icmp_ln9 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_1)   --->   "%and_ln25_1 = and i128 %img_0_load_3, i128 %xor_ln25" [fft.c:25]   --->   Operation 407 'and' 'and_ln25_1' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_1)   --->   "%zext_ln25_2 = zext i64 %bitcast_ln25" [fft.c:25]   --->   Operation 408 'zext' 'zext_ln25_2' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_1)   --->   "%shl_ln25_2 = shl i128 %zext_ln25_2, i128 %zext_ln25" [fft.c:25]   --->   Operation 409 'shl' 'shl_ln25_2' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 410 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln25_1 = or i128 %and_ln25_1, i128 %shl_ln25_2" [fft.c:25]   --->   Operation 410 'or' 'or_ln25_1' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 411 [1/1] (2.26ns)   --->   "%store_ln25 = store i128 %or_ln25_1, i8 %img_0_addr_1" [fft.c:25]   --->   Operation 411 'store' 'store_ln25' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_36 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %shl_ln13_1" [fft.c:27]   --->   Operation 412 'zext' 'zext_ln27_2' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%shl_ln27_2 = shl i128 18446744073709551615, i128 %zext_ln27_2" [fft.c:27]   --->   Operation 413 'shl' 'shl_ln27_2' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%xor_ln27_1 = xor i128 %shl_ln27_2, i128 340282366920938463463374607431768211455" [fft.c:27]   --->   Operation 414 'xor' 'xor_ln27_1' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%and_ln27_1 = and i128 %real_0_load_3, i128 %xor_ln27_1" [fft.c:27]   --->   Operation 415 'and' 'and_ln27_1' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%zext_ln27_3 = zext i64 %bitcast_ln27" [fft.c:27]   --->   Operation 416 'zext' 'zext_ln27_3' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%shl_ln27_3 = shl i128 %zext_ln27_3, i128 %zext_ln27_2" [fft.c:27]   --->   Operation 417 'shl' 'shl_ln27_3' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 418 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln27_1 = or i128 %and_ln27_1, i128 %shl_ln27_3" [fft.c:27]   --->   Operation 418 'or' 'or_ln27_1' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 419 [1/1] (2.26ns)   --->   "%store_ln27 = store i128 %or_ln27_1, i8 %real_0_addr_1" [fft.c:27]   --->   Operation 419 'store' 'store_ln27' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_36 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx42.exit18.0" [fft.c:27]   --->   Operation 420 'br' 'br_ln27' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln25)   --->   "%and_ln25 = and i128 %img_1_load_3, i128 %xor_ln25" [fft.c:25]   --->   Operation 421 'and' 'and_ln25' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln25)   --->   "%zext_ln25_1 = zext i64 %bitcast_ln25" [fft.c:25]   --->   Operation 422 'zext' 'zext_ln25_1' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node or_ln25)   --->   "%shl_ln25_1 = shl i128 %zext_ln25_1, i128 %zext_ln25" [fft.c:25]   --->   Operation 423 'shl' 'shl_ln25_1' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 424 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln25 = or i128 %and_ln25, i128 %shl_ln25_1" [fft.c:25]   --->   Operation 424 'or' 'or_ln25' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 425 [1/1] (2.26ns)   --->   "%store_ln25 = store i128 %or_ln25, i8 %img_1_addr_1" [fft.c:25]   --->   Operation 425 'store' 'store_ln25' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_36 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i7 %shl_ln13_1" [fft.c:27]   --->   Operation 426 'zext' 'zext_ln27' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%shl_ln27 = shl i128 18446744073709551615, i128 %zext_ln27" [fft.c:27]   --->   Operation 427 'shl' 'shl_ln27' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%xor_ln27 = xor i128 %shl_ln27, i128 340282366920938463463374607431768211455" [fft.c:27]   --->   Operation 428 'xor' 'xor_ln27' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%and_ln27 = and i128 %real_1_load_3, i128 %xor_ln27" [fft.c:27]   --->   Operation 429 'and' 'and_ln27' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%zext_ln27_1 = zext i64 %bitcast_ln27" [fft.c:27]   --->   Operation 430 'zext' 'zext_ln27_1' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%shl_ln27_1 = shl i128 %zext_ln27_1, i128 %zext_ln27" [fft.c:27]   --->   Operation 431 'shl' 'shl_ln27_1' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 432 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln27 = or i128 %and_ln27, i128 %shl_ln27_1" [fft.c:27]   --->   Operation 432 'or' 'or_ln27' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 433 [1/1] (2.26ns)   --->   "%store_ln27 = store i128 %or_ln27, i8 %real_1_addr_1" [fft.c:27]   --->   Operation 433 'store' 'store_ln27' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_36 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx42.exit18.0" [fft.c:27]   --->   Operation 434 'br' 'br_ln27' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc.0" [fft.c:28]   --->   Operation 435 'br' 'br_ln28' <Predicate = (icmp_ln9 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 436 [1/1] (1.51ns)   --->   "%add_ln9 = add i32 %or_ln10, i32 1" [fft.c:9]   --->   Operation 436 'add' 'add_ln9' <Predicate = (icmp_ln9)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %add_ln9, i32 10, i32 31" [fft.c:9]   --->   Operation 437 'partselect' 'tmp_13' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_36 : Operation 438 [1/1] (1.21ns)   --->   "%icmp_ln9_1 = icmp_slt  i22 %tmp_13, i22 1" [fft.c:9]   --->   Operation 438 'icmp' 'icmp_ln9_1' <Predicate = (icmp_ln9)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9_1, void %for.inc53.0.loopexit, void %fpga_resource_hint.for.body2.5" [fft.c:9]   --->   Operation 439 'br' 'br_ln9' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_36 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53.0"   --->   Operation 440 'br' 'br_ln0' <Predicate = (icmp_ln9 & !icmp_ln9_1)> <Delay = 0.00>
ST_36 : Operation 441 [1/1] (0.00ns)   --->   "%span_2_0_load_1 = load i28 %span_2_0" [fft.c:8]   --->   Operation 441 'load' 'span_2_0_load_1' <Predicate = (!icmp_ln9_1) | (!icmp_ln9)> <Delay = 0.00>
ST_36 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %span_2_0_load_1, i32 1, i32 27" [fft.c:8]   --->   Operation 442 'partselect' 'tmp_14' <Predicate = (!icmp_ln9_1) | (!icmp_ln9)> <Delay = 0.00>
ST_36 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln8 = sext i27 %tmp_14" [fft.c:8]   --->   Operation 443 'sext' 'sext_ln8' <Predicate = (!icmp_ln9_1) | (!icmp_ln9)> <Delay = 0.00>
ST_36 : Operation 444 [1/1] (0.00ns)   --->   "%or_ln8 = or i4 %log_0_load, i4 1" [fft.c:8]   --->   Operation 444 'or' 'or_ln8' <Predicate = (!icmp_ln9_1) | (!icmp_ln9)> <Delay = 0.00>
ST_36 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i4 %or_ln8" [fft.c:9]   --->   Operation 445 'zext' 'zext_ln9' <Predicate = (!icmp_ln9_1) | (!icmp_ln9)> <Delay = 0.00>
ST_36 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i17 @_ssdm_op_PartSelect.i17.i28.i32.i32, i28 %span_2_0_load_1, i32 11, i32 27" [fft.c:9]   --->   Operation 446 'partselect' 'tmp_15' <Predicate = (!icmp_ln9_1) | (!icmp_ln9)> <Delay = 0.00>
ST_36 : Operation 447 [1/1] (1.18ns)   --->   "%icmp_ln9_2 = icmp_slt  i17 %tmp_15, i17 1" [fft.c:9]   --->   Operation 447 'icmp' 'icmp_ln9_2' <Predicate = (!icmp_ln9_1) | (!icmp_ln9)> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9_2, void %for.inc53.1, void %for.body2.1.preheader" [fft.c:9]   --->   Operation 448 'br' 'br_ln9' <Predicate = (!icmp_ln9_1) | (!icmp_ln9)> <Delay = 0.00>
ST_36 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln10_5 = partselect i9 @_ssdm_op_PartSelect.i9.i28.i32.i32, i28 %span_2_0_load_1, i32 1, i32 9" [fft.c:10]   --->   Operation 449 'partselect' 'trunc_ln10_5' <Predicate = (!icmp_ln9_1 & icmp_ln9_2) | (!icmp_ln9 & icmp_ln9_2)> <Delay = 0.00>
ST_36 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln10_7 = partselect i8 @_ssdm_op_PartSelect.i8.i28.i32.i32, i28 %span_2_0_load_1, i32 1, i32 8" [fft.c:10]   --->   Operation 450 'partselect' 'trunc_ln10_7' <Predicate = (!icmp_ln9_1 & icmp_ln9_2) | (!icmp_ln9 & icmp_ln9_2)> <Delay = 0.00>
ST_36 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln11_5 = partselect i10 @_ssdm_op_PartSelect.i10.i28.i32.i32, i28 %span_2_0_load_1, i32 1, i32 10" [fft.c:11]   --->   Operation 451 'partselect' 'trunc_ln11_5' <Predicate = (!icmp_ln9_1 & icmp_ln9_2) | (!icmp_ln9 & icmp_ln9_2)> <Delay = 0.00>
ST_36 : Operation 452 [1/1] (0.27ns)   --->   "%xor_ln11_5 = xor i10 %trunc_ln11_5, i10 1023" [fft.c:11]   --->   Operation 452 'xor' 'xor_ln11_5' <Predicate = (!icmp_ln9_1 & icmp_ln9_2) | (!icmp_ln9 & icmp_ln9_2)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 453 [1/1] (0.84ns)   --->   "%br_ln4 = br void %fpga_resource_hint.for.body2.51" [fft.c:4]   --->   Operation 453 'br' 'br_ln4' <Predicate = (!icmp_ln9_1 & icmp_ln9_2) | (!icmp_ln9 & icmp_ln9_2)> <Delay = 0.84>

State 37 <SV = 34> <Delay = 3.30>
ST_37 : Operation 454 [1/1] (0.00ns)   --->   "%odd_1_1 = phi i32 %add_ln9_1, void %for.inc.1, i32 %sext_ln8, void %for.body2.1.preheader" [fft.c:9]   --->   Operation 454 'phi' 'odd_1_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln10_6 = trunc i32 %odd_1_1" [fft.c:10]   --->   Operation 455 'trunc' 'trunc_ln10_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln10_8 = trunc i32 %odd_1_1" [fft.c:10]   --->   Operation 456 'trunc' 'trunc_ln10_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln10_9 = trunc i32 %odd_1_1" [fft.c:10]   --->   Operation 457 'trunc' 'trunc_ln10_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 458 [1/1] (0.51ns)   --->   "%or_ln11_2 = or i8 %trunc_ln10_8, i8 %trunc_ln10_7" [fft.c:11]   --->   Operation 458 'or' 'or_ln11_2' <Predicate = true> <Delay = 0.51> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 459 [1/1] (0.39ns)   --->   "%or_ln11_3 = or i9 %trunc_ln10_6, i9 %trunc_ln10_5" [fft.c:11]   --->   Operation 459 'or' 'or_ln11_3' <Predicate = true> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 460 [1/1] (0.27ns)   --->   "%and_ln11_1 = and i10 %trunc_ln10_9, i10 %xor_ln11_5" [fft.c:11]   --->   Operation 460 'and' 'and_ln11_1' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 461 [1/1] (0.51ns)   --->   "%xor_ln11_6 = xor i8 %or_ln11_2, i8 %trunc_ln10_7" [fft.c:11]   --->   Operation 461 'xor' 'xor_ln11_6' <Predicate = true> <Delay = 0.51> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 462 [1/1] (0.39ns)   --->   "%xor_ln11_7 = xor i9 %or_ln11_3, i9 %trunc_ln10_5" [fft.c:11]   --->   Operation 462 'xor' 'xor_ln11_7' <Predicate = true> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %xor_ln11_7, i32 8" [fft.c:13]   --->   Operation 463 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln13_5 = zext i8 %xor_ln11_6" [fft.c:13]   --->   Operation 464 'zext' 'zext_ln13_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 465 [1/1] (0.00ns)   --->   "%real_0_addr_2 = getelementptr i128 %real_0, i64 0, i64 %zext_ln13_5" [fft.c:13]   --->   Operation 465 'getelementptr' 'real_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 466 [2/2] (2.26ns)   --->   "%real_0_load_4 = load i8 %real_0_addr_2" [fft.c:13]   --->   Operation 466 'load' 'real_0_load_4' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_37 : Operation 467 [1/1] (0.00ns)   --->   "%real_1_addr_2 = getelementptr i128 %real_1, i64 0, i64 %zext_ln13_5" [fft.c:13]   --->   Operation 467 'getelementptr' 'real_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 468 [2/2] (2.26ns)   --->   "%real_1_load_4 = load i8 %real_1_addr_2" [fft.c:13]   --->   Operation 468 'load' 'real_1_load_4' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_37 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %or_ln11_3, i32 8" [fft.c:13]   --->   Operation 469 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln13_7 = zext i8 %or_ln11_2" [fft.c:13]   --->   Operation 470 'zext' 'zext_ln13_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 471 [1/1] (0.00ns)   --->   "%real_0_addr_3 = getelementptr i128 %real_0, i64 0, i64 %zext_ln13_7" [fft.c:13]   --->   Operation 471 'getelementptr' 'real_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 472 [2/2] (2.26ns)   --->   "%real_0_load_5 = load i8 %real_0_addr_3" [fft.c:13]   --->   Operation 472 'load' 'real_0_load_5' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_37 : Operation 473 [1/1] (0.00ns)   --->   "%real_1_addr_3 = getelementptr i128 %real_1, i64 0, i64 %zext_ln13_7" [fft.c:13]   --->   Operation 473 'getelementptr' 'real_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 474 [2/2] (2.26ns)   --->   "%real_1_load_5 = load i8 %real_1_addr_3" [fft.c:13]   --->   Operation 474 'load' 'real_1_load_5' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 38 <SV = 35> <Delay = 5.48>
ST_38 : Operation 475 [1/1] (0.52ns)   --->   "%or_ln10_1 = or i32 %odd_1_1, i32 %sext_ln8" [fft.c:10]   --->   Operation 475 'or' 'or_ln10_1' <Predicate = true> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 476 [1/1] (0.52ns)   --->   "%xor_ln11_1 = xor i32 %or_ln10_1, i32 %sext_ln8" [fft.c:11]   --->   Operation 476 'xor' 'xor_ln11_1' <Predicate = true> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 477 [1/1] (0.00ns)   --->   "%lshr_ln13_4 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %xor_ln11_1, i32 9, i32 31" [fft.c:13]   --->   Operation 477 'partselect' 'lshr_ln13_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 478 [1/1] (0.00ns)   --->   "%shl_ln13_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_16, i6 0" [fft.c:13]   --->   Operation 478 'bitconcatenate' 'shl_ln13_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 479 [1/2] (2.26ns)   --->   "%real_0_load_4 = load i8 %real_0_addr_2" [fft.c:13]   --->   Operation 479 'load' 'real_0_load_4' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_38 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln13_8 = zext i7 %shl_ln13_2" [fft.c:13]   --->   Operation 480 'zext' 'zext_ln13_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 481 [1/1] (2.37ns)   --->   "%lshr_ln13_7 = lshr i128 %real_0_load_4, i128 %zext_ln13_8" [fft.c:13]   --->   Operation 481 'lshr' 'lshr_ln13_7' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln13_4 = trunc i128 %lshr_ln13_7" [fft.c:13]   --->   Operation 482 'trunc' 'trunc_ln13_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 483 [1/1] (0.00ns)   --->   "%bitcast_ln13_4 = bitcast i64 %trunc_ln13_4" [fft.c:13]   --->   Operation 483 'bitcast' 'bitcast_ln13_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 484 [1/2] (2.26ns)   --->   "%real_1_load_4 = load i8 %real_1_addr_2" [fft.c:13]   --->   Operation 484 'load' 'real_1_load_4' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_38 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln13_9 = zext i7 %shl_ln13_2" [fft.c:13]   --->   Operation 485 'zext' 'zext_ln13_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 486 [1/1] (2.37ns)   --->   "%lshr_ln13_8 = lshr i128 %real_1_load_4, i128 %zext_ln13_9" [fft.c:13]   --->   Operation 486 'lshr' 'lshr_ln13_8' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln13_5 = trunc i128 %lshr_ln13_8" [fft.c:13]   --->   Operation 487 'trunc' 'trunc_ln13_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 488 [1/1] (0.00ns)   --->   "%bitcast_ln13_5 = bitcast i64 %trunc_ln13_5" [fft.c:13]   --->   Operation 488 'bitcast' 'bitcast_ln13_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 489 [1/1] (0.84ns)   --->   "%tmp_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln13_4, i64 %bitcast_ln13_5, i23 %lshr_ln13_4" [fft.c:13]   --->   Operation 489 'mux' 'tmp_2_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 490 [1/1] (0.00ns)   --->   "%lshr_ln13_6 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %or_ln10_1, i32 9, i32 31" [fft.c:13]   --->   Operation 490 'partselect' 'lshr_ln13_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 491 [1/1] (0.00ns)   --->   "%shl_ln13_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_17, i6 0" [fft.c:13]   --->   Operation 491 'bitconcatenate' 'shl_ln13_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 492 [1/2] (2.26ns)   --->   "%real_0_load_5 = load i8 %real_0_addr_3" [fft.c:13]   --->   Operation 492 'load' 'real_0_load_5' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_38 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln13_10 = zext i7 %shl_ln13_3" [fft.c:13]   --->   Operation 493 'zext' 'zext_ln13_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 494 [1/1] (2.37ns)   --->   "%lshr_ln13_9 = lshr i128 %real_0_load_5, i128 %zext_ln13_10" [fft.c:13]   --->   Operation 494 'lshr' 'lshr_ln13_9' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln13_6 = trunc i128 %lshr_ln13_9" [fft.c:13]   --->   Operation 495 'trunc' 'trunc_ln13_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 496 [1/1] (0.00ns)   --->   "%bitcast_ln13_6 = bitcast i64 %trunc_ln13_6" [fft.c:13]   --->   Operation 496 'bitcast' 'bitcast_ln13_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 497 [1/2] (2.26ns)   --->   "%real_1_load_5 = load i8 %real_1_addr_3" [fft.c:13]   --->   Operation 497 'load' 'real_1_load_5' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_38 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln13_11 = zext i7 %shl_ln13_3" [fft.c:13]   --->   Operation 498 'zext' 'zext_ln13_11' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 499 [1/1] (2.37ns)   --->   "%lshr_ln13_10 = lshr i128 %real_1_load_5, i128 %zext_ln13_11" [fft.c:13]   --->   Operation 499 'lshr' 'lshr_ln13_10' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln13_7 = trunc i128 %lshr_ln13_10" [fft.c:13]   --->   Operation 500 'trunc' 'trunc_ln13_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 501 [1/1] (0.00ns)   --->   "%bitcast_ln13_7 = bitcast i64 %trunc_ln13_7" [fft.c:13]   --->   Operation 501 'bitcast' 'bitcast_ln13_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 502 [1/1] (0.84ns)   --->   "%tmp_5_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln13_6, i64 %bitcast_ln13_7, i23 %lshr_ln13_6" [fft.c:13]   --->   Operation 502 'mux' 'tmp_5_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln10_1, i32 9" [fft.c:14]   --->   Operation 503 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>

State 39 <SV = 36> <Delay = 5.86>
ST_39 : Operation 504 [5/5] (5.86ns)   --->   "%temp_s = dadd i64 %tmp_2_1, i64 %tmp_5_1" [fft.c:13]   --->   Operation 504 'dadd' 'temp_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 505 [5/5] (5.86ns)   --->   "%sub_1 = dsub i64 %tmp_2_1, i64 %tmp_5_1" [fft.c:14]   --->   Operation 505 'dsub' 'sub_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 37> <Delay = 5.86>
ST_40 : Operation 506 [4/5] (5.86ns)   --->   "%temp_s = dadd i64 %tmp_2_1, i64 %tmp_5_1" [fft.c:13]   --->   Operation 506 'dadd' 'temp_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 507 [4/5] (5.86ns)   --->   "%sub_1 = dsub i64 %tmp_2_1, i64 %tmp_5_1" [fft.c:14]   --->   Operation 507 'dsub' 'sub_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 5.86>
ST_41 : Operation 508 [3/5] (5.86ns)   --->   "%temp_s = dadd i64 %tmp_2_1, i64 %tmp_5_1" [fft.c:13]   --->   Operation 508 'dadd' 'temp_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 509 [3/5] (5.86ns)   --->   "%sub_1 = dsub i64 %tmp_2_1, i64 %tmp_5_1" [fft.c:14]   --->   Operation 509 'dsub' 'sub_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 39> <Delay = 5.86>
ST_42 : Operation 510 [2/5] (5.86ns)   --->   "%temp_s = dadd i64 %tmp_2_1, i64 %tmp_5_1" [fft.c:13]   --->   Operation 510 'dadd' 'temp_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 511 [2/5] (5.86ns)   --->   "%sub_1 = dsub i64 %tmp_2_1, i64 %tmp_5_1" [fft.c:14]   --->   Operation 511 'dsub' 'sub_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 40> <Delay = 5.86>
ST_43 : Operation 512 [1/5] (5.86ns)   --->   "%temp_s = dadd i64 %tmp_2_1, i64 %tmp_5_1" [fft.c:13]   --->   Operation 512 'dadd' 'temp_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 513 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_s, i64 508, i64 12, i64 18446744073709551615" [fft.c:5]   --->   Operation 513 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 514 [1/5] (5.86ns)   --->   "%sub_1 = dsub i64 %tmp_2_1, i64 %tmp_5_1" [fft.c:14]   --->   Operation 514 'dsub' 'sub_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 41> <Delay = 6.97>
ST_44 : Operation 515 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [fft.c:4]   --->   Operation 515 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i10 %and_ln11_1" [fft.c:11]   --->   Operation 516 'zext' 'zext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 517 [1/1] (0.00ns)   --->   "%rbegin5_1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [fft.c:11]   --->   Operation 517 'specregionbegin' 'rbegin5_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 518 [1/1] (0.00ns)   --->   "%rend6_1 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin5_1" [fft.c:13]   --->   Operation 518 'specregionend' 'rend6_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 519 [1/1] (0.00ns)   --->   "%bitcast_ln14_1 = bitcast i64 %sub_1" [fft.c:14]   --->   Operation 519 'bitcast' 'bitcast_ln14_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i7 %shl_ln13_3" [fft.c:14]   --->   Operation 520 'zext' 'zext_ln14_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln14_1)   --->   "%shl_ln14_3 = shl i128 18446744073709551615, i128 %zext_ln14_3" [fft.c:14]   --->   Operation 521 'shl' 'shl_ln14_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 522 [1/1] (2.35ns) (out node of the LUT)   --->   "%xor_ln14_1 = xor i128 %shl_ln14_3, i128 340282366920938463463374607431768211455" [fft.c:14]   --->   Operation 522 'xor' 'xor_ln14_1' <Predicate = true> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %tmp_18, void %arrayidx42.case.0.1, void %arrayidx42.case.1.1" [fft.c:14]   --->   Operation 523 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_3)   --->   "%and_ln14_3 = and i128 %real_0_load_5, i128 %xor_ln14_1" [fft.c:14]   --->   Operation 524 'and' 'and_ln14_3' <Predicate = (!tmp_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_3)   --->   "%zext_ln14_5 = zext i64 %bitcast_ln14_1" [fft.c:14]   --->   Operation 525 'zext' 'zext_ln14_5' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_44 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_3)   --->   "%shl_ln14_5 = shl i128 %zext_ln14_5, i128 %zext_ln14_3" [fft.c:14]   --->   Operation 526 'shl' 'shl_ln14_5' <Predicate = (!tmp_18)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 527 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln14_3 = or i128 %and_ln14_3, i128 %shl_ln14_5" [fft.c:14]   --->   Operation 527 'or' 'or_ln14_3' <Predicate = (!tmp_18)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 528 [1/1] (2.26ns)   --->   "%store_ln14 = store i128 %or_ln14_3, i8 %real_0_addr_3" [fft.c:14]   --->   Operation 528 'store' 'store_ln14' <Predicate = (!tmp_18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_44 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx42.exit.1" [fft.c:14]   --->   Operation 529 'br' 'br_ln14' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_44 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_2)   --->   "%and_ln14_2 = and i128 %real_1_load_5, i128 %xor_ln14_1" [fft.c:14]   --->   Operation 530 'and' 'and_ln14_2' <Predicate = (tmp_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_2)   --->   "%zext_ln14_4 = zext i64 %bitcast_ln14_1" [fft.c:14]   --->   Operation 531 'zext' 'zext_ln14_4' <Predicate = (tmp_18)> <Delay = 0.00>
ST_44 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_2)   --->   "%shl_ln14_4 = shl i128 %zext_ln14_4, i128 %zext_ln14_3" [fft.c:14]   --->   Operation 532 'shl' 'shl_ln14_4' <Predicate = (tmp_18)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 533 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln14_2 = or i128 %and_ln14_2, i128 %shl_ln14_4" [fft.c:14]   --->   Operation 533 'or' 'or_ln14_2' <Predicate = (tmp_18)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 534 [1/1] (2.26ns)   --->   "%store_ln14 = store i128 %or_ln14_2, i8 %real_1_addr_3" [fft.c:14]   --->   Operation 534 'store' 'store_ln14' <Predicate = (tmp_18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_44 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx42.exit.1" [fft.c:14]   --->   Operation 535 'br' 'br_ln14' <Predicate = (tmp_18)> <Delay = 0.00>
ST_44 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln11_1, i32 9" [fft.c:15]   --->   Operation 536 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 537 [1/1] (0.00ns)   --->   "%bitcast_ln15_1 = bitcast i64 %temp_s" [fft.c:15]   --->   Operation 537 'bitcast' 'bitcast_ln15_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %tmp_19, void %arrayidx1.case.0.1, void %arrayidx1.case.1.1" [fft.c:15]   --->   Operation 538 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 45 <SV = 42> <Delay = 2.26>
ST_45 : Operation 539 [2/2] (2.26ns)   --->   "%real_0_load_6 = load i8 %real_0_addr_2" [fft.c:15]   --->   Operation 539 'load' 'real_0_load_6' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 46 <SV = 43> <Delay = 6.88>
ST_46 : Operation 540 [1/2] (2.26ns)   --->   "%real_0_load_6 = load i8 %real_0_addr_2" [fft.c:15]   --->   Operation 540 'load' 'real_0_load_6' <Predicate = (!tmp_19)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_46 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i7 %shl_ln13_2" [fft.c:15]   --->   Operation 541 'zext' 'zext_ln15_6' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_46 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_3)   --->   "%shl_ln15_6 = shl i128 18446744073709551615, i128 %zext_ln15_6" [fft.c:15]   --->   Operation 542 'shl' 'shl_ln15_6' <Predicate = (!tmp_19)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_3)   --->   "%xor_ln15_3 = xor i128 %shl_ln15_6, i128 340282366920938463463374607431768211455" [fft.c:15]   --->   Operation 543 'xor' 'xor_ln15_3' <Predicate = (!tmp_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_3)   --->   "%and_ln15_3 = and i128 %real_0_load_6, i128 %xor_ln15_3" [fft.c:15]   --->   Operation 544 'and' 'and_ln15_3' <Predicate = (!tmp_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_3)   --->   "%zext_ln15_7 = zext i64 %bitcast_ln15_1" [fft.c:15]   --->   Operation 545 'zext' 'zext_ln15_7' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_46 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_3)   --->   "%shl_ln15_7 = shl i128 %zext_ln15_7, i128 %zext_ln15_6" [fft.c:15]   --->   Operation 546 'shl' 'shl_ln15_7' <Predicate = (!tmp_19)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 547 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln15_3 = or i128 %and_ln15_3, i128 %shl_ln15_7" [fft.c:15]   --->   Operation 547 'or' 'or_ln15_3' <Predicate = (!tmp_19)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 548 [1/1] (2.26ns)   --->   "%store_ln15 = store i128 %or_ln15_3, i8 %real_0_addr_2" [fft.c:15]   --->   Operation 548 'store' 'store_ln15' <Predicate = (!tmp_19)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_46 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln15 = br void %fpga_resource_hint.arrayidx1.exit.31" [fft.c:15]   --->   Operation 549 'br' 'br_ln15' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_46 : Operation 550 [1/2] (2.26ns)   --->   "%real_1_load_6 = load i8 %real_1_addr_2" [fft.c:15]   --->   Operation 550 'load' 'real_1_load_6' <Predicate = (tmp_19)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_46 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i7 %shl_ln13_2" [fft.c:15]   --->   Operation 551 'zext' 'zext_ln15_4' <Predicate = (tmp_19)> <Delay = 0.00>
ST_46 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_2)   --->   "%shl_ln15_4 = shl i128 18446744073709551615, i128 %zext_ln15_4" [fft.c:15]   --->   Operation 552 'shl' 'shl_ln15_4' <Predicate = (tmp_19)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_2)   --->   "%xor_ln15_2 = xor i128 %shl_ln15_4, i128 340282366920938463463374607431768211455" [fft.c:15]   --->   Operation 553 'xor' 'xor_ln15_2' <Predicate = (tmp_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_2)   --->   "%and_ln15_2 = and i128 %real_1_load_6, i128 %xor_ln15_2" [fft.c:15]   --->   Operation 554 'and' 'and_ln15_2' <Predicate = (tmp_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_2)   --->   "%zext_ln15_5 = zext i64 %bitcast_ln15_1" [fft.c:15]   --->   Operation 555 'zext' 'zext_ln15_5' <Predicate = (tmp_19)> <Delay = 0.00>
ST_46 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_2)   --->   "%shl_ln15_5 = shl i128 %zext_ln15_5, i128 %zext_ln15_4" [fft.c:15]   --->   Operation 556 'shl' 'shl_ln15_5' <Predicate = (tmp_19)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 557 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln15_2 = or i128 %and_ln15_2, i128 %shl_ln15_5" [fft.c:15]   --->   Operation 557 'or' 'or_ln15_2' <Predicate = (tmp_19)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 558 [1/1] (2.26ns)   --->   "%store_ln15 = store i128 %or_ln15_2, i8 %real_1_addr_2" [fft.c:15]   --->   Operation 558 'store' 'store_ln15' <Predicate = (tmp_19)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_46 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln15 = br void %fpga_resource_hint.arrayidx1.exit.31" [fft.c:15]   --->   Operation 559 'br' 'br_ln15' <Predicate = (tmp_19)> <Delay = 0.00>
ST_46 : Operation 560 [1/1] (0.00ns)   --->   "%img_0_addr_2 = getelementptr i128 %img_0, i64 0, i64 %zext_ln13_5" [fft.c:17]   --->   Operation 560 'getelementptr' 'img_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 561 [2/2] (2.26ns)   --->   "%img_0_load_4 = load i8 %img_0_addr_2" [fft.c:17]   --->   Operation 561 'load' 'img_0_load_4' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_46 : Operation 562 [1/1] (0.00ns)   --->   "%img_1_addr_2 = getelementptr i128 %img_1, i64 0, i64 %zext_ln13_5" [fft.c:17]   --->   Operation 562 'getelementptr' 'img_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 563 [2/2] (2.26ns)   --->   "%img_1_load_4 = load i8 %img_1_addr_2" [fft.c:17]   --->   Operation 563 'load' 'img_1_load_4' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_46 : Operation 564 [1/1] (0.00ns)   --->   "%img_0_addr_3 = getelementptr i128 %img_0, i64 0, i64 %zext_ln13_7" [fft.c:17]   --->   Operation 564 'getelementptr' 'img_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 565 [2/2] (2.26ns)   --->   "%img_0_load_5 = load i8 %img_0_addr_3" [fft.c:17]   --->   Operation 565 'load' 'img_0_load_5' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_46 : Operation 566 [1/1] (0.00ns)   --->   "%img_1_addr_3 = getelementptr i128 %img_1, i64 0, i64 %zext_ln13_7" [fft.c:17]   --->   Operation 566 'getelementptr' 'img_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 567 [2/2] (2.26ns)   --->   "%img_1_load_5 = load i8 %img_1_addr_3" [fft.c:17]   --->   Operation 567 'load' 'img_1_load_5' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 47 <SV = 42> <Delay = 2.26>
ST_47 : Operation 568 [2/2] (2.26ns)   --->   "%real_1_load_6 = load i8 %real_1_addr_2" [fft.c:15]   --->   Operation 568 'load' 'real_1_load_6' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 48 <SV = 44> <Delay = 5.48>
ST_48 : Operation 569 [1/2] (2.26ns)   --->   "%img_0_load_4 = load i8 %img_0_addr_2" [fft.c:17]   --->   Operation 569 'load' 'img_0_load_4' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_48 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i7 %shl_ln13_2" [fft.c:17]   --->   Operation 570 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 571 [1/1] (2.37ns)   --->   "%lshr_ln17_4 = lshr i128 %img_0_load_4, i128 %zext_ln17_4" [fft.c:17]   --->   Operation 571 'lshr' 'lshr_ln17_4' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln17_4 = trunc i128 %lshr_ln17_4" [fft.c:17]   --->   Operation 572 'trunc' 'trunc_ln17_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 573 [1/1] (0.00ns)   --->   "%bitcast_ln17_4 = bitcast i64 %trunc_ln17_4" [fft.c:17]   --->   Operation 573 'bitcast' 'bitcast_ln17_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 574 [1/2] (2.26ns)   --->   "%img_1_load_4 = load i8 %img_1_addr_2" [fft.c:17]   --->   Operation 574 'load' 'img_1_load_4' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_48 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i7 %shl_ln13_2" [fft.c:17]   --->   Operation 575 'zext' 'zext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 576 [1/1] (2.37ns)   --->   "%lshr_ln17_5 = lshr i128 %img_1_load_4, i128 %zext_ln17_5" [fft.c:17]   --->   Operation 576 'lshr' 'lshr_ln17_5' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln17_5 = trunc i128 %lshr_ln17_5" [fft.c:17]   --->   Operation 577 'trunc' 'trunc_ln17_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 578 [1/1] (0.00ns)   --->   "%bitcast_ln17_5 = bitcast i64 %trunc_ln17_5" [fft.c:17]   --->   Operation 578 'bitcast' 'bitcast_ln17_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 579 [1/1] (0.84ns)   --->   "%tmp_11_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln17_4, i64 %bitcast_ln17_5, i23 %lshr_ln13_4" [fft.c:17]   --->   Operation 579 'mux' 'tmp_11_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 580 [1/2] (2.26ns)   --->   "%img_0_load_5 = load i8 %img_0_addr_3" [fft.c:17]   --->   Operation 580 'load' 'img_0_load_5' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_48 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i7 %shl_ln13_3" [fft.c:17]   --->   Operation 581 'zext' 'zext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 582 [1/1] (2.37ns)   --->   "%lshr_ln17_6 = lshr i128 %img_0_load_5, i128 %zext_ln17_6" [fft.c:17]   --->   Operation 582 'lshr' 'lshr_ln17_6' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln17_6 = trunc i128 %lshr_ln17_6" [fft.c:17]   --->   Operation 583 'trunc' 'trunc_ln17_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 584 [1/1] (0.00ns)   --->   "%bitcast_ln17_6 = bitcast i64 %trunc_ln17_6" [fft.c:17]   --->   Operation 584 'bitcast' 'bitcast_ln17_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 585 [1/2] (2.26ns)   --->   "%img_1_load_5 = load i8 %img_1_addr_3" [fft.c:17]   --->   Operation 585 'load' 'img_1_load_5' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_48 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln17_7 = zext i7 %shl_ln13_3" [fft.c:17]   --->   Operation 586 'zext' 'zext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 587 [1/1] (2.37ns)   --->   "%lshr_ln17_7 = lshr i128 %img_1_load_5, i128 %zext_ln17_7" [fft.c:17]   --->   Operation 587 'lshr' 'lshr_ln17_7' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln17_7 = trunc i128 %lshr_ln17_7" [fft.c:17]   --->   Operation 588 'trunc' 'trunc_ln17_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 589 [1/1] (0.00ns)   --->   "%bitcast_ln17_7 = bitcast i64 %trunc_ln17_7" [fft.c:17]   --->   Operation 589 'bitcast' 'bitcast_ln17_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 590 [1/1] (0.84ns)   --->   "%tmp_14_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln17_6, i64 %bitcast_ln17_7, i23 %lshr_ln13_6" [fft.c:17]   --->   Operation 590 'mux' 'tmp_14_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 45> <Delay = 5.86>
ST_49 : Operation 591 [5/5] (5.86ns)   --->   "%temp_1_1 = dadd i64 %tmp_11_1, i64 %tmp_14_1" [fft.c:17]   --->   Operation 591 'dadd' 'temp_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 592 [5/5] (5.86ns)   --->   "%sub1_1 = dsub i64 %tmp_11_1, i64 %tmp_14_1" [fft.c:18]   --->   Operation 592 'dsub' 'sub1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 46> <Delay = 5.86>
ST_50 : Operation 593 [4/5] (5.86ns)   --->   "%temp_1_1 = dadd i64 %tmp_11_1, i64 %tmp_14_1" [fft.c:17]   --->   Operation 593 'dadd' 'temp_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 594 [4/5] (5.86ns)   --->   "%sub1_1 = dsub i64 %tmp_11_1, i64 %tmp_14_1" [fft.c:18]   --->   Operation 594 'dsub' 'sub1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 47> <Delay = 5.86>
ST_51 : Operation 595 [3/5] (5.86ns)   --->   "%temp_1_1 = dadd i64 %tmp_11_1, i64 %tmp_14_1" [fft.c:17]   --->   Operation 595 'dadd' 'temp_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 596 [3/5] (5.86ns)   --->   "%sub1_1 = dsub i64 %tmp_11_1, i64 %tmp_14_1" [fft.c:18]   --->   Operation 596 'dsub' 'sub1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 48> <Delay = 5.86>
ST_52 : Operation 597 [2/5] (5.86ns)   --->   "%temp_1_1 = dadd i64 %tmp_11_1, i64 %tmp_14_1" [fft.c:17]   --->   Operation 597 'dadd' 'temp_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 598 [2/5] (5.86ns)   --->   "%sub1_1 = dsub i64 %tmp_11_1, i64 %tmp_14_1" [fft.c:18]   --->   Operation 598 'dsub' 'sub1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 49> <Delay = 5.86>
ST_53 : Operation 599 [1/5] (5.86ns)   --->   "%temp_1_1 = dadd i64 %tmp_11_1, i64 %tmp_14_1" [fft.c:17]   --->   Operation 599 'dadd' 'temp_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 600 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_1_1, i64 508, i64 12, i64 18446744073709551615" [fft.c:5]   --->   Operation 600 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 601 [1/5] (5.86ns)   --->   "%sub1_1 = dsub i64 %tmp_11_1, i64 %tmp_14_1" [fft.c:18]   --->   Operation 601 'dsub' 'sub1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 602 [1/1] (0.00ns)   --->   "%bitcast_ln18_1 = bitcast i64 %sub1_1" [fft.c:18]   --->   Operation 602 'bitcast' 'bitcast_ln18_1' <Predicate = true> <Delay = 0.00>

State 54 <SV = 50> <Delay = 6.97>
ST_54 : Operation 603 [1/1] (0.00ns)   --->   "%rbegin1_1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [fft.c:15]   --->   Operation 603 'specregionbegin' 'rbegin1_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 604 [1/1] (0.00ns)   --->   "%rend2_1 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1_1" [fft.c:17]   --->   Operation 604 'specregionend' 'rend2_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i7 %shl_ln13_3" [fft.c:18]   --->   Operation 605 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18_1)   --->   "%shl_ln18_3 = shl i128 18446744073709551615, i128 %zext_ln18_3" [fft.c:18]   --->   Operation 606 'shl' 'shl_ln18_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 607 [1/1] (2.35ns) (out node of the LUT)   --->   "%xor_ln18_1 = xor i128 %shl_ln18_3, i128 340282366920938463463374607431768211455" [fft.c:18]   --->   Operation 607 'xor' 'xor_ln18_1' <Predicate = true> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 608 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %tmp_18, void %arrayidx164.case.0.1, void %arrayidx164.case.1.1" [fft.c:18]   --->   Operation 608 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_3)   --->   "%and_ln18_3 = and i128 %img_0_load_5, i128 %xor_ln18_1" [fft.c:18]   --->   Operation 609 'and' 'and_ln18_3' <Predicate = (!tmp_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_3)   --->   "%zext_ln18_5 = zext i64 %bitcast_ln18_1" [fft.c:18]   --->   Operation 610 'zext' 'zext_ln18_5' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_54 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_3)   --->   "%shl_ln18_5 = shl i128 %zext_ln18_5, i128 %zext_ln18_3" [fft.c:18]   --->   Operation 611 'shl' 'shl_ln18_5' <Predicate = (!tmp_18)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 612 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln18_3 = or i128 %and_ln18_3, i128 %shl_ln18_5" [fft.c:18]   --->   Operation 612 'or' 'or_ln18_3' <Predicate = (!tmp_18)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 613 [1/1] (2.26ns)   --->   "%store_ln18 = store i128 %or_ln18_3, i8 %img_0_addr_3" [fft.c:18]   --->   Operation 613 'store' 'store_ln18' <Predicate = (!tmp_18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_54 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx164.exit.1" [fft.c:18]   --->   Operation 614 'br' 'br_ln18' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_54 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_2)   --->   "%and_ln18_2 = and i128 %img_1_load_5, i128 %xor_ln18_1" [fft.c:18]   --->   Operation 615 'and' 'and_ln18_2' <Predicate = (tmp_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_2)   --->   "%zext_ln18_4 = zext i64 %bitcast_ln18_1" [fft.c:18]   --->   Operation 616 'zext' 'zext_ln18_4' <Predicate = (tmp_18)> <Delay = 0.00>
ST_54 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_2)   --->   "%shl_ln18_4 = shl i128 %zext_ln18_4, i128 %zext_ln18_3" [fft.c:18]   --->   Operation 617 'shl' 'shl_ln18_4' <Predicate = (tmp_18)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 618 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln18_2 = or i128 %and_ln18_2, i128 %shl_ln18_4" [fft.c:18]   --->   Operation 618 'or' 'or_ln18_2' <Predicate = (tmp_18)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 619 [1/1] (2.26ns)   --->   "%store_ln18 = store i128 %or_ln18_2, i8 %img_1_addr_3" [fft.c:18]   --->   Operation 619 'store' 'store_ln18' <Predicate = (tmp_18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_54 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx164.exit.1" [fft.c:18]   --->   Operation 620 'br' 'br_ln18' <Predicate = (tmp_18)> <Delay = 0.00>
ST_54 : Operation 621 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i64 %temp_1_1" [fft.c:19]   --->   Operation 621 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 622 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %tmp_19, void %arrayidx143.case.0.1, void %arrayidx143.case.1.1" [fft.c:19]   --->   Operation 622 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 55 <SV = 51> <Delay = 2.26>
ST_55 : Operation 623 [2/2] (2.26ns)   --->   "%img_0_load_6 = load i8 %img_0_addr_2" [fft.c:19]   --->   Operation 623 'load' 'img_0_load_6' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 56 <SV = 52> <Delay = 6.88>
ST_56 : Operation 624 [1/2] (2.26ns)   --->   "%img_0_load_6 = load i8 %img_0_addr_2" [fft.c:19]   --->   Operation 624 'load' 'img_0_load_6' <Predicate = (!tmp_19)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_56 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i7 %shl_ln13_2" [fft.c:19]   --->   Operation 625 'zext' 'zext_ln19_6' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_56 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_3)   --->   "%shl_ln19_6 = shl i128 18446744073709551615, i128 %zext_ln19_6" [fft.c:19]   --->   Operation 626 'shl' 'shl_ln19_6' <Predicate = (!tmp_19)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_3)   --->   "%xor_ln19_3 = xor i128 %shl_ln19_6, i128 340282366920938463463374607431768211455" [fft.c:19]   --->   Operation 627 'xor' 'xor_ln19_3' <Predicate = (!tmp_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_3)   --->   "%and_ln19_3 = and i128 %img_0_load_6, i128 %xor_ln19_3" [fft.c:19]   --->   Operation 628 'and' 'and_ln19_3' <Predicate = (!tmp_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_3)   --->   "%zext_ln19_7 = zext i64 %bitcast_ln19_1" [fft.c:19]   --->   Operation 629 'zext' 'zext_ln19_7' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_56 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_3)   --->   "%shl_ln19_7 = shl i128 %zext_ln19_7, i128 %zext_ln19_6" [fft.c:19]   --->   Operation 630 'shl' 'shl_ln19_7' <Predicate = (!tmp_19)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 631 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln19_3 = or i128 %and_ln19_3, i128 %shl_ln19_7" [fft.c:19]   --->   Operation 631 'or' 'or_ln19_3' <Predicate = (!tmp_19)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 632 [1/1] (2.26ns)   --->   "%store_ln19 = store i128 %or_ln19_3, i8 %img_0_addr_2" [fft.c:19]   --->   Operation 632 'store' 'store_ln19' <Predicate = (!tmp_19)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_56 : Operation 633 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx143.exit.1" [fft.c:19]   --->   Operation 633 'br' 'br_ln19' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_56 : Operation 634 [1/2] (2.26ns)   --->   "%img_1_load_6 = load i8 %img_1_addr_2" [fft.c:19]   --->   Operation 634 'load' 'img_1_load_6' <Predicate = (tmp_19)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_56 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i7 %shl_ln13_2" [fft.c:19]   --->   Operation 635 'zext' 'zext_ln19_4' <Predicate = (tmp_19)> <Delay = 0.00>
ST_56 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%shl_ln19_4 = shl i128 18446744073709551615, i128 %zext_ln19_4" [fft.c:19]   --->   Operation 636 'shl' 'shl_ln19_4' <Predicate = (tmp_19)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%xor_ln19_2 = xor i128 %shl_ln19_4, i128 340282366920938463463374607431768211455" [fft.c:19]   --->   Operation 637 'xor' 'xor_ln19_2' <Predicate = (tmp_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%and_ln19_2 = and i128 %img_1_load_6, i128 %xor_ln19_2" [fft.c:19]   --->   Operation 638 'and' 'and_ln19_2' <Predicate = (tmp_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%zext_ln19_5 = zext i64 %bitcast_ln19_1" [fft.c:19]   --->   Operation 639 'zext' 'zext_ln19_5' <Predicate = (tmp_19)> <Delay = 0.00>
ST_56 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%shl_ln19_5 = shl i128 %zext_ln19_5, i128 %zext_ln19_4" [fft.c:19]   --->   Operation 640 'shl' 'shl_ln19_5' <Predicate = (tmp_19)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 641 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln19_2 = or i128 %and_ln19_2, i128 %shl_ln19_5" [fft.c:19]   --->   Operation 641 'or' 'or_ln19_2' <Predicate = (tmp_19)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 642 [1/1] (2.26ns)   --->   "%store_ln19 = store i128 %or_ln19_2, i8 %img_1_addr_2" [fft.c:19]   --->   Operation 642 'store' 'store_ln19' <Predicate = (tmp_19)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_56 : Operation 643 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx143.exit.1" [fft.c:19]   --->   Operation 643 'br' 'br_ln19' <Predicate = (tmp_19)> <Delay = 0.00>
ST_56 : Operation 644 [1/1] (1.72ns)   --->   "%shl_ln21_1 = shl i16 %zext_ln11_1, i16 %zext_ln9" [fft.c:21]   --->   Operation 644 'shl' 'shl_ln21_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln21_2 = trunc i16 %shl_ln21_1" [fft.c:21]   --->   Operation 645 'trunc' 'trunc_ln21_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 646 [1/1] (0.00ns)   --->   "%trunc_ln21_3 = trunc i16 %shl_ln21_1" [fft.c:21]   --->   Operation 646 'trunc' 'trunc_ln21_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 647 [1/1] (0.94ns)   --->   "%icmp_ln22_1 = icmp_eq  i10 %trunc_ln21_2, i10 0" [fft.c:22]   --->   Operation 647 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 648 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_1, void %fpga_resource_hint.if.then.11, void %for.inc.1" [fft.c:22]   --->   Operation 648 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 649 [1/1] (0.00ns)   --->   "%lshr_ln23_2 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %shl_ln21_1, i32 8, i32 9" [fft.c:23]   --->   Operation 649 'partselect' 'lshr_ln23_2' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_56 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %shl_ln21_1, i32 7" [fft.c:23]   --->   Operation 650 'bitselect' 'tmp_20' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>

State 57 <SV = 51> <Delay = 2.26>
ST_57 : Operation 651 [2/2] (2.26ns)   --->   "%img_1_load_6 = load i8 %img_1_addr_2" [fft.c:19]   --->   Operation 651 'load' 'img_1_load_6' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 58 <SV = 53> <Delay = 2.26>
ST_58 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i7 %trunc_ln21_3" [fft.c:23]   --->   Operation 652 'zext' 'zext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 653 [1/1] (0.00ns)   --->   "%real_twid_0_addr_1 = getelementptr i128 %real_twid_0, i64 0, i64 %zext_ln23_3" [fft.c:23]   --->   Operation 653 'getelementptr' 'real_twid_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 654 [2/2] (2.26ns)   --->   "%real_twid_0_load_1 = load i7 %real_twid_0_addr_1" [fft.c:23]   --->   Operation 654 'load' 'real_twid_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_58 : Operation 655 [1/1] (0.00ns)   --->   "%real_twid_1_addr_1 = getelementptr i128 %real_twid_1, i64 0, i64 %zext_ln23_3" [fft.c:23]   --->   Operation 655 'getelementptr' 'real_twid_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 656 [2/2] (2.26ns)   --->   "%real_twid_1_load_1 = load i7 %real_twid_1_addr_1" [fft.c:23]   --->   Operation 656 'load' 'real_twid_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_58 : Operation 657 [2/2] (2.26ns)   --->   "%real_0_load_7 = load i8 %real_0_addr_3" [fft.c:23]   --->   Operation 657 'load' 'real_0_load_7' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_58 : Operation 658 [2/2] (2.26ns)   --->   "%real_1_load_7 = load i8 %real_1_addr_3" [fft.c:23]   --->   Operation 658 'load' 'real_1_load_7' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_58 : Operation 659 [1/1] (0.00ns)   --->   "%img_twid_0_addr_1 = getelementptr i128 %img_twid_0, i64 0, i64 %zext_ln23_3" [fft.c:24]   --->   Operation 659 'getelementptr' 'img_twid_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 660 [2/2] (2.26ns)   --->   "%img_twid_0_load_1 = load i7 %img_twid_0_addr_1" [fft.c:24]   --->   Operation 660 'load' 'img_twid_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_58 : Operation 661 [1/1] (0.00ns)   --->   "%img_twid_1_addr_1 = getelementptr i128 %img_twid_1, i64 0, i64 %zext_ln23_3" [fft.c:24]   --->   Operation 661 'getelementptr' 'img_twid_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 662 [2/2] (2.26ns)   --->   "%img_twid_1_load_1 = load i7 %img_twid_1_addr_1" [fft.c:24]   --->   Operation 662 'load' 'img_twid_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_58 : Operation 663 [2/2] (2.26ns)   --->   "%img_0_load_7 = load i8 %img_0_addr_3" [fft.c:24]   --->   Operation 663 'load' 'img_0_load_7' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_58 : Operation 664 [2/2] (2.26ns)   --->   "%img_1_load_7 = load i8 %img_1_addr_3" [fft.c:24]   --->   Operation 664 'load' 'img_1_load_7' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 59 <SV = 54> <Delay = 5.48>
ST_59 : Operation 665 [1/1] (0.00ns)   --->   "%shl_ln23_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_20, i6 0" [fft.c:23]   --->   Operation 665 'bitconcatenate' 'shl_ln23_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 666 [1/2] (2.26ns)   --->   "%real_twid_0_load_1 = load i7 %real_twid_0_addr_1" [fft.c:23]   --->   Operation 666 'load' 'real_twid_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_59 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i7 %shl_ln23_1" [fft.c:23]   --->   Operation 667 'zext' 'zext_ln23_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 668 [1/1] (2.37ns)   --->   "%lshr_ln23_5 = lshr i128 %real_twid_0_load_1, i128 %zext_ln23_6" [fft.c:23]   --->   Operation 668 'lshr' 'lshr_ln23_5' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln23_4 = trunc i128 %lshr_ln23_5" [fft.c:23]   --->   Operation 669 'trunc' 'trunc_ln23_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 670 [1/1] (0.00ns)   --->   "%bitcast_ln23_4 = bitcast i64 %trunc_ln23_4" [fft.c:23]   --->   Operation 670 'bitcast' 'bitcast_ln23_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 671 [1/2] (2.26ns)   --->   "%real_twid_1_load_1 = load i7 %real_twid_1_addr_1" [fft.c:23]   --->   Operation 671 'load' 'real_twid_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_59 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i7 %shl_ln23_1" [fft.c:23]   --->   Operation 672 'zext' 'zext_ln23_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 673 [1/1] (2.37ns)   --->   "%lshr_ln23_6 = lshr i128 %real_twid_1_load_1, i128 %zext_ln23_7" [fft.c:23]   --->   Operation 673 'lshr' 'lshr_ln23_6' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln23_5 = trunc i128 %lshr_ln23_6" [fft.c:23]   --->   Operation 674 'trunc' 'trunc_ln23_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 675 [1/1] (0.00ns)   --->   "%bitcast_ln23_5 = bitcast i64 %trunc_ln23_5" [fft.c:23]   --->   Operation 675 'bitcast' 'bitcast_ln23_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 676 [1/1] (0.84ns)   --->   "%tmp_21_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln23_4, i64 %bitcast_ln23_5, i2 %lshr_ln23_2" [fft.c:23]   --->   Operation 676 'mux' 'tmp_21_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 677 [1/2] (2.26ns)   --->   "%real_0_load_7 = load i8 %real_0_addr_3" [fft.c:23]   --->   Operation 677 'load' 'real_0_load_7' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_59 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i7 %shl_ln13_3" [fft.c:23]   --->   Operation 678 'zext' 'zext_ln23_8' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 679 [1/1] (2.37ns)   --->   "%lshr_ln23_7 = lshr i128 %real_0_load_7, i128 %zext_ln23_8" [fft.c:23]   --->   Operation 679 'lshr' 'lshr_ln23_7' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 680 [1/1] (0.00ns)   --->   "%trunc_ln23_6 = trunc i128 %lshr_ln23_7" [fft.c:23]   --->   Operation 680 'trunc' 'trunc_ln23_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 681 [1/1] (0.00ns)   --->   "%bitcast_ln23_6 = bitcast i64 %trunc_ln23_6" [fft.c:23]   --->   Operation 681 'bitcast' 'bitcast_ln23_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 682 [1/2] (2.26ns)   --->   "%real_1_load_7 = load i8 %real_1_addr_3" [fft.c:23]   --->   Operation 682 'load' 'real_1_load_7' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_59 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i7 %shl_ln13_3" [fft.c:23]   --->   Operation 683 'zext' 'zext_ln23_9' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 684 [1/1] (2.37ns)   --->   "%lshr_ln23_8 = lshr i128 %real_1_load_7, i128 %zext_ln23_9" [fft.c:23]   --->   Operation 684 'lshr' 'lshr_ln23_8' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln23_7 = trunc i128 %lshr_ln23_8" [fft.c:23]   --->   Operation 685 'trunc' 'trunc_ln23_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 686 [1/1] (0.00ns)   --->   "%bitcast_ln23_7 = bitcast i64 %trunc_ln23_7" [fft.c:23]   --->   Operation 686 'bitcast' 'bitcast_ln23_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 687 [1/1] (0.84ns)   --->   "%tmp_24_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln23_6, i64 %bitcast_ln23_7, i23 %lshr_ln13_6" [fft.c:23]   --->   Operation 687 'mux' 'tmp_24_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 688 [1/2] (2.26ns)   --->   "%img_twid_0_load_1 = load i7 %img_twid_0_addr_1" [fft.c:24]   --->   Operation 688 'load' 'img_twid_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_59 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i7 %shl_ln23_1" [fft.c:24]   --->   Operation 689 'zext' 'zext_ln24_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 690 [1/1] (2.37ns)   --->   "%lshr_ln24_4 = lshr i128 %img_twid_0_load_1, i128 %zext_ln24_4" [fft.c:24]   --->   Operation 690 'lshr' 'lshr_ln24_4' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln24_4 = trunc i128 %lshr_ln24_4" [fft.c:24]   --->   Operation 691 'trunc' 'trunc_ln24_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 692 [1/1] (0.00ns)   --->   "%bitcast_ln24_4 = bitcast i64 %trunc_ln24_4" [fft.c:24]   --->   Operation 692 'bitcast' 'bitcast_ln24_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 693 [1/2] (2.26ns)   --->   "%img_twid_1_load_1 = load i7 %img_twid_1_addr_1" [fft.c:24]   --->   Operation 693 'load' 'img_twid_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_59 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i7 %shl_ln23_1" [fft.c:24]   --->   Operation 694 'zext' 'zext_ln24_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 695 [1/1] (2.37ns)   --->   "%lshr_ln24_5 = lshr i128 %img_twid_1_load_1, i128 %zext_ln24_5" [fft.c:24]   --->   Operation 695 'lshr' 'lshr_ln24_5' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln24_5 = trunc i128 %lshr_ln24_5" [fft.c:24]   --->   Operation 696 'trunc' 'trunc_ln24_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 697 [1/1] (0.00ns)   --->   "%bitcast_ln24_5 = bitcast i64 %trunc_ln24_5" [fft.c:24]   --->   Operation 697 'bitcast' 'bitcast_ln24_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 698 [1/1] (0.84ns)   --->   "%tmp_27_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln24_4, i64 %bitcast_ln24_5, i2 %lshr_ln23_2" [fft.c:24]   --->   Operation 698 'mux' 'tmp_27_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 699 [1/2] (2.26ns)   --->   "%img_0_load_7 = load i8 %img_0_addr_3" [fft.c:24]   --->   Operation 699 'load' 'img_0_load_7' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_59 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln24_6 = zext i7 %shl_ln13_3" [fft.c:24]   --->   Operation 700 'zext' 'zext_ln24_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 701 [1/1] (2.37ns)   --->   "%lshr_ln24_6 = lshr i128 %img_0_load_7, i128 %zext_ln24_6" [fft.c:24]   --->   Operation 701 'lshr' 'lshr_ln24_6' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 702 [1/1] (0.00ns)   --->   "%trunc_ln24_6 = trunc i128 %lshr_ln24_6" [fft.c:24]   --->   Operation 702 'trunc' 'trunc_ln24_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 703 [1/1] (0.00ns)   --->   "%bitcast_ln24_6 = bitcast i64 %trunc_ln24_6" [fft.c:24]   --->   Operation 703 'bitcast' 'bitcast_ln24_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 704 [1/2] (2.26ns)   --->   "%img_1_load_7 = load i8 %img_1_addr_3" [fft.c:24]   --->   Operation 704 'load' 'img_1_load_7' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_59 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln24_7 = zext i7 %shl_ln13_3" [fft.c:24]   --->   Operation 705 'zext' 'zext_ln24_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 706 [1/1] (2.37ns)   --->   "%lshr_ln24_7 = lshr i128 %img_1_load_7, i128 %zext_ln24_7" [fft.c:24]   --->   Operation 706 'lshr' 'lshr_ln24_7' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln24_7 = trunc i128 %lshr_ln24_7" [fft.c:24]   --->   Operation 707 'trunc' 'trunc_ln24_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 708 [1/1] (0.00ns)   --->   "%bitcast_ln24_7 = bitcast i64 %trunc_ln24_7" [fft.c:24]   --->   Operation 708 'bitcast' 'bitcast_ln24_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 709 [1/1] (0.84ns)   --->   "%tmp_30_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln24_6, i64 %bitcast_ln24_7, i23 %lshr_ln13_6" [fft.c:24]   --->   Operation 709 'mux' 'tmp_30_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 55> <Delay = 7.14>
ST_60 : Operation 710 [5/5] (6.50ns)   --->   "%mul_1 = dmul i64 %tmp_21_1, i64 %tmp_24_1" [fft.c:23]   --->   Operation 710 'dmul' 'mul_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 711 [5/5] (6.50ns)   --->   "%mul1_1 = dmul i64 %tmp_27_1, i64 %tmp_30_1" [fft.c:24]   --->   Operation 711 'dmul' 'mul1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 712 [5/5] (7.14ns)   --->   "%mul2_1 = dmul i64 %tmp_21_1, i64 %tmp_30_1" [fft.c:25]   --->   Operation 712 'dmul' 'mul2_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 713 [5/5] (7.14ns)   --->   "%mul3_1 = dmul i64 %tmp_27_1, i64 %tmp_24_1" [fft.c:26]   --->   Operation 713 'dmul' 'mul3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 56> <Delay = 7.14>
ST_61 : Operation 714 [4/5] (6.50ns)   --->   "%mul_1 = dmul i64 %tmp_21_1, i64 %tmp_24_1" [fft.c:23]   --->   Operation 714 'dmul' 'mul_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 715 [4/5] (6.50ns)   --->   "%mul1_1 = dmul i64 %tmp_27_1, i64 %tmp_30_1" [fft.c:24]   --->   Operation 715 'dmul' 'mul1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 716 [4/5] (7.14ns)   --->   "%mul2_1 = dmul i64 %tmp_21_1, i64 %tmp_30_1" [fft.c:25]   --->   Operation 716 'dmul' 'mul2_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 717 [4/5] (7.14ns)   --->   "%mul3_1 = dmul i64 %tmp_27_1, i64 %tmp_24_1" [fft.c:26]   --->   Operation 717 'dmul' 'mul3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 57> <Delay = 7.14>
ST_62 : Operation 718 [3/5] (6.50ns)   --->   "%mul_1 = dmul i64 %tmp_21_1, i64 %tmp_24_1" [fft.c:23]   --->   Operation 718 'dmul' 'mul_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 719 [3/5] (6.50ns)   --->   "%mul1_1 = dmul i64 %tmp_27_1, i64 %tmp_30_1" [fft.c:24]   --->   Operation 719 'dmul' 'mul1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 720 [3/5] (7.14ns)   --->   "%mul2_1 = dmul i64 %tmp_21_1, i64 %tmp_30_1" [fft.c:25]   --->   Operation 720 'dmul' 'mul2_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 721 [3/5] (7.14ns)   --->   "%mul3_1 = dmul i64 %tmp_27_1, i64 %tmp_24_1" [fft.c:26]   --->   Operation 721 'dmul' 'mul3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 58> <Delay = 7.14>
ST_63 : Operation 722 [2/5] (6.50ns)   --->   "%mul_1 = dmul i64 %tmp_21_1, i64 %tmp_24_1" [fft.c:23]   --->   Operation 722 'dmul' 'mul_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 723 [2/5] (6.50ns)   --->   "%mul1_1 = dmul i64 %tmp_27_1, i64 %tmp_30_1" [fft.c:24]   --->   Operation 723 'dmul' 'mul1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 724 [2/5] (7.14ns)   --->   "%mul2_1 = dmul i64 %tmp_21_1, i64 %tmp_30_1" [fft.c:25]   --->   Operation 724 'dmul' 'mul2_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 725 [2/5] (7.14ns)   --->   "%mul3_1 = dmul i64 %tmp_27_1, i64 %tmp_24_1" [fft.c:26]   --->   Operation 725 'dmul' 'mul3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 59> <Delay = 7.14>
ST_64 : Operation 726 [1/5] (6.50ns)   --->   "%mul_1 = dmul i64 %tmp_21_1, i64 %tmp_24_1" [fft.c:23]   --->   Operation 726 'dmul' 'mul_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 727 [1/1] (0.00ns)   --->   "%specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul_1, i64 510, i64 12, i64 18446744073709551615" [fft.c:24]   --->   Operation 727 'specfucore' 'specfucore_ln24' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 728 [1/5] (6.50ns)   --->   "%mul1_1 = dmul i64 %tmp_27_1, i64 %tmp_30_1" [fft.c:24]   --->   Operation 728 'dmul' 'mul1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 729 [1/1] (0.00ns)   --->   "%specfucore_ln23 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul1_1, i64 510, i64 12, i64 18446744073709551615" [fft.c:23]   --->   Operation 729 'specfucore' 'specfucore_ln23' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 730 [1/5] (7.14ns)   --->   "%mul2_1 = dmul i64 %tmp_21_1, i64 %tmp_30_1" [fft.c:25]   --->   Operation 730 'dmul' 'mul2_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 731 [1/5] (7.14ns)   --->   "%mul3_1 = dmul i64 %tmp_27_1, i64 %tmp_24_1" [fft.c:26]   --->   Operation 731 'dmul' 'mul3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 60> <Delay = 5.86>
ST_65 : Operation 732 [5/5] (5.86ns)   --->   "%temp_2_1 = dsub i64 %mul_1, i64 %mul1_1" [fft.c:23]   --->   Operation 732 'dsub' 'temp_2_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 733 [5/5] (5.86ns)   --->   "%add_1 = dadd i64 %mul2_1, i64 %mul3_1" [fft.c:25]   --->   Operation 733 'dadd' 'add_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 61> <Delay = 5.86>
ST_66 : Operation 734 [4/5] (5.86ns)   --->   "%temp_2_1 = dsub i64 %mul_1, i64 %mul1_1" [fft.c:23]   --->   Operation 734 'dsub' 'temp_2_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 735 [4/5] (5.86ns)   --->   "%add_1 = dadd i64 %mul2_1, i64 %mul3_1" [fft.c:25]   --->   Operation 735 'dadd' 'add_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 62> <Delay = 5.86>
ST_67 : Operation 736 [3/5] (5.86ns)   --->   "%temp_2_1 = dsub i64 %mul_1, i64 %mul1_1" [fft.c:23]   --->   Operation 736 'dsub' 'temp_2_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 737 [3/5] (5.86ns)   --->   "%add_1 = dadd i64 %mul2_1, i64 %mul3_1" [fft.c:25]   --->   Operation 737 'dadd' 'add_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 63> <Delay = 5.86>
ST_68 : Operation 738 [2/5] (5.86ns)   --->   "%temp_2_1 = dsub i64 %mul_1, i64 %mul1_1" [fft.c:23]   --->   Operation 738 'dsub' 'temp_2_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 739 [2/5] (5.86ns)   --->   "%add_1 = dadd i64 %mul2_1, i64 %mul3_1" [fft.c:25]   --->   Operation 739 'dadd' 'add_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 64> <Delay = 5.86>
ST_69 : Operation 740 [1/5] (5.86ns)   --->   "%temp_2_1 = dsub i64 %mul_1, i64 %mul1_1" [fft.c:23]   --->   Operation 740 'dsub' 'temp_2_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 741 [1/5] (5.86ns)   --->   "%add_1 = dadd i64 %mul2_1, i64 %mul3_1" [fft.c:25]   --->   Operation 741 'dadd' 'add_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 742 [1/1] (0.00ns)   --->   "%bitcast_ln27_1 = bitcast i64 %temp_2_1" [fft.c:27]   --->   Operation 742 'bitcast' 'bitcast_ln27_1' <Predicate = true> <Delay = 0.00>

State 70 <SV = 65> <Delay = 6.97>
ST_70 : Operation 743 [1/1] (0.00ns)   --->   "%rbegin2_1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [fft.c:22]   --->   Operation 743 'specregionbegin' 'rbegin2_1' <Predicate = (icmp_ln9_2 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 744 [1/1] (0.00ns)   --->   "%rend12_1 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin2_1" [fft.c:23]   --->   Operation 744 'specregionend' 'rend12_1' <Predicate = (icmp_ln9_2 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 745 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i64 %add_1" [fft.c:25]   --->   Operation 745 'bitcast' 'bitcast_ln25_1' <Predicate = (icmp_ln9_2 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln25_3 = zext i7 %shl_ln13_3" [fft.c:25]   --->   Operation 746 'zext' 'zext_ln25_3' <Predicate = (icmp_ln9_2 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25_1)   --->   "%shl_ln25_3 = shl i128 18446744073709551615, i128 %zext_ln25_3" [fft.c:25]   --->   Operation 747 'shl' 'shl_ln25_3' <Predicate = (icmp_ln9_2 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 748 [1/1] (2.35ns) (out node of the LUT)   --->   "%xor_ln25_1 = xor i128 %shl_ln25_3, i128 340282366920938463463374607431768211455" [fft.c:25]   --->   Operation 748 'xor' 'xor_ln25_1' <Predicate = (icmp_ln9_2 & !icmp_ln22_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 749 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %tmp_18, void %arrayidx42.case.019.1, void %arrayidx42.case.120.1" [fft.c:25]   --->   Operation 749 'br' 'br_ln25' <Predicate = (icmp_ln9_2 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_3)   --->   "%and_ln25_3 = and i128 %img_0_load_7, i128 %xor_ln25_1" [fft.c:25]   --->   Operation 750 'and' 'and_ln25_3' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_3)   --->   "%zext_ln25_5 = zext i64 %bitcast_ln25_1" [fft.c:25]   --->   Operation 751 'zext' 'zext_ln25_5' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_3)   --->   "%shl_ln25_5 = shl i128 %zext_ln25_5, i128 %zext_ln25_3" [fft.c:25]   --->   Operation 752 'shl' 'shl_ln25_5' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 753 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln25_3 = or i128 %and_ln25_3, i128 %shl_ln25_5" [fft.c:25]   --->   Operation 753 'or' 'or_ln25_3' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 754 [1/1] (2.26ns)   --->   "%store_ln25 = store i128 %or_ln25_3, i8 %img_0_addr_3" [fft.c:25]   --->   Operation 754 'store' 'store_ln25' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_70 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i7 %shl_ln13_3" [fft.c:27]   --->   Operation 755 'zext' 'zext_ln27_6' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%shl_ln27_6 = shl i128 18446744073709551615, i128 %zext_ln27_6" [fft.c:27]   --->   Operation 756 'shl' 'shl_ln27_6' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%xor_ln27_3 = xor i128 %shl_ln27_6, i128 340282366920938463463374607431768211455" [fft.c:27]   --->   Operation 757 'xor' 'xor_ln27_3' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%and_ln27_3 = and i128 %real_0_load_7, i128 %xor_ln27_3" [fft.c:27]   --->   Operation 758 'and' 'and_ln27_3' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%zext_ln27_7 = zext i64 %bitcast_ln27_1" [fft.c:27]   --->   Operation 759 'zext' 'zext_ln27_7' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%shl_ln27_7 = shl i128 %zext_ln27_7, i128 %zext_ln27_6" [fft.c:27]   --->   Operation 760 'shl' 'shl_ln27_7' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 761 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln27_3 = or i128 %and_ln27_3, i128 %shl_ln27_7" [fft.c:27]   --->   Operation 761 'or' 'or_ln27_3' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 762 [1/1] (2.26ns)   --->   "%store_ln27 = store i128 %or_ln27_3, i8 %real_0_addr_3" [fft.c:27]   --->   Operation 762 'store' 'store_ln27' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_70 : Operation 763 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx42.exit18.1" [fft.c:27]   --->   Operation 763 'br' 'br_ln27' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_2)   --->   "%and_ln25_2 = and i128 %img_1_load_7, i128 %xor_ln25_1" [fft.c:25]   --->   Operation 764 'and' 'and_ln25_2' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_2)   --->   "%zext_ln25_4 = zext i64 %bitcast_ln25_1" [fft.c:25]   --->   Operation 765 'zext' 'zext_ln25_4' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_2)   --->   "%shl_ln25_4 = shl i128 %zext_ln25_4, i128 %zext_ln25_3" [fft.c:25]   --->   Operation 766 'shl' 'shl_ln25_4' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 767 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln25_2 = or i128 %and_ln25_2, i128 %shl_ln25_4" [fft.c:25]   --->   Operation 767 'or' 'or_ln25_2' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 768 [1/1] (2.26ns)   --->   "%store_ln25 = store i128 %or_ln25_2, i8 %img_1_addr_3" [fft.c:25]   --->   Operation 768 'store' 'store_ln25' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_70 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i7 %shl_ln13_3" [fft.c:27]   --->   Operation 769 'zext' 'zext_ln27_4' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%shl_ln27_4 = shl i128 18446744073709551615, i128 %zext_ln27_4" [fft.c:27]   --->   Operation 770 'shl' 'shl_ln27_4' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%xor_ln27_2 = xor i128 %shl_ln27_4, i128 340282366920938463463374607431768211455" [fft.c:27]   --->   Operation 771 'xor' 'xor_ln27_2' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%and_ln27_2 = and i128 %real_1_load_7, i128 %xor_ln27_2" [fft.c:27]   --->   Operation 772 'and' 'and_ln27_2' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%zext_ln27_5 = zext i64 %bitcast_ln27_1" [fft.c:27]   --->   Operation 773 'zext' 'zext_ln27_5' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%shl_ln27_5 = shl i128 %zext_ln27_5, i128 %zext_ln27_4" [fft.c:27]   --->   Operation 774 'shl' 'shl_ln27_5' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 775 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln27_2 = or i128 %and_ln27_2, i128 %shl_ln27_5" [fft.c:27]   --->   Operation 775 'or' 'or_ln27_2' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 776 [1/1] (2.26ns)   --->   "%store_ln27 = store i128 %or_ln27_2, i8 %real_1_addr_3" [fft.c:27]   --->   Operation 776 'store' 'store_ln27' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_70 : Operation 777 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx42.exit18.1" [fft.c:27]   --->   Operation 777 'br' 'br_ln27' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 778 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc.1" [fft.c:28]   --->   Operation 778 'br' 'br_ln28' <Predicate = (icmp_ln9_2 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 779 [1/1] (1.51ns)   --->   "%add_ln9_1 = add i32 %or_ln10_1, i32 1" [fft.c:9]   --->   Operation 779 'add' 'add_ln9_1' <Predicate = (icmp_ln9_2)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 780 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %add_ln9_1, i32 10, i32 31" [fft.c:9]   --->   Operation 780 'partselect' 'tmp_21' <Predicate = (icmp_ln9_2)> <Delay = 0.00>
ST_70 : Operation 781 [1/1] (1.21ns)   --->   "%icmp_ln9_3 = icmp_slt  i22 %tmp_21, i22 1" [fft.c:9]   --->   Operation 781 'icmp' 'icmp_ln9_3' <Predicate = (icmp_ln9_2)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 782 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9_3, void %for.inc53.1.loopexit, void %fpga_resource_hint.for.body2.51" [fft.c:9]   --->   Operation 782 'br' 'br_ln9' <Predicate = (icmp_ln9_2)> <Delay = 0.00>
ST_70 : Operation 783 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53.1"   --->   Operation 783 'br' 'br_ln0' <Predicate = (icmp_ln9_2 & !icmp_ln9_3)> <Delay = 0.00>
ST_70 : Operation 784 [1/1] (0.00ns)   --->   "%span_2_0_load_2 = load i28 %span_2_0" [fft.c:8]   --->   Operation 784 'load' 'span_2_0_load_2' <Predicate = (!icmp_ln9_3) | (!icmp_ln9_2)> <Delay = 0.00>
ST_70 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i26 @_ssdm_op_PartSelect.i26.i28.i32.i32, i28 %span_2_0_load_2, i32 2, i32 27" [fft.c:8]   --->   Operation 785 'partselect' 'tmp_22' <Predicate = (!icmp_ln9_3) | (!icmp_ln9_2)> <Delay = 0.00>
ST_70 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln8_1 = sext i26 %tmp_22" [fft.c:8]   --->   Operation 786 'sext' 'sext_ln8_1' <Predicate = (!icmp_ln9_3) | (!icmp_ln9_2)> <Delay = 0.00>
ST_70 : Operation 787 [1/1] (1.01ns)   --->   "%add_ln8 = add i4 %log_0_load, i4 2" [fft.c:8]   --->   Operation 787 'add' 'add_ln8' <Predicate = (!icmp_ln9_3) | (!icmp_ln9_2)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 788 [1/1] (0.84ns)   --->   "%store_ln8 = store i28 %sext_ln8_1, i28 %span_2_0" [fft.c:8]   --->   Operation 788 'store' 'store_ln8' <Predicate = (!icmp_ln9_3) | (!icmp_ln9_2)> <Delay = 0.84>
ST_70 : Operation 789 [1/1] (0.84ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %log_0" [fft.c:8]   --->   Operation 789 'store' 'store_ln8' <Predicate = (!icmp_ln9_3) | (!icmp_ln9_2)> <Delay = 0.84>
ST_70 : Operation 790 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.cond.0" [fft.c:8]   --->   Operation 790 'br' 'br_ln8' <Predicate = (!icmp_ln9_3) | (!icmp_ln9_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.844ns
The critical path consists of the following:
	'alloca' operation ('span_2_0') [10]  (0 ns)
	'store' operation ('store_ln8', fft.c:8) of constant 512 on local variable 'span_2_0' [28]  (0.844 ns)

 <State 2>: 1.68ns
The critical path consists of the following:
	'load' operation ('span_2_0_load', fft.c:9) on local variable 'span_2_0' [37]  (0 ns)
	'icmp' operation ('icmp_ln9', fft.c:9) [43]  (1.19 ns)
	blocking operation 0.485 ns on control path)

 <State 3>: 3.3ns
The critical path consists of the following:
	'phi' operation ('odd_1_0', fft.c:9) with incoming values : ('span_2_0_cast', fft.c:9) ('add_ln9', fft.c:9) [52]  (0 ns)
	'or' operation ('or_ln11', fft.c:11) [58]  (0.517 ns)
	'xor' operation ('xor_ln11_3', fft.c:11) [63]  (0.517 ns)
	'getelementptr' operation ('real_0_addr', fft.c:13) [70]  (0 ns)
	'load' operation ('real_0_load', fft.c:13) on array 'real_0' [71]  (2.27 ns)

 <State 4>: 5.48ns
The critical path consists of the following:
	'load' operation ('real_0_load', fft.c:13) on array 'real_0' [71]  (2.27 ns)
	'lshr' operation ('lshr_ln13', fft.c:13) [73]  (2.37 ns)
	'mux' operation ('tmp_2', fft.c:13) [82]  (0.844 ns)

 <State 5>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('temp', fft.c:13) [100]  (5.87 ns)

 <State 6>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('temp', fft.c:13) [100]  (5.87 ns)

 <State 7>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('temp', fft.c:13) [100]  (5.87 ns)

 <State 8>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('temp', fft.c:13) [100]  (5.87 ns)

 <State 9>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('temp', fft.c:13) [100]  (5.87 ns)

 <State 10>: 6.97ns
The critical path consists of the following:
	'shl' operation ('shl_ln14', fft.c:14) [107]  (0 ns)
	'xor' operation ('xor_ln14', fft.c:14) [108]  (2.35 ns)
	'and' operation ('and_ln14', fft.c:14) [118]  (0 ns)
	'or' operation ('or_ln14', fft.c:14) [121]  (2.35 ns)
	'store' operation ('store_ln14', fft.c:14) of variable 'or_ln14', fft.c:14 on array 'real_1' [122]  (2.27 ns)

 <State 11>: 2.27ns
The critical path consists of the following:
	'load' operation ('real_0_load_2', fft.c:15) on array 'real_0' [129]  (2.27 ns)

 <State 12>: 6.89ns
The critical path consists of the following:
	'load' operation ('real_0_load_2', fft.c:15) on array 'real_0' [129]  (2.27 ns)
	'and' operation ('and_ln15_1', fft.c:15) [133]  (0 ns)
	'or' operation ('or_ln15_1', fft.c:15) [136]  (2.35 ns)
	'store' operation ('store_ln15', fft.c:15) of variable 'or_ln15_1', fft.c:15 on array 'real_0' [137]  (2.27 ns)

 <State 13>: 2.27ns
The critical path consists of the following:
	'load' operation ('real_1_load_2', fft.c:15) on array 'real_1' [140]  (2.27 ns)

 <State 14>: 5.48ns
The critical path consists of the following:
	'load' operation ('img_0_load', fft.c:17) on array 'img_0' [153]  (2.27 ns)
	'lshr' operation ('lshr_ln17', fft.c:17) [155]  (2.37 ns)
	'mux' operation ('tmp_s', fft.c:17) [164]  (0.844 ns)

 <State 15>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('temp_1', fft.c:17) [178]  (5.87 ns)

 <State 16>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('temp_1', fft.c:17) [178]  (5.87 ns)

 <State 17>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('temp_1', fft.c:17) [178]  (5.87 ns)

 <State 18>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('temp_1', fft.c:17) [178]  (5.87 ns)

 <State 19>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('temp_1', fft.c:17) [178]  (5.87 ns)

 <State 20>: 6.97ns
The critical path consists of the following:
	'shl' operation ('shl_ln18', fft.c:18) [184]  (0 ns)
	'xor' operation ('xor_ln18', fft.c:18) [185]  (2.35 ns)
	'and' operation ('and_ln18', fft.c:18) [195]  (0 ns)
	'or' operation ('or_ln18', fft.c:18) [198]  (2.35 ns)
	'store' operation ('store_ln18', fft.c:18) of variable 'or_ln18', fft.c:18 on array 'img_1' [199]  (2.27 ns)

 <State 21>: 2.27ns
The critical path consists of the following:
	'load' operation ('img_0_load_2', fft.c:19) on array 'img_0' [205]  (2.27 ns)

 <State 22>: 6.89ns
The critical path consists of the following:
	'load' operation ('img_1_load_2', fft.c:19) on array 'img_1' [216]  (2.27 ns)
	'and' operation ('and_ln19', fft.c:19) [220]  (0 ns)
	'or' operation ('or_ln19', fft.c:19) [223]  (2.35 ns)
	'store' operation ('store_ln19', fft.c:19) of variable 'or_ln19', fft.c:19 on array 'img_1' [224]  (2.27 ns)

 <State 23>: 2.27ns
The critical path consists of the following:
	'load' operation ('img_1_load_2', fft.c:19) on array 'img_1' [216]  (2.27 ns)

 <State 24>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('real_twid_0_addr', fft.c:23) [238]  (0 ns)
	'load' operation ('real_twid_0_load', fft.c:23) on array 'real_twid_0' [239]  (2.27 ns)

 <State 25>: 5.48ns
The critical path consists of the following:
	'load' operation ('real_twid_0_load', fft.c:23) on array 'real_twid_0' [239]  (2.27 ns)
	'lshr' operation ('lshr_ln23', fft.c:23) [241]  (2.37 ns)
	'mux' operation ('tmp_9', fft.c:23) [250]  (0.844 ns)

 <State 26>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul2', fft.c:25) [292]  (7.15 ns)

 <State 27>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul2', fft.c:25) [292]  (7.15 ns)

 <State 28>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul2', fft.c:25) [292]  (7.15 ns)

 <State 29>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul2', fft.c:25) [292]  (7.15 ns)

 <State 30>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul2', fft.c:25) [292]  (7.15 ns)

 <State 31>: 5.87ns
The critical path consists of the following:
	'dsub' operation ('temp_2', fft.c:23) [290]  (5.87 ns)

 <State 32>: 5.87ns
The critical path consists of the following:
	'dsub' operation ('temp_2', fft.c:23) [290]  (5.87 ns)

 <State 33>: 5.87ns
The critical path consists of the following:
	'dsub' operation ('temp_2', fft.c:23) [290]  (5.87 ns)

 <State 34>: 5.87ns
The critical path consists of the following:
	'dsub' operation ('temp_2', fft.c:23) [290]  (5.87 ns)

 <State 35>: 5.87ns
The critical path consists of the following:
	'dsub' operation ('temp_2', fft.c:23) [290]  (5.87 ns)

 <State 36>: 6.97ns
The critical path consists of the following:
	'shl' operation ('shl_ln25', fft.c:25) [298]  (0 ns)
	'xor' operation ('xor_ln25', fft.c:25) [299]  (2.35 ns)
	'and' operation ('and_ln25_1', fft.c:25) [302]  (0 ns)
	'or' operation ('or_ln25_1', fft.c:25) [305]  (2.35 ns)
	'store' operation ('store_ln25', fft.c:25) of variable 'or_ln25_1', fft.c:25 on array 'img_0' [306]  (2.27 ns)

 <State 37>: 3.3ns
The critical path consists of the following:
	'phi' operation ('odd_1_1', fft.c:9) with incoming values : ('sext_ln8', fft.c:8) ('add_ln9_1', fft.c:9) [356]  (0 ns)
	'or' operation ('or_ln11_2', fft.c:11) [362]  (0.517 ns)
	'xor' operation ('xor_ln11_6', fft.c:11) [367]  (0.517 ns)
	'getelementptr' operation ('real_0_addr_2', fft.c:13) [374]  (0 ns)
	'load' operation ('real_0_load_4', fft.c:13) on array 'real_0' [375]  (2.27 ns)

 <State 38>: 5.48ns
The critical path consists of the following:
	'load' operation ('real_0_load_4', fft.c:13) on array 'real_0' [375]  (2.27 ns)
	'lshr' operation ('lshr_ln13_7', fft.c:13) [377]  (2.37 ns)
	'mux' operation ('tmp_2_1', fft.c:13) [386]  (0.844 ns)

 <State 39>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('temp_s', fft.c:13) [404]  (5.87 ns)

 <State 40>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('temp_s', fft.c:13) [404]  (5.87 ns)

 <State 41>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('temp_s', fft.c:13) [404]  (5.87 ns)

 <State 42>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('temp_s', fft.c:13) [404]  (5.87 ns)

 <State 43>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('temp_s', fft.c:13) [404]  (5.87 ns)

 <State 44>: 6.97ns
The critical path consists of the following:
	'shl' operation ('shl_ln14_3', fft.c:14) [411]  (0 ns)
	'xor' operation ('xor_ln14_1', fft.c:14) [412]  (2.35 ns)
	'and' operation ('and_ln14_3', fft.c:14) [415]  (0 ns)
	'or' operation ('or_ln14_3', fft.c:14) [418]  (2.35 ns)
	'store' operation ('store_ln14', fft.c:14) of variable 'or_ln14_3', fft.c:14 on array 'real_0' [419]  (2.27 ns)

 <State 45>: 2.27ns
The critical path consists of the following:
	'load' operation ('real_0_load_6', fft.c:15) on array 'real_0' [433]  (2.27 ns)

 <State 46>: 6.89ns
The critical path consists of the following:
	'load' operation ('real_0_load_6', fft.c:15) on array 'real_0' [433]  (2.27 ns)
	'and' operation ('and_ln15_3', fft.c:15) [437]  (0 ns)
	'or' operation ('or_ln15_3', fft.c:15) [440]  (2.35 ns)
	'store' operation ('store_ln15', fft.c:15) of variable 'or_ln15_3', fft.c:15 on array 'real_0' [441]  (2.27 ns)

 <State 47>: 2.27ns
The critical path consists of the following:
	'load' operation ('real_1_load_6', fft.c:15) on array 'real_1' [444]  (2.27 ns)

 <State 48>: 5.48ns
The critical path consists of the following:
	'load' operation ('img_0_load_4', fft.c:17) on array 'img_0' [457]  (2.27 ns)
	'lshr' operation ('lshr_ln17_4', fft.c:17) [459]  (2.37 ns)
	'mux' operation ('tmp_11_1', fft.c:17) [468]  (0.844 ns)

 <State 49>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('temp_1_1', fft.c:17) [482]  (5.87 ns)

 <State 50>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('temp_1_1', fft.c:17) [482]  (5.87 ns)

 <State 51>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('temp_1_1', fft.c:17) [482]  (5.87 ns)

 <State 52>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('temp_1_1', fft.c:17) [482]  (5.87 ns)

 <State 53>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('temp_1_1', fft.c:17) [482]  (5.87 ns)

 <State 54>: 6.97ns
The critical path consists of the following:
	'shl' operation ('shl_ln18_3', fft.c:18) [488]  (0 ns)
	'xor' operation ('xor_ln18_1', fft.c:18) [489]  (2.35 ns)
	'and' operation ('and_ln18_3', fft.c:18) [492]  (0 ns)
	'or' operation ('or_ln18_3', fft.c:18) [495]  (2.35 ns)
	'store' operation ('store_ln18', fft.c:18) of variable 'or_ln18_3', fft.c:18 on array 'img_0' [496]  (2.27 ns)

 <State 55>: 2.27ns
The critical path consists of the following:
	'load' operation ('img_0_load_6', fft.c:19) on array 'img_0' [509]  (2.27 ns)

 <State 56>: 6.89ns
The critical path consists of the following:
	'load' operation ('img_0_load_6', fft.c:19) on array 'img_0' [509]  (2.27 ns)
	'and' operation ('and_ln19_3', fft.c:19) [513]  (0 ns)
	'or' operation ('or_ln19_3', fft.c:19) [516]  (2.35 ns)
	'store' operation ('store_ln19', fft.c:19) of variable 'or_ln19_3', fft.c:19 on array 'img_0' [517]  (2.27 ns)

 <State 57>: 2.27ns
The critical path consists of the following:
	'load' operation ('img_1_load_6', fft.c:19) on array 'img_1' [520]  (2.27 ns)

 <State 58>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('real_twid_0_addr_1', fft.c:23) [542]  (0 ns)
	'load' operation ('real_twid_0_load_1', fft.c:23) on array 'real_twid_0' [543]  (2.27 ns)

 <State 59>: 5.48ns
The critical path consists of the following:
	'load' operation ('real_twid_0_load_1', fft.c:23) on array 'real_twid_0' [543]  (2.27 ns)
	'lshr' operation ('lshr_ln23_5', fft.c:23) [545]  (2.37 ns)
	'mux' operation ('tmp_21_1', fft.c:23) [554]  (0.844 ns)

 <State 60>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul2_1', fft.c:25) [596]  (7.15 ns)

 <State 61>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul2_1', fft.c:25) [596]  (7.15 ns)

 <State 62>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul2_1', fft.c:25) [596]  (7.15 ns)

 <State 63>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul2_1', fft.c:25) [596]  (7.15 ns)

 <State 64>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul2_1', fft.c:25) [596]  (7.15 ns)

 <State 65>: 5.87ns
The critical path consists of the following:
	'dsub' operation ('temp_2_1', fft.c:23) [594]  (5.87 ns)

 <State 66>: 5.87ns
The critical path consists of the following:
	'dsub' operation ('temp_2_1', fft.c:23) [594]  (5.87 ns)

 <State 67>: 5.87ns
The critical path consists of the following:
	'dsub' operation ('temp_2_1', fft.c:23) [594]  (5.87 ns)

 <State 68>: 5.87ns
The critical path consists of the following:
	'dsub' operation ('temp_2_1', fft.c:23) [594]  (5.87 ns)

 <State 69>: 5.87ns
The critical path consists of the following:
	'dsub' operation ('temp_2_1', fft.c:23) [594]  (5.87 ns)

 <State 70>: 6.97ns
The critical path consists of the following:
	'shl' operation ('shl_ln25_3', fft.c:25) [602]  (0 ns)
	'xor' operation ('xor_ln25_1', fft.c:25) [603]  (2.35 ns)
	'and' operation ('and_ln25_3', fft.c:25) [606]  (0 ns)
	'or' operation ('or_ln25_3', fft.c:25) [609]  (2.35 ns)
	'store' operation ('store_ln25', fft.c:25) of variable 'or_ln25_3', fft.c:25 on array 'img_0' [610]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
