// Seed: 3643760778
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.type_1 = 0;
endmodule : SymbolIdentifier
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply0 id_3,
    input logic id_4,
    output tri1 id_5,
    output wire id_6,
    input wire id_7
);
  assign id_5 = 1'b0 & !-1;
  bit id_9, id_10;
  always id_9 <= id_4;
  wire id_11;
  always $display(1, id_7);
  wire id_12 = id_11, id_13;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_13,
      id_12,
      id_11,
      id_12,
      id_11,
      id_12
  );
endmodule
