
AVRASM ver. 2.2.8  D:\VUB\MA1\Sensors and Microsystem Electronics\Project Microcontroller\Tasks\Themerin\main.asm Sat May 27 19:06:26 2023

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
D:\VUB\MA1\Sensors and Microsystem Electronics\Project Microcontroller\Tasks\Themerin\main.asm(16): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
D:\VUB\MA1\Sensors and Microsystem Electronics\Project Microcontroller\Tasks\Themerin\main.asm(16): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328pdef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Themerin.asm
                                 ;
                                 ; Created: 8/05/2023 14:05:11
                                 ; Author : warre
                                 ;
                                 
                                 ;
                                 ; Task_1.asm
                                 ;
                                 ; Created: 15/02/2023 14:14:20
                                 ; Author : warre
                                 ;
                                 
                                 ; Definition file of the ATmega328P
                                 .include "m328pdef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ;register definitions
                                 
                                 ; constants
                                 
                                 ;Boot code
000000 c02a                      .org 0x000 rjmp init
000020 c263                      .org 0x0020 rjmp TIM0_OVF_ISR
00002a c265                      .org 0x002A rjmp ADC_COMPLETE 
                                 
                                 
                                 ; Interrupt address vectors
                                 
                                 init:
                                 	//keyboard
00002b 9a50                      	SBI DDRD, 0
00002c 9a58                      	SBI PORTD, 0
                                 
00002d 9a51                      	SBI DDRD, 1
00002e 9a59                      	SBI PORTD, 1
                                 
00002f 9a52                      	SBI DDRD, 2
000030 9a5a                      	SBI PORTD, 2
                                 
000031 9a53                      	SBI DDRD, 3
000032 9a5b                      	SBI PORTD, 3
                                 
000033 9854                      	CBI DDRD, 4
000034 9a5c                      	SBI PORTD, 4
                                 
000035 9855                      	CBI DDRD, 5
000036 9a5d                      	SBI PORTD, 5
                                 
000037 9856                      	CBI DDRD, 6
000038 9a5e                      	SBI PORTD, 6
                                 
000039 9857                      	CBI DDRD, 7
00003a 9a5f                      	SBI PORTD, 7
                                 
00003b 9a21                      	SBI DDRB, 1 ; activate buzzer
00003c 9a29                      	SBI PORTB, 1
                                 
00003d 9822                      	CBI DDRB, 2 ; set up joystick button
00003e 9a2a                      	SBI PORTB, 2
                                 
                                 	// display
00003f 9a23                      	sbi DDRB, 3
000040 9a2b                      	sbi PORTB, 3
                                 
000041 9a25                      	sbi DDRB, 5
000042 9a2d                      	sbi PORTB, 5
                                 
000043 9a24                      	sbi DDRB, 4
000044 9a2c                      	sbi PORTB, 4
                                 
                                 /*	CBI DDRC, 0 ; set ADC input
                                 	CBI PORTC, 0
                                 
                                 	CBI DDRC, 1
                                 	CBI PORTC, 1*/
                                 
000045 9a3a                      	SBI DDRC, 2
000046 9a42                      	SBI PORTC, 2
                                 
000047 9a3b                      	SBI DDRC, 3
000048 9a43                      	SBI PORTC, 3
                                 
                                 	;set c pins as input
000049 9839                      	cbi ddrc, 1
00004a 9838                      	cbi ddrc ,0
                                 
                                 
                                 
                                 
00004b eb49                      	LDI R20, 185 ; register 31 controls frequency
00004c bd46                      	out TCNT0, R20
                                 
00004d e004                      	ldi r16, 0b00000100
00004e bd05                      	out TCCR0B,r16 ; Timer clock = system clock / 256
00004f e001                      	ldi r16,1<<TOV0
000050 bb05                      	out TIFR0,r16 ; Clear TOV0/ Clear pending interrupts
000051 e001                      	ldi r16,1<<TOIE0
000052 9300 006e                 	sts TIMSK0,r16 ; Enable Timer/Counter0 Overflow Interrupt
                                 
000054 ef0f                      	ldi r16, 0b11111111
000055 9300 007e                 	sts didr0, r16
                                 
000057 ef0f                      	ldi r16, 0b11111111
000058 9300 007f                 	sts didr1, r16
                                 
00005a e000                      	ldi r16, 0b00000000
00005b 9300 0064                 	sts prr, r16
                                 
00005d ee0a                      	ldi r16, 0b11101010
00005e 9300 007a                 	sts ADCSRA, r16
                                 
000060 e600                      	ldi r16, 0b01100000 ; last 0011 for adc3
000061 9300 007c                 	sts ADMUX, r16
                                 	
000063 e000                      	ldi r16, 0b00000000
000064 9300 007b                 	sts ADCSRB, r16
                                 
                                 
                                 
000066 9478                      	SEI
                                 
                                 
000067 c000                      	rjmp main
                                 
                                 
                                 
                                 // register use:
                                 
                                 // display: r19, r18, r17
                                 // buzzer: r20
                                 // configs: r16
                                 // for showing number on display: r21
                                 // number display: r25, r26, r22, r24, r23, r27
                                 // herz calculator: r10 -> r15
                                 
                                 main:
                                 // ------------------ DISPLAY --------------------------
000068 e028                      	ldi r18, 8
                                 	outer_loop:
000069 e510                      		ldi r17, 80
00006a 9a2b                      		SBI PORTB, 3
00006b 2f32                      		mov r19, r18
                                 		loop:
00006c 9a1b                      			sbi PINB, 3
00006d 953a                      			dec r19
00006e f7e9                      			brne loop
                                 
                                 		loop1:
00006f 940e 0082                 			call drawing
000071 f7e9                      			brne loop1
                                 		next_loop:
000072 e018                      		ldi r17, 8
                                 		loop2:
000073 1712                      			cp r17, r18
000074 f411                      			brne skip
000075 9a2b                      			sbi PORTB, 3
000076 c001                      			rjmp setrow
                                 			skip:
000077 982b                      			cbi PORTB, 3
                                 			setrow:
000078 982d                      			cbi PORTB, 5
000079 9a2d                      			sbi PORTB, 5
00007a 951a                      			dec r17
00007b f7b9                      			brne loop2
                                 
00007c 982c                      		CBI PORTB, 4
00007d 9a2c                      		SBI PORTB, 4
00007e 982c                      		CBI PORTB, 4
00007f 952a                      		dec r18
000080 f741                      	brne outer_loop
                                 
000081 cfe6                          rjmp main
                                 
                                 
                                 	drawing:
                                 
                                 	// ---------- TURN VALUE FROM BUZZER INTO DISPLAYABLE VALUE ----------------------
                                 
                                 		//how to get get frequency:
                                 		// f_clk = 16 Mhz/ 256 = 62500 Hz
                                 		// f_buzzer = f_clk/r20
                                 
000082 940e 0258                 		call get_hertz // comment this id r20 is used (speeds up display)
                                 
000084 2fe6                      		mov r30, r22 // use this to get frequency
000085 2ff7                      		mov r31, r23
                                 
                                 		;ldi r30, 0b00100111 ;  testers
                                 		;ldi r31, 0b00100011
                                 
                                 		//mov r30, r20 // use this to get register r20 value
                                 		//ldi r31, 0
                                 
                                 
                                 		check22:
000086 e080                      		ldi r24, 0
                                 		check2:
000087 30f4                      		cpi r31, 4
000088 f038                      		brlo check33
000089 e07f                      		ldi r23, 15
                                 		substraction_loop:
00008a 97ff                      		sbiw r30, 63
00008b 957a                      		dec r23
00008c f7e9                      		brne substraction_loop
00008d 97f7                      		sbiw r30, 55
00008e 9583                      		inc r24  ; houdt cijfer van de eenheid bij
00008f cff7                      		rjmp check2
                                 
                                 		check33:
000090 96f2                      		adiw r30, 50
000091 96f2                      		adiw r30, 50
000092 e070                      		ldi r23, 0
                                 		check3:
000093 97f2                      		sbiw r30, 50
000094 97f2                      		sbiw r30, 50
000095 30f0                      		cpi r31, 0
000096 f411                      		brne no_100
000097 36e4                      		cpi r30, 100
000098 f010                      		brlo check44
                                 		no_100:
000099 9573                      		inc r23  ; houdt cijfer van de eenheid bij
00009a cff8                      		rjmp check3
                                 
                                 		check_double:
                                 
                                 
                                 		check44:
00009b e06a                      		ldi r22, 10
00009c 0fe6                      		add r30, r22
00009d e060                      		ldi r22, 0
                                 		check4:
00009e 50ea                      		subi r30, 10
00009f 30ea                      		cpi r30, 10
0000a0 f010                      		brlo check55
0000a1 9563                      		inc r22  ; houdt cijfer van de eenheid bij
0000a2 cffb                      		rjmp check4
                                 
                                 		check55:
0000a3 e050                      		ldi r21, 0
0000a4 9631                      		adiw r30, 1
                                 		check5:
0000a5 50e1                      		subi r30, 1
0000a6 30e0                      		cpi r30, 0
0000a7 f011                      		breq check66
0000a8 9553                      		inc r21  ; houdt cijfer van de eenheid bij
0000a9 cffb                      		rjmp check5
                                 
                                 		check66:
                                 
                                 		// ------------- DRAW NUMBERS -------------------
                                 
0000aa e4a6                      		ldi r26, 70
0000ab 940e 00fc                 		call draw1
                                 
0000ad 30b1                      		cpi r27, 1
0000ae f099                      		breq temp_pixel
                                 
0000af 2f56                      		mov r21, r22
0000b0 e4a1                      		ldi r26, 65
0000b1 940e 00fc                 		call draw1
                                 
0000b3 30b1                      		cpi r27, 1
0000b4 f069                      		breq temp_pixel
                                 
0000b5 2f57                      		mov r21, r23
0000b6 e3ac                      		ldi r26, 60
0000b7 940e 00fc                 		call draw1
                                 
0000b9 30b1                      		cpi r27, 1
0000ba f1d1                      		breq pixel
                                 
0000bb 2f58                      		mov r21, r24
0000bc e3a7                      		ldi r26, 55
0000bd 940e 00fc                 		call draw1
                                 
0000bf 30b1                      		cpi r27, 1
0000c0 f1a1                      		breq pixel
0000c1 c001                      		rjmp skip_pixel
                                 		
                                 
                                 		temp_pixel:
0000c2 c032                      		rjmp pixel
                                 
                                 		skip_pixel:
                                 
                                 
                                 		// ------------ DRAW "Hz" -------------------------------------------
0000c3 3027                      		cpi r18, 7
0000c4 f149                      		breq Hz_row_7
0000c5 3026                      		cpi r18, 6
0000c6 f101                      		breq Hz_row_6
0000c7 3025                      		cpi r18, 5
0000c8 f0b9                      		breq Hz_row_5
0000c9 3024                      		cpi r18, 4
0000ca f071                      		breq Hz_row_4
0000cb 3023                      		cpi r18, 3
0000cc f029                      		breq Hz_row_3
                                 
                                 		Hz_row_1:
0000cd 3417                      		cpi r17, 71
0000ce f131                      		breq pixel
0000cf 341b                      		cpi r17, 75
0000d0 f121                      		breq pixel
0000d1 c025                      		rjmp no_pixel
                                 
                                 		Hz_row_3:
0000d2 3417                      		cpi r17, 71
0000d3 f109                      		breq pixel
0000d4 3510                      		cpi r17, 80
0000d5 f109                      		breq no_pixel
0000d6 341b                      		cpi r17, 75
0000d7 f4ec                      		brge pixel
0000d8 c01e                      		rjmp no_pixel
                                 
                                 		Hz_row_4:
0000d9 341e                      		cpi r17, 78
0000da f0d1                      		breq pixel
0000db 341c                      		cpi r17, 76
0000dc f4d4                      		brge no_pixel
0000dd 3417                      		cpi r17, 71
0000de f4b4                      		brge pixel
0000df c017                      		rjmp no_pixel
                                 
                                 		Hz_row_5:
0000e0 3417                      		cpi r17, 71
0000e1 f099                      		breq pixel
0000e2 341b                      		cpi r17, 75
0000e3 f089                      		breq pixel
0000e4 341d                      		cpi r17, 77
0000e5 f079                      		breq pixel
0000e6 c010                      		rjmp no_pixel
                                 
                                 		Hz_row_6:
0000e7 3417                      		cpi r17, 71
0000e8 f061                      		breq pixel
0000e9 341b                      		cpi r17, 75
0000ea f051                      		breq pixel
0000eb 341c                      		cpi r17, 76
0000ec f041                      		breq pixel
0000ed c009                      		rjmp no_pixel
                                 
                                 		Hz_row_7:
0000ee 3510                      		cpi r17, 80
0000ef f039                      		breq no_pixel
0000f0 3417                      		cpi r17, 71
0000f1 f019                      		breq pixel
0000f2 341b                      		cpi r17, 75
0000f3 f40c                      		brge pixel
0000f4 c002                      		rjmp no_pixel
                                 
                                 		pixel:
0000f5 9a2b                      		sbi portb, 3
0000f6 c001                      		rjmp set_pixel_value
                                 		no_pixel:
0000f7 982b                      		cbi portb, 3
                                 		set_pixel_value:
0000f8 982d                      		cbi PORTB, 5
0000f9 9a2d                      		sbi PORTB, 5
0000fa 951a                      		dec r17
0000fb 9518                      		reti
                                 
                                 		draw1:
0000fc 3050                      		cpi r21, 0
0000fd f099                      		breq draw_0
0000fe 3051                      		cpi r21, 1
0000ff f0a1                      		breq draw_1
000100 3052                      		cpi r21, 2
000101 f0a9                      		breq draw_2
000102 3053                      		cpi r21, 3
000103 f0b1                      		breq draw_3
000104 3054                      		cpi r21, 4
000105 f0b9                      		breq draw_4
000106 3055                      		cpi r21, 5
000107 f0c1                      		breq draw_5
000108 3056                      		cpi r21, 6
000109 f0c9                      		breq draw_6
00010a 3057                      		cpi r21, 7
00010b f0d1                      		breq draw_7
00010c 3058                      		cpi r21, 8
00010d f0d9                      		breq draw_8
00010e 3059                      		cpi r21, 9
00010f f0e1                      		breq draw_9
                                 		//rjmp draw_0
000110 9518                      		reti
                                 
                                 		draw_0:
000111 940e 012f                 		call draw_zero
000113 9518                      		reti
                                 		draw_1:
000114 940e 0144                 		call draw_one
000116 9518                      		reti
                                 		draw_2:
000117 940e 0155                 		call draw_two
000119 9518                      		reti
                                 		draw_3:
00011a 940e 017f                 		call draw_three
00011c 9518                      		reti
                                 		draw_4:
00011d 940e 019a                 		call draw_four
00011f 9518                      		reti
                                 		draw_5:
000120 940e 01ba                 		call draw_five
000122 9518                      		reti
                                 		draw_6:
000123 940e 01dc                 		call draw_six
000125 9518                      		reti
                                 		draw_7:
000126 940e 01ff                 		call draw_seven
000128 9518                      		reti
                                 		draw_8:
000129 940e 021c                 		call draw_eight
00012b 9518                      		reti
                                 		draw_9:
00012c 940e 0233                 		call draw_nine
00012e 9518                      		reti
                                 
                                 // ------------- ZERO --------------------------
                                 draw_zero:
00012f 2f9a                      mov r25, r26
000130 3027                      cpi r18, 7
000131 f041                      breq hor_line
000132 3021                      cpi r18, 1
000133 f031                      breq hor_line
                                 
                                 vert_line:
000134 1719                      cp r17, r25
000135 f051                      breq pixel0
000136 5094                      subi r25, 4
000137 1719                      cp r17, r25
000138 f039                      breq pixel0
000139 c008                      rjmp skip_pixel0
                                 
                                 hor_line:
00013a 1719                      cp r17, r25
00013b f434                      brge skip_pixel0
00013c 5093                      subi r25, 3
00013d 1719                      cp r17, r25
00013e f40c                      brge pixel0
00013f c002                      rjmp skip_pixel0
                                 
                                 pixel0:
000140 e0b1                      ldi r27, 1
000141 c001                      rjmp set_pixel_value0
                                 skip_pixel0:
000142 e0b2                      ldi r27, 2
                                 set_pixel_value0:
000143 9518                      reti
                                 
                                 // --------------------- ONE ----------------------------------
                                 draw_one:
000144 2f9a                      mov r25, r26
000145 5092                      subi r25, 2
000146 3022                      cpi r18, 2
000147 f019                      breq part1_1
000148 1719                      cp r17, r25
000149 f039                      breq pixel1
00014a c008                      rjmp skip_pixel1
                                 
                                 part1_1:
00014b 1719                      cp r17, r25
00014c f021                      breq pixel1
00014d 5091                      subi r25, 1
00014e 1719                      cp r17, r25
00014f f009                      breq pixel1
000150 c002                      rjmp skip_pixel1
                                 
                                 pixel1:
000151 e0b1                      ldi r27, 1
000152 c001                      rjmp set_pixel_value1
                                 skip_pixel1:
000153 e0b2                      ldi r27, 2
                                 set_pixel_value1:
000154 9518                      reti
                                 // --------------------- TWO ------------------------------------
                                 draw_two:
000155 2f9a                      mov r25, r26
000156 3021                      cpi r18, 1
000157 f051                      breq topline2
000158 3027                      cpi r18, 7
000159 f071                      breq bottomline2
00015a 3024                      cpi r18, 4
00015b f0e0                      brlo part2_1
00015c 3024                      cpi r18, 4
00015d f091                      breq middleline2
                                 
                                 part2_2:
00015e 5094                      subi r25, 4
00015f 1719                      cp r17, r25
000160 f0d1                      breq pixel2
000161 c01b                      rjmp skip_pixel2
                                 
                                 topline2:
000162 1719                      cp r17, r25
000163 f4cc                      brge skip_pixel2
000164 5094                      subi r25, 4
000165 1719                      cp r17, r25
000166 f4a4                      brge pixel2
000167 c015                      rjmp skip_pixel2
                                 
                                 bottomline2:
000168 e001                      ldi r16, 1
000169 0f90                      add r25, r16
00016a 1719                      cp r17, r25
00016b f48c                      brge skip_pixel2
00016c 5095                      subi r25, 5
00016d 1719                      cp r17, r25
00016e f464                      brge pixel2
00016f c00d                      rjmp skip_pixel2
                                 
                                 middleline2:
000170 e001                      ldi r16, 1
000171 0f90                      add r25, r16
000172 1719                      cp r17, r25
000173 f44c                      brge skip_pixel2
000174 5094                      subi r25, 4
000175 1719                      cp r17, r25
000176 f424                      brge pixel2
000177 c005                      rjmp skip_pixel2
                                 
                                 part2_1:
000178 1719                      cp r17, r25
000179 f009                      breq pixel2
00017a c002                      rjmp skip_pixel2
                                 
                                 pixel2:
00017b e0b1                      ldi r27, 1
00017c c001                      rjmp set_pixel_value2
                                 skip_pixel2:
00017d e0b2                      ldi r27, 2
                                 set_pixel_value2:
00017e 9518                      reti
                                 
                                 // ------------------ THREE -----------------------------------------
                                 draw_three:
00017f 2f9a                      mov r25, r26
000180 3021                      cpi r18, 1
000181 f039                      breq vert_3
000182 3024                      cpi r18, 4
000183 f059                      breq vert_3_middle
000184 3027                      cpi r18, 7
000185 f019                      breq vert_3
                                 
                                 hor_3:
000186 1719                      cp r17, r25
000187 f071                      breq pixel3
000188 c00f                      rjmp skip_pixel3
                                 
                                 vert_3:
000189 1719                      cp r17, r25
00018a f46c                      brge skip_pixel3
00018b 5094                      subi r25, 4
00018c 1719                      cp r17, r25
00018d f444                      brge pixel3
00018e c009                      rjmp skip_pixel3
                                 
                                 vert_3_middle:
00018f 1719                      cp r17, r25
000190 f029                      breq pixel3
000191 f434                      brge skip_pixel3
000192 5094                      subi r25, 4
000193 1719                      cp r17, r25
000194 f40c                      brge pixel3
000195 c002                      rjmp skip_pixel3
                                 
                                 pixel3:
000196 e0b1                      ldi r27, 1
000197 c001                      rjmp set_pixel_value3
                                 skip_pixel3:
000198 e0b2                      ldi r27, 2
                                 set_pixel_value3:
000199 9518                      reti
                                 
                                 // ----------------- FOUR -------------------------------------------
                                 draw_four:
00019a 2f9a                      mov r25, r26
00019b 3025                      cpi r18, 5
00019c f444                      brge part1_4
00019d 3024                      cpi r18, 4
00019e f051                      breq part2_4
00019f 3023                      cpi r18, 3
0001a0 f071                      breq part3_4
                                 
                                 part4_4:
0001a1 5094                      subi r25, 4
0001a2 1719                      cp r17, r25
0001a3 f091                      breq pixel4
0001a4 c013                      rjmp skip_pixel4
                                 
                                 part1_4:
0001a5 5092                      subi r25, 2
0001a6 1719                      cp r17, r25
0001a7 f071                      breq pixel4
0001a8 c00f                      rjmp skip_pixel4
                                 
                                 part2_4:
0001a9 1719                      cp r17, r25
0001aa f46c                      brge skip_pixel4
0001ab 5094                      subi r25, 4
0001ac 1719                      cp r17, r25
0001ad f444                      brge pixel4
0001ae c009                      rjmp skip_pixel4
                                 
                                 part3_4:
0001af 5092                      subi r25, 2
0001b0 1719                      cp r17, r25
0001b1 f021                      breq pixel4
0001b2 5092                      subi r25, 2
0001b3 1719                      cp r17, r25
0001b4 f009                      breq pixel4
0001b5 c002                      rjmp skip_pixel4
                                 
                                 
                                 pixel4:
0001b6 e0b1                      ldi r27, 1
0001b7 c001                      rjmp set_pixel_value4
                                 skip_pixel4:
0001b8 e0b2                      ldi r27, 2
                                 set_pixel_value4:
0001b9 9518                      reti
                                 
                                 // ----------------- FIVE ------------------------------------------
                                 draw_five:
0001ba 2f9a                      mov r25, r26
0001bb 3021                      cpi r18, 1
0001bc f049                      breq topline5
0001bd 3024                      cpi r18, 4
0001be f0a8                      brlo part1_5
0001bf 3024                      cpi r18, 4
0001c0 f069                      breq middleline5
0001c1 3027                      cpi r18, 7
0001c2 f059                      breq middleline5
                                 
                                 part2_5:
0001c3 1719                      cp r17, r25
0001c4 f099                      breq pixel5
0001c5 c014                      rjmp skip_pixel5
                                 
                                 topline5:
0001c6 1719                      cp r17, r25
0001c7 f081                      breq pixel5
0001c8 1719                      cp r17, r25
0001c9 f484                      brge skip_pixel5
0001ca 5094                      subi r25, 4
0001cb 1719                      cp r17, r25
0001cc f45c                      brge pixel5
0001cd c00c                      rjmp skip_pixel5
                                 
                                 middleline5:
0001ce 1719                      cp r17, r25
0001cf f454                      brge skip_pixel5
0001d0 5094                      subi r25, 4
0001d1 1719                      cp r17, r25
0001d2 f42c                      brge pixel5
0001d3 c006                      rjmp skip_pixel5
                                 
                                 part1_5:
0001d4 5094                      subi r25, 4
0001d5 1719                      cp r17, r25
0001d6 f009                      breq pixel5
0001d7 c002                      rjmp skip_pixel5
                                 
                                 pixel5:
0001d8 e0b1                      ldi r27, 1
0001d9 c001                      rjmp set_pixel_value5
                                 skip_pixel5:
0001da e0b2                      ldi r27, 2
                                 set_pixel_value5:
0001db 9518                      reti
                                 
                                 // ------------------ SIX ---------------------------------------------
                                 draw_six:
0001dc 2f9a                      mov r25, r26
0001dd 3021                      cpi r18, 1
0001de f081                      breq horiz_6
0001df 3024                      cpi r18, 4
0001e0 f0a1                      breq horizmiddle_6
0001e1 3027                      cpi r18, 7
0001e2 f061                      breq horiz_6
0001e3 3025                      cpi r18, 5
0001e4 f030                      brlo vert1_6
                                 
                                 vert2_6:
0001e5 1719                      cp r17, r25
0001e6 f0a1                      breq pixel6
0001e7 5094                      subi r25, 4
0001e8 1719                      cp r17, r25
0001e9 f089                      breq pixel6
0001ea c012                      rjmp skip_pixel6
                                 
                                 vert1_6:
0001eb 5094                      subi r25, 4
0001ec 1719                      cp r17, r25
0001ed f069                      breq pixel6
0001ee c00e                      rjmp skip_pixel6
                                 
                                 horiz_6:
0001ef 1719                      cp r17, r25
0001f0 f464                      brge skip_pixel6
0001f1 5093                      subi r25, 3
0001f2 1719                      cp r17, r25
0001f3 f43c                      brge pixel6
0001f4 c008                      rjmp skip_pixel6
                                 
                                 horizmiddle_6:
0001f5 1719                      cp r17, r25
0001f6 f434                      brge skip_pixel6
0001f7 5094                      subi r25, 4
0001f8 1719                      cp r17, r25
0001f9 f40c                      brge pixel6
0001fa c002                      rjmp skip_pixel6
                                 
                                 
                                 pixel6:
0001fb e0b1                      ldi r27, 1
0001fc c001                      rjmp set_pixel_value6
                                 skip_pixel6:
0001fd e0b2                      ldi r27, 2
                                 set_pixel_value6:
0001fe 9518                      reti
                                 // ------------------- SEVEN --------------------------------------------
                                 draw_seven:
0001ff 2f9a                      mov r25, r26
000200 3021                      cpi r18, 1
000201 f041                      breq top7
000202 3022                      cpi r18, 2
000203 f069                      breq part6_7
000204 3024                      cpi r18, 4
000205 f070                      brlo part5_7
                                 
                                 part4_7:
000206 5092                      subi r25, 2
000207 1719                      cp r17, r25
000208 f079                      breq pixel7
000209 c010                      rjmp skip_pixel7
                                 
                                 top7:
00020a 1719                      cp r17, r25
00020b f061                      breq pixel7
00020c f46c                      brge skip_pixel7
00020d 5094                      subi r25, 4
00020e 1719                      cp r17, r25
00020f f444                      brge pixel7
000210 c009                      rjmp skip_pixel7
                                 
                                 part6_7:
000211 1719                      cp r17, r25
000212 f029                      breq pixel7
000213 c006                      rjmp skip_pixel7
                                 
                                 part5_7:
000214 5091                      subi r25, 1
000215 1719                      cp r17, r25
000216 f009                      breq pixel7
000217 c002                      rjmp skip_pixel7
                                 
                                 pixel7:
000218 e0b1                      ldi r27, 1
000219 c001                      rjmp set_pixel_value7
                                 skip_pixel7:
00021a e0b2                      ldi r27, 2
                                 set_pixel_value7:
00021b 9518                      reti
                                 
                                 // ---------------------- EIGHT ----------------------------------------
                                 draw_eight:
00021c 2f9a                      mov r25, r26
00021d 3021                      cpi r18, 1
00021e f051                      breq horiz_8
00021f 3027                      cpi r18, 7
000220 f041                      breq horiz_8
000221 3024                      cpi r18, 4
000222 f031                      breq horiz_8
                                 
                                 vert_8:
000223 1719                      cp r17, r25
000224 f051                      breq pixel8
000225 5094                      subi r25, 4
000226 1719                      cp r17, r25
000227 f039                      breq pixel8
000228 c008                      rjmp skip_pixel8
                                 
                                 horiz_8:
000229 1719                      cp r17, r25
00022a f434                      brge skip_pixel8
00022b 5093                      subi r25, 3
00022c 1719                      cp r17, r25
00022d f40c                      brge pixel8
00022e c002                      rjmp skip_pixel8
                                 
                                 pixel8:
00022f e0b1                      ldi r27, 1
000230 c001                      rjmp set_pixel_value8
                                 skip_pixel8:
000231 e0b2                      ldi r27, 2
                                 set_pixel_value8:
000232 9518                      reti
                                 
                                 // ---------------------- NINE ---------------------------------------
                                 draw_nine:
                                 
000233 2f9a                      mov r25, r26
000234 3021                      cpi r18, 1
000235 f089                      breq horiz_9
000236 3027                      cpi r18, 7
000237 f079                      breq horiz_9
000238 3024                      cpi r18, 4
000239 f099                      breq horiz_middle_9
00023a 3025                      cpi r18, 5
00023b f028                      brlo vert_top_9
00023c 3026                      cpi r18, 6
00023d f019                      breq vert_top_9
                                 
                                 vert_bottom_9:
00023e 1719                      cp r17, r25
00023f f0a1                      breq pixel9
000240 c015                      rjmp skip_pixel9
                                 
                                 vert_top_9:
000241 1719                      cp r17, r25
000242 f089                      breq pixel9
000243 5094                      subi r25, 4
000244 1719                      cp r17, r25
000245 f071                      breq pixel9
000246 c00f                      rjmp skip_pixel9
                                 
                                 horiz_9:
000247 1719                      cp r17, r25
000248 f46c                      brge skip_pixel9
000249 5093                      subi r25, 3
00024a 1719                      cp r17, r25
00024b f444                      brge pixel9
00024c c009                      rjmp skip_pixel9
                                 
                                 horiz_middle_9:
00024d 1719                      cp r17, r25
00024e f029                      breq pixel9
00024f f434                      brge skip_pixel9
000250 5093                      subi r25, 3
000251 1719                      cp r17, r25
000252 f40c                      brge pixel9
000253 c002                      rjmp skip_pixel9
                                 
                                 
                                 pixel9:
000254 e0b1                      ldi r27, 1
000255 c001                      rjmp set_pixel_value9
                                 skip_pixel9:
000256 e0b2                      ldi r27, 2
                                 set_pixel_value9:
000257 9518                      reti
                                 	
                                 // -------------- GET HERZ VALUE FROM REGISTER -----------------
                                 
                                 		//how to get get frequency:
                                 		// f_clk = 16 Mhz/ 256 = 62500 Hz
                                 		// f_buzzer = f_clk/r20
                                 
                                 get_hertz:
                                 
                                 
000258 e070                      ldi r23, 0
000259 e080                      ldi r24, 0
00025a 3040                      cpi r20, 0
00025b f139                      breq end_Hz
                                 
                                 ;ldi r22, 0b01111010 ; 62500/2 = 31250
00025c e061                      ldi r22, 0b00000001 ; reduced for better display performance
00025d e152                      ldi r21, 0b00010010
00025e 2f74                      mov r23, r20
00025f 9570                      com r23
000260 e090                      ldi r25, 0
000261 e0a0                      ldi r26, 0
                                 
                                 faster_loop:
000262 1767                      cp r22, r23
000263 f018                      brlo devision_loop
000264 1b67                      sub r22, r23
000265 9593                      inc r25
000266 cffb                      rjmp faster_loop
                                 
                                 devision_loop:
000267 3060                      cpi r22, 0
000268 f061                      breq maybe_done
                                 not_done:
000269 1b57                      sub r21, r23
00026a f020                      brcs sub_from_r22
                                 done_subbing:
00026b 9488                      clc
00026c 9583                      inc r24
00026d f028                      brcs add_to_r25
                                 done_adding:
00026e cff8                      rjmp devision_loop
                                 
                                 sub_from_r22:
00026f 30a1                      cpi r26, 1
000270 f031                      breq done
000271 956a                      dec r22
000272 cff8                      rjmp done_subbing
                                 
                                 add_to_r25:
000273 9593                      inc r25
000274 cff9                      rjmp done_adding
                                 
                                 maybe_done:
000275 e0a1                      ldi r26, 1
000276 cff2                      rjmp not_done
                                 
                                 done:
000277 2f68                      mov r22, r24
000278 2f79                      mov r23, r25
                                 
000279 e0a8                      ldi r26, 8 // comment this section if working with real value of 62500
00027a e091                      ldi r25, 1
                                 shifts:
00027b 95aa                      dec r26
00027c f031                      breq end_Hz
00027d 0f77                      lsl r23
00027e 0f66                      lsl r22
00027f f7d8                      brcc shifts
000280 0f79                      add r23, r25
000281 9488                      clc
000282 cff8                      rjmp shifts
                                 
                                 end_Hz:
                                 
000283 9518                      reti
                                 
                                 
                                 // ------------ TIMER INTERRUPT ----------------------------
                                 TIM0_OVF_ISR:
000284 9858                      	CBI PORTD, 0 //check row 0
000285 9a59                      	SBI PORTD, 1
000286 9a5a                      	SBI PORTD, 2
000287 9a5b                      	SBI PORTD, 3
000288 9b4c                      		SBIS PIND, 4
000289 c002                      		rjmp output_C
00028a 9a43                      		sbi portc, 3
00028b 9518                      	reti
                                 
                                 	output_C:
00028c 9843                      	CBI portc, 3
                                 		
00028d bd46                      	out TCNT0, R20
00028e 9a19                      	SBI PINB, 1
00028f 9518                      	reti
                                 
                                 // --------------------- ADC CONVERSION INTERRUPT ---------------------
                                 
                                 ADC_COMPLETE:
                                 /*	CBI PORTC, 3 ;led 3 on
                                 	CBI PORTC, 2 ; led 2 on*/
                                 
000290 9858                      	CBI PORTD, 0 //check row 0
000291 9a59                      	SBI PORTD, 1
000292 9a5a                      	SBI PORTD, 2
000293 9a5b                      	SBI PORTD, 3
000294 9b4c                      		SBIS PIND, 4
000295 c003                      		rjmp output_C_ADC
000296 9a43                      		sbi portc, 3
                                 
000297 e040                      	ldi r20, 0
000298 9518                      	reti
                                 	output_C_ADC:
000299 9843                      	CBI portc, 3
00029a 9140 0078                 	lds r20, ADCL
00029c 9140 0079                 	lds r20, ADCH
                                 
                                 	
                                 	
                                 	
                                 
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   0 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  22 r17:  78 r18:  41 r19:   2 r20:   8 
r21:  17 r22:  13 r23:  15 r24:   6 r25: 104 r26:  19 r27:  24 r28:   0 
r29:   0 r30:  14 r31:   3 
Registers used: 14 out of 35 (40.0%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   3 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   1 brcs  :   2 break :   0 breq  :  92 brge  :  35 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   9 brlt  :   0 brmi  :   0 
brne  :   7 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  16 cbi   :  17 cbr   :   0 
clc   :   2 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   1 cp    :  58 cpc   :   0 
cpi   :  76 cpse  :   0 dec   :   7 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   7 jmp   :   0 
ld    :   0 ldd   :   0 ldi   :  55 lds   :   2 lpm   :   0 lsl   :   2 
lsr   :   0 mov   :  19 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :   4 pop   :   0 
push  :   0 rcall :   0 ret   :   0 reti  :  27 rjmp  :  71 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  41 sbic  :   0 sbis  :   2 
sbiw  :   4 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   7 
sub   :   2 subi  :  32 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 30 out of 113 (26.5%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00053e   1262      0   1262   32768   3.9%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
