// Seed: 1450433416
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1'h0;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input supply1 id_2,
    output supply1 id_3,
    input wire id_4,
    input wor id_5,
    input supply1 id_6,
    input tri id_7
    , id_14,
    input tri0 id_8,
    input tri id_9,
    input wand id_10,
    input tri id_11,
    output tri0 id_12
);
  reg id_15 = 1;
  always @(posedge id_2) begin
    id_15 = #1 1;
  end
  xnor (id_3, id_5, id_1, id_15, id_2, id_9, id_8, id_7, id_10);
  module_0(
      id_14, id_14, id_14, id_14
  );
endmodule
