INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kevin/Desktop/Single-cycle-RISCV/user/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kevin/Desktop/Single-cycle-RISCV/user/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kevin/Desktop/Single-cycle-RISCV/user/sim/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
