module wideexpr_00136(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 4'sb0100;
  assign y1 = (ctrl[5]?(|($signed((ctrl[6]?s6:((s4)-({s1,{3'sb100,u4,4'sb0010,s3},$signed(s7)}))>>(((ctrl[0]?1'sb0:s7))>>>(-(6'sb111111)))))))<(($unsigned(-($signed({s6}))))==(s2)):(ctrl[0]?(ctrl[3]?-(6'sb000110):(ctrl[6]?2'sb11:{1{4'sb1110}})):(~|((2'sb10)^((+((s3)&((4'sb0110)^~(s3))))<<(((ctrl[6]?(ctrl[0]?4'sb0000:2'b11):(s4)<<<(s2)))^~(((ctrl[1]?6'sb001101:3'sb001))<<(s1))))))&(4'sb0000)));
  assign y2 = (ctrl[5]?(6'sb110001)-((((ctrl[3]?6'sb000100:3'sb101))&(1'sb1))^((ctrl[5]?(1'sb0)<<(6'b011010):$signed(s1)))):$signed(^(s4)));
  assign y3 = {(ctrl[7]?1'b1:$signed((^(+({1{+((s0)>>>(s1))}})))>>>(($signed((ctrl[0]?s5:(ctrl[2]?(3'sb111)>>>(4'b0011):$signed(2'b10)))))&((5'sb00001)>>>($signed((~(6'sb011110))&((u0)^(2'sb10)))))))),$unsigned(4'sb0011),(6'sb001101)&((ctrl[4]?+($signed(({s1,($unsigned(s5))&((u0)&(5'b01010)),s4})>>(4'sb1010))):(+(({(ctrl[6]?(4'sb1100)!=(3'sb110):(s1)-(5'sb01110)),3'sb011,((ctrl[3]?2'sb10:s0))&(2'sb10)})-(&(((s5)<<<(s4))|(s2)))))<<<((($signed(u1))>>>(($signed(s3))>>>($signed({2{5'b11101}}))))-(s5)))),$signed(((-({{3'sb110,$unsigned((u0)^(6'b101111)),s5}}))!=($signed((ctrl[4]?{$signed((s0)<<(2'sb10)),-($signed(4'sb0011)),(-(s0))>>(-(1'sb1))}:(4'sb0011)<($signed((ctrl[2]?s4:1'sb0)))))))^~(2'sb01))};
  assign y4 = ((4'b1110)>>(!(s2)))|({4{$signed(((u4)>=(s1))&((2'sb01)>=(6'sb110100)))}});
  assign y5 = s2;
  assign y6 = +((4'sb0110)<((ctrl[4]?(((ctrl[2]?(ctrl[2]?s1:s3):(4'sb0001)<<<(4'b0000)))-(((s4)>>>(3'sb101))>>>((s7)>(s2))))>>>(-(4'b0100)):6'sb101010)));
  assign y7 = (1'sb0)!=(s7);
endmodule
