// Seed: 1482902630
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  if (1) wire id_5;
  else assign id_4 = 1;
  assign id_1 = 1;
  assign id_1 = -1'h0;
  id_6(
      id_1, {1, id_1} ^ "", -1
  );
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
  wire id_3;
  wire id_4, id_5;
  wire id_6, id_7;
endmodule
