Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8d980530a83e457380aeeb91ed1971ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CB4CLED_Top_TB_behav xil_defaultlib.CB4CLED_Top_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.singleShot [singleshot_default]
Compiling architecture rtl of entity xil_defaultlib.CB4CLED [cb4cled_default]
Compiling architecture struct of entity xil_defaultlib.CB4CLED_Top [cb4cled_top_default]
Compiling architecture behaviour of entity xil_defaultlib.cb4cled_top_tb
Built simulation snapshot CB4CLED_Top_TB_behav
