#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 25 15:20:53 2019
# Process ID: 31352
# Current directory: C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.runs/synth_1/Top.vds
# Journal file: C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33796 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 362.730 ; gain = 101.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/Top.sv:2]
INFO: [Synth 8-6157] synthesizing module 'readAccel' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/readAccel.sv:3]
	Parameter WRITE bound to: 8'b00001010 
	Parameter WADD bound to: 8'b00101101 
	Parameter MMODE bound to: 8'b00000010 
	Parameter XINST bound to: 8'b00001011 
	Parameter XADDR bound to: 8'b00001000 
	Parameter YINST bound to: 8'b00001011 
	Parameter YADDR bound to: 8'b00001001 
	Parameter ZINST bound to: 8'b00001011 
	Parameter ZADDR bound to: 8'b00001010 
INFO: [Synth 8-6157] synthesizing module 'mod_m_counter' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/mod_m_counter.sv:2]
	Parameter M bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mod_m_counter' (1#1) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/mod_m_counter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'spi' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/spi.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/spi.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'spi' (2#1) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/spi.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/readAccel.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'readAccel' (3#1) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/readAccel.sv:3]
INFO: [Synth 8-6157] synthesizing module 'hex_to_sseg_p' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/hex_to_sseg_p.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_sseg_p' (4#1) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/hex_to_sseg_p.sv:8]
INFO: [Synth 8-6157] synthesizing module 'led_mux8_p' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/led_mux8_p.sv:4]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/led_mux8_p.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'led_mux8_p' (5#1) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/led_mux8_p.sv:4]
WARNING: [Synth 8-6014] Unused sequential element zAxis_stg2_reg was removed.  [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/Top.sv:35]
WARNING: [Synth 8-3848] Net reset in module/entity Top does not have driver. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/Top.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'Top' (6#1) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/Top.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.121 ; gain = 156.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ra0:reset to constant 0 [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/Top.sv:20]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.121 ; gain = 156.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.121 ; gain = 156.727
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[0]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[1]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[2]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[3]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[0]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[1]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[2]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[3]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[0]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[1]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[2]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[3]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[1]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[2]'. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 770.965 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 770.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 770.965 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 770.965 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 770.965 ; gain = 509.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 770.965 ; gain = 509.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 770.965 ; gain = 509.570
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'spi'
INFO: [Synth 8-5544] ROM "spi_done_tick_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "so_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "ready_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'readAccel'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "din" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "din" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "din" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cs" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 | 00000000000000000000000000000000
              cpha_delay |                               01 | 00000000000000000000000000000001
                      p0 |                               10 | 00000000000000000000000000000010
                      p1 |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             initialize0 |                            00000 | 00000000000000000000000000000000
             initialize1 |                            00001 | 00000000000000000000000000000001
             initialize2 |                            00010 | 00000000000000000000000000000010
                    idle |                            00011 | 00000000000000000000000000000011
                  xInst0 |                            00100 | 00000000000000000000000000000100
                  xInst1 |                            00101 | 00000000000000000000000000000101
                  xAddr0 |                            00110 | 00000000000000000000000000000110
                  xAddr1 |                            00111 | 00000000000000000000000000000111
                  xWait0 |                            01000 | 00000000000000000000000000001000
                  xWait1 |                            01001 | 00000000000000000000000000001001
                  yInst0 |                            01010 | 00000000000000000000000000001010
                  yInst1 |                            01011 | 00000000000000000000000000001011
                  yAddr0 |                            01100 | 00000000000000000000000000001100
                  yAddr1 |                            01101 | 00000000000000000000000000001101
                  yWait0 |                            01110 | 00000000000000000000000000001110
                  yWait1 |                            01111 | 00000000000000000000000000001111
                  zInst0 |                            10000 | 00000000000000000000000000010000
                  zInst1 |                            10001 | 00000000000000000000000000010001
                  zAddr0 |                            10010 | 00000000000000000000000000010010
                  zAddr1 |                            10011 | 00000000000000000000000000010011
                  zWait0 |                            10100 | 00000000000000000000000000010100
                  zWait1 |                            10101 | 00000000000000000000000000010101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'readAccel'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 770.965 ; gain = 509.570
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'hts5' (hex_to_sseg_p) to 'hts4'
INFO: [Synth 8-223] decloning instance 'hts5' (hex_to_sseg_p) to 'hts3'
INFO: [Synth 8-223] decloning instance 'hts5' (hex_to_sseg_p) to 'hts2'
INFO: [Synth 8-223] decloning instance 'hts5' (hex_to_sseg_p) to 'hts1'
INFO: [Synth 8-223] decloning instance 'hts5' (hex_to_sseg_p) to 'hts0'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module mod_m_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module readAccel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	  22 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 13    
Module led_mux8_p 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "ra0/spi0/state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ra0/din" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ra0/din" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ra0/din" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ra0/start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ra0/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ra0/state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Top has port DP driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 770.965 ; gain = 509.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 770.965 ; gain = 509.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 770.965 ; gain = 509.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'ra0/spi0/FSM_sequential_state_reg_reg[0]' (FDC) to 'ra0/spi0/spi_clk_reg_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 783.453 ; gain = 522.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 783.453 ; gain = 522.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 783.453 ; gain = 522.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 783.453 ; gain = 522.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 783.453 ; gain = 522.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 783.453 ; gain = 522.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 783.453 ; gain = 522.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Top         | ra0/spi0/si_reg_reg[4] | 5      | 1     | NO           | YES                | YES               | 1      | 0       | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |    16|
|5     |LUT3   |    28|
|6     |LUT4   |    17|
|7     |LUT5   |    41|
|8     |LUT6   |    72|
|9     |SRL16E |     1|
|10    |FDRE   |    83|
|11    |IBUF   |     2|
|12    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   288|
|2     |  dm8_0  |led_mux8_p    |    53|
|3     |  ra0    |readAccel     |   204|
|4     |    mc0  |mod_m_counter |    19|
|5     |    spi0 |spi           |    81|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 783.453 ; gain = 522.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 783.453 ; gain = 169.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 783.453 ; gain = 522.059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 783.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 41 Warnings, 37 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 783.453 ; gain = 531.512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 783.453 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/SPI_Test/SPI_Test.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 15:21:21 2019...
