
STM32_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046f8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000230  08004804  08004804  00014804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a34  08004a34  0002006c  2**0
                  CONTENTS
  4 .ARM          00000000  08004a34  08004a34  0002006c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004a34  08004a34  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a34  08004a34  00014a34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004a38  08004a38  00014a38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08004a3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000404  2000006c  08004aa8  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000470  08004aa8  00020470  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010450  00000000  00000000  00020095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bf2  00000000  00000000  000304e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001060  00000000  00000000  000330d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ed0  00000000  00000000  00034138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e5f  00000000  00000000  00035008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000157b5  00000000  00000000  0004de67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a2cc  00000000  00000000  0006361c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ed8e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004120  00000000  00000000  000ed93c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000006c 	.word	0x2000006c
 8000128:	00000000 	.word	0x00000000
 800012c:	080047ec 	.word	0x080047ec

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000070 	.word	0x20000070
 8000148:	080047ec 	.word	0x080047ec

0800014c <Button_Init>:
		list_button_Pin
};

// IMPLEMENTATION

void Button_Init(){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_BUTTONS; i++){
 8000152:	2300      	movs	r3, #0
 8000154:	607b      	str	r3, [r7, #4]
 8000156:	e039      	b.n	80001cc <Button_Init+0x80>
		buttons[i].KeyReg0 = NORMAL_STATE;
 8000158:	4a21      	ldr	r2, [pc, #132]	; (80001e0 <Button_Init+0x94>)
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	015b      	lsls	r3, r3, #5
 800015e:	4413      	add	r3, r2
 8000160:	2201      	movs	r2, #1
 8000162:	601a      	str	r2, [r3, #0]
		buttons[i].KeyReg1 = NORMAL_STATE;
 8000164:	4a1e      	ldr	r2, [pc, #120]	; (80001e0 <Button_Init+0x94>)
 8000166:	687b      	ldr	r3, [r7, #4]
 8000168:	015b      	lsls	r3, r3, #5
 800016a:	4413      	add	r3, r2
 800016c:	3304      	adds	r3, #4
 800016e:	2201      	movs	r2, #1
 8000170:	601a      	str	r2, [r3, #0]
		buttons[i].KeyReg2 = NORMAL_STATE;
 8000172:	4a1b      	ldr	r2, [pc, #108]	; (80001e0 <Button_Init+0x94>)
 8000174:	687b      	ldr	r3, [r7, #4]
 8000176:	015b      	lsls	r3, r3, #5
 8000178:	4413      	add	r3, r2
 800017a:	3308      	adds	r3, #8
 800017c:	2201      	movs	r2, #1
 800017e:	601a      	str	r2, [r3, #0]
		buttons[i].KeyReg3 = NORMAL_STATE;
 8000180:	4a17      	ldr	r2, [pc, #92]	; (80001e0 <Button_Init+0x94>)
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	015b      	lsls	r3, r3, #5
 8000186:	4413      	add	r3, r2
 8000188:	330c      	adds	r3, #12
 800018a:	2201      	movs	r2, #1
 800018c:	601a      	str	r2, [r3, #0]

		buttons[i].TimeOutForKeyPress = 50;
 800018e:	4a14      	ldr	r2, [pc, #80]	; (80001e0 <Button_Init+0x94>)
 8000190:	687b      	ldr	r3, [r7, #4]
 8000192:	015b      	lsls	r3, r3, #5
 8000194:	4413      	add	r3, r2
 8000196:	3310      	adds	r3, #16
 8000198:	2232      	movs	r2, #50	; 0x32
 800019a:	601a      	str	r2, [r3, #0]
		buttons[i].flag_pressed = 0;
 800019c:	4a10      	ldr	r2, [pc, #64]	; (80001e0 <Button_Init+0x94>)
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	015b      	lsls	r3, r3, #5
 80001a2:	4413      	add	r3, r2
 80001a4:	3314      	adds	r3, #20
 80001a6:	2200      	movs	r2, #0
 80001a8:	601a      	str	r2, [r3, #0]
		buttons[i].flag_long_pressed = 0;
 80001aa:	4a0d      	ldr	r2, [pc, #52]	; (80001e0 <Button_Init+0x94>)
 80001ac:	687b      	ldr	r3, [r7, #4]
 80001ae:	015b      	lsls	r3, r3, #5
 80001b0:	4413      	add	r3, r2
 80001b2:	3318      	adds	r3, #24
 80001b4:	2200      	movs	r2, #0
 80001b6:	601a      	str	r2, [r3, #0]
		buttons[i].flag_released = 0;
 80001b8:	4a09      	ldr	r2, [pc, #36]	; (80001e0 <Button_Init+0x94>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	015b      	lsls	r3, r3, #5
 80001be:	4413      	add	r3, r2
 80001c0:	331c      	adds	r3, #28
 80001c2:	2200      	movs	r2, #0
 80001c4:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < NUM_BUTTONS; i++){
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	3301      	adds	r3, #1
 80001ca:	607b      	str	r3, [r7, #4]
 80001cc:	687b      	ldr	r3, [r7, #4]
 80001ce:	2b09      	cmp	r3, #9
 80001d0:	ddc2      	ble.n	8000158 <Button_Init+0xc>
	}
}
 80001d2:	bf00      	nop
 80001d4:	bf00      	nop
 80001d6:	370c      	adds	r7, #12
 80001d8:	46bd      	mov	sp, r7
 80001da:	bc80      	pop	{r7}
 80001dc:	4770      	bx	lr
 80001de:	bf00      	nop
 80001e0:	200000d0 	.word	0x200000d0

080001e4 <isButtonPressed>:

int isButtonPressed(int index) {
 80001e4:	b480      	push	{r7}
 80001e6:	b083      	sub	sp, #12
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
    if (buttons[index].flag_pressed == 1) {
 80001ec:	4a0b      	ldr	r2, [pc, #44]	; (800021c <isButtonPressed+0x38>)
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	015b      	lsls	r3, r3, #5
 80001f2:	4413      	add	r3, r2
 80001f4:	3314      	adds	r3, #20
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	2b01      	cmp	r3, #1
 80001fa:	d108      	bne.n	800020e <isButtonPressed+0x2a>
        buttons[index].flag_pressed = 0;
 80001fc:	4a07      	ldr	r2, [pc, #28]	; (800021c <isButtonPressed+0x38>)
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	015b      	lsls	r3, r3, #5
 8000202:	4413      	add	r3, r2
 8000204:	3314      	adds	r3, #20
 8000206:	2200      	movs	r2, #0
 8000208:	601a      	str	r2, [r3, #0]
        return 1;
 800020a:	2301      	movs	r3, #1
 800020c:	e000      	b.n	8000210 <isButtonPressed+0x2c>
    }
    return 0;
 800020e:	2300      	movs	r3, #0
}
 8000210:	4618      	mov	r0, r3
 8000212:	370c      	adds	r7, #12
 8000214:	46bd      	mov	sp, r7
 8000216:	bc80      	pop	{r7}
 8000218:	4770      	bx	lr
 800021a:	bf00      	nop
 800021c:	200000d0 	.word	0x200000d0

08000220 <isButtonLongPressed>:

int isButtonLongPressed(int index){
 8000220:	b480      	push	{r7}
 8000222:	b083      	sub	sp, #12
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
	if (buttons[index].flag_long_pressed == 1) {
 8000228:	4a0b      	ldr	r2, [pc, #44]	; (8000258 <isButtonLongPressed+0x38>)
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	015b      	lsls	r3, r3, #5
 800022e:	4413      	add	r3, r2
 8000230:	3318      	adds	r3, #24
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	2b01      	cmp	r3, #1
 8000236:	d108      	bne.n	800024a <isButtonLongPressed+0x2a>
		buttons[index].flag_long_pressed = 0;
 8000238:	4a07      	ldr	r2, [pc, #28]	; (8000258 <isButtonLongPressed+0x38>)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	015b      	lsls	r3, r3, #5
 800023e:	4413      	add	r3, r2
 8000240:	3318      	adds	r3, #24
 8000242:	2200      	movs	r2, #0
 8000244:	601a      	str	r2, [r3, #0]
	    return 1;
 8000246:	2301      	movs	r3, #1
 8000248:	e000      	b.n	800024c <isButtonLongPressed+0x2c>
	}
	return 0;
 800024a:	2300      	movs	r3, #0
}
 800024c:	4618      	mov	r0, r3
 800024e:	370c      	adds	r7, #12
 8000250:	46bd      	mov	sp, r7
 8000252:	bc80      	pop	{r7}
 8000254:	4770      	bx	lr
 8000256:	bf00      	nop
 8000258:	200000d0 	.word	0x200000d0

0800025c <isButtonReleased>:

int isButtonReleased(int index) {
 800025c:	b480      	push	{r7}
 800025e:	b083      	sub	sp, #12
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]
    if (buttons[index].flag_released == 1) {
 8000264:	4a0b      	ldr	r2, [pc, #44]	; (8000294 <isButtonReleased+0x38>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	015b      	lsls	r3, r3, #5
 800026a:	4413      	add	r3, r2
 800026c:	331c      	adds	r3, #28
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	2b01      	cmp	r3, #1
 8000272:	d108      	bne.n	8000286 <isButtonReleased+0x2a>
        buttons[index].flag_released = 0;
 8000274:	4a07      	ldr	r2, [pc, #28]	; (8000294 <isButtonReleased+0x38>)
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	015b      	lsls	r3, r3, #5
 800027a:	4413      	add	r3, r2
 800027c:	331c      	adds	r3, #28
 800027e:	2200      	movs	r2, #0
 8000280:	601a      	str	r2, [r3, #0]
        return 1;
 8000282:	2301      	movs	r3, #1
 8000284:	e000      	b.n	8000288 <isButtonReleased+0x2c>
    }
    return 0;
 8000286:	2300      	movs	r3, #0
}
 8000288:	4618      	mov	r0, r3
 800028a:	370c      	adds	r7, #12
 800028c:	46bd      	mov	sp, r7
 800028e:	bc80      	pop	{r7}
 8000290:	4770      	bx	lr
 8000292:	bf00      	nop
 8000294:	200000d0 	.word	0x200000d0

08000298 <setButtonFlag>:

void subKeyProcess(int index){
	buttons[index].flag_pressed = 1;
}

void setButtonFlag(int index){
 8000298:	b480      	push	{r7}
 800029a:	b083      	sub	sp, #12
 800029c:	af00      	add	r7, sp, #0
 800029e:	6078      	str	r0, [r7, #4]
	buttons[index].flag_pressed = 0;
 80002a0:	4a05      	ldr	r2, [pc, #20]	; (80002b8 <setButtonFlag+0x20>)
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	015b      	lsls	r3, r3, #5
 80002a6:	4413      	add	r3, r2
 80002a8:	3314      	adds	r3, #20
 80002aa:	2200      	movs	r2, #0
 80002ac:	601a      	str	r2, [r3, #0]
}
 80002ae:	bf00      	nop
 80002b0:	370c      	adds	r7, #12
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bc80      	pop	{r7}
 80002b6:	4770      	bx	lr
 80002b8:	200000d0 	.word	0x200000d0

080002bc <getKeyInput>:
//				}
//			}
//		}
//	}
//}
void getKeyInput(){
 80002bc:	b580      	push	{r7, lr}
 80002be:	b082      	sub	sp, #8
 80002c0:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_BUTTONS; i++){
 80002c2:	2300      	movs	r3, #0
 80002c4:	607b      	str	r3, [r7, #4]
 80002c6:	e0b3      	b.n	8000430 <getKeyInput+0x174>
		buttons[i].KeyReg2 = buttons[i].KeyReg1;
 80002c8:	4a5e      	ldr	r2, [pc, #376]	; (8000444 <getKeyInput+0x188>)
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	015b      	lsls	r3, r3, #5
 80002ce:	4413      	add	r3, r2
 80002d0:	3304      	adds	r3, #4
 80002d2:	681a      	ldr	r2, [r3, #0]
 80002d4:	495b      	ldr	r1, [pc, #364]	; (8000444 <getKeyInput+0x188>)
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	015b      	lsls	r3, r3, #5
 80002da:	440b      	add	r3, r1
 80002dc:	3308      	adds	r3, #8
 80002de:	601a      	str	r2, [r3, #0]
		buttons[i].KeyReg1 = buttons[i].KeyReg0;
 80002e0:	4a58      	ldr	r2, [pc, #352]	; (8000444 <getKeyInput+0x188>)
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	015b      	lsls	r3, r3, #5
 80002e6:	4413      	add	r3, r2
 80002e8:	681a      	ldr	r2, [r3, #0]
 80002ea:	4956      	ldr	r1, [pc, #344]	; (8000444 <getKeyInput+0x188>)
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	015b      	lsls	r3, r3, #5
 80002f0:	440b      	add	r3, r1
 80002f2:	3304      	adds	r3, #4
 80002f4:	601a      	str	r2, [r3, #0]

		buttons[i].KeyReg0 = HAL_GPIO_ReadPin(BUTTON_PORTS[i], BUTTON_PINS[i]);
 80002f6:	4a54      	ldr	r2, [pc, #336]	; (8000448 <getKeyInput+0x18c>)
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002fe:	4953      	ldr	r1, [pc, #332]	; (800044c <getKeyInput+0x190>)
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000306:	4619      	mov	r1, r3
 8000308:	4610      	mov	r0, r2
 800030a:	f002 fcd3 	bl	8002cb4 <HAL_GPIO_ReadPin>
 800030e:	4603      	mov	r3, r0
 8000310:	4619      	mov	r1, r3
 8000312:	4a4c      	ldr	r2, [pc, #304]	; (8000444 <getKeyInput+0x188>)
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	015b      	lsls	r3, r3, #5
 8000318:	4413      	add	r3, r2
 800031a:	6019      	str	r1, [r3, #0]

		if ((buttons[i].KeyReg1 == buttons[i].KeyReg0) && (buttons[i].KeyReg1 == buttons[i].KeyReg2)){
 800031c:	4a49      	ldr	r2, [pc, #292]	; (8000444 <getKeyInput+0x188>)
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	015b      	lsls	r3, r3, #5
 8000322:	4413      	add	r3, r2
 8000324:	3304      	adds	r3, #4
 8000326:	681a      	ldr	r2, [r3, #0]
 8000328:	4946      	ldr	r1, [pc, #280]	; (8000444 <getKeyInput+0x188>)
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	015b      	lsls	r3, r3, #5
 800032e:	440b      	add	r3, r1
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	429a      	cmp	r2, r3
 8000334:	d179      	bne.n	800042a <getKeyInput+0x16e>
 8000336:	4a43      	ldr	r2, [pc, #268]	; (8000444 <getKeyInput+0x188>)
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	015b      	lsls	r3, r3, #5
 800033c:	4413      	add	r3, r2
 800033e:	3304      	adds	r3, #4
 8000340:	681a      	ldr	r2, [r3, #0]
 8000342:	4940      	ldr	r1, [pc, #256]	; (8000444 <getKeyInput+0x188>)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	015b      	lsls	r3, r3, #5
 8000348:	440b      	add	r3, r1
 800034a:	3308      	adds	r3, #8
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	429a      	cmp	r2, r3
 8000350:	d16b      	bne.n	800042a <getKeyInput+0x16e>
			if (buttons[i].KeyReg2 != buttons[i].KeyReg3){
 8000352:	4a3c      	ldr	r2, [pc, #240]	; (8000444 <getKeyInput+0x188>)
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	015b      	lsls	r3, r3, #5
 8000358:	4413      	add	r3, r2
 800035a:	3308      	adds	r3, #8
 800035c:	681a      	ldr	r2, [r3, #0]
 800035e:	4939      	ldr	r1, [pc, #228]	; (8000444 <getKeyInput+0x188>)
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	015b      	lsls	r3, r3, #5
 8000364:	440b      	add	r3, r1
 8000366:	330c      	adds	r3, #12
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	429a      	cmp	r2, r3
 800036c:	d032      	beq.n	80003d4 <getKeyInput+0x118>
				buttons[i].KeyReg3 = buttons[i].KeyReg2;
 800036e:	4a35      	ldr	r2, [pc, #212]	; (8000444 <getKeyInput+0x188>)
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	015b      	lsls	r3, r3, #5
 8000374:	4413      	add	r3, r2
 8000376:	3308      	adds	r3, #8
 8000378:	681a      	ldr	r2, [r3, #0]
 800037a:	4932      	ldr	r1, [pc, #200]	; (8000444 <getKeyInput+0x188>)
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	015b      	lsls	r3, r3, #5
 8000380:	440b      	add	r3, r1
 8000382:	330c      	adds	r3, #12
 8000384:	601a      	str	r2, [r3, #0]

				if (buttons[i].KeyReg3 == PRESSED_STATE){
 8000386:	4a2f      	ldr	r2, [pc, #188]	; (8000444 <getKeyInput+0x188>)
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	015b      	lsls	r3, r3, #5
 800038c:	4413      	add	r3, r2
 800038e:	330c      	adds	r3, #12
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	2b00      	cmp	r3, #0
 8000394:	d10e      	bne.n	80003b4 <getKeyInput+0xf8>
					buttons[i].TimeOutForKeyPress = 50;
 8000396:	4a2b      	ldr	r2, [pc, #172]	; (8000444 <getKeyInput+0x188>)
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	015b      	lsls	r3, r3, #5
 800039c:	4413      	add	r3, r2
 800039e:	3310      	adds	r3, #16
 80003a0:	2232      	movs	r2, #50	; 0x32
 80003a2:	601a      	str	r2, [r3, #0]
					buttons[i].flag_pressed = 1;
 80003a4:	4a27      	ldr	r2, [pc, #156]	; (8000444 <getKeyInput+0x188>)
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	015b      	lsls	r3, r3, #5
 80003aa:	4413      	add	r3, r2
 80003ac:	3314      	adds	r3, #20
 80003ae:	2201      	movs	r2, #1
 80003b0:	601a      	str	r2, [r3, #0]
 80003b2:	e03a      	b.n	800042a <getKeyInput+0x16e>
				} else if (buttons[i].KeyReg3 == NORMAL_STATE) {
 80003b4:	4a23      	ldr	r2, [pc, #140]	; (8000444 <getKeyInput+0x188>)
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	015b      	lsls	r3, r3, #5
 80003ba:	4413      	add	r3, r2
 80003bc:	330c      	adds	r3, #12
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	2b01      	cmp	r3, #1
 80003c2:	d132      	bne.n	800042a <getKeyInput+0x16e>
					buttons[i].flag_released = 1;
 80003c4:	4a1f      	ldr	r2, [pc, #124]	; (8000444 <getKeyInput+0x188>)
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	015b      	lsls	r3, r3, #5
 80003ca:	4413      	add	r3, r2
 80003cc:	331c      	adds	r3, #28
 80003ce:	2201      	movs	r2, #1
 80003d0:	601a      	str	r2, [r3, #0]
 80003d2:	e02a      	b.n	800042a <getKeyInput+0x16e>
				}
			}
			else {
				if (buttons[i].KeyReg3 == PRESSED_STATE) {
 80003d4:	4a1b      	ldr	r2, [pc, #108]	; (8000444 <getKeyInput+0x188>)
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	015b      	lsls	r3, r3, #5
 80003da:	4413      	add	r3, r2
 80003dc:	330c      	adds	r3, #12
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d122      	bne.n	800042a <getKeyInput+0x16e>
					buttons[i].TimeOutForKeyPress--;
 80003e4:	4a17      	ldr	r2, [pc, #92]	; (8000444 <getKeyInput+0x188>)
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	015b      	lsls	r3, r3, #5
 80003ea:	4413      	add	r3, r2
 80003ec:	3310      	adds	r3, #16
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	1e5a      	subs	r2, r3, #1
 80003f2:	4914      	ldr	r1, [pc, #80]	; (8000444 <getKeyInput+0x188>)
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	015b      	lsls	r3, r3, #5
 80003f8:	440b      	add	r3, r1
 80003fa:	3310      	adds	r3, #16
 80003fc:	601a      	str	r2, [r3, #0]

				    if (buttons[i].TimeOutForKeyPress == 0) {
 80003fe:	4a11      	ldr	r2, [pc, #68]	; (8000444 <getKeyInput+0x188>)
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	015b      	lsls	r3, r3, #5
 8000404:	4413      	add	r3, r2
 8000406:	3310      	adds	r3, #16
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	2b00      	cmp	r3, #0
 800040c:	d10d      	bne.n	800042a <getKeyInput+0x16e>
				    	buttons[i].TimeOutForKeyPress = 50;
 800040e:	4a0d      	ldr	r2, [pc, #52]	; (8000444 <getKeyInput+0x188>)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	015b      	lsls	r3, r3, #5
 8000414:	4413      	add	r3, r2
 8000416:	3310      	adds	r3, #16
 8000418:	2232      	movs	r2, #50	; 0x32
 800041a:	601a      	str	r2, [r3, #0]

				        buttons[i].flag_long_pressed = 1;
 800041c:	4a09      	ldr	r2, [pc, #36]	; (8000444 <getKeyInput+0x188>)
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	015b      	lsls	r3, r3, #5
 8000422:	4413      	add	r3, r2
 8000424:	3318      	adds	r3, #24
 8000426:	2201      	movs	r2, #1
 8000428:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < NUM_BUTTONS; i++){
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	3301      	adds	r3, #1
 800042e:	607b      	str	r3, [r7, #4]
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	2b09      	cmp	r3, #9
 8000434:	f77f af48 	ble.w	80002c8 <getKeyInput+0xc>
				    }
				}
			}
		}
	}
}
 8000438:	bf00      	nop
 800043a:	bf00      	nop
 800043c:	3708      	adds	r7, #8
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}
 8000442:	bf00      	nop
 8000444:	200000d0 	.word	0x200000d0
 8000448:	20000000 	.word	0x20000000
 800044c:	20000028 	.word	0x20000028

08000450 <clk_pulse>:
    0x07, // 7: a b c
    0x7F, // 8: a b c d e f g
    0x6F  // 9: a b c d f g
};

void clk_pulse(void) {
 8000450:	b580      	push	{r7, lr}
 8000452:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SDK_GPIO_Port, SDK_Pin, GPIO_PIN_SET);
 8000454:	2201      	movs	r2, #1
 8000456:	2180      	movs	r1, #128	; 0x80
 8000458:	4804      	ldr	r0, [pc, #16]	; (800046c <clk_pulse+0x1c>)
 800045a:	f002 fc42 	bl	8002ce2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SDK_GPIO_Port, SDK_Pin, GPIO_PIN_RESET);
 800045e:	2200      	movs	r2, #0
 8000460:	2180      	movs	r1, #128	; 0x80
 8000462:	4802      	ldr	r0, [pc, #8]	; (800046c <clk_pulse+0x1c>)
 8000464:	f002 fc3d 	bl	8002ce2 <HAL_GPIO_WritePin>
}
 8000468:	bf00      	nop
 800046a:	bd80      	pop	{r7, pc}
 800046c:	40010800 	.word	0x40010800

08000470 <latch_pulse>:

void latch_pulse(void) {
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_SET);
 8000474:	2201      	movs	r2, #1
 8000476:	2140      	movs	r1, #64	; 0x40
 8000478:	4804      	ldr	r0, [pc, #16]	; (800048c <latch_pulse+0x1c>)
 800047a:	f002 fc32 	bl	8002ce2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_RESET);
 800047e:	2200      	movs	r2, #0
 8000480:	2140      	movs	r1, #64	; 0x40
 8000482:	4802      	ldr	r0, [pc, #8]	; (800048c <latch_pulse+0x1c>)
 8000484:	f002 fc2d 	bl	8002ce2 <HAL_GPIO_WritePin>
}
 8000488:	bf00      	nop
 800048a:	bd80      	pop	{r7, pc}
 800048c:	40010800 	.word	0x40010800

08000490 <shift_byte>:

void shift_byte(uint8_t data) {
 8000490:	b580      	push	{r7, lr}
 8000492:	b084      	sub	sp, #16
 8000494:	af00      	add	r7, sp, #0
 8000496:	4603      	mov	r3, r0
 8000498:	71fb      	strb	r3, [r7, #7]
    for (int i = 7; i >= 0; --i) { // MSB trước
 800049a:	2307      	movs	r3, #7
 800049c:	60fb      	str	r3, [r7, #12]
 800049e:	e011      	b.n	80004c4 <shift_byte+0x34>
        HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, (data & (1 << i)) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80004a0:	79fa      	ldrb	r2, [r7, #7]
 80004a2:	68fb      	ldr	r3, [r7, #12]
 80004a4:	fa42 f303 	asr.w	r3, r2, r3
 80004a8:	b2db      	uxtb	r3, r3
 80004aa:	f003 0301 	and.w	r3, r3, #1
 80004ae:	b2db      	uxtb	r3, r3
 80004b0:	461a      	mov	r2, r3
 80004b2:	2101      	movs	r1, #1
 80004b4:	4807      	ldr	r0, [pc, #28]	; (80004d4 <shift_byte+0x44>)
 80004b6:	f002 fc14 	bl	8002ce2 <HAL_GPIO_WritePin>
        clk_pulse();
 80004ba:	f7ff ffc9 	bl	8000450 <clk_pulse>
    for (int i = 7; i >= 0; --i) { // MSB trước
 80004be:	68fb      	ldr	r3, [r7, #12]
 80004c0:	3b01      	subs	r3, #1
 80004c2:	60fb      	str	r3, [r7, #12]
 80004c4:	68fb      	ldr	r3, [r7, #12]
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	daea      	bge.n	80004a0 <shift_byte+0x10>
    }
}
 80004ca:	bf00      	nop
 80004cc:	bf00      	nop
 80004ce:	3710      	adds	r7, #16
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bd80      	pop	{r7, pc}
 80004d4:	40010c00 	.word	0x40010c00

080004d8 <HC595_Send3_GPIO>:

void HC595_Send3_GPIO(uint8_t b3, uint8_t b2, uint8_t b1) {
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0
 80004de:	4603      	mov	r3, r0
 80004e0:	71fb      	strb	r3, [r7, #7]
 80004e2:	460b      	mov	r3, r1
 80004e4:	71bb      	strb	r3, [r7, #6]
 80004e6:	4613      	mov	r3, r2
 80004e8:	717b      	strb	r3, [r7, #5]
    HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_RESET);
 80004ea:	2200      	movs	r2, #0
 80004ec:	2140      	movs	r1, #64	; 0x40
 80004ee:	480a      	ldr	r0, [pc, #40]	; (8000518 <HC595_Send3_GPIO+0x40>)
 80004f0:	f002 fbf7 	bl	8002ce2 <HAL_GPIO_WritePin>

    shift_byte(b3);
 80004f4:	79fb      	ldrb	r3, [r7, #7]
 80004f6:	4618      	mov	r0, r3
 80004f8:	f7ff ffca 	bl	8000490 <shift_byte>
    shift_byte(b2);
 80004fc:	79bb      	ldrb	r3, [r7, #6]
 80004fe:	4618      	mov	r0, r3
 8000500:	f7ff ffc6 	bl	8000490 <shift_byte>
    shift_byte(b1);
 8000504:	797b      	ldrb	r3, [r7, #5]
 8000506:	4618      	mov	r0, r3
 8000508:	f7ff ffc2 	bl	8000490 <shift_byte>

    latch_pulse();
 800050c:	f7ff ffb0 	bl	8000470 <latch_pulse>
}
 8000510:	bf00      	nop
 8000512:	3708      	adds	r7, #8
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}
 8000518:	40010800 	.word	0x40010800

0800051c <invert_byte>:

uint8_t invert_byte(uint8_t x) {
 800051c:	b480      	push	{r7}
 800051e:	b083      	sub	sp, #12
 8000520:	af00      	add	r7, sp, #0
 8000522:	4603      	mov	r3, r0
 8000524:	71fb      	strb	r3, [r7, #7]
    return (~x) & 0x7F; // chỉ 7 bit a..g, giữ DP = 0 nếu cần
 8000526:	79fb      	ldrb	r3, [r7, #7]
 8000528:	43db      	mvns	r3, r3
 800052a:	b2db      	uxtb	r3, r3
 800052c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000530:	b2db      	uxtb	r3, r3
}
 8000532:	4618      	mov	r0, r3
 8000534:	370c      	adds	r7, #12
 8000536:	46bd      	mov	sp, r7
 8000538:	bc80      	pop	{r7}
 800053a:	4770      	bx	lr

0800053c <update_led_buffer>:

void update_led_buffer(int num1, int num2, int num3){
 800053c:	b480      	push	{r7}
 800053e:	b085      	sub	sp, #20
 8000540:	af00      	add	r7, sp, #0
 8000542:	60f8      	str	r0, [r7, #12]
 8000544:	60b9      	str	r1, [r7, #8]
 8000546:	607a      	str	r2, [r7, #4]
	led_buffer[0] = num1;
 8000548:	4a06      	ldr	r2, [pc, #24]	; (8000564 <update_led_buffer+0x28>)
 800054a:	68fb      	ldr	r3, [r7, #12]
 800054c:	6013      	str	r3, [r2, #0]
	led_buffer[1] = num2;
 800054e:	4a05      	ldr	r2, [pc, #20]	; (8000564 <update_led_buffer+0x28>)
 8000550:	68bb      	ldr	r3, [r7, #8]
 8000552:	6053      	str	r3, [r2, #4]
	led_buffer[2] = num3;
 8000554:	4a03      	ldr	r2, [pc, #12]	; (8000564 <update_led_buffer+0x28>)
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	6093      	str	r3, [r2, #8]
}
 800055a:	bf00      	nop
 800055c:	3714      	adds	r7, #20
 800055e:	46bd      	mov	sp, r7
 8000560:	bc80      	pop	{r7}
 8000562:	4770      	bx	lr
 8000564:	20000044 	.word	0x20000044

08000568 <display_3_digit>:

void display_3_digit(void) {
 8000568:	b5b0      	push	{r4, r5, r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
    uint8_t b1 = SEG_CC[led_buffer[0]];
 800056e:	4b14      	ldr	r3, [pc, #80]	; (80005c0 <display_3_digit+0x58>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	4a14      	ldr	r2, [pc, #80]	; (80005c4 <display_3_digit+0x5c>)
 8000574:	5cd3      	ldrb	r3, [r2, r3]
 8000576:	71fb      	strb	r3, [r7, #7]
    uint8_t b2 = SEG_CC[led_buffer[1]];
 8000578:	4b11      	ldr	r3, [pc, #68]	; (80005c0 <display_3_digit+0x58>)
 800057a:	685b      	ldr	r3, [r3, #4]
 800057c:	4a11      	ldr	r2, [pc, #68]	; (80005c4 <display_3_digit+0x5c>)
 800057e:	5cd3      	ldrb	r3, [r2, r3]
 8000580:	71bb      	strb	r3, [r7, #6]
    uint8_t b3 = SEG_CC[led_buffer[2]];
 8000582:	4b0f      	ldr	r3, [pc, #60]	; (80005c0 <display_3_digit+0x58>)
 8000584:	689b      	ldr	r3, [r3, #8]
 8000586:	4a0f      	ldr	r2, [pc, #60]	; (80005c4 <display_3_digit+0x5c>)
 8000588:	5cd3      	ldrb	r3, [r2, r3]
 800058a:	717b      	strb	r3, [r7, #5]

    // Gửi theo thứ tự U1 → U2 → U3
    HC595_Send3_GPIO(invert_byte(b3), invert_byte(b2), invert_byte(b1) );
 800058c:	797b      	ldrb	r3, [r7, #5]
 800058e:	4618      	mov	r0, r3
 8000590:	f7ff ffc4 	bl	800051c <invert_byte>
 8000594:	4603      	mov	r3, r0
 8000596:	461c      	mov	r4, r3
 8000598:	79bb      	ldrb	r3, [r7, #6]
 800059a:	4618      	mov	r0, r3
 800059c:	f7ff ffbe 	bl	800051c <invert_byte>
 80005a0:	4603      	mov	r3, r0
 80005a2:	461d      	mov	r5, r3
 80005a4:	79fb      	ldrb	r3, [r7, #7]
 80005a6:	4618      	mov	r0, r3
 80005a8:	f7ff ffb8 	bl	800051c <invert_byte>
 80005ac:	4603      	mov	r3, r0
 80005ae:	461a      	mov	r2, r3
 80005b0:	4629      	mov	r1, r5
 80005b2:	4620      	mov	r0, r4
 80005b4:	f7ff ff90 	bl	80004d8 <HC595_Send3_GPIO>
}
 80005b8:	bf00      	nop
 80005ba:	3708      	adds	r7, #8
 80005bc:	46bd      	mov	sp, r7
 80005be:	bdb0      	pop	{r4, r5, r7, pc}
 80005c0:	20000044 	.word	0x20000044
 80005c4:	080049fc 	.word	0x080049fc

080005c8 <display_init>:
int currmark = 0;

void display_mark(int);
void clear_mark(int);

void display_init() {
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
    lcd_init();
 80005cc:	f000 fc6e 	bl	8000eac <lcd_init>
    setTimer(TIMER_LCD_ANIMATION, LCD_UPDATE_CYCLE);
 80005d0:	21c8      	movs	r1, #200	; 0xc8
 80005d2:	200b      	movs	r0, #11
 80005d4:	f001 fac6 	bl	8001b64 <setTimer>
    setTimer(TIMER_BLINK, BLINK_CYCLE);
 80005d8:	21fa      	movs	r1, #250	; 0xfa
 80005da:	200a      	movs	r0, #10
 80005dc:	f001 fac2 	bl	8001b64 <setTimer>

}
 80005e0:	bf00      	nop
 80005e2:	bd80      	pop	{r7, pc}

080005e4 <display_welcome_screen>:

/* ========== 1. Welcome Screen ========== */
void display_welcome_screen() {
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
    lcd_goto_XY(0, 3);
 80005e8:	2103      	movs	r1, #3
 80005ea:	2000      	movs	r0, #0
 80005ec:	f000 fc2a 	bl	8000e44 <lcd_goto_XY>
    lcd_send_string("Lucky Spin Game");
 80005f0:	4803      	ldr	r0, [pc, #12]	; (8000600 <display_welcome_screen+0x1c>)
 80005f2:	f000 fc83 	bl	8000efc <lcd_send_string>

    display_list_button();
 80005f6:	f000 fb57 	bl	8000ca8 <display_list_button>
}
 80005fa:	bf00      	nop
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	08004804 	.word	0x08004804

08000604 <display_announcement>:

/* ========== 2. Announcement ========== */
void display_announcement(int announce_num) {
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
	lcd_clear_display();
 800060c:	f000 fc10 	bl	8000e30 <lcd_clear_display>
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	3b14      	subs	r3, #20
 8000614:	2b05      	cmp	r3, #5
 8000616:	d877      	bhi.n	8000708 <display_announcement+0x104>
 8000618:	a201      	add	r2, pc, #4	; (adr r2, 8000620 <display_announcement+0x1c>)
 800061a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800061e:	bf00      	nop
 8000620:	08000639 	.word	0x08000639
 8000624:	08000649 	.word	0x08000649
 8000628:	08000659 	.word	0x08000659
 800062c:	08000669 	.word	0x08000669
 8000630:	080006a3 	.word	0x080006a3
 8000634:	080006dd 	.word	0x080006dd
    switch (announce_num){
    case START:
    	lcd_goto_XY(0, 8);
 8000638:	2108      	movs	r1, #8
 800063a:	2000      	movs	r0, #0
 800063c:	f000 fc02 	bl	8000e44 <lcd_goto_XY>
    	lcd_send_string("START");
 8000640:	4834      	ldr	r0, [pc, #208]	; (8000714 <display_announcement+0x110>)
 8000642:	f000 fc5b 	bl	8000efc <lcd_send_string>
    	break;
 8000646:	e060      	b.n	800070a <display_announcement+0x106>
    case BIGWIN:
    	lcd_goto_XY(0, 6);
 8000648:	2106      	movs	r1, #6
 800064a:	2000      	movs	r0, #0
 800064c:	f000 fbfa 	bl	8000e44 <lcd_goto_XY>
    	lcd_send_string("BIG WIN!");
 8000650:	4831      	ldr	r0, [pc, #196]	; (8000718 <display_announcement+0x114>)
 8000652:	f000 fc53 	bl	8000efc <lcd_send_string>
    	break;
 8000656:	e058      	b.n	800070a <display_announcement+0x106>
    case BETTER_LUCK_NEXT_TIME:
    	lcd_goto_XY(0, 0);
 8000658:	2100      	movs	r1, #0
 800065a:	2000      	movs	r0, #0
 800065c:	f000 fbf2 	bl	8000e44 <lcd_goto_XY>
    	lcd_send_string("GOOD LUCK NEXT TIME!");
 8000660:	482e      	ldr	r0, [pc, #184]	; (800071c <display_announcement+0x118>)
 8000662:	f000 fc4b 	bl	8000efc <lcd_send_string>
    	break;
 8000666:	e050      	b.n	800070a <display_announcement+0x106>
    case P1_LOSE:
    	lcd_goto_XY(1, 5);
 8000668:	2105      	movs	r1, #5
 800066a:	2001      	movs	r0, #1
 800066c:	f000 fbea 	bl	8000e44 <lcd_goto_XY>
    	lcd_send_string("P1");
 8000670:	482b      	ldr	r0, [pc, #172]	; (8000720 <display_announcement+0x11c>)
 8000672:	f000 fc43 	bl	8000efc <lcd_send_string>
    	lcd_goto_XY(1, 13);
 8000676:	210d      	movs	r1, #13
 8000678:	2001      	movs	r0, #1
 800067a:	f000 fbe3 	bl	8000e44 <lcd_goto_XY>
    	lcd_send_string("P2");
 800067e:	4829      	ldr	r0, [pc, #164]	; (8000724 <display_announcement+0x120>)
 8000680:	f000 fc3c 	bl	8000efc <lcd_send_string>
    	lcd_goto_XY(2, 3);
 8000684:	2103      	movs	r1, #3
 8000686:	2002      	movs	r0, #2
 8000688:	f000 fbdc 	bl	8000e44 <lcd_goto_XY>
    	lcd_send_string("LOSER");
 800068c:	4826      	ldr	r0, [pc, #152]	; (8000728 <display_announcement+0x124>)
 800068e:	f000 fc35 	bl	8000efc <lcd_send_string>
    	lcd_goto_XY(2, 12);
 8000692:	210c      	movs	r1, #12
 8000694:	2002      	movs	r0, #2
 8000696:	f000 fbd5 	bl	8000e44 <lcd_goto_XY>
    	lcd_send_string("WINER");
 800069a:	4824      	ldr	r0, [pc, #144]	; (800072c <display_announcement+0x128>)
 800069c:	f000 fc2e 	bl	8000efc <lcd_send_string>
    	break;
 80006a0:	e033      	b.n	800070a <display_announcement+0x106>
    case P2_LOSE:
    	lcd_goto_XY(1, 5);
 80006a2:	2105      	movs	r1, #5
 80006a4:	2001      	movs	r0, #1
 80006a6:	f000 fbcd 	bl	8000e44 <lcd_goto_XY>
    	lcd_send_string("P1");
 80006aa:	481d      	ldr	r0, [pc, #116]	; (8000720 <display_announcement+0x11c>)
 80006ac:	f000 fc26 	bl	8000efc <lcd_send_string>
    	lcd_goto_XY(1, 13);
 80006b0:	210d      	movs	r1, #13
 80006b2:	2001      	movs	r0, #1
 80006b4:	f000 fbc6 	bl	8000e44 <lcd_goto_XY>
    	lcd_send_string("P2");
 80006b8:	481a      	ldr	r0, [pc, #104]	; (8000724 <display_announcement+0x120>)
 80006ba:	f000 fc1f 	bl	8000efc <lcd_send_string>
    	lcd_goto_XY(2, 3);
 80006be:	2103      	movs	r1, #3
 80006c0:	2002      	movs	r0, #2
 80006c2:	f000 fbbf 	bl	8000e44 <lcd_goto_XY>
    	lcd_send_string("WINER");
 80006c6:	4819      	ldr	r0, [pc, #100]	; (800072c <display_announcement+0x128>)
 80006c8:	f000 fc18 	bl	8000efc <lcd_send_string>
    	lcd_goto_XY(2, 12);
 80006cc:	210c      	movs	r1, #12
 80006ce:	2002      	movs	r0, #2
 80006d0:	f000 fbb8 	bl	8000e44 <lcd_goto_XY>
    	lcd_send_string("LOSER");
 80006d4:	4814      	ldr	r0, [pc, #80]	; (8000728 <display_announcement+0x124>)
 80006d6:	f000 fc11 	bl	8000efc <lcd_send_string>
    	break;
 80006da:	e016      	b.n	800070a <display_announcement+0x106>
    case TIE:
    	lcd_goto_XY(1, 5);
 80006dc:	2105      	movs	r1, #5
 80006de:	2001      	movs	r0, #1
 80006e0:	f000 fbb0 	bl	8000e44 <lcd_goto_XY>
    	lcd_send_string("P1");
 80006e4:	480e      	ldr	r0, [pc, #56]	; (8000720 <display_announcement+0x11c>)
 80006e6:	f000 fc09 	bl	8000efc <lcd_send_string>
    	lcd_goto_XY(1, 13);
 80006ea:	210d      	movs	r1, #13
 80006ec:	2001      	movs	r0, #1
 80006ee:	f000 fba9 	bl	8000e44 <lcd_goto_XY>
    	lcd_send_string("P2");
 80006f2:	480c      	ldr	r0, [pc, #48]	; (8000724 <display_announcement+0x120>)
 80006f4:	f000 fc02 	bl	8000efc <lcd_send_string>
    	lcd_goto_XY(2, 1);
 80006f8:	2101      	movs	r1, #1
 80006fa:	2002      	movs	r0, #2
 80006fc:	f000 fba2 	bl	8000e44 <lcd_goto_XY>
    	lcd_send_string("THE SCORE IS EVEN!");
 8000700:	480b      	ldr	r0, [pc, #44]	; (8000730 <display_announcement+0x12c>)
 8000702:	f000 fbfb 	bl	8000efc <lcd_send_string>
    	break;
 8000706:	e000      	b.n	800070a <display_announcement+0x106>
    default:
    	break;
 8000708:	bf00      	nop
    }
}
 800070a:	bf00      	nop
 800070c:	3708      	adds	r7, #8
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	08004814 	.word	0x08004814
 8000718:	0800481c 	.word	0x0800481c
 800071c:	08004828 	.word	0x08004828
 8000720:	08004840 	.word	0x08004840
 8000724:	08004844 	.word	0x08004844
 8000728:	08004848 	.word	0x08004848
 800072c:	08004850 	.word	0x08004850
 8000730:	08004858 	.word	0x08004858

08000734 <display_while_playing>:
}



/* ========== 4. Hàm hiển thị màn hình khi trò chơi đang chạy ========== */
void display_while_playing() {
 8000734:	b580      	push	{r7, lr}
 8000736:	b092      	sub	sp, #72	; 0x48
 8000738:	af00      	add	r7, sp, #0
	if (!isTimerExpired(TIMER_LCD_ANIMATION)) {
 800073a:	200b      	movs	r0, #11
 800073c:	f001 fa32 	bl	8001ba4 <isTimerExpired>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d07a      	beq.n	800083c <display_while_playing+0x108>
	    return;
	}

	    // --- Reset Timer cho lần sau ---
	setTimer(TIMER_LCD_ANIMATION, LCD_UPDATE_CYCLE);
 8000746:	21c8      	movs	r1, #200	; 0xc8
 8000748:	200b      	movs	r0, #11
 800074a:	f001 fa0b 	bl	8001b64 <setTimer>
    char line1[21];
    char line2[21];

    // clear buffer
    for (int i = 0; i < 20; i++) {
 800074e:	2300      	movs	r3, #0
 8000750:	647b      	str	r3, [r7, #68]	; 0x44
 8000752:	e00d      	b.n	8000770 <display_while_playing+0x3c>
        line1[i] = ' ';
 8000754:	f107 021c 	add.w	r2, r7, #28
 8000758:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800075a:	4413      	add	r3, r2
 800075c:	2220      	movs	r2, #32
 800075e:	701a      	strb	r2, [r3, #0]
        line2[i] = ' ';
 8000760:	1d3a      	adds	r2, r7, #4
 8000762:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000764:	4413      	add	r3, r2
 8000766:	2220      	movs	r2, #32
 8000768:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 20; i++) {
 800076a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800076c:	3301      	adds	r3, #1
 800076e:	647b      	str	r3, [r7, #68]	; 0x44
 8000770:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000772:	2b13      	cmp	r3, #19
 8000774:	ddee      	ble.n	8000754 <display_while_playing+0x20>
    }
    line1[20] = '\0';
 8000776:	2300      	movs	r3, #0
 8000778:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    line2[20] = '\0';
 800077c:	2300      	movs	r3, #0
 800077e:	763b      	strb	r3, [r7, #24]

    // --- VẼ MŨI TÊN TRÊN HÀNG 1 (<<<) ---
    for (int i = 0; i < ARROW_LEN; i++) {
 8000780:	2300      	movs	r3, #0
 8000782:	643b      	str	r3, [r7, #64]	; 0x40
 8000784:	e013      	b.n	80007ae <display_while_playing+0x7a>
        int col = pos_left - i;
 8000786:	4b2f      	ldr	r3, [pc, #188]	; (8000844 <display_while_playing+0x110>)
 8000788:	681a      	ldr	r2, [r3, #0]
 800078a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800078c:	1ad3      	subs	r3, r2, r3
 800078e:	637b      	str	r3, [r7, #52]	; 0x34
        if (col >= RUN_COL_START && col <= RUN_COL_END)
 8000790:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000792:	2b01      	cmp	r3, #1
 8000794:	dd08      	ble.n	80007a8 <display_while_playing+0x74>
 8000796:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000798:	2b11      	cmp	r3, #17
 800079a:	dc05      	bgt.n	80007a8 <display_while_playing+0x74>
            line1[col] = '<';
 800079c:	f107 021c 	add.w	r2, r7, #28
 80007a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007a2:	4413      	add	r3, r2
 80007a4:	223c      	movs	r2, #60	; 0x3c
 80007a6:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < ARROW_LEN; i++) {
 80007a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80007aa:	3301      	adds	r3, #1
 80007ac:	643b      	str	r3, [r7, #64]	; 0x40
 80007ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80007b0:	2b02      	cmp	r3, #2
 80007b2:	dde8      	ble.n	8000786 <display_while_playing+0x52>
    }

    // --- VẼ MŨI TÊN TRÊN HÀNG 2 (>>>) ---
    for (int i = 0; i < ARROW_LEN; i++) {
 80007b4:	2300      	movs	r3, #0
 80007b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80007b8:	e012      	b.n	80007e0 <display_while_playing+0xac>
        int col = pos_right + i;
 80007ba:	4b23      	ldr	r3, [pc, #140]	; (8000848 <display_while_playing+0x114>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80007c0:	4413      	add	r3, r2
 80007c2:	63bb      	str	r3, [r7, #56]	; 0x38
        if (col >= RUN_COL_START && col <= RUN_COL_END)
 80007c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80007c6:	2b01      	cmp	r3, #1
 80007c8:	dd07      	ble.n	80007da <display_while_playing+0xa6>
 80007ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80007cc:	2b11      	cmp	r3, #17
 80007ce:	dc04      	bgt.n	80007da <display_while_playing+0xa6>
            line2[col] = '>';
 80007d0:	1d3a      	adds	r2, r7, #4
 80007d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80007d4:	4413      	add	r3, r2
 80007d6:	223e      	movs	r2, #62	; 0x3e
 80007d8:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < ARROW_LEN; i++) {
 80007da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80007dc:	3301      	adds	r3, #1
 80007de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80007e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80007e2:	2b02      	cmp	r3, #2
 80007e4:	dde9      	ble.n	80007ba <display_while_playing+0x86>
    }

    // In ra LCD
    lcd_goto_XY(1, 0);
 80007e6:	2100      	movs	r1, #0
 80007e8:	2001      	movs	r0, #1
 80007ea:	f000 fb2b 	bl	8000e44 <lcd_goto_XY>
    lcd_send_string(line1);
 80007ee:	f107 031c 	add.w	r3, r7, #28
 80007f2:	4618      	mov	r0, r3
 80007f4:	f000 fb82 	bl	8000efc <lcd_send_string>

    lcd_goto_XY(2, 0);
 80007f8:	2100      	movs	r1, #0
 80007fa:	2002      	movs	r0, #2
 80007fc:	f000 fb22 	bl	8000e44 <lcd_goto_XY>
    lcd_send_string(line2);
 8000800:	1d3b      	adds	r3, r7, #4
 8000802:	4618      	mov	r0, r3
 8000804:	f000 fb7a 	bl	8000efc <lcd_send_string>

    // --- CẬP NHẬT VỊ TRÍ ---
    pos_left--;          // <<< di chuyển trái
 8000808:	4b0e      	ldr	r3, [pc, #56]	; (8000844 <display_while_playing+0x110>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	3b01      	subs	r3, #1
 800080e:	4a0d      	ldr	r2, [pc, #52]	; (8000844 <display_while_playing+0x110>)
 8000810:	6013      	str	r3, [r2, #0]
    pos_right++;         // >>> di chuyển phải
 8000812:	4b0d      	ldr	r3, [pc, #52]	; (8000848 <display_while_playing+0x114>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	3301      	adds	r3, #1
 8000818:	4a0b      	ldr	r2, [pc, #44]	; (8000848 <display_while_playing+0x114>)
 800081a:	6013      	str	r3, [r2, #0]

    // Reset vòng lặp
    if (pos_left < (RUN_COL_START - ARROW_LEN))
 800081c:	4b09      	ldr	r3, [pc, #36]	; (8000844 <display_while_playing+0x110>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000824:	da02      	bge.n	800082c <display_while_playing+0xf8>
        pos_left = RUN_COL_END;
 8000826:	4b07      	ldr	r3, [pc, #28]	; (8000844 <display_while_playing+0x110>)
 8000828:	2211      	movs	r2, #17
 800082a:	601a      	str	r2, [r3, #0]

    if (pos_right > (RUN_COL_END + 1))
 800082c:	4b06      	ldr	r3, [pc, #24]	; (8000848 <display_while_playing+0x114>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	2b12      	cmp	r3, #18
 8000832:	dd04      	ble.n	800083e <display_while_playing+0x10a>
        pos_right = RUN_COL_START - ARROW_LEN + 1;
 8000834:	4b04      	ldr	r3, [pc, #16]	; (8000848 <display_while_playing+0x114>)
 8000836:	2200      	movs	r2, #0
 8000838:	601a      	str	r2, [r3, #0]
 800083a:	e000      	b.n	800083e <display_while_playing+0x10a>
	    return;
 800083c:	bf00      	nop
}
 800083e:	3748      	adds	r7, #72	; 0x48
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	2000003c 	.word	0x2000003c
 8000848:	20000040 	.word	0x20000040

0800084c <reset_animation_pos>:

void reset_animation_pos(){
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
    pos_left  = RUN_COL_END;
 8000850:	4b04      	ldr	r3, [pc, #16]	; (8000864 <reset_animation_pos+0x18>)
 8000852:	2211      	movs	r2, #17
 8000854:	601a      	str	r2, [r3, #0]
    pos_right = RUN_COL_START;
 8000856:	4b04      	ldr	r3, [pc, #16]	; (8000868 <reset_animation_pos+0x1c>)
 8000858:	2202      	movs	r2, #2
 800085a:	601a      	str	r2, [r3, #0]
}
 800085c:	bf00      	nop
 800085e:	46bd      	mov	sp, r7
 8000860:	bc80      	pop	{r7}
 8000862:	4770      	bx	lr
 8000864:	2000003c 	.word	0x2000003c
 8000868:	20000040 	.word	0x20000040

0800086c <display_list_modes>:

void display_list_modes(){
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
	switch(choose_mode){
 8000870:	4bd5      	ldr	r3, [pc, #852]	; (8000bc8 <display_list_modes+0x35c>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	2b07      	cmp	r3, #7
 8000876:	f200 81d3 	bhi.w	8000c20 <display_list_modes+0x3b4>
 800087a:	a201      	add	r2, pc, #4	; (adr r2, 8000880 <display_list_modes+0x14>)
 800087c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000880:	080008a1 	.word	0x080008a1
 8000884:	08000901 	.word	0x08000901
 8000888:	08000997 	.word	0x08000997
 800088c:	08000a2d 	.word	0x08000a2d
 8000890:	08000ac3 	.word	0x08000ac3
 8000894:	080008a9 	.word	0x080008a9
 8000898:	08000b53 	.word	0x08000b53
 800089c:	08000c09 	.word	0x08000c09
	case INIT:
		choose_mode = LIST_MODES;
 80008a0:	4bc9      	ldr	r3, [pc, #804]	; (8000bc8 <display_list_modes+0x35c>)
 80008a2:	2205      	movs	r2, #5
 80008a4:	601a      	str	r2, [r3, #0]
		break;
 80008a6:	e1ca      	b.n	8000c3e <display_list_modes+0x3d2>
	case LIST_MODES:
		lcd_goto_XY(0, 0);
 80008a8:	2100      	movs	r1, #0
 80008aa:	2000      	movs	r0, #0
 80008ac:	f000 faca 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("  Single Spin");
 80008b0:	48c6      	ldr	r0, [pc, #792]	; (8000bcc <display_list_modes+0x360>)
 80008b2:	f000 fb23 	bl	8000efc <lcd_send_string>

		lcd_goto_XY(1, 0);
 80008b6:	2100      	movs	r1, #0
 80008b8:	2001      	movs	r0, #1
 80008ba:	f000 fac3 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("  Hold Spin");
 80008be:	48c4      	ldr	r0, [pc, #784]	; (8000bd0 <display_list_modes+0x364>)
 80008c0:	f000 fb1c 	bl	8000efc <lcd_send_string>

		lcd_goto_XY(2, 0);
 80008c4:	2100      	movs	r1, #0
 80008c6:	2002      	movs	r0, #2
 80008c8:	f000 fabc 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("  Acc Decel Spin");
 80008cc:	48c1      	ldr	r0, [pc, #772]	; (8000bd4 <display_list_modes+0x368>)
 80008ce:	f000 fb15 	bl	8000efc <lcd_send_string>

		lcd_goto_XY(3, 0);
 80008d2:	2100      	movs	r1, #0
 80008d4:	2003      	movs	r0, #3
 80008d6:	f000 fab5 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("  Two Players");
 80008da:	48bf      	ldr	r0, [pc, #764]	; (8000bd8 <display_list_modes+0x36c>)
 80008dc:	f000 fb0e 	bl	8000efc <lcd_send_string>
		if(isButtonPressed(0) == 1){
 80008e0:	2000      	movs	r0, #0
 80008e2:	f7ff fc7f 	bl	80001e4 <isButtonPressed>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b01      	cmp	r3, #1
 80008ea:	f040 819b 	bne.w	8000c24 <display_list_modes+0x3b8>
			lcd_clear_display();
 80008ee:	f000 fa9f 	bl	8000e30 <lcd_clear_display>
			choose_mode = MODE_SINGLE_SPIN;
 80008f2:	4bb5      	ldr	r3, [pc, #724]	; (8000bc8 <display_list_modes+0x35c>)
 80008f4:	2201      	movs	r2, #1
 80008f6:	601a      	str	r2, [r3, #0]
			setButtonFlag(0);
 80008f8:	2000      	movs	r0, #0
 80008fa:	f7ff fccd 	bl	8000298 <setButtonFlag>
		}
		break;
 80008fe:	e191      	b.n	8000c24 <display_list_modes+0x3b8>


	case MODE_SINGLE_SPIN:
		lcd_goto_XY(0, 0);
 8000900:	2100      	movs	r1, #0
 8000902:	2000      	movs	r0, #0
 8000904:	f000 fa9e 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("> Single Spin");
 8000908:	48b4      	ldr	r0, [pc, #720]	; (8000bdc <display_list_modes+0x370>)
 800090a:	f000 faf7 	bl	8000efc <lcd_send_string>

		lcd_goto_XY(1, 0);
 800090e:	2100      	movs	r1, #0
 8000910:	2001      	movs	r0, #1
 8000912:	f000 fa97 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("  Hold Spin");
 8000916:	48ae      	ldr	r0, [pc, #696]	; (8000bd0 <display_list_modes+0x364>)
 8000918:	f000 faf0 	bl	8000efc <lcd_send_string>

		lcd_goto_XY(2, 0);
 800091c:	2100      	movs	r1, #0
 800091e:	2002      	movs	r0, #2
 8000920:	f000 fa90 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("  Acc Decel Spin");
 8000924:	48ab      	ldr	r0, [pc, #684]	; (8000bd4 <display_list_modes+0x368>)
 8000926:	f000 fae9 	bl	8000efc <lcd_send_string>

		lcd_goto_XY(3, 0);
 800092a:	2100      	movs	r1, #0
 800092c:	2003      	movs	r0, #3
 800092e:	f000 fa89 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("  Two Players");
 8000932:	48a9      	ldr	r0, [pc, #676]	; (8000bd8 <display_list_modes+0x36c>)
 8000934:	f000 fae2 	bl	8000efc <lcd_send_string>

		if(isButtonPressed(2) == 1){
 8000938:	2002      	movs	r0, #2
 800093a:	f7ff fc53 	bl	80001e4 <isButtonPressed>
 800093e:	4603      	mov	r3, r0
 8000940:	2b01      	cmp	r3, #1
 8000942:	d118      	bne.n	8000976 <display_list_modes+0x10a>
			status = MODE_SINGLE_SPIN;
 8000944:	4ba6      	ldr	r3, [pc, #664]	; (8000be0 <display_list_modes+0x374>)
 8000946:	2201      	movs	r2, #1
 8000948:	601a      	str	r2, [r3, #0]

			display7SEG_mode_single_spin();
 800094a:	f000 ff49 	bl	80017e0 <display7SEG_mode_single_spin>

			lcd_clear_display();
 800094e:	f000 fa6f 	bl	8000e30 <lcd_clear_display>
			lcd_goto_XY(1, 5);
 8000952:	2105      	movs	r1, #5
 8000954:	2001      	movs	r0, #1
 8000956:	f000 fa75 	bl	8000e44 <lcd_goto_XY>
			lcd_send_string("Single Spin");
 800095a:	48a2      	ldr	r0, [pc, #648]	; (8000be4 <display_list_modes+0x378>)
 800095c:	f000 face 	bl	8000efc <lcd_send_string>

			lcd_goto_XY(3, 2);
 8000960:	2102      	movs	r1, #2
 8000962:	2003      	movs	r0, #3
 8000964:	f000 fa6e 	bl	8000e44 <lcd_goto_XY>
			lcd_send_string("Press B1 to spin");
 8000968:	489f      	ldr	r0, [pc, #636]	; (8000be8 <display_list_modes+0x37c>)
 800096a:	f000 fac7 	bl	8000efc <lcd_send_string>

			setButtonFlag(2);
 800096e:	2002      	movs	r0, #2
 8000970:	f7ff fc92 	bl	8000298 <setButtonFlag>
			break;
 8000974:	e163      	b.n	8000c3e <display_list_modes+0x3d2>
		}
		if(isButtonPressed(0) == 1){
 8000976:	2000      	movs	r0, #0
 8000978:	f7ff fc34 	bl	80001e4 <isButtonPressed>
 800097c:	4603      	mov	r3, r0
 800097e:	2b01      	cmp	r3, #1
 8000980:	f040 8152 	bne.w	8000c28 <display_list_modes+0x3bc>
			lcd_clear_display();
 8000984:	f000 fa54 	bl	8000e30 <lcd_clear_display>
			choose_mode = MODE_HOLD_SPIN;
 8000988:	4b8f      	ldr	r3, [pc, #572]	; (8000bc8 <display_list_modes+0x35c>)
 800098a:	2202      	movs	r2, #2
 800098c:	601a      	str	r2, [r3, #0]
			setButtonFlag(0);
 800098e:	2000      	movs	r0, #0
 8000990:	f7ff fc82 	bl	8000298 <setButtonFlag>
		}

		break;
 8000994:	e148      	b.n	8000c28 <display_list_modes+0x3bc>
	case MODE_HOLD_SPIN:
		lcd_goto_XY(0, 0);
 8000996:	2100      	movs	r1, #0
 8000998:	2000      	movs	r0, #0
 800099a:	f000 fa53 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("  Single Spin");
 800099e:	488b      	ldr	r0, [pc, #556]	; (8000bcc <display_list_modes+0x360>)
 80009a0:	f000 faac 	bl	8000efc <lcd_send_string>

		lcd_goto_XY(1, 0);
 80009a4:	2100      	movs	r1, #0
 80009a6:	2001      	movs	r0, #1
 80009a8:	f000 fa4c 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("> Hold Spin");
 80009ac:	488f      	ldr	r0, [pc, #572]	; (8000bec <display_list_modes+0x380>)
 80009ae:	f000 faa5 	bl	8000efc <lcd_send_string>

		lcd_goto_XY(2, 0);
 80009b2:	2100      	movs	r1, #0
 80009b4:	2002      	movs	r0, #2
 80009b6:	f000 fa45 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("  Acc Decel Spin");
 80009ba:	4886      	ldr	r0, [pc, #536]	; (8000bd4 <display_list_modes+0x368>)
 80009bc:	f000 fa9e 	bl	8000efc <lcd_send_string>

		lcd_goto_XY(3, 0);
 80009c0:	2100      	movs	r1, #0
 80009c2:	2003      	movs	r0, #3
 80009c4:	f000 fa3e 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("  Two Players");
 80009c8:	4883      	ldr	r0, [pc, #524]	; (8000bd8 <display_list_modes+0x36c>)
 80009ca:	f000 fa97 	bl	8000efc <lcd_send_string>

		if(isButtonPressed(2) == 1){
 80009ce:	2002      	movs	r0, #2
 80009d0:	f7ff fc08 	bl	80001e4 <isButtonPressed>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b01      	cmp	r3, #1
 80009d8:	d118      	bne.n	8000a0c <display_list_modes+0x1a0>
			status = MODE_HOLD_SPIN;
 80009da:	4b81      	ldr	r3, [pc, #516]	; (8000be0 <display_list_modes+0x374>)
 80009dc:	2202      	movs	r2, #2
 80009de:	601a      	str	r2, [r3, #0]

			display7SEG_mode_hold_spin();
 80009e0:	f000 fe8c 	bl	80016fc <display7SEG_mode_hold_spin>

			lcd_clear_display();
 80009e4:	f000 fa24 	bl	8000e30 <lcd_clear_display>
			lcd_goto_XY(1, 5);
 80009e8:	2105      	movs	r1, #5
 80009ea:	2001      	movs	r0, #1
 80009ec:	f000 fa2a 	bl	8000e44 <lcd_goto_XY>
			lcd_send_string("Hold Spin");
 80009f0:	487f      	ldr	r0, [pc, #508]	; (8000bf0 <display_list_modes+0x384>)
 80009f2:	f000 fa83 	bl	8000efc <lcd_send_string>
			lcd_goto_XY(3, 2);
 80009f6:	2102      	movs	r1, #2
 80009f8:	2003      	movs	r0, #3
 80009fa:	f000 fa23 	bl	8000e44 <lcd_goto_XY>
			lcd_send_string("Press B1 to spin");
 80009fe:	487a      	ldr	r0, [pc, #488]	; (8000be8 <display_list_modes+0x37c>)
 8000a00:	f000 fa7c 	bl	8000efc <lcd_send_string>

			setButtonFlag(2);
 8000a04:	2002      	movs	r0, #2
 8000a06:	f7ff fc47 	bl	8000298 <setButtonFlag>
			break;
 8000a0a:	e118      	b.n	8000c3e <display_list_modes+0x3d2>
		}
		if(isButtonPressed(0) == 1){
 8000a0c:	2000      	movs	r0, #0
 8000a0e:	f7ff fbe9 	bl	80001e4 <isButtonPressed>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b01      	cmp	r3, #1
 8000a16:	f040 8109 	bne.w	8000c2c <display_list_modes+0x3c0>
			lcd_clear_display();
 8000a1a:	f000 fa09 	bl	8000e30 <lcd_clear_display>
			choose_mode = MODE_ACCEL_DECEL_SPIN;
 8000a1e:	4b6a      	ldr	r3, [pc, #424]	; (8000bc8 <display_list_modes+0x35c>)
 8000a20:	2203      	movs	r2, #3
 8000a22:	601a      	str	r2, [r3, #0]
			setButtonFlag(0);
 8000a24:	2000      	movs	r0, #0
 8000a26:	f7ff fc37 	bl	8000298 <setButtonFlag>
		}

		break;
 8000a2a:	e0ff      	b.n	8000c2c <display_list_modes+0x3c0>
	case MODE_ACCEL_DECEL_SPIN:
		lcd_goto_XY(0, 0);
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	2000      	movs	r0, #0
 8000a30:	f000 fa08 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("  Single Spin");
 8000a34:	4865      	ldr	r0, [pc, #404]	; (8000bcc <display_list_modes+0x360>)
 8000a36:	f000 fa61 	bl	8000efc <lcd_send_string>

		lcd_goto_XY(1, 0);
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	2001      	movs	r0, #1
 8000a3e:	f000 fa01 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("  Hold Spin");
 8000a42:	4863      	ldr	r0, [pc, #396]	; (8000bd0 <display_list_modes+0x364>)
 8000a44:	f000 fa5a 	bl	8000efc <lcd_send_string>

		lcd_goto_XY(2, 0);
 8000a48:	2100      	movs	r1, #0
 8000a4a:	2002      	movs	r0, #2
 8000a4c:	f000 f9fa 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("> Acc Decel Spin");
 8000a50:	4868      	ldr	r0, [pc, #416]	; (8000bf4 <display_list_modes+0x388>)
 8000a52:	f000 fa53 	bl	8000efc <lcd_send_string>

		lcd_goto_XY(3, 0);
 8000a56:	2100      	movs	r1, #0
 8000a58:	2003      	movs	r0, #3
 8000a5a:	f000 f9f3 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("  Two Players");
 8000a5e:	485e      	ldr	r0, [pc, #376]	; (8000bd8 <display_list_modes+0x36c>)
 8000a60:	f000 fa4c 	bl	8000efc <lcd_send_string>

		if(isButtonPressed(2) == 1){
 8000a64:	2002      	movs	r0, #2
 8000a66:	f7ff fbbd 	bl	80001e4 <isButtonPressed>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b01      	cmp	r3, #1
 8000a6e:	d118      	bne.n	8000aa2 <display_list_modes+0x236>
			status = MODE_ACCEL_DECEL_SPIN;
 8000a70:	4b5b      	ldr	r3, [pc, #364]	; (8000be0 <display_list_modes+0x374>)
 8000a72:	2203      	movs	r2, #3
 8000a74:	601a      	str	r2, [r3, #0]

			display7SEG_mode_accel_decel_spin();
 8000a76:	f000 fdc5 	bl	8001604 <display7SEG_mode_accel_decel_spin>

			lcd_clear_display();
 8000a7a:	f000 f9d9 	bl	8000e30 <lcd_clear_display>
			lcd_goto_XY(1, 3);
 8000a7e:	2103      	movs	r1, #3
 8000a80:	2001      	movs	r0, #1
 8000a82:	f000 f9df 	bl	8000e44 <lcd_goto_XY>
			lcd_send_string("Acc Decel Spin");
 8000a86:	485c      	ldr	r0, [pc, #368]	; (8000bf8 <display_list_modes+0x38c>)
 8000a88:	f000 fa38 	bl	8000efc <lcd_send_string>
			lcd_goto_XY(3, 2);
 8000a8c:	2102      	movs	r1, #2
 8000a8e:	2003      	movs	r0, #3
 8000a90:	f000 f9d8 	bl	8000e44 <lcd_goto_XY>
			lcd_send_string("Press B1 to spin");
 8000a94:	4854      	ldr	r0, [pc, #336]	; (8000be8 <display_list_modes+0x37c>)
 8000a96:	f000 fa31 	bl	8000efc <lcd_send_string>

			setButtonFlag(2);
 8000a9a:	2002      	movs	r0, #2
 8000a9c:	f7ff fbfc 	bl	8000298 <setButtonFlag>
			break;
 8000aa0:	e0cd      	b.n	8000c3e <display_list_modes+0x3d2>
		}

		if (isButtonPressed(0) == 1){
 8000aa2:	2000      	movs	r0, #0
 8000aa4:	f7ff fb9e 	bl	80001e4 <isButtonPressed>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b01      	cmp	r3, #1
 8000aac:	f040 80c0 	bne.w	8000c30 <display_list_modes+0x3c4>
			lcd_clear_display();
 8000ab0:	f000 f9be 	bl	8000e30 <lcd_clear_display>
			choose_mode = MODE_TWO_PLAYERS;
 8000ab4:	4b44      	ldr	r3, [pc, #272]	; (8000bc8 <display_list_modes+0x35c>)
 8000ab6:	2204      	movs	r2, #4
 8000ab8:	601a      	str	r2, [r3, #0]
			setButtonFlag(0);
 8000aba:	2000      	movs	r0, #0
 8000abc:	f7ff fbec 	bl	8000298 <setButtonFlag>
		}
		break;
 8000ac0:	e0b6      	b.n	8000c30 <display_list_modes+0x3c4>
	case MODE_TWO_PLAYERS:
		lcd_goto_XY(0, 0);
 8000ac2:	2100      	movs	r1, #0
 8000ac4:	2000      	movs	r0, #0
 8000ac6:	f000 f9bd 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("  Single Spin");
 8000aca:	4840      	ldr	r0, [pc, #256]	; (8000bcc <display_list_modes+0x360>)
 8000acc:	f000 fa16 	bl	8000efc <lcd_send_string>

		lcd_goto_XY(1, 0);
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	2001      	movs	r0, #1
 8000ad4:	f000 f9b6 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("  Hold Spin");
 8000ad8:	483d      	ldr	r0, [pc, #244]	; (8000bd0 <display_list_modes+0x364>)
 8000ada:	f000 fa0f 	bl	8000efc <lcd_send_string>

		lcd_goto_XY(2, 0);
 8000ade:	2100      	movs	r1, #0
 8000ae0:	2002      	movs	r0, #2
 8000ae2:	f000 f9af 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("  Acc Decel Spin");
 8000ae6:	483b      	ldr	r0, [pc, #236]	; (8000bd4 <display_list_modes+0x368>)
 8000ae8:	f000 fa08 	bl	8000efc <lcd_send_string>

		lcd_goto_XY(3, 0);
 8000aec:	2100      	movs	r1, #0
 8000aee:	2003      	movs	r0, #3
 8000af0:	f000 f9a8 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("> Two Players");
 8000af4:	4841      	ldr	r0, [pc, #260]	; (8000bfc <display_list_modes+0x390>)
 8000af6:	f000 fa01 	bl	8000efc <lcd_send_string>

		if(isButtonPressed(2) == 1){
 8000afa:	2002      	movs	r0, #2
 8000afc:	f7ff fb72 	bl	80001e4 <isButtonPressed>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b01      	cmp	r3, #1
 8000b04:	d116      	bne.n	8000b34 <display_list_modes+0x2c8>
			status = MODE_TWO_PLAYERS;
 8000b06:	4b36      	ldr	r3, [pc, #216]	; (8000be0 <display_list_modes+0x374>)
 8000b08:	2204      	movs	r2, #4
 8000b0a:	601a      	str	r2, [r3, #0]

			display7SEG_mode_two_players();
 8000b0c:	f000 ffec 	bl	8001ae8 <display7SEG_mode_two_players>

			lcd_clear_display();
 8000b10:	f000 f98e 	bl	8000e30 <lcd_clear_display>
			lcd_goto_XY(1, 5);
 8000b14:	2105      	movs	r1, #5
 8000b16:	2001      	movs	r0, #1
 8000b18:	f000 f994 	bl	8000e44 <lcd_goto_XY>
			lcd_send_string("Two Players");
 8000b1c:	4838      	ldr	r0, [pc, #224]	; (8000c00 <display_list_modes+0x394>)
 8000b1e:	f000 f9ed 	bl	8000efc <lcd_send_string>

			setTimer(6, 1000);
 8000b22:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000b26:	2006      	movs	r0, #6
 8000b28:	f001 f81c 	bl	8001b64 <setTimer>
			setButtonFlag(2);
 8000b2c:	2002      	movs	r0, #2
 8000b2e:	f7ff fbb3 	bl	8000298 <setButtonFlag>
			break;
 8000b32:	e084      	b.n	8000c3e <display_list_modes+0x3d2>
		}

		if(isButtonPressed(0) == 1){
 8000b34:	2000      	movs	r0, #0
 8000b36:	f7ff fb55 	bl	80001e4 <isButtonPressed>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b01      	cmp	r3, #1
 8000b3e:	d179      	bne.n	8000c34 <display_list_modes+0x3c8>
			lcd_clear_display();
 8000b40:	f000 f976 	bl	8000e30 <lcd_clear_display>
			choose_mode = WELCOME_SCREEN;
 8000b44:	4b20      	ldr	r3, [pc, #128]	; (8000bc8 <display_list_modes+0x35c>)
 8000b46:	2206      	movs	r2, #6
 8000b48:	601a      	str	r2, [r3, #0]
			setButtonFlag(0);
 8000b4a:	2000      	movs	r0, #0
 8000b4c:	f7ff fba4 	bl	8000298 <setButtonFlag>
		}
		break;
 8000b50:	e070      	b.n	8000c34 <display_list_modes+0x3c8>
	case WELCOME_SCREEN:
		lcd_goto_XY(0, 0);
 8000b52:	2100      	movs	r1, #0
 8000b54:	2000      	movs	r0, #0
 8000b56:	f000 f975 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("  Hold Spin");
 8000b5a:	481d      	ldr	r0, [pc, #116]	; (8000bd0 <display_list_modes+0x364>)
 8000b5c:	f000 f9ce 	bl	8000efc <lcd_send_string>

		lcd_goto_XY(1, 0);
 8000b60:	2100      	movs	r1, #0
 8000b62:	2001      	movs	r0, #1
 8000b64:	f000 f96e 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("  Acc Decel Spin");
 8000b68:	481a      	ldr	r0, [pc, #104]	; (8000bd4 <display_list_modes+0x368>)
 8000b6a:	f000 f9c7 	bl	8000efc <lcd_send_string>

		lcd_goto_XY(2, 0);
 8000b6e:	2100      	movs	r1, #0
 8000b70:	2002      	movs	r0, #2
 8000b72:	f000 f967 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("  Two Players");
 8000b76:	4818      	ldr	r0, [pc, #96]	; (8000bd8 <display_list_modes+0x36c>)
 8000b78:	f000 f9c0 	bl	8000efc <lcd_send_string>

		lcd_goto_XY(3, 0);
 8000b7c:	2100      	movs	r1, #0
 8000b7e:	2003      	movs	r0, #3
 8000b80:	f000 f960 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("> Home screen");
 8000b84:	481f      	ldr	r0, [pc, #124]	; (8000c04 <display_list_modes+0x398>)
 8000b86:	f000 f9b9 	bl	8000efc <lcd_send_string>


		if(isButtonPressed(2) == 1){
 8000b8a:	2002      	movs	r0, #2
 8000b8c:	f7ff fb2a 	bl	80001e4 <isButtonPressed>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b01      	cmp	r3, #1
 8000b94:	d108      	bne.n	8000ba8 <display_list_modes+0x33c>
			lcd_clear_display();
 8000b96:	f000 f94b 	bl	8000e30 <lcd_clear_display>
			status = HOME_SCREEN;
 8000b9a:	4b11      	ldr	r3, [pc, #68]	; (8000be0 <display_list_modes+0x374>)
 8000b9c:	2207      	movs	r2, #7
 8000b9e:	601a      	str	r2, [r3, #0]
			choose_mode = HOME_SCREEN;
 8000ba0:	4b09      	ldr	r3, [pc, #36]	; (8000bc8 <display_list_modes+0x35c>)
 8000ba2:	2207      	movs	r2, #7
 8000ba4:	601a      	str	r2, [r3, #0]
			break;
 8000ba6:	e04a      	b.n	8000c3e <display_list_modes+0x3d2>
		}

		if(isButtonPressed(0) == 1){
 8000ba8:	2000      	movs	r0, #0
 8000baa:	f7ff fb1b 	bl	80001e4 <isButtonPressed>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b01      	cmp	r3, #1
 8000bb2:	d141      	bne.n	8000c38 <display_list_modes+0x3cc>
			lcd_clear_display();
 8000bb4:	f000 f93c 	bl	8000e30 <lcd_clear_display>
			choose_mode = MODE_SINGLE_SPIN;
 8000bb8:	4b03      	ldr	r3, [pc, #12]	; (8000bc8 <display_list_modes+0x35c>)
 8000bba:	2201      	movs	r2, #1
 8000bbc:	601a      	str	r2, [r3, #0]
			setButtonFlag(0);
 8000bbe:	2000      	movs	r0, #0
 8000bc0:	f7ff fb6a 	bl	8000298 <setButtonFlag>
		}
		break;
 8000bc4:	e038      	b.n	8000c38 <display_list_modes+0x3cc>
 8000bc6:	bf00      	nop
 8000bc8:	20000088 	.word	0x20000088
 8000bcc:	080048b8 	.word	0x080048b8
 8000bd0:	080048c8 	.word	0x080048c8
 8000bd4:	080048d4 	.word	0x080048d4
 8000bd8:	080048e8 	.word	0x080048e8
 8000bdc:	080048f8 	.word	0x080048f8
 8000be0:	2000008c 	.word	0x2000008c
 8000be4:	08004908 	.word	0x08004908
 8000be8:	08004914 	.word	0x08004914
 8000bec:	08004928 	.word	0x08004928
 8000bf0:	08004934 	.word	0x08004934
 8000bf4:	08004940 	.word	0x08004940
 8000bf8:	08004954 	.word	0x08004954
 8000bfc:	08004964 	.word	0x08004964
 8000c00:	08004974 	.word	0x08004974
 8000c04:	08004980 	.word	0x08004980
	case HOME_SCREEN:
		if(isButtonPressed(3) == 1)
 8000c08:	2003      	movs	r0, #3
 8000c0a:	f7ff faeb 	bl	80001e4 <isButtonPressed>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b01      	cmp	r3, #1
 8000c12:	d113      	bne.n	8000c3c <display_list_modes+0x3d0>
		{
			lcd_clear_display();
 8000c14:	f000 f90c 	bl	8000e30 <lcd_clear_display>
			//status = INIT ;
			setButtonFlag(3);
 8000c18:	2003      	movs	r0, #3
 8000c1a:	f7ff fb3d 	bl	8000298 <setButtonFlag>
			break;
 8000c1e:	e00e      	b.n	8000c3e <display_list_modes+0x3d2>
		}
		break;
	default:
		break;
 8000c20:	bf00      	nop
 8000c22:	e00c      	b.n	8000c3e <display_list_modes+0x3d2>
		break;
 8000c24:	bf00      	nop
 8000c26:	e00a      	b.n	8000c3e <display_list_modes+0x3d2>
		break;
 8000c28:	bf00      	nop
 8000c2a:	e008      	b.n	8000c3e <display_list_modes+0x3d2>
		break;
 8000c2c:	bf00      	nop
 8000c2e:	e006      	b.n	8000c3e <display_list_modes+0x3d2>
		break;
 8000c30:	bf00      	nop
 8000c32:	e004      	b.n	8000c3e <display_list_modes+0x3d2>
		break;
 8000c34:	bf00      	nop
 8000c36:	e002      	b.n	8000c3e <display_list_modes+0x3d2>
		break;
 8000c38:	bf00      	nop
 8000c3a:	e000      	b.n	8000c3e <display_list_modes+0x3d2>
		break;
 8000c3c:	bf00      	nop
	}
};
 8000c3e:	bf00      	nop
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop

08000c44 <display_mode_two_players>:

void display_mode_two_players(int index_player){
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
	if(index_player == 1){
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	2b01      	cmp	r3, #1
 8000c50:	d10e      	bne.n	8000c70 <display_mode_two_players+0x2c>
		lcd_goto_XY(1, 0);
 8000c52:	2100      	movs	r1, #0
 8000c54:	2001      	movs	r0, #1
 8000c56:	f000 f8f5 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("First Player");
 8000c5a:	4810      	ldr	r0, [pc, #64]	; (8000c9c <display_mode_two_players+0x58>)
 8000c5c:	f000 f94e 	bl	8000efc <lcd_send_string>
		lcd_goto_XY(3, 2);
 8000c60:	2102      	movs	r1, #2
 8000c62:	2003      	movs	r0, #3
 8000c64:	f000 f8ee 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("Press B1 to spin");
 8000c68:	480d      	ldr	r0, [pc, #52]	; (8000ca0 <display_mode_two_players+0x5c>)
 8000c6a:	f000 f947 	bl	8000efc <lcd_send_string>
		lcd_goto_XY(1, 7);
		lcd_send_string("Second Player");
		lcd_goto_XY(3, 2);
		lcd_send_string("Press B1 to spin");
	}
}
 8000c6e:	e010      	b.n	8000c92 <display_mode_two_players+0x4e>
	}else if (index_player == 2){
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2b02      	cmp	r3, #2
 8000c74:	d10d      	bne.n	8000c92 <display_mode_two_players+0x4e>
		lcd_goto_XY(1, 7);
 8000c76:	2107      	movs	r1, #7
 8000c78:	2001      	movs	r0, #1
 8000c7a:	f000 f8e3 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("Second Player");
 8000c7e:	4809      	ldr	r0, [pc, #36]	; (8000ca4 <display_mode_two_players+0x60>)
 8000c80:	f000 f93c 	bl	8000efc <lcd_send_string>
		lcd_goto_XY(3, 2);
 8000c84:	2102      	movs	r1, #2
 8000c86:	2003      	movs	r0, #3
 8000c88:	f000 f8dc 	bl	8000e44 <lcd_goto_XY>
		lcd_send_string("Press B1 to spin");
 8000c8c:	4804      	ldr	r0, [pc, #16]	; (8000ca0 <display_mode_two_players+0x5c>)
 8000c8e:	f000 f935 	bl	8000efc <lcd_send_string>
}
 8000c92:	bf00      	nop
 8000c94:	3708      	adds	r7, #8
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	08004990 	.word	0x08004990
 8000ca0:	08004914 	.word	0x08004914
 8000ca4:	080049a0 	.word	0x080049a0

08000ca8 <display_list_button>:
void display_list_button(){
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
	lcd_goto_XY(2, 1);
 8000cac:	2101      	movs	r1, #1
 8000cae:	2002      	movs	r0, #2
 8000cb0:	f000 f8c8 	bl	8000e44 <lcd_goto_XY>
	lcd_send_string("B0");
 8000cb4:	481a      	ldr	r0, [pc, #104]	; (8000d20 <display_list_button+0x78>)
 8000cb6:	f000 f921 	bl	8000efc <lcd_send_string>
	lcd_goto_XY(2, 6);
 8000cba:	2106      	movs	r1, #6
 8000cbc:	2002      	movs	r0, #2
 8000cbe:	f000 f8c1 	bl	8000e44 <lcd_goto_XY>
	lcd_send_string("B1");
 8000cc2:	4818      	ldr	r0, [pc, #96]	; (8000d24 <display_list_button+0x7c>)
 8000cc4:	f000 f91a 	bl	8000efc <lcd_send_string>
	lcd_goto_XY(2, 12);
 8000cc8:	210c      	movs	r1, #12
 8000cca:	2002      	movs	r0, #2
 8000ccc:	f000 f8ba 	bl	8000e44 <lcd_goto_XY>
	lcd_send_string("B2");
 8000cd0:	4815      	ldr	r0, [pc, #84]	; (8000d28 <display_list_button+0x80>)
 8000cd2:	f000 f913 	bl	8000efc <lcd_send_string>
	lcd_goto_XY(2, 17);
 8000cd6:	2111      	movs	r1, #17
 8000cd8:	2002      	movs	r0, #2
 8000cda:	f000 f8b3 	bl	8000e44 <lcd_goto_XY>
	lcd_send_string("B3");
 8000cde:	4813      	ldr	r0, [pc, #76]	; (8000d2c <display_list_button+0x84>)
 8000ce0:	f000 f90c 	bl	8000efc <lcd_send_string>

	lcd_goto_XY(3, 0);
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	2003      	movs	r0, #3
 8000ce8:	f000 f8ac 	bl	8000e44 <lcd_goto_XY>
	lcd_send_string("MODE");
 8000cec:	4810      	ldr	r0, [pc, #64]	; (8000d30 <display_list_button+0x88>)
 8000cee:	f000 f905 	bl	8000efc <lcd_send_string>
	lcd_goto_XY(3, 5);
 8000cf2:	2105      	movs	r1, #5
 8000cf4:	2003      	movs	r0, #3
 8000cf6:	f000 f8a5 	bl	8000e44 <lcd_goto_XY>
	lcd_send_string("SPIN");
 8000cfa:	480e      	ldr	r0, [pc, #56]	; (8000d34 <display_list_button+0x8c>)
 8000cfc:	f000 f8fe 	bl	8000efc <lcd_send_string>
	lcd_goto_XY(3, 11);
 8000d00:	210b      	movs	r1, #11
 8000d02:	2003      	movs	r0, #3
 8000d04:	f000 f89e 	bl	8000e44 <lcd_goto_XY>
	lcd_send_string("ACPT");
 8000d08:	480b      	ldr	r0, [pc, #44]	; (8000d38 <display_list_button+0x90>)
 8000d0a:	f000 f8f7 	bl	8000efc <lcd_send_string>
	lcd_goto_XY(3, 16);
 8000d0e:	2110      	movs	r1, #16
 8000d10:	2003      	movs	r0, #3
 8000d12:	f000 f897 	bl	8000e44 <lcd_goto_XY>
	lcd_send_string("LIST");
 8000d16:	4809      	ldr	r0, [pc, #36]	; (8000d3c <display_list_button+0x94>)
 8000d18:	f000 f8f0 	bl	8000efc <lcd_send_string>
}
 8000d1c:	bf00      	nop
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	080049b0 	.word	0x080049b0
 8000d24:	080049b4 	.word	0x080049b4
 8000d28:	080049b8 	.word	0x080049b8
 8000d2c:	080049bc 	.word	0x080049bc
 8000d30:	080049c0 	.word	0x080049c0
 8000d34:	080049c8 	.word	0x080049c8
 8000d38:	080049d0 	.word	0x080049d0
 8000d3c:	080049d8 	.word	0x080049d8

08000d40 <check_result_single_player>:
int spin_flag = 0;



int led_buffer[MAX_LED] = {1, 2, 3};
int check_result_single_player(){
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
	if (led_buffer[0] == led_buffer[1] && led_buffer[1] == led_buffer[2]){
 8000d44:	4b09      	ldr	r3, [pc, #36]	; (8000d6c <check_result_single_player+0x2c>)
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	4b08      	ldr	r3, [pc, #32]	; (8000d6c <check_result_single_player+0x2c>)
 8000d4a:	685b      	ldr	r3, [r3, #4]
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	d107      	bne.n	8000d60 <check_result_single_player+0x20>
 8000d50:	4b06      	ldr	r3, [pc, #24]	; (8000d6c <check_result_single_player+0x2c>)
 8000d52:	685a      	ldr	r2, [r3, #4]
 8000d54:	4b05      	ldr	r3, [pc, #20]	; (8000d6c <check_result_single_player+0x2c>)
 8000d56:	689b      	ldr	r3, [r3, #8]
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	d101      	bne.n	8000d60 <check_result_single_player+0x20>
		return 1;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	e000      	b.n	8000d62 <check_result_single_player+0x22>
	}
	return 0;
 8000d60:	2300      	movs	r3, #0
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bc80      	pop	{r7}
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	20000044 	.word	0x20000044

08000d70 <lcd_send_cmd>:
//    lcd_send_cmd(pos_Addr);
//}


void lcd_send_cmd(char cmd)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b086      	sub	sp, #24
 8000d74:	af02      	add	r7, sp, #8
 8000d76:	4603      	mov	r3, r0
 8000d78:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
    uint8_t data_t[4];

    data_u = (cmd & 0xF0);
 8000d7a:	79fb      	ldrb	r3, [r7, #7]
 8000d7c:	f023 030f 	bic.w	r3, r3, #15
 8000d80:	73fb      	strb	r3, [r7, #15]
    data_l = ((cmd << 4) & 0xF0);
 8000d82:	79fb      	ldrb	r3, [r7, #7]
 8000d84:	011b      	lsls	r3, r3, #4
 8000d86:	73bb      	strb	r3, [r7, #14]

    data_t[0] = data_u | 0x0C;
 8000d88:	7bfb      	ldrb	r3, [r7, #15]
 8000d8a:	f043 030c 	orr.w	r3, r3, #12
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | 0x08;
 8000d92:	7bfb      	ldrb	r3, [r7, #15]
 8000d94:	f043 0308 	orr.w	r3, r3, #8
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0C;
 8000d9c:	7bbb      	ldrb	r3, [r7, #14]
 8000d9e:	f043 030c 	orr.w	r3, r3, #12
 8000da2:	b2db      	uxtb	r3, r3
 8000da4:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x08;
 8000da6:	7bbb      	ldrb	r3, [r7, #14]
 8000da8:	f043 0308 	orr.w	r3, r3, #8
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD, data_t, 4, 100);
 8000db0:	f107 0208 	add.w	r2, r7, #8
 8000db4:	2364      	movs	r3, #100	; 0x64
 8000db6:	9300      	str	r3, [sp, #0]
 8000db8:	2304      	movs	r3, #4
 8000dba:	214e      	movs	r1, #78	; 0x4e
 8000dbc:	4803      	ldr	r0, [pc, #12]	; (8000dcc <lcd_send_cmd+0x5c>)
 8000dbe:	f002 f905 	bl	8002fcc <HAL_I2C_Master_Transmit>
}
 8000dc2:	bf00      	nop
 8000dc4:	3710      	adds	r7, #16
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	20000210 	.word	0x20000210

08000dd0 <lcd_send_data>:

void lcd_send_data(char data)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b086      	sub	sp, #24
 8000dd4:	af02      	add	r7, sp, #8
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
    uint8_t data_t[4];

    data_u = (data & 0xF0);
 8000dda:	79fb      	ldrb	r3, [r7, #7]
 8000ddc:	f023 030f 	bic.w	r3, r3, #15
 8000de0:	73fb      	strb	r3, [r7, #15]
    data_l = ((data << 4) & 0xF0);
 8000de2:	79fb      	ldrb	r3, [r7, #7]
 8000de4:	011b      	lsls	r3, r3, #4
 8000de6:	73bb      	strb	r3, [r7, #14]

    data_t[0] = data_u | 0x0D;
 8000de8:	7bfb      	ldrb	r3, [r7, #15]
 8000dea:	f043 030d 	orr.w	r3, r3, #13
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | 0x09;
 8000df2:	7bfb      	ldrb	r3, [r7, #15]
 8000df4:	f043 0309 	orr.w	r3, r3, #9
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0D;
 8000dfc:	7bbb      	ldrb	r3, [r7, #14]
 8000dfe:	f043 030d 	orr.w	r3, r3, #13
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x09;
 8000e06:	7bbb      	ldrb	r3, [r7, #14]
 8000e08:	f043 0309 	orr.w	r3, r3, #9
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD, data_t, 4, 100);
 8000e10:	f107 0208 	add.w	r2, r7, #8
 8000e14:	2364      	movs	r3, #100	; 0x64
 8000e16:	9300      	str	r3, [sp, #0]
 8000e18:	2304      	movs	r3, #4
 8000e1a:	214e      	movs	r1, #78	; 0x4e
 8000e1c:	4803      	ldr	r0, [pc, #12]	; (8000e2c <lcd_send_data+0x5c>)
 8000e1e:	f002 f8d5 	bl	8002fcc <HAL_I2C_Master_Transmit>
}
 8000e22:	bf00      	nop
 8000e24:	3710      	adds	r7, #16
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	20000210 	.word	0x20000210

08000e30 <lcd_clear_display>:

void lcd_clear_display(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
    lcd_send_cmd(0x01);
 8000e34:	2001      	movs	r0, #1
 8000e36:	f7ff ff9b 	bl	8000d70 <lcd_send_cmd>
    HAL_Delay(2);
 8000e3a:	2002      	movs	r0, #2
 8000e3c:	f001 f89a 	bl	8001f74 <HAL_Delay>
}
 8000e40:	bf00      	nop
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <lcd_goto_XY>:

void lcd_goto_XY (int row, int col)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	6039      	str	r1, [r7, #0]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	2b03      	cmp	r3, #3
 8000e52:	d81f      	bhi.n	8000e94 <lcd_goto_XY+0x50>
 8000e54:	a201      	add	r2, pc, #4	; (adr r2, 8000e5c <lcd_goto_XY+0x18>)
 8000e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e5a:	bf00      	nop
 8000e5c:	08000e6d 	.word	0x08000e6d
 8000e60:	08000e77 	.word	0x08000e77
 8000e64:	08000e81 	.word	0x08000e81
 8000e68:	08000e8b 	.word	0x08000e8b
    uint8_t pos_Addr;

    switch(row)
    {
        case 0: pos_Addr = 0x80 + col;      break; // hàng 0
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	3b80      	subs	r3, #128	; 0x80
 8000e72:	73fb      	strb	r3, [r7, #15]
 8000e74:	e011      	b.n	8000e9a <lcd_goto_XY+0x56>
        case 1: pos_Addr = 0xC0 + col;      break; // hàng 1
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	3b40      	subs	r3, #64	; 0x40
 8000e7c:	73fb      	strb	r3, [r7, #15]
 8000e7e:	e00c      	b.n	8000e9a <lcd_goto_XY+0x56>
        case 2: pos_Addr = 0x94 + col;      break; // hàng 2 (0x14 + 0x80)
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	3b6c      	subs	r3, #108	; 0x6c
 8000e86:	73fb      	strb	r3, [r7, #15]
 8000e88:	e007      	b.n	8000e9a <lcd_goto_XY+0x56>
        case 3: pos_Addr = 0xD4 + col;      break; // hàng 3 (0x54 + 0x80)
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	3b2c      	subs	r3, #44	; 0x2c
 8000e90:	73fb      	strb	r3, [r7, #15]
 8000e92:	e002      	b.n	8000e9a <lcd_goto_XY+0x56>
        default: pos_Addr = 0x80;           break;
 8000e94:	2380      	movs	r3, #128	; 0x80
 8000e96:	73fb      	strb	r3, [r7, #15]
 8000e98:	bf00      	nop
    }

    lcd_send_cmd(pos_Addr);
 8000e9a:	7bfb      	ldrb	r3, [r7, #15]
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f7ff ff67 	bl	8000d70 <lcd_send_cmd>
}
 8000ea2:	bf00      	nop
 8000ea4:	3710      	adds	r7, #16
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop

08000eac <lcd_init>:
void lcd_init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 8000eb0:	2032      	movs	r0, #50	; 0x32
 8000eb2:	f001 f85f 	bl	8001f74 <HAL_Delay>

    lcd_send_cmd(0x30);
 8000eb6:	2030      	movs	r0, #48	; 0x30
 8000eb8:	f7ff ff5a 	bl	8000d70 <lcd_send_cmd>
    HAL_Delay(5);
 8000ebc:	2005      	movs	r0, #5
 8000ebe:	f001 f859 	bl	8001f74 <HAL_Delay>
    lcd_send_cmd(0x30);
 8000ec2:	2030      	movs	r0, #48	; 0x30
 8000ec4:	f7ff ff54 	bl	8000d70 <lcd_send_cmd>
    HAL_Delay(1);
 8000ec8:	2001      	movs	r0, #1
 8000eca:	f001 f853 	bl	8001f74 <HAL_Delay>
    lcd_send_cmd(0x30);
 8000ece:	2030      	movs	r0, #48	; 0x30
 8000ed0:	f7ff ff4e 	bl	8000d70 <lcd_send_cmd>

    lcd_send_cmd(0x20);
 8000ed4:	2020      	movs	r0, #32
 8000ed6:	f7ff ff4b 	bl	8000d70 <lcd_send_cmd>
    lcd_send_cmd(0x28);
 8000eda:	2028      	movs	r0, #40	; 0x28
 8000edc:	f7ff ff48 	bl	8000d70 <lcd_send_cmd>
    lcd_send_cmd(0x0C);
 8000ee0:	200c      	movs	r0, #12
 8000ee2:	f7ff ff45 	bl	8000d70 <lcd_send_cmd>
    lcd_send_cmd(0x01);
 8000ee6:	2001      	movs	r0, #1
 8000ee8:	f7ff ff42 	bl	8000d70 <lcd_send_cmd>
    HAL_Delay(2);
 8000eec:	2002      	movs	r0, #2
 8000eee:	f001 f841 	bl	8001f74 <HAL_Delay>
    lcd_send_cmd(0x06);
 8000ef2:	2006      	movs	r0, #6
 8000ef4:	f7ff ff3c 	bl	8000d70 <lcd_send_cmd>
}
 8000ef8:	bf00      	nop
 8000efa:	bd80      	pop	{r7, pc}

08000efc <lcd_send_string>:

void lcd_send_string(char *str)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
    while (*str) lcd_send_data(*str++);
 8000f04:	e006      	b.n	8000f14 <lcd_send_string+0x18>
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	1c5a      	adds	r2, r3, #1
 8000f0a:	607a      	str	r2, [r7, #4]
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff ff5e 	bl	8000dd0 <lcd_send_data>
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d1f4      	bne.n	8000f06 <lcd_send_string+0xa>
}
 8000f1c:	bf00      	nop
 8000f1e:	bf00      	nop
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
	...

08000f28 <logic_game>:
#include "display_7SEG.h"
#include "button.h"
#include "random_gen.h"
#include "software_timer.h"

void logic_game(){
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
	switch (status){
 8000f2c:	4b4c      	ldr	r3, [pc, #304]	; (8001060 <logic_game+0x138>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2b07      	cmp	r3, #7
 8000f32:	f200 8093 	bhi.w	800105c <logic_game+0x134>
 8000f36:	a201      	add	r2, pc, #4	; (adr r2, 8000f3c <logic_game+0x14>)
 8000f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f3c:	08000f5d 	.word	0x08000f5d
 8000f40:	08000f8d 	.word	0x08000f8d
 8000f44:	08000fb1 	.word	0x08000fb1
 8000f48:	08000fd5 	.word	0x08000fd5
 8000f4c:	08000ff9 	.word	0x08000ff9
 8000f50:	08001051 	.word	0x08001051
 8000f54:	0800105d 	.word	0x0800105d
 8000f58:	08001029 	.word	0x08001029
	case INIT:
		update_led_buffer(9, 9, 9);
 8000f5c:	2209      	movs	r2, #9
 8000f5e:	2109      	movs	r1, #9
 8000f60:	2009      	movs	r0, #9
 8000f62:	f7ff faeb 	bl	800053c <update_led_buffer>
		display_3_digit();
 8000f66:	f7ff faff 	bl	8000568 <display_3_digit>
		display_welcome_screen();
 8000f6a:	f7ff fb3b 	bl	80005e4 <display_welcome_screen>
		if(isButtonPressed(3) == 1){
 8000f6e:	2003      	movs	r0, #3
 8000f70:	f7ff f938 	bl	80001e4 <isButtonPressed>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b01      	cmp	r3, #1
 8000f78:	d16d      	bne.n	8001056 <logic_game+0x12e>
			lcd_clear_display();
 8000f7a:	f7ff ff59 	bl	8000e30 <lcd_clear_display>
			status = LIST_MODES;
 8000f7e:	4b38      	ldr	r3, [pc, #224]	; (8001060 <logic_game+0x138>)
 8000f80:	2205      	movs	r2, #5
 8000f82:	601a      	str	r2, [r3, #0]
			setButtonFlag(3);
 8000f84:	2003      	movs	r0, #3
 8000f86:	f7ff f987 	bl	8000298 <setButtonFlag>
		}
		break;
 8000f8a:	e064      	b.n	8001056 <logic_game+0x12e>
	case MODE_SINGLE_SPIN:
		//open list mode
		if(isButtonPressed(3) == 1)
 8000f8c:	2003      	movs	r0, #3
 8000f8e:	f7ff f929 	bl	80001e4 <isButtonPressed>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d108      	bne.n	8000faa <logic_game+0x82>
		{
			lcd_clear_display();
 8000f98:	f7ff ff4a 	bl	8000e30 <lcd_clear_display>
			status = LIST_MODES;
 8000f9c:	4b30      	ldr	r3, [pc, #192]	; (8001060 <logic_game+0x138>)
 8000f9e:	2205      	movs	r2, #5
 8000fa0:	601a      	str	r2, [r3, #0]
			setButtonFlag(3);
 8000fa2:	2003      	movs	r0, #3
 8000fa4:	f7ff f978 	bl	8000298 <setButtonFlag>
			break;
 8000fa8:	e058      	b.n	800105c <logic_game+0x134>
		}
		//play
		mode_single_spin();
 8000faa:	f000 fbb9 	bl	8001720 <mode_single_spin>

		break;
 8000fae:	e055      	b.n	800105c <logic_game+0x134>
	case MODE_HOLD_SPIN:
		//open list mode
		if(isButtonPressed(3) == 1)
 8000fb0:	2003      	movs	r0, #3
 8000fb2:	f7ff f917 	bl	80001e4 <isButtonPressed>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b01      	cmp	r3, #1
 8000fba:	d108      	bne.n	8000fce <logic_game+0xa6>
		{
			lcd_clear_display();
 8000fbc:	f7ff ff38 	bl	8000e30 <lcd_clear_display>
			status = LIST_MODES;
 8000fc0:	4b27      	ldr	r3, [pc, #156]	; (8001060 <logic_game+0x138>)
 8000fc2:	2205      	movs	r2, #5
 8000fc4:	601a      	str	r2, [r3, #0]
			setButtonFlag(3);
 8000fc6:	2003      	movs	r0, #3
 8000fc8:	f7ff f966 	bl	8000298 <setButtonFlag>
			break;
 8000fcc:	e046      	b.n	800105c <logic_game+0x134>
		}
		//play
		mode_hold_spin();
 8000fce:	f000 fb2b 	bl	8001628 <mode_hold_spin>
		break;
 8000fd2:	e043      	b.n	800105c <logic_game+0x134>
	case MODE_ACCEL_DECEL_SPIN:
		//open list mode
		if(isButtonPressed(3) == 1)
 8000fd4:	2003      	movs	r0, #3
 8000fd6:	f7ff f905 	bl	80001e4 <isButtonPressed>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d108      	bne.n	8000ff2 <logic_game+0xca>
		{
			lcd_clear_display();
 8000fe0:	f7ff ff26 	bl	8000e30 <lcd_clear_display>
			status = LIST_MODES;
 8000fe4:	4b1e      	ldr	r3, [pc, #120]	; (8001060 <logic_game+0x138>)
 8000fe6:	2205      	movs	r2, #5
 8000fe8:	601a      	str	r2, [r3, #0]
			setButtonFlag(3);
 8000fea:	2003      	movs	r0, #3
 8000fec:	f7ff f954 	bl	8000298 <setButtonFlag>
			break;
 8000ff0:	e034      	b.n	800105c <logic_game+0x134>
		}
		//play
		mode_accel_decel_spin();
 8000ff2:	f000 fa4d 	bl	8001490 <mode_accel_decel_spin>
		break;
 8000ff6:	e031      	b.n	800105c <logic_game+0x134>
	case MODE_TWO_PLAYERS:
		//open list mode
		if(isButtonPressed(3) == 1)
 8000ff8:	2003      	movs	r0, #3
 8000ffa:	f7ff f8f3 	bl	80001e4 <isButtonPressed>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b01      	cmp	r3, #1
 8001002:	d108      	bne.n	8001016 <logic_game+0xee>
		{
			lcd_clear_display();
 8001004:	f7ff ff14 	bl	8000e30 <lcd_clear_display>
			status = LIST_MODES;
 8001008:	4b15      	ldr	r3, [pc, #84]	; (8001060 <logic_game+0x138>)
 800100a:	2205      	movs	r2, #5
 800100c:	601a      	str	r2, [r3, #0]
			setButtonFlag(3);
 800100e:	2003      	movs	r0, #3
 8001010:	f7ff f942 	bl	8000298 <setButtonFlag>
			break;
 8001014:	e022      	b.n	800105c <logic_game+0x134>
		}
		//play
		if(isTimerExpired(6)) mode_two_players();
 8001016:	2006      	movs	r0, #6
 8001018:	f000 fdc4 	bl	8001ba4 <isTimerExpired>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d01b      	beq.n	800105a <logic_game+0x132>
 8001022:	f000 fc8b 	bl	800193c <mode_two_players>
		break;
 8001026:	e018      	b.n	800105a <logic_game+0x132>
	case HOME_SCREEN:
		//open list mode
		display_welcome_screen();
 8001028:	f7ff fadc 	bl	80005e4 <display_welcome_screen>
		if(isButtonPressed(3) == 1)
 800102c:	2003      	movs	r0, #3
 800102e:	f7ff f8d9 	bl	80001e4 <isButtonPressed>
 8001032:	4603      	mov	r3, r0
 8001034:	2b01      	cmp	r3, #1
 8001036:	d10b      	bne.n	8001050 <logic_game+0x128>
		{
			lcd_clear_display();
 8001038:	f7ff fefa 	bl	8000e30 <lcd_clear_display>
			status = LIST_MODES;
 800103c:	4b08      	ldr	r3, [pc, #32]	; (8001060 <logic_game+0x138>)
 800103e:	2205      	movs	r2, #5
 8001040:	601a      	str	r2, [r3, #0]
			choose_mode = INIT;
 8001042:	4b08      	ldr	r3, [pc, #32]	; (8001064 <logic_game+0x13c>)
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
			setButtonFlag(3);
 8001048:	2003      	movs	r0, #3
 800104a:	f7ff f925 	bl	8000298 <setButtonFlag>
			break;
 800104e:	e005      	b.n	800105c <logic_game+0x134>
		}
	case LIST_MODES:
		display_list_modes();
 8001050:	f7ff fc0c 	bl	800086c <display_list_modes>
		break;
 8001054:	e002      	b.n	800105c <logic_game+0x134>
		break;
 8001056:	bf00      	nop
 8001058:	e000      	b.n	800105c <logic_game+0x134>
		break;
 800105a:	bf00      	nop
	}
}
 800105c:	bf00      	nop
 800105e:	bd80      	pop	{r7, pc}
 8001060:	2000008c 	.word	0x2000008c
 8001064:	20000088 	.word	0x20000088

08001068 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800106c:	f000 ff20 	bl	8001eb0 <HAL_Init>

  /* USER CODE BEGIN Init */
  Button_Init();
 8001070:	f7ff f86c 	bl	800014c <Button_Init>
  HAL_Delay(100);
 8001074:	2064      	movs	r0, #100	; 0x64
 8001076:	f000 ff7d 	bl	8001f74 <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800107a:	f000 f867 	bl	800114c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800107e:	f000 f973 	bl	8001368 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001082:	f000 f925 	bl	80012d0 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001086:	f000 f8b7 	bl	80011f8 <MX_ADC1_Init>
  MX_I2C1_Init();
 800108a:	f000 f8f3 	bl	8001274 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800108e:	482a      	ldr	r0, [pc, #168]	; (8001138 <main+0xd0>)
 8001090:	f002 fff4 	bl	800407c <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start(&hadc1);
 8001094:	4829      	ldr	r0, [pc, #164]	; (800113c <main+0xd4>)
 8001096:	f001 f869 	bl	800216c <HAL_ADC_Start>

  display_init();
 800109a:	f7ff fa95 	bl	80005c8 <display_init>
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, SET);
 800109e:	2201      	movs	r2, #1
 80010a0:	2120      	movs	r1, #32
 80010a2:	4827      	ldr	r0, [pc, #156]	; (8001140 <main+0xd8>)
 80010a4:	f001 fe1d 	bl	8002ce2 <HAL_GPIO_WritePin>

  lcd_init();
 80010a8:	f7ff ff00 	bl	8000eac <lcd_init>
  HAL_Delay(100);
 80010ac:	2064      	movs	r0, #100	; 0x64
 80010ae:	f000 ff61 	bl	8001f74 <HAL_Delay>

  setTimer(0, 100);
 80010b2:	2164      	movs	r1, #100	; 0x64
 80010b4:	2000      	movs	r0, #0
 80010b6:	f000 fd55 	bl	8001b64 <setTimer>
  setTimer(1, 100);
 80010ba:	2164      	movs	r1, #100	; 0x64
 80010bc:	2001      	movs	r0, #1
 80010be:	f000 fd51 	bl	8001b64 <setTimer>
  setTimer(2, 100);
 80010c2:	2164      	movs	r1, #100	; 0x64
 80010c4:	2002      	movs	r0, #2
 80010c6:	f000 fd4d 	bl	8001b64 <setTimer>
  setTimer(20, 100);
 80010ca:	2164      	movs	r1, #100	; 0x64
 80010cc:	2014      	movs	r0, #20
 80010ce:	f000 fd49 	bl	8001b64 <setTimer>
  //int case_display = 0;
  lcd_clear_display();
 80010d2:	f7ff fead 	bl	8000e30 <lcd_clear_display>
  lcd_goto_XY(0, 5);
 80010d6:	2105      	movs	r1, #5
 80010d8:	2000      	movs	r0, #0
 80010da:	f7ff feb3 	bl	8000e44 <lcd_goto_XY>
  lcd_send_string("Welcome To");
 80010de:	4819      	ldr	r0, [pc, #100]	; (8001144 <main+0xdc>)
 80010e0:	f7ff ff0c 	bl	8000efc <lcd_send_string>

  lcd_goto_XY(2, 3);
 80010e4:	2103      	movs	r1, #3
 80010e6:	2002      	movs	r0, #2
 80010e8:	f7ff feac 	bl	8000e44 <lcd_goto_XY>
  lcd_send_string("Lucky Spin Game");
 80010ec:	4816      	ldr	r0, [pc, #88]	; (8001148 <main+0xe0>)
 80010ee:	f7ff ff05 	bl	8000efc <lcd_send_string>

  HAL_Delay(1000);
 80010f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010f6:	f000 ff3d 	bl	8001f74 <HAL_Delay>
  lcd_clear_display();
 80010fa:	f7ff fe99 	bl	8000e30 <lcd_clear_display>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //led blinky
	  if(isTimerExpired(0) == 1){
 80010fe:	2000      	movs	r0, #0
 8001100:	f000 fd50 	bl	8001ba4 <isTimerExpired>
 8001104:	4603      	mov	r3, r0
 8001106:	2b01      	cmp	r3, #1
 8001108:	d108      	bne.n	800111c <main+0xb4>
		  HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 800110a:	2120      	movs	r1, #32
 800110c:	480c      	ldr	r0, [pc, #48]	; (8001140 <main+0xd8>)
 800110e:	f001 fe00 	bl	8002d12 <HAL_GPIO_TogglePin>
		  setTimer(0, 1000);
 8001112:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001116:	2000      	movs	r0, #0
 8001118:	f000 fd24 	bl	8001b64 <setTimer>
	  }

	  if(isTimerExpired(1) == 1){
 800111c:	2001      	movs	r0, #1
 800111e:	f000 fd41 	bl	8001ba4 <isTimerExpired>
 8001122:	4603      	mov	r3, r0
 8001124:	2b01      	cmp	r3, #1
 8001126:	d1ea      	bne.n	80010fe <main+0x96>
		  logic_game();
 8001128:	f7ff fefe 	bl	8000f28 <logic_game>
		  setTimer(1, 10);
 800112c:	210a      	movs	r1, #10
 800112e:	2001      	movs	r0, #1
 8001130:	f000 fd18 	bl	8001b64 <setTimer>
	  if(isTimerExpired(0) == 1){
 8001134:	e7e3      	b.n	80010fe <main+0x96>
 8001136:	bf00      	nop
 8001138:	20000294 	.word	0x20000294
 800113c:	20000264 	.word	0x20000264
 8001140:	40010800 	.word	0x40010800
 8001144:	080049e0 	.word	0x080049e0
 8001148:	080049ec 	.word	0x080049ec

0800114c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b094      	sub	sp, #80	; 0x50
 8001150:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001152:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001156:	2228      	movs	r2, #40	; 0x28
 8001158:	2100      	movs	r1, #0
 800115a:	4618      	mov	r0, r3
 800115c:	f003 fb3e 	bl	80047dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001160:	f107 0314 	add.w	r3, r7, #20
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]
 8001168:	605a      	str	r2, [r3, #4]
 800116a:	609a      	str	r2, [r3, #8]
 800116c:	60da      	str	r2, [r3, #12]
 800116e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001170:	1d3b      	adds	r3, r7, #4
 8001172:	2200      	movs	r2, #0
 8001174:	601a      	str	r2, [r3, #0]
 8001176:	605a      	str	r2, [r3, #4]
 8001178:	609a      	str	r2, [r3, #8]
 800117a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800117c:	2302      	movs	r3, #2
 800117e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001180:	2301      	movs	r3, #1
 8001182:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001184:	2310      	movs	r3, #16
 8001186:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001188:	2302      	movs	r3, #2
 800118a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800118c:	2300      	movs	r3, #0
 800118e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001190:	2300      	movs	r3, #0
 8001192:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001194:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001198:	4618      	mov	r0, r3
 800119a:	f002 fa6f 	bl	800367c <HAL_RCC_OscConfig>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80011a4:	f000 f96e 	bl	8001484 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011a8:	230f      	movs	r3, #15
 80011aa:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011ac:	2302      	movs	r3, #2
 80011ae:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011b0:	2300      	movs	r3, #0
 80011b2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011b8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011ba:	2300      	movs	r3, #0
 80011bc:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011be:	f107 0314 	add.w	r3, r7, #20
 80011c2:	2100      	movs	r1, #0
 80011c4:	4618      	mov	r0, r3
 80011c6:	f002 fcd9 	bl	8003b7c <HAL_RCC_ClockConfig>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80011d0:	f000 f958 	bl	8001484 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80011d4:	2302      	movs	r3, #2
 80011d6:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80011d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80011dc:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011de:	1d3b      	adds	r3, r7, #4
 80011e0:	4618      	mov	r0, r3
 80011e2:	f002 fe45 	bl	8003e70 <HAL_RCCEx_PeriphCLKConfig>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80011ec:	f000 f94a 	bl	8001484 <Error_Handler>
  }
}
 80011f0:	bf00      	nop
 80011f2:	3750      	adds	r7, #80	; 0x50
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011fe:	1d3b      	adds	r3, r7, #4
 8001200:	2200      	movs	r2, #0
 8001202:	601a      	str	r2, [r3, #0]
 8001204:	605a      	str	r2, [r3, #4]
 8001206:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001208:	4b18      	ldr	r3, [pc, #96]	; (800126c <MX_ADC1_Init+0x74>)
 800120a:	4a19      	ldr	r2, [pc, #100]	; (8001270 <MX_ADC1_Init+0x78>)
 800120c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800120e:	4b17      	ldr	r3, [pc, #92]	; (800126c <MX_ADC1_Init+0x74>)
 8001210:	2200      	movs	r2, #0
 8001212:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001214:	4b15      	ldr	r3, [pc, #84]	; (800126c <MX_ADC1_Init+0x74>)
 8001216:	2201      	movs	r2, #1
 8001218:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800121a:	4b14      	ldr	r3, [pc, #80]	; (800126c <MX_ADC1_Init+0x74>)
 800121c:	2200      	movs	r2, #0
 800121e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001220:	4b12      	ldr	r3, [pc, #72]	; (800126c <MX_ADC1_Init+0x74>)
 8001222:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001226:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001228:	4b10      	ldr	r3, [pc, #64]	; (800126c <MX_ADC1_Init+0x74>)
 800122a:	2200      	movs	r2, #0
 800122c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800122e:	4b0f      	ldr	r3, [pc, #60]	; (800126c <MX_ADC1_Init+0x74>)
 8001230:	2201      	movs	r2, #1
 8001232:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001234:	480d      	ldr	r0, [pc, #52]	; (800126c <MX_ADC1_Init+0x74>)
 8001236:	f000 fec1 	bl	8001fbc <HAL_ADC_Init>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001240:	f000 f920 	bl	8001484 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001244:	2300      	movs	r3, #0
 8001246:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001248:	2301      	movs	r3, #1
 800124a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800124c:	2300      	movs	r3, #0
 800124e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001250:	1d3b      	adds	r3, r7, #4
 8001252:	4619      	mov	r1, r3
 8001254:	4805      	ldr	r0, [pc, #20]	; (800126c <MX_ADC1_Init+0x74>)
 8001256:	f001 f909 	bl	800246c <HAL_ADC_ConfigChannel>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001260:	f000 f910 	bl	8001484 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001264:	bf00      	nop
 8001266:	3710      	adds	r7, #16
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20000264 	.word	0x20000264
 8001270:	40012400 	.word	0x40012400

08001274 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001278:	4b12      	ldr	r3, [pc, #72]	; (80012c4 <MX_I2C1_Init+0x50>)
 800127a:	4a13      	ldr	r2, [pc, #76]	; (80012c8 <MX_I2C1_Init+0x54>)
 800127c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800127e:	4b11      	ldr	r3, [pc, #68]	; (80012c4 <MX_I2C1_Init+0x50>)
 8001280:	4a12      	ldr	r2, [pc, #72]	; (80012cc <MX_I2C1_Init+0x58>)
 8001282:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001284:	4b0f      	ldr	r3, [pc, #60]	; (80012c4 <MX_I2C1_Init+0x50>)
 8001286:	2200      	movs	r2, #0
 8001288:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800128a:	4b0e      	ldr	r3, [pc, #56]	; (80012c4 <MX_I2C1_Init+0x50>)
 800128c:	2200      	movs	r2, #0
 800128e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001290:	4b0c      	ldr	r3, [pc, #48]	; (80012c4 <MX_I2C1_Init+0x50>)
 8001292:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001296:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001298:	4b0a      	ldr	r3, [pc, #40]	; (80012c4 <MX_I2C1_Init+0x50>)
 800129a:	2200      	movs	r2, #0
 800129c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800129e:	4b09      	ldr	r3, [pc, #36]	; (80012c4 <MX_I2C1_Init+0x50>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012a4:	4b07      	ldr	r3, [pc, #28]	; (80012c4 <MX_I2C1_Init+0x50>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012aa:	4b06      	ldr	r3, [pc, #24]	; (80012c4 <MX_I2C1_Init+0x50>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012b0:	4804      	ldr	r0, [pc, #16]	; (80012c4 <MX_I2C1_Init+0x50>)
 80012b2:	f001 fd47 	bl	8002d44 <HAL_I2C_Init>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012bc:	f000 f8e2 	bl	8001484 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012c0:	bf00      	nop
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20000210 	.word	0x20000210
 80012c8:	40005400 	.word	0x40005400
 80012cc:	000186a0 	.word	0x000186a0

080012d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012d6:	f107 0308 	add.w	r3, r7, #8
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	605a      	str	r2, [r3, #4]
 80012e0:	609a      	str	r2, [r3, #8]
 80012e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012e4:	463b      	mov	r3, r7
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012ec:	4b1d      	ldr	r3, [pc, #116]	; (8001364 <MX_TIM2_Init+0x94>)
 80012ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80012f4:	4b1b      	ldr	r3, [pc, #108]	; (8001364 <MX_TIM2_Init+0x94>)
 80012f6:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80012fa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012fc:	4b19      	ldr	r3, [pc, #100]	; (8001364 <MX_TIM2_Init+0x94>)
 80012fe:	2200      	movs	r2, #0
 8001300:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001302:	4b18      	ldr	r3, [pc, #96]	; (8001364 <MX_TIM2_Init+0x94>)
 8001304:	2209      	movs	r2, #9
 8001306:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001308:	4b16      	ldr	r3, [pc, #88]	; (8001364 <MX_TIM2_Init+0x94>)
 800130a:	2200      	movs	r2, #0
 800130c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800130e:	4b15      	ldr	r3, [pc, #84]	; (8001364 <MX_TIM2_Init+0x94>)
 8001310:	2200      	movs	r2, #0
 8001312:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001314:	4813      	ldr	r0, [pc, #76]	; (8001364 <MX_TIM2_Init+0x94>)
 8001316:	f002 fe61 	bl	8003fdc <HAL_TIM_Base_Init>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001320:	f000 f8b0 	bl	8001484 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001324:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001328:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800132a:	f107 0308 	add.w	r3, r7, #8
 800132e:	4619      	mov	r1, r3
 8001330:	480c      	ldr	r0, [pc, #48]	; (8001364 <MX_TIM2_Init+0x94>)
 8001332:	f002 ffdf 	bl	80042f4 <HAL_TIM_ConfigClockSource>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800133c:	f000 f8a2 	bl	8001484 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001340:	2300      	movs	r3, #0
 8001342:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001344:	2300      	movs	r3, #0
 8001346:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001348:	463b      	mov	r3, r7
 800134a:	4619      	mov	r1, r3
 800134c:	4805      	ldr	r0, [pc, #20]	; (8001364 <MX_TIM2_Init+0x94>)
 800134e:	f003 f9b7 	bl	80046c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001358:	f000 f894 	bl	8001484 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800135c:	bf00      	nop
 800135e:	3718      	adds	r7, #24
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	20000294 	.word	0x20000294

08001368 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b088      	sub	sp, #32
 800136c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136e:	f107 0310 	add.w	r3, r7, #16
 8001372:	2200      	movs	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	605a      	str	r2, [r3, #4]
 8001378:	609a      	str	r2, [r3, #8]
 800137a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800137c:	4b37      	ldr	r3, [pc, #220]	; (800145c <MX_GPIO_Init+0xf4>)
 800137e:	699b      	ldr	r3, [r3, #24]
 8001380:	4a36      	ldr	r2, [pc, #216]	; (800145c <MX_GPIO_Init+0xf4>)
 8001382:	f043 0310 	orr.w	r3, r3, #16
 8001386:	6193      	str	r3, [r2, #24]
 8001388:	4b34      	ldr	r3, [pc, #208]	; (800145c <MX_GPIO_Init+0xf4>)
 800138a:	699b      	ldr	r3, [r3, #24]
 800138c:	f003 0310 	and.w	r3, r3, #16
 8001390:	60fb      	str	r3, [r7, #12]
 8001392:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001394:	4b31      	ldr	r3, [pc, #196]	; (800145c <MX_GPIO_Init+0xf4>)
 8001396:	699b      	ldr	r3, [r3, #24]
 8001398:	4a30      	ldr	r2, [pc, #192]	; (800145c <MX_GPIO_Init+0xf4>)
 800139a:	f043 0304 	orr.w	r3, r3, #4
 800139e:	6193      	str	r3, [r2, #24]
 80013a0:	4b2e      	ldr	r3, [pc, #184]	; (800145c <MX_GPIO_Init+0xf4>)
 80013a2:	699b      	ldr	r3, [r3, #24]
 80013a4:	f003 0304 	and.w	r3, r3, #4
 80013a8:	60bb      	str	r3, [r7, #8]
 80013aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ac:	4b2b      	ldr	r3, [pc, #172]	; (800145c <MX_GPIO_Init+0xf4>)
 80013ae:	699b      	ldr	r3, [r3, #24]
 80013b0:	4a2a      	ldr	r2, [pc, #168]	; (800145c <MX_GPIO_Init+0xf4>)
 80013b2:	f043 0308 	orr.w	r3, r3, #8
 80013b6:	6193      	str	r3, [r2, #24]
 80013b8:	4b28      	ldr	r3, [pc, #160]	; (800145c <MX_GPIO_Init+0xf4>)
 80013ba:	699b      	ldr	r3, [r3, #24]
 80013bc:	f003 0308 	and.w	r3, r3, #8
 80013c0:	607b      	str	r3, [r7, #4]
 80013c2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, GPIO_PIN_RESET);
 80013c4:	2200      	movs	r2, #0
 80013c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013ca:	4825      	ldr	r0, [pc, #148]	; (8001460 <MX_GPIO_Init+0xf8>)
 80013cc:	f001 fc89 	bl	8002ce2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L7SEG_0_Pin|L7SEG_1_Pin|L7SEG_2_Pin|LED_RED_Pin
 80013d0:	2200      	movs	r2, #0
 80013d2:	21ee      	movs	r1, #238	; 0xee
 80013d4:	4823      	ldr	r0, [pc, #140]	; (8001464 <MX_GPIO_Init+0xfc>)
 80013d6:	f001 fc84 	bl	8002ce2 <HAL_GPIO_WritePin>
                          |LOAD_Pin|SDK_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);
 80013da:	2200      	movs	r2, #0
 80013dc:	2101      	movs	r1, #1
 80013de:	4822      	ldr	r0, [pc, #136]	; (8001468 <MX_GPIO_Init+0x100>)
 80013e0:	f001 fc7f 	bl	8002ce2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_RED_1_Pin */
  GPIO_InitStruct.Pin = LED_RED_1_Pin;
 80013e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ea:	2301      	movs	r3, #1
 80013ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ee:	2300      	movs	r3, #0
 80013f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f2:	2302      	movs	r3, #2
 80013f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_RED_1_GPIO_Port, &GPIO_InitStruct);
 80013f6:	f107 0310 	add.w	r3, r7, #16
 80013fa:	4619      	mov	r1, r3
 80013fc:	4818      	ldr	r0, [pc, #96]	; (8001460 <MX_GPIO_Init+0xf8>)
 80013fe:	f001 fadf 	bl	80029c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : L7SEG_0_Pin L7SEG_1_Pin L7SEG_2_Pin LED_RED_Pin
                           LOAD_Pin SDK_Pin */
  GPIO_InitStruct.Pin = L7SEG_0_Pin|L7SEG_1_Pin|L7SEG_2_Pin|LED_RED_Pin
 8001402:	23ee      	movs	r3, #238	; 0xee
 8001404:	613b      	str	r3, [r7, #16]
                          |LOAD_Pin|SDK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001406:	2301      	movs	r3, #1
 8001408:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140e:	2302      	movs	r3, #2
 8001410:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001412:	f107 0310 	add.w	r3, r7, #16
 8001416:	4619      	mov	r1, r3
 8001418:	4812      	ldr	r0, [pc, #72]	; (8001464 <MX_GPIO_Init+0xfc>)
 800141a:	f001 fad1 	bl	80029c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDO_Pin */
  GPIO_InitStruct.Pin = SDO_Pin;
 800141e:	2301      	movs	r3, #1
 8001420:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001422:	2301      	movs	r3, #1
 8001424:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001426:	2300      	movs	r3, #0
 8001428:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800142a:	2302      	movs	r3, #2
 800142c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SDO_GPIO_Port, &GPIO_InitStruct);
 800142e:	f107 0310 	add.w	r3, r7, #16
 8001432:	4619      	mov	r1, r3
 8001434:	480c      	ldr	r0, [pc, #48]	; (8001468 <MX_GPIO_Init+0x100>)
 8001436:	f001 fac3 	bl	80029c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : mode_button_Pin spin_button_Pin select_button_Pin list_button_Pin */
  GPIO_InitStruct.Pin = mode_button_Pin|spin_button_Pin|select_button_Pin|list_button_Pin;
 800143a:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 800143e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001440:	2300      	movs	r3, #0
 8001442:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001444:	2301      	movs	r3, #1
 8001446:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001448:	f107 0310 	add.w	r3, r7, #16
 800144c:	4619      	mov	r1, r3
 800144e:	4805      	ldr	r0, [pc, #20]	; (8001464 <MX_GPIO_Init+0xfc>)
 8001450:	f001 fab6 	bl	80029c0 <HAL_GPIO_Init>

}
 8001454:	bf00      	nop
 8001456:	3720      	adds	r7, #32
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40021000 	.word	0x40021000
 8001460:	40011000 	.word	0x40011000
 8001464:	40010800 	.word	0x40010800
 8001468:	40010c00 	.word	0x40010c00

0800146c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
	timerRun();
 8001474:	f000 fbaa 	bl	8001bcc <timerRun>
	getKeyInput();
 8001478:	f7fe ff20 	bl	80002bc <getKeyInput>
}
 800147c:	bf00      	nop
 800147e:	3708      	adds	r7, #8
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}

08001484 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001488:	b672      	cpsid	i
}
 800148a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800148c:	e7fe      	b.n	800148c <Error_Handler+0x8>
	...

08001490 <mode_accel_decel_spin>:
int temp_accel_decel_spin = 0;
int speed = 500;
int check = 0;
int speed_step = 20;

void mode_accel_decel_spin(){
 8001490:	b5b0      	push	{r4, r5, r7, lr}
 8001492:	af00      	add	r7, sp, #0
	if(isButtonPressed(1) == 1 && temp_accel_decel_spin == 0){
 8001494:	2001      	movs	r0, #1
 8001496:	f7fe fea5 	bl	80001e4 <isButtonPressed>
 800149a:	4603      	mov	r3, r0
 800149c:	2b01      	cmp	r3, #1
 800149e:	d122      	bne.n	80014e6 <mode_accel_decel_spin+0x56>
 80014a0:	4b54      	ldr	r3, [pc, #336]	; (80015f4 <mode_accel_decel_spin+0x164>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d11e      	bne.n	80014e6 <mode_accel_decel_spin+0x56>
		// setup LCD
		reset_animation_pos();
 80014a8:	f7ff f9d0 	bl	800084c <reset_animation_pos>
		lcd_clear_display();
 80014ac:	f7ff fcc0 	bl	8000e30 <lcd_clear_display>
		display_while_playing();
 80014b0:	f7ff f940 	bl	8000734 <display_while_playing>

		//init speed
		speed = 500;
 80014b4:	4b50      	ldr	r3, [pc, #320]	; (80015f8 <mode_accel_decel_spin+0x168>)
 80014b6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80014ba:	601a      	str	r2, [r3, #0]
		setTimer(TIMER_SPIN_ID, speed); // Timer để hiển thị LED (theo speed hiện tại)
 80014bc:	4b4e      	ldr	r3, [pc, #312]	; (80015f8 <mode_accel_decel_spin+0x168>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4619      	mov	r1, r3
 80014c2:	2005      	movs	r0, #5
 80014c4:	f000 fb4e 	bl	8001b64 <setTimer>
		setTimer(TIMER_ACCEL_ID, 100);  // Timer cố định 100ms để tính toán tốc độ
 80014c8:	2164      	movs	r1, #100	; 0x64
 80014ca:	2006      	movs	r0, #6
 80014cc:	f000 fb4a 	bl	8001b64 <setTimer>

		setButtonFlag(1);
 80014d0:	2001      	movs	r0, #1
 80014d2:	f7fe fee1 	bl	8000298 <setButtonFlag>
		temp_accel_decel_spin++;
 80014d6:	4b47      	ldr	r3, [pc, #284]	; (80015f4 <mode_accel_decel_spin+0x164>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	3301      	adds	r3, #1
 80014dc:	4a45      	ldr	r2, [pc, #276]	; (80015f4 <mode_accel_decel_spin+0x164>)
 80014de:	6013      	str	r3, [r2, #0]
		check = 0;
 80014e0:	4b46      	ldr	r3, [pc, #280]	; (80015fc <mode_accel_decel_spin+0x16c>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	601a      	str	r2, [r3, #0]
	}

	if(temp_accel_decel_spin > 0){
 80014e6:	4b43      	ldr	r3, [pc, #268]	; (80015f4 <mode_accel_decel_spin+0x164>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	dd01      	ble.n	80014f2 <mode_accel_decel_spin+0x62>
		display_while_playing();
 80014ee:	f7ff f921 	bl	8000734 <display_while_playing>
	}

	//speed up
	if(isButtonLongPressed(1) == 1){
 80014f2:	2001      	movs	r0, #1
 80014f4:	f7fe fe94 	bl	8000220 <isButtonLongPressed>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d102      	bne.n	8001504 <mode_accel_decel_spin+0x74>
		check = 0;
 80014fe:	4b3f      	ldr	r3, [pc, #252]	; (80015fc <mode_accel_decel_spin+0x16c>)
 8001500:	2200      	movs	r2, #0
 8001502:	601a      	str	r2, [r3, #0]
	}
	//slow down
	if(isButtonReleased(1) == 1){
 8001504:	2001      	movs	r0, #1
 8001506:	f7fe fea9 	bl	800025c <isButtonReleased>
 800150a:	4603      	mov	r3, r0
 800150c:	2b01      	cmp	r3, #1
 800150e:	d102      	bne.n	8001516 <mode_accel_decel_spin+0x86>
		check = 1;
 8001510:	4b3a      	ldr	r3, [pc, #232]	; (80015fc <mode_accel_decel_spin+0x16c>)
 8001512:	2201      	movs	r2, #1
 8001514:	601a      	str	r2, [r3, #0]
	}

	//display 7SEG base on speed
	if(isTimerExpired(TIMER_SPIN_ID) == 1 && temp_accel_decel_spin > 0) {
 8001516:	2005      	movs	r0, #5
 8001518:	f000 fb44 	bl	8001ba4 <isTimerExpired>
 800151c:	4603      	mov	r3, r0
 800151e:	2b01      	cmp	r3, #1
 8001520:	d119      	bne.n	8001556 <mode_accel_decel_spin+0xc6>
 8001522:	4b34      	ldr	r3, [pc, #208]	; (80015f4 <mode_accel_decel_spin+0x164>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	2b00      	cmp	r3, #0
 8001528:	dd15      	ble.n	8001556 <mode_accel_decel_spin+0xc6>
		update_led_buffer(random_digit(), random_digit(), random_digit());
 800152a:	f000 fb07 	bl	8001b3c <random_digit>
 800152e:	4604      	mov	r4, r0
 8001530:	f000 fb04 	bl	8001b3c <random_digit>
 8001534:	4605      	mov	r5, r0
 8001536:	f000 fb01 	bl	8001b3c <random_digit>
 800153a:	4603      	mov	r3, r0
 800153c:	461a      	mov	r2, r3
 800153e:	4629      	mov	r1, r5
 8001540:	4620      	mov	r0, r4
 8001542:	f7fe fffb 	bl	800053c <update_led_buffer>
		display_3_digit();
 8001546:	f7ff f80f 	bl	8000568 <display_3_digit>
		setTimer(TIMER_SPIN_ID, speed);
 800154a:	4b2b      	ldr	r3, [pc, #172]	; (80015f8 <mode_accel_decel_spin+0x168>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4619      	mov	r1, r3
 8001550:	2005      	movs	r0, #5
 8001552:	f000 fb07 	bl	8001b64 <setTimer>
	}

	//increase/decrease speed_step per 100ms
	if(isTimerExpired(TIMER_ACCEL_ID) == 1 && temp_accel_decel_spin > 0){
 8001556:	2006      	movs	r0, #6
 8001558:	f000 fb24 	bl	8001ba4 <isTimerExpired>
 800155c:	4603      	mov	r3, r0
 800155e:	2b01      	cmp	r3, #1
 8001560:	d145      	bne.n	80015ee <mode_accel_decel_spin+0x15e>
 8001562:	4b24      	ldr	r3, [pc, #144]	; (80015f4 <mode_accel_decel_spin+0x164>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	2b00      	cmp	r3, #0
 8001568:	dd41      	ble.n	80015ee <mode_accel_decel_spin+0x15e>
		setTimer(TIMER_ACCEL_ID, 100);
 800156a:	2164      	movs	r1, #100	; 0x64
 800156c:	2006      	movs	r0, #6
 800156e:	f000 faf9 	bl	8001b64 <setTimer>

		if(check == 0){
 8001572:	4b22      	ldr	r3, [pc, #136]	; (80015fc <mode_accel_decel_spin+0x16c>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d112      	bne.n	80015a0 <mode_accel_decel_spin+0x110>
			//speed up
			if(speed > 10){
 800157a:	4b1f      	ldr	r3, [pc, #124]	; (80015f8 <mode_accel_decel_spin+0x168>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	2b0a      	cmp	r3, #10
 8001580:	dd35      	ble.n	80015ee <mode_accel_decel_spin+0x15e>
				speed -= speed_step;
 8001582:	4b1d      	ldr	r3, [pc, #116]	; (80015f8 <mode_accel_decel_spin+0x168>)
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	4b1e      	ldr	r3, [pc, #120]	; (8001600 <mode_accel_decel_spin+0x170>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	1ad3      	subs	r3, r2, r3
 800158c:	4a1a      	ldr	r2, [pc, #104]	; (80015f8 <mode_accel_decel_spin+0x168>)
 800158e:	6013      	str	r3, [r2, #0]
				if(speed < 10) speed = 10; //min
 8001590:	4b19      	ldr	r3, [pc, #100]	; (80015f8 <mode_accel_decel_spin+0x168>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	2b09      	cmp	r3, #9
 8001596:	dc2a      	bgt.n	80015ee <mode_accel_decel_spin+0x15e>
 8001598:	4b17      	ldr	r3, [pc, #92]	; (80015f8 <mode_accel_decel_spin+0x168>)
 800159a:	220a      	movs	r2, #10
 800159c:	601a      	str	r2, [r3, #0]
				check = 0;
				temp_accel_decel_spin = 0;
			}
		}
	}
}
 800159e:	e026      	b.n	80015ee <mode_accel_decel_spin+0x15e>
			if(speed < 500){
 80015a0:	4b15      	ldr	r3, [pc, #84]	; (80015f8 <mode_accel_decel_spin+0x168>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80015a8:	da07      	bge.n	80015ba <mode_accel_decel_spin+0x12a>
				speed += speed_step;
 80015aa:	4b13      	ldr	r3, [pc, #76]	; (80015f8 <mode_accel_decel_spin+0x168>)
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	4b14      	ldr	r3, [pc, #80]	; (8001600 <mode_accel_decel_spin+0x170>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4413      	add	r3, r2
 80015b4:	4a10      	ldr	r2, [pc, #64]	; (80015f8 <mode_accel_decel_spin+0x168>)
 80015b6:	6013      	str	r3, [r2, #0]
}
 80015b8:	e019      	b.n	80015ee <mode_accel_decel_spin+0x15e>
				if(check_result_single_player()){
 80015ba:	f7ff fbc1 	bl	8000d40 <check_result_single_player>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d005      	beq.n	80015d0 <mode_accel_decel_spin+0x140>
					display_announcement(BIGWIN);
 80015c4:	2015      	movs	r0, #21
 80015c6:	f7ff f81d 	bl	8000604 <display_announcement>
					display_list_button();
 80015ca:	f7ff fb6d 	bl	8000ca8 <display_list_button>
 80015ce:	e004      	b.n	80015da <mode_accel_decel_spin+0x14a>
					display_announcement(BETTER_LUCK_NEXT_TIME);
 80015d0:	2016      	movs	r0, #22
 80015d2:	f7ff f817 	bl	8000604 <display_announcement>
					display_list_button();
 80015d6:	f7ff fb67 	bl	8000ca8 <display_list_button>
				speed = 500;
 80015da:	4b07      	ldr	r3, [pc, #28]	; (80015f8 <mode_accel_decel_spin+0x168>)
 80015dc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80015e0:	601a      	str	r2, [r3, #0]
				check = 0;
 80015e2:	4b06      	ldr	r3, [pc, #24]	; (80015fc <mode_accel_decel_spin+0x16c>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]
				temp_accel_decel_spin = 0;
 80015e8:	4b02      	ldr	r3, [pc, #8]	; (80015f4 <mode_accel_decel_spin+0x164>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]
}
 80015ee:	bf00      	nop
 80015f0:	bdb0      	pop	{r4, r5, r7, pc}
 80015f2:	bf00      	nop
 80015f4:	20000098 	.word	0x20000098
 80015f8:	20000050 	.word	0x20000050
 80015fc:	2000009c 	.word	0x2000009c
 8001600:	20000054 	.word	0x20000054

08001604 <display7SEG_mode_accel_decel_spin>:

void display7SEG_mode_accel_decel_spin(){
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
	led_buffer[0] = 0;
 8001608:	4b06      	ldr	r3, [pc, #24]	; (8001624 <display7SEG_mode_accel_decel_spin+0x20>)
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
	led_buffer[1] = 0;
 800160e:	4b05      	ldr	r3, [pc, #20]	; (8001624 <display7SEG_mode_accel_decel_spin+0x20>)
 8001610:	2200      	movs	r2, #0
 8001612:	605a      	str	r2, [r3, #4]
	led_buffer[2] = 3;
 8001614:	4b03      	ldr	r3, [pc, #12]	; (8001624 <display7SEG_mode_accel_decel_spin+0x20>)
 8001616:	2203      	movs	r2, #3
 8001618:	609a      	str	r2, [r3, #8]
	display_3_digit();
 800161a:	f7fe ffa5 	bl	8000568 <display_3_digit>
}
 800161e:	bf00      	nop
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	20000044 	.word	0x20000044

08001628 <mode_hold_spin>:
#include "display_7SEG.h"
#include "display_LCD.h"
#include "random_gen.h"


void mode_hold_spin(){
 8001628:	b5b0      	push	{r4, r5, r7, lr}
 800162a:	af00      	add	r7, sp, #0
	if(isButtonPressed(1) == 1){
 800162c:	2001      	movs	r0, #1
 800162e:	f7fe fdd9 	bl	80001e4 <isButtonPressed>
 8001632:	4603      	mov	r3, r0
 8001634:	2b01      	cmp	r3, #1
 8001636:	d11f      	bne.n	8001678 <mode_hold_spin+0x50>
		spin_flag = 1;
 8001638:	4b2f      	ldr	r3, [pc, #188]	; (80016f8 <mode_hold_spin+0xd0>)
 800163a:	2201      	movs	r2, #1
 800163c:	601a      	str	r2, [r3, #0]
		//setup lcd
		reset_animation_pos();
 800163e:	f7ff f905 	bl	800084c <reset_animation_pos>
		lcd_clear_display();
 8001642:	f7ff fbf5 	bl	8000e30 <lcd_clear_display>
		display_while_playing();
 8001646:	f7ff f875 	bl	8000734 <display_while_playing>

		//speed
		setTimer(SPIN, 10);
 800164a:	210a      	movs	r1, #10
 800164c:	2002      	movs	r0, #2
 800164e:	f000 fa89 	bl	8001b64 <setTimer>

		update_led_buffer(random_digit(), random_digit(), random_digit());
 8001652:	f000 fa73 	bl	8001b3c <random_digit>
 8001656:	4604      	mov	r4, r0
 8001658:	f000 fa70 	bl	8001b3c <random_digit>
 800165c:	4605      	mov	r5, r0
 800165e:	f000 fa6d 	bl	8001b3c <random_digit>
 8001662:	4603      	mov	r3, r0
 8001664:	461a      	mov	r2, r3
 8001666:	4629      	mov	r1, r5
 8001668:	4620      	mov	r0, r4
 800166a:	f7fe ff67 	bl	800053c <update_led_buffer>
		display_3_digit();
 800166e:	f7fe ff7b 	bl	8000568 <display_3_digit>

		setButtonFlag(1);
 8001672:	2001      	movs	r0, #1
 8001674:	f7fe fe10 	bl	8000298 <setButtonFlag>
	}

	//spinning
	if(spin_flag == 1) {
 8001678:	4b1f      	ldr	r3, [pc, #124]	; (80016f8 <mode_hold_spin+0xd0>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2b01      	cmp	r3, #1
 800167e:	d11b      	bne.n	80016b8 <mode_hold_spin+0x90>
		display_while_playing();
 8001680:	f7ff f858 	bl	8000734 <display_while_playing>

		if(isTimerExpired(SPIN)){
 8001684:	2002      	movs	r0, #2
 8001686:	f000 fa8d 	bl	8001ba4 <isTimerExpired>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d013      	beq.n	80016b8 <mode_hold_spin+0x90>
			update_led_buffer(random_digit(), random_digit(), random_digit());
 8001690:	f000 fa54 	bl	8001b3c <random_digit>
 8001694:	4604      	mov	r4, r0
 8001696:	f000 fa51 	bl	8001b3c <random_digit>
 800169a:	4605      	mov	r5, r0
 800169c:	f000 fa4e 	bl	8001b3c <random_digit>
 80016a0:	4603      	mov	r3, r0
 80016a2:	461a      	mov	r2, r3
 80016a4:	4629      	mov	r1, r5
 80016a6:	4620      	mov	r0, r4
 80016a8:	f7fe ff48 	bl	800053c <update_led_buffer>
			display_3_digit();
 80016ac:	f7fe ff5c 	bl	8000568 <display_3_digit>
			setTimer(SPIN, 100);
 80016b0:	2164      	movs	r1, #100	; 0x64
 80016b2:	2002      	movs	r0, #2
 80016b4:	f000 fa56 	bl	8001b64 <setTimer>
		}
	}
	//stop spin
	if(isButtonReleased(1) == 1  && spin_flag == 1){
 80016b8:	2001      	movs	r0, #1
 80016ba:	f7fe fdcf 	bl	800025c <isButtonReleased>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d116      	bne.n	80016f2 <mode_hold_spin+0xca>
 80016c4:	4b0c      	ldr	r3, [pc, #48]	; (80016f8 <mode_hold_spin+0xd0>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d112      	bne.n	80016f2 <mode_hold_spin+0xca>
		spin_flag = 0;
 80016cc:	4b0a      	ldr	r3, [pc, #40]	; (80016f8 <mode_hold_spin+0xd0>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	601a      	str	r2, [r3, #0]

		if(check_result_single_player()){
 80016d2:	f7ff fb35 	bl	8000d40 <check_result_single_player>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d005      	beq.n	80016e8 <mode_hold_spin+0xc0>
			display_announcement(BIGWIN);
 80016dc:	2015      	movs	r0, #21
 80016de:	f7fe ff91 	bl	8000604 <display_announcement>
			display_list_button();
 80016e2:	f7ff fae1 	bl	8000ca8 <display_list_button>
			display_announcement(BETTER_LUCK_NEXT_TIME);
			display_list_button();
		}

	}
}
 80016e6:	e004      	b.n	80016f2 <mode_hold_spin+0xca>
			display_announcement(BETTER_LUCK_NEXT_TIME);
 80016e8:	2016      	movs	r0, #22
 80016ea:	f7fe ff8b 	bl	8000604 <display_announcement>
			display_list_button();
 80016ee:	f7ff fadb 	bl	8000ca8 <display_list_button>
}
 80016f2:	bf00      	nop
 80016f4:	bdb0      	pop	{r4, r5, r7, pc}
 80016f6:	bf00      	nop
 80016f8:	20000094 	.word	0x20000094

080016fc <display7SEG_mode_hold_spin>:

void display7SEG_mode_hold_spin(){
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
	led_buffer[0] = 0;
 8001700:	4b06      	ldr	r3, [pc, #24]	; (800171c <display7SEG_mode_hold_spin+0x20>)
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
	led_buffer[1] = 0;
 8001706:	4b05      	ldr	r3, [pc, #20]	; (800171c <display7SEG_mode_hold_spin+0x20>)
 8001708:	2200      	movs	r2, #0
 800170a:	605a      	str	r2, [r3, #4]
	led_buffer[2] = 2;
 800170c:	4b03      	ldr	r3, [pc, #12]	; (800171c <display7SEG_mode_hold_spin+0x20>)
 800170e:	2202      	movs	r2, #2
 8001710:	609a      	str	r2, [r3, #8]
	display_3_digit();
 8001712:	f7fe ff29 	bl	8000568 <display_3_digit>
}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	20000044 	.word	0x20000044

08001720 <mode_single_spin>:
#include "display_7SEG.h"
#include "display_LCD.h"
#include "random_gen.h"


void mode_single_spin(){
 8001720:	b5b0      	push	{r4, r5, r7, lr}
 8001722:	af00      	add	r7, sp, #0
	if(isButtonPressed(1) == 1){
 8001724:	2001      	movs	r0, #1
 8001726:	f7fe fd5d 	bl	80001e4 <isButtonPressed>
 800172a:	4603      	mov	r3, r0
 800172c:	2b01      	cmp	r3, #1
 800172e:	d110      	bne.n	8001752 <mode_single_spin+0x32>
		spin_flag = 1;
 8001730:	4b29      	ldr	r3, [pc, #164]	; (80017d8 <mode_single_spin+0xb8>)
 8001732:	2201      	movs	r2, #1
 8001734:	601a      	str	r2, [r3, #0]
		setTimer(SPIN, 10);
 8001736:	210a      	movs	r1, #10
 8001738:	2002      	movs	r0, #2
 800173a:	f000 fa13 	bl	8001b64 <setTimer>

        reset_animation_pos();
 800173e:	f7ff f885 	bl	800084c <reset_animation_pos>
        lcd_clear_display();
 8001742:	f7ff fb75 	bl	8000e30 <lcd_clear_display>
		last_time = HAL_GetTick();
 8001746:	f000 fc0b 	bl	8001f60 <HAL_GetTick>
 800174a:	4603      	mov	r3, r0
 800174c:	461a      	mov	r2, r3
 800174e:	4b23      	ldr	r3, [pc, #140]	; (80017dc <mode_single_spin+0xbc>)
 8001750:	601a      	str	r2, [r3, #0]
	}

	if(spin_flag == 1)
 8001752:	4b21      	ldr	r3, [pc, #132]	; (80017d8 <mode_single_spin+0xb8>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	2b01      	cmp	r3, #1
 8001758:	d13b      	bne.n	80017d2 <mode_single_spin+0xb2>
	{
		//spinning
		display_while_playing();
 800175a:	f7fe ffeb 	bl	8000734 <display_while_playing>
		if(isTimerExpired(SPIN) == 1){
 800175e:	2002      	movs	r0, #2
 8001760:	f000 fa20 	bl	8001ba4 <isTimerExpired>
 8001764:	4603      	mov	r3, r0
 8001766:	2b01      	cmp	r3, #1
 8001768:	d133      	bne.n	80017d2 <mode_single_spin+0xb2>
			if (HAL_GetTick() - last_time < 3000) {
 800176a:	f000 fbf9 	bl	8001f60 <HAL_GetTick>
 800176e:	4603      	mov	r3, r0
 8001770:	4a1a      	ldr	r2, [pc, #104]	; (80017dc <mode_single_spin+0xbc>)
 8001772:	6812      	ldr	r2, [r2, #0]
 8001774:	1a9b      	subs	r3, r3, r2
 8001776:	f640 32b7 	movw	r2, #2999	; 0xbb7
 800177a:	4293      	cmp	r3, r2
 800177c:	d816      	bhi.n	80017ac <mode_single_spin+0x8c>
				update_led_buffer(random_digit(), random_digit(), random_digit());
 800177e:	f000 f9dd 	bl	8001b3c <random_digit>
 8001782:	4604      	mov	r4, r0
 8001784:	f000 f9da 	bl	8001b3c <random_digit>
 8001788:	4605      	mov	r5, r0
 800178a:	f000 f9d7 	bl	8001b3c <random_digit>
 800178e:	4603      	mov	r3, r0
 8001790:	461a      	mov	r2, r3
 8001792:	4629      	mov	r1, r5
 8001794:	4620      	mov	r0, r4
 8001796:	f7fe fed1 	bl	800053c <update_led_buffer>
				display_3_digit();
 800179a:	f7fe fee5 	bl	8000568 <display_3_digit>
				display_while_playing();
 800179e:	f7fe ffc9 	bl	8000734 <display_while_playing>
				setTimer(SPIN, 100);
 80017a2:	2164      	movs	r1, #100	; 0x64
 80017a4:	2002      	movs	r0, #2
 80017a6:	f000 f9dd 	bl	8001b64 <setTimer>

			}

		}
	}
}
 80017aa:	e012      	b.n	80017d2 <mode_single_spin+0xb2>
				spin_flag = 0;
 80017ac:	4b0a      	ldr	r3, [pc, #40]	; (80017d8 <mode_single_spin+0xb8>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	601a      	str	r2, [r3, #0]
				if(check_result_single_player()){
 80017b2:	f7ff fac5 	bl	8000d40 <check_result_single_player>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d005      	beq.n	80017c8 <mode_single_spin+0xa8>
					display_announcement(BIGWIN);
 80017bc:	2015      	movs	r0, #21
 80017be:	f7fe ff21 	bl	8000604 <display_announcement>
					display_list_button();
 80017c2:	f7ff fa71 	bl	8000ca8 <display_list_button>
}
 80017c6:	e004      	b.n	80017d2 <mode_single_spin+0xb2>
					display_announcement(BETTER_LUCK_NEXT_TIME);
 80017c8:	2016      	movs	r0, #22
 80017ca:	f7fe ff1b 	bl	8000604 <display_announcement>
					display_list_button();
 80017ce:	f7ff fa6b 	bl	8000ca8 <display_list_button>
}
 80017d2:	bf00      	nop
 80017d4:	bdb0      	pop	{r4, r5, r7, pc}
 80017d6:	bf00      	nop
 80017d8:	20000094 	.word	0x20000094
 80017dc:	20000090 	.word	0x20000090

080017e0 <display7SEG_mode_single_spin>:

void display7SEG_mode_single_spin(){
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
	led_buffer[0] = 0;
 80017e4:	4b06      	ldr	r3, [pc, #24]	; (8001800 <display7SEG_mode_single_spin+0x20>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	601a      	str	r2, [r3, #0]
	led_buffer[1] = 0;
 80017ea:	4b05      	ldr	r3, [pc, #20]	; (8001800 <display7SEG_mode_single_spin+0x20>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	605a      	str	r2, [r3, #4]
	led_buffer[2] = 1;
 80017f0:	4b03      	ldr	r3, [pc, #12]	; (8001800 <display7SEG_mode_single_spin+0x20>)
 80017f2:	2201      	movs	r2, #1
 80017f4:	609a      	str	r2, [r3, #8]
	display_3_digit();
 80017f6:	f7fe feb7 	bl	8000568 <display_3_digit>

}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	20000044 	.word	0x20000044

08001804 <check_result_two_players>:
// include lcd

int first_player_buffer[5] = {0, 0, 0, 0, 0};
int second_player_buffer[5] = {0, 0, 0, 0, 0};
int index_player = 1;
int check_result_two_players(){
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
	//calculate point
	first_player_buffer[3] = first_player_buffer[0] + first_player_buffer[1] + first_player_buffer[2];
 8001808:	4b4a      	ldr	r3, [pc, #296]	; (8001934 <check_result_two_players+0x130>)
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	4b49      	ldr	r3, [pc, #292]	; (8001934 <check_result_two_players+0x130>)
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	441a      	add	r2, r3
 8001812:	4b48      	ldr	r3, [pc, #288]	; (8001934 <check_result_two_players+0x130>)
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	4413      	add	r3, r2
 8001818:	4a46      	ldr	r2, [pc, #280]	; (8001934 <check_result_two_players+0x130>)
 800181a:	60d3      	str	r3, [r2, #12]
	second_player_buffer[3] = second_player_buffer[0] + second_player_buffer[1] + second_player_buffer[2];
 800181c:	4b46      	ldr	r3, [pc, #280]	; (8001938 <check_result_two_players+0x134>)
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	4b45      	ldr	r3, [pc, #276]	; (8001938 <check_result_two_players+0x134>)
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	441a      	add	r2, r3
 8001826:	4b44      	ldr	r3, [pc, #272]	; (8001938 <check_result_two_players+0x134>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	4413      	add	r3, r2
 800182c:	4a42      	ldr	r2, [pc, #264]	; (8001938 <check_result_two_players+0x134>)
 800182e:	60d3      	str	r3, [r2, #12]

	first_player_buffer[4] = SUM_MASTER;
 8001830:	4b40      	ldr	r3, [pc, #256]	; (8001934 <check_result_two_players+0x130>)
 8001832:	2201      	movs	r2, #1
 8001834:	611a      	str	r2, [r3, #16]
	second_player_buffer[4] = SUM_MASTER;
 8001836:	4b40      	ldr	r3, [pc, #256]	; (8001938 <check_result_two_players+0x134>)
 8001838:	2201      	movs	r2, #1
 800183a:	611a      	str	r2, [r3, #16]

	//DOUBLE EDGE
	if(first_player_buffer[0] == first_player_buffer[1]
 800183c:	4b3d      	ldr	r3, [pc, #244]	; (8001934 <check_result_two_players+0x130>)
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	4b3c      	ldr	r3, [pc, #240]	; (8001934 <check_result_two_players+0x130>)
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	429a      	cmp	r2, r3
 8001846:	d00b      	beq.n	8001860 <check_result_two_players+0x5c>
		|| first_player_buffer[0] == first_player_buffer[2]
 8001848:	4b3a      	ldr	r3, [pc, #232]	; (8001934 <check_result_two_players+0x130>)
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	4b39      	ldr	r3, [pc, #228]	; (8001934 <check_result_two_players+0x130>)
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	429a      	cmp	r2, r3
 8001852:	d005      	beq.n	8001860 <check_result_two_players+0x5c>
		|| first_player_buffer[1] == first_player_buffer[2]){
 8001854:	4b37      	ldr	r3, [pc, #220]	; (8001934 <check_result_two_players+0x130>)
 8001856:	685a      	ldr	r2, [r3, #4]
 8001858:	4b36      	ldr	r3, [pc, #216]	; (8001934 <check_result_two_players+0x130>)
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	429a      	cmp	r2, r3
 800185e:	d102      	bne.n	8001866 <check_result_two_players+0x62>
		first_player_buffer[4] = DOUBLE_EDGE;
 8001860:	4b34      	ldr	r3, [pc, #208]	; (8001934 <check_result_two_players+0x130>)
 8001862:	2202      	movs	r2, #2
 8001864:	611a      	str	r2, [r3, #16]
	}
	if(second_player_buffer[0] == second_player_buffer[1]
 8001866:	4b34      	ldr	r3, [pc, #208]	; (8001938 <check_result_two_players+0x134>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	4b33      	ldr	r3, [pc, #204]	; (8001938 <check_result_two_players+0x134>)
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	429a      	cmp	r2, r3
 8001870:	d00b      	beq.n	800188a <check_result_two_players+0x86>
		|| second_player_buffer[0] == second_player_buffer[2]
 8001872:	4b31      	ldr	r3, [pc, #196]	; (8001938 <check_result_two_players+0x134>)
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	4b30      	ldr	r3, [pc, #192]	; (8001938 <check_result_two_players+0x134>)
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	429a      	cmp	r2, r3
 800187c:	d005      	beq.n	800188a <check_result_two_players+0x86>
		|| second_player_buffer[1] == second_player_buffer[2]){
 800187e:	4b2e      	ldr	r3, [pc, #184]	; (8001938 <check_result_two_players+0x134>)
 8001880:	685a      	ldr	r2, [r3, #4]
 8001882:	4b2d      	ldr	r3, [pc, #180]	; (8001938 <check_result_two_players+0x134>)
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	429a      	cmp	r2, r3
 8001888:	d102      	bne.n	8001890 <check_result_two_players+0x8c>
		second_player_buffer[4] = DOUBLE_EDGE;
 800188a:	4b2b      	ldr	r3, [pc, #172]	; (8001938 <check_result_two_players+0x134>)
 800188c:	2202      	movs	r2, #2
 800188e:	611a      	str	r2, [r3, #16]
	}

	//TRIPLE WIN
	if(first_player_buffer[0] == first_player_buffer[1]
 8001890:	4b28      	ldr	r3, [pc, #160]	; (8001934 <check_result_two_players+0x130>)
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	4b27      	ldr	r3, [pc, #156]	; (8001934 <check_result_two_players+0x130>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	429a      	cmp	r2, r3
 800189a:	d108      	bne.n	80018ae <check_result_two_players+0xaa>
		&& first_player_buffer[0] == first_player_buffer[2]){
 800189c:	4b25      	ldr	r3, [pc, #148]	; (8001934 <check_result_two_players+0x130>)
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	4b24      	ldr	r3, [pc, #144]	; (8001934 <check_result_two_players+0x130>)
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d102      	bne.n	80018ae <check_result_two_players+0xaa>
		first_player_buffer[4] = TRIPLE_WIN;
 80018a8:	4b22      	ldr	r3, [pc, #136]	; (8001934 <check_result_two_players+0x130>)
 80018aa:	2203      	movs	r2, #3
 80018ac:	611a      	str	r2, [r3, #16]
	}
	if(second_player_buffer[0] == second_player_buffer[1]
 80018ae:	4b22      	ldr	r3, [pc, #136]	; (8001938 <check_result_two_players+0x134>)
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	4b21      	ldr	r3, [pc, #132]	; (8001938 <check_result_two_players+0x134>)
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d108      	bne.n	80018cc <check_result_two_players+0xc8>
		&& second_player_buffer[0] == second_player_buffer[2]){
 80018ba:	4b1f      	ldr	r3, [pc, #124]	; (8001938 <check_result_two_players+0x134>)
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	4b1e      	ldr	r3, [pc, #120]	; (8001938 <check_result_two_players+0x134>)
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d102      	bne.n	80018cc <check_result_two_players+0xc8>
		second_player_buffer[4] = TRIPLE_WIN;
 80018c6:	4b1c      	ldr	r3, [pc, #112]	; (8001938 <check_result_two_players+0x134>)
 80018c8:	2203      	movs	r2, #3
 80018ca:	611a      	str	r2, [r3, #16]
	}

	//find winer
	if(first_player_buffer[4] > second_player_buffer[4]){
 80018cc:	4b19      	ldr	r3, [pc, #100]	; (8001934 <check_result_two_players+0x130>)
 80018ce:	691a      	ldr	r2, [r3, #16]
 80018d0:	4b19      	ldr	r3, [pc, #100]	; (8001938 <check_result_two_players+0x134>)
 80018d2:	691b      	ldr	r3, [r3, #16]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	dd01      	ble.n	80018dc <check_result_two_players+0xd8>
		return FIRST_PLAYER;
 80018d8:	2301      	movs	r3, #1
 80018da:	e026      	b.n	800192a <check_result_two_players+0x126>
	}
	else if(first_player_buffer[4] < second_player_buffer[4]){
 80018dc:	4b15      	ldr	r3, [pc, #84]	; (8001934 <check_result_two_players+0x130>)
 80018de:	691a      	ldr	r2, [r3, #16]
 80018e0:	4b15      	ldr	r3, [pc, #84]	; (8001938 <check_result_two_players+0x134>)
 80018e2:	691b      	ldr	r3, [r3, #16]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	da01      	bge.n	80018ec <check_result_two_players+0xe8>
		return SECOND_PLAYER;
 80018e8:	2302      	movs	r3, #2
 80018ea:	e01e      	b.n	800192a <check_result_two_players+0x126>
	}
	else if(first_player_buffer[4] == second_player_buffer[4]){
 80018ec:	4b11      	ldr	r3, [pc, #68]	; (8001934 <check_result_two_players+0x130>)
 80018ee:	691a      	ldr	r2, [r3, #16]
 80018f0:	4b11      	ldr	r3, [pc, #68]	; (8001938 <check_result_two_players+0x134>)
 80018f2:	691b      	ldr	r3, [r3, #16]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d117      	bne.n	8001928 <check_result_two_players+0x124>
		if(first_player_buffer[3] > second_player_buffer[3]){
 80018f8:	4b0e      	ldr	r3, [pc, #56]	; (8001934 <check_result_two_players+0x130>)
 80018fa:	68da      	ldr	r2, [r3, #12]
 80018fc:	4b0e      	ldr	r3, [pc, #56]	; (8001938 <check_result_two_players+0x134>)
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	429a      	cmp	r2, r3
 8001902:	dd01      	ble.n	8001908 <check_result_two_players+0x104>
			return FIRST_PLAYER;
 8001904:	2301      	movs	r3, #1
 8001906:	e010      	b.n	800192a <check_result_two_players+0x126>
		}
		else if(first_player_buffer[3] < second_player_buffer[3]){
 8001908:	4b0a      	ldr	r3, [pc, #40]	; (8001934 <check_result_two_players+0x130>)
 800190a:	68da      	ldr	r2, [r3, #12]
 800190c:	4b0a      	ldr	r3, [pc, #40]	; (8001938 <check_result_two_players+0x134>)
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	429a      	cmp	r2, r3
 8001912:	da01      	bge.n	8001918 <check_result_two_players+0x114>
			return SECOND_PLAYER;
 8001914:	2302      	movs	r3, #2
 8001916:	e008      	b.n	800192a <check_result_two_players+0x126>
		}
		else if(first_player_buffer[3] == second_player_buffer[3]){
 8001918:	4b06      	ldr	r3, [pc, #24]	; (8001934 <check_result_two_players+0x130>)
 800191a:	68da      	ldr	r2, [r3, #12]
 800191c:	4b06      	ldr	r3, [pc, #24]	; (8001938 <check_result_two_players+0x134>)
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	429a      	cmp	r2, r3
 8001922:	d101      	bne.n	8001928 <check_result_two_players+0x124>
			return DRAW;
 8001924:	2363      	movs	r3, #99	; 0x63
 8001926:	e000      	b.n	800192a <check_result_two_players+0x126>
		}
	}
	return 0;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	46bd      	mov	sp, r7
 800192e:	bc80      	pop	{r7}
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	200000a0 	.word	0x200000a0
 8001938:	200000b4 	.word	0x200000b4

0800193c <mode_two_players>:
void mode_two_players(){
 800193c:	b5b0      	push	{r4, r5, r7, lr}
 800193e:	af00      	add	r7, sp, #0
	//static variables track turn displaying
	static int current_displayed_index = 0;
	//flag waiting resulut
	static int waiting_result = 0;

	if(waiting_result == 1){
 8001940:	4b61      	ldr	r3, [pc, #388]	; (8001ac8 <mode_two_players+0x18c>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	2b01      	cmp	r3, #1
 8001946:	d10f      	bne.n	8001968 <mode_two_players+0x2c>
		//waiting result time out
		if (isTimerExpired(TIMER_WAIT_RESULT)) {
 8001948:	2008      	movs	r0, #8
 800194a:	f000 f92b 	bl	8001ba4 <isTimerExpired>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	f000 80b6 	beq.w	8001ac2 <mode_two_players+0x186>
			waiting_result = 0;
 8001956:	4b5c      	ldr	r3, [pc, #368]	; (8001ac8 <mode_two_players+0x18c>)
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
			index_player = 1;
 800195c:	4b5b      	ldr	r3, [pc, #364]	; (8001acc <mode_two_players+0x190>)
 800195e:	2201      	movs	r2, #1
 8001960:	601a      	str	r2, [r3, #0]
			current_displayed_index = 0;
 8001962:	4b5b      	ldr	r3, [pc, #364]	; (8001ad0 <mode_two_players+0x194>)
 8001964:	2200      	movs	r2, #0
 8001966:	601a      	str	r2, [r3, #0]
		}
		else return;
	}

	if(spin_flag == 0 && waiting_result == 0){
 8001968:	4b5a      	ldr	r3, [pc, #360]	; (8001ad4 <mode_two_players+0x198>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d114      	bne.n	800199a <mode_two_players+0x5e>
 8001970:	4b55      	ldr	r3, [pc, #340]	; (8001ac8 <mode_two_players+0x18c>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d110      	bne.n	800199a <mode_two_players+0x5e>
		// display "Player X Turn"
		if(current_displayed_index != index_player){
 8001978:	4b55      	ldr	r3, [pc, #340]	; (8001ad0 <mode_two_players+0x194>)
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	4b53      	ldr	r3, [pc, #332]	; (8001acc <mode_two_players+0x190>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	429a      	cmp	r2, r3
 8001982:	d00a      	beq.n	800199a <mode_two_players+0x5e>
			lcd_clear_display();
 8001984:	f7ff fa54 	bl	8000e30 <lcd_clear_display>
			display_mode_two_players(index_player);
 8001988:	4b50      	ldr	r3, [pc, #320]	; (8001acc <mode_two_players+0x190>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff f959 	bl	8000c44 <display_mode_two_players>
			current_displayed_index = index_player;
 8001992:	4b4e      	ldr	r3, [pc, #312]	; (8001acc <mode_two_players+0x190>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a4e      	ldr	r2, [pc, #312]	; (8001ad0 <mode_two_players+0x194>)
 8001998:	6013      	str	r3, [r2, #0]
		}
	}
	if(isButtonPressed(1) == 1 && waiting_result == 0) {
 800199a:	2001      	movs	r0, #1
 800199c:	f7fe fc22 	bl	80001e4 <isButtonPressed>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d119      	bne.n	80019da <mode_two_players+0x9e>
 80019a6:	4b48      	ldr	r3, [pc, #288]	; (8001ac8 <mode_two_players+0x18c>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d115      	bne.n	80019da <mode_two_players+0x9e>
		spin_flag = 1;
 80019ae:	4b49      	ldr	r3, [pc, #292]	; (8001ad4 <mode_two_players+0x198>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	601a      	str	r2, [r3, #0]
		last_time = HAL_GetTick();
 80019b4:	f000 fad4 	bl	8001f60 <HAL_GetTick>
 80019b8:	4603      	mov	r3, r0
 80019ba:	461a      	mov	r2, r3
 80019bc:	4b46      	ldr	r3, [pc, #280]	; (8001ad8 <mode_two_players+0x19c>)
 80019be:	601a      	str	r2, [r3, #0]

		//setup LCD
		reset_animation_pos();
 80019c0:	f7fe ff44 	bl	800084c <reset_animation_pos>
		lcd_clear_display();
 80019c4:	f7ff fa34 	bl	8000e30 <lcd_clear_display>
		display_while_playing();
 80019c8:	f7fe feb4 	bl	8000734 <display_while_playing>
		setTimer(SPIN, 10);
 80019cc:	210a      	movs	r1, #10
 80019ce:	2002      	movs	r0, #2
 80019d0:	f000 f8c8 	bl	8001b64 <setTimer>
		setButtonFlag(1);
 80019d4:	2001      	movs	r0, #1
 80019d6:	f7fe fc5f 	bl	8000298 <setButtonFlag>
	}

	if(spin_flag == 1 && isTimerExpired(SPIN) == 1){
 80019da:	4b3e      	ldr	r3, [pc, #248]	; (8001ad4 <mode_two_players+0x198>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d170      	bne.n	8001ac4 <mode_two_players+0x188>
 80019e2:	2002      	movs	r0, #2
 80019e4:	f000 f8de 	bl	8001ba4 <isTimerExpired>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d16a      	bne.n	8001ac4 <mode_two_players+0x188>
		if(HAL_GetTick() - last_time < 3000){
 80019ee:	f000 fab7 	bl	8001f60 <HAL_GetTick>
 80019f2:	4603      	mov	r3, r0
 80019f4:	4a38      	ldr	r2, [pc, #224]	; (8001ad8 <mode_two_players+0x19c>)
 80019f6:	6812      	ldr	r2, [r2, #0]
 80019f8:	1a9b      	subs	r3, r3, r2
 80019fa:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d816      	bhi.n	8001a30 <mode_two_players+0xf4>
			update_led_buffer(random_digit(), random_digit(), random_digit());
 8001a02:	f000 f89b 	bl	8001b3c <random_digit>
 8001a06:	4604      	mov	r4, r0
 8001a08:	f000 f898 	bl	8001b3c <random_digit>
 8001a0c:	4605      	mov	r5, r0
 8001a0e:	f000 f895 	bl	8001b3c <random_digit>
 8001a12:	4603      	mov	r3, r0
 8001a14:	461a      	mov	r2, r3
 8001a16:	4629      	mov	r1, r5
 8001a18:	4620      	mov	r0, r4
 8001a1a:	f7fe fd8f 	bl	800053c <update_led_buffer>
			display_3_digit();
 8001a1e:	f7fe fda3 	bl	8000568 <display_3_digit>
			display_while_playing();
 8001a22:	f7fe fe87 	bl	8000734 <display_while_playing>
			setTimer(SPIN, 100);
 8001a26:	2164      	movs	r1, #100	; 0x64
 8001a28:	2002      	movs	r0, #2
 8001a2a:	f000 f89b 	bl	8001b64 <setTimer>
 8001a2e:	e049      	b.n	8001ac4 <mode_two_players+0x188>
		}
		else{
			spin_flag = 0;
 8001a30:	4b28      	ldr	r3, [pc, #160]	; (8001ad4 <mode_two_players+0x198>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]

			if(index_player == 1){
 8001a36:	4b25      	ldr	r3, [pc, #148]	; (8001acc <mode_two_players+0x190>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d10f      	bne.n	8001a5e <mode_two_players+0x122>
				first_player_buffer[0] = led_buffer[0];
 8001a3e:	4b27      	ldr	r3, [pc, #156]	; (8001adc <mode_two_players+0x1a0>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a27      	ldr	r2, [pc, #156]	; (8001ae0 <mode_two_players+0x1a4>)
 8001a44:	6013      	str	r3, [r2, #0]
				first_player_buffer[1] = led_buffer[1];
 8001a46:	4b25      	ldr	r3, [pc, #148]	; (8001adc <mode_two_players+0x1a0>)
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	4a25      	ldr	r2, [pc, #148]	; (8001ae0 <mode_two_players+0x1a4>)
 8001a4c:	6053      	str	r3, [r2, #4]
				first_player_buffer[2] = led_buffer[2];
 8001a4e:	4b23      	ldr	r3, [pc, #140]	; (8001adc <mode_two_players+0x1a0>)
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	4a23      	ldr	r2, [pc, #140]	; (8001ae0 <mode_two_players+0x1a4>)
 8001a54:	6093      	str	r3, [r2, #8]

				//turn to the second
				index_player = 2;
 8001a56:	4b1d      	ldr	r3, [pc, #116]	; (8001acc <mode_two_players+0x190>)
 8001a58:	2202      	movs	r2, #2
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	e032      	b.n	8001ac4 <mode_two_players+0x188>
			}
			else if(index_player == 2){
 8001a5e:	4b1b      	ldr	r3, [pc, #108]	; (8001acc <mode_two_players+0x190>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d12e      	bne.n	8001ac4 <mode_two_players+0x188>
				second_player_buffer[0] = led_buffer[0];
 8001a66:	4b1d      	ldr	r3, [pc, #116]	; (8001adc <mode_two_players+0x1a0>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a1e      	ldr	r2, [pc, #120]	; (8001ae4 <mode_two_players+0x1a8>)
 8001a6c:	6013      	str	r3, [r2, #0]
				second_player_buffer[1] = led_buffer[1];
 8001a6e:	4b1b      	ldr	r3, [pc, #108]	; (8001adc <mode_two_players+0x1a0>)
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	4a1c      	ldr	r2, [pc, #112]	; (8001ae4 <mode_two_players+0x1a8>)
 8001a74:	6053      	str	r3, [r2, #4]
				second_player_buffer[2] = led_buffer[2];
 8001a76:	4b19      	ldr	r3, [pc, #100]	; (8001adc <mode_two_players+0x1a0>)
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	4a1a      	ldr	r2, [pc, #104]	; (8001ae4 <mode_two_players+0x1a8>)
 8001a7c:	6093      	str	r3, [r2, #8]

				//check result
				switch(check_result_two_players()){
 8001a7e:	f7ff fec1 	bl	8001804 <check_result_two_players>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b63      	cmp	r3, #99	; 0x63
 8001a86:	d00e      	beq.n	8001aa6 <mode_two_players+0x16a>
 8001a88:	2b63      	cmp	r3, #99	; 0x63
 8001a8a:	dc10      	bgt.n	8001aae <mode_two_players+0x172>
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	d002      	beq.n	8001a96 <mode_two_players+0x15a>
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d004      	beq.n	8001a9e <mode_two_players+0x162>
					break;
				case DRAW:
					display_announcement(TIE);
					break;
				default:
					break;
 8001a94:	e00b      	b.n	8001aae <mode_two_players+0x172>
					display_announcement(P2_LOSE);
 8001a96:	2018      	movs	r0, #24
 8001a98:	f7fe fdb4 	bl	8000604 <display_announcement>
					break;
 8001a9c:	e008      	b.n	8001ab0 <mode_two_players+0x174>
					display_announcement(P1_LOSE);
 8001a9e:	2017      	movs	r0, #23
 8001aa0:	f7fe fdb0 	bl	8000604 <display_announcement>
					break;
 8001aa4:	e004      	b.n	8001ab0 <mode_two_players+0x174>
					display_announcement(TIE);
 8001aa6:	2019      	movs	r0, #25
 8001aa8:	f7fe fdac 	bl	8000604 <display_announcement>
					break;
 8001aac:	e000      	b.n	8001ab0 <mode_two_players+0x174>
					break;
 8001aae:	bf00      	nop
//				// reset first player
//				index_player = 1;
//
//				//display result pressed
//				current_displayed_index = 1;
				waiting_result = 1;
 8001ab0:	4b05      	ldr	r3, [pc, #20]	; (8001ac8 <mode_two_players+0x18c>)
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	601a      	str	r2, [r3, #0]
				setTimer(TIMER_WAIT_RESULT, 2000); // 2000ms = 2s
 8001ab6:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001aba:	2008      	movs	r0, #8
 8001abc:	f000 f852 	bl	8001b64 <setTimer>
 8001ac0:	e000      	b.n	8001ac4 <mode_two_players+0x188>
		else return;
 8001ac2:	bf00      	nop

			}
		}
	}
}
 8001ac4:	bdb0      	pop	{r4, r5, r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	200000c8 	.word	0x200000c8
 8001acc:	20000058 	.word	0x20000058
 8001ad0:	200000cc 	.word	0x200000cc
 8001ad4:	20000094 	.word	0x20000094
 8001ad8:	20000090 	.word	0x20000090
 8001adc:	20000044 	.word	0x20000044
 8001ae0:	200000a0 	.word	0x200000a0
 8001ae4:	200000b4 	.word	0x200000b4

08001ae8 <display7SEG_mode_two_players>:

void display7SEG_mode_two_players(){
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
	led_buffer[0] = 0;
 8001aec:	4b06      	ldr	r3, [pc, #24]	; (8001b08 <display7SEG_mode_two_players+0x20>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	601a      	str	r2, [r3, #0]
	led_buffer[1] = 0;
 8001af2:	4b05      	ldr	r3, [pc, #20]	; (8001b08 <display7SEG_mode_two_players+0x20>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	605a      	str	r2, [r3, #4]
	led_buffer[2] = 4;
 8001af8:	4b03      	ldr	r3, [pc, #12]	; (8001b08 <display7SEG_mode_two_players+0x20>)
 8001afa:	2204      	movs	r2, #4
 8001afc:	609a      	str	r2, [r3, #8]
	display_3_digit();
 8001afe:	f7fe fd33 	bl	8000568 <display_3_digit>
}
 8001b02:	bf00      	nop
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	20000044 	.word	0x20000044

08001b0c <random32>:

    if (seed == 0) seed = 1; // tránh seed = 0
}

// PRNG kiểu LCG
static uint32_t random32() {
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
    seed = (1103515245 * seed + 12345);
 8001b10:	4b08      	ldr	r3, [pc, #32]	; (8001b34 <random32+0x28>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a08      	ldr	r2, [pc, #32]	; (8001b38 <random32+0x2c>)
 8001b16:	fb02 f303 	mul.w	r3, r2, r3
 8001b1a:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8001b1e:	3339      	adds	r3, #57	; 0x39
 8001b20:	4a04      	ldr	r2, [pc, #16]	; (8001b34 <random32+0x28>)
 8001b22:	6013      	str	r3, [r2, #0]
    return (seed >> 16);
 8001b24:	4b03      	ldr	r3, [pc, #12]	; (8001b34 <random32+0x28>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	0c1b      	lsrs	r3, r3, #16
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bc80      	pop	{r7}
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	2000005c 	.word	0x2000005c
 8001b38:	41c64e6d 	.word	0x41c64e6d

08001b3c <random_digit>:

// Trả về số 0–9
int random_digit() {
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
    return random32() % 10;
 8001b40:	f7ff ffe4 	bl	8001b0c <random32>
 8001b44:	4601      	mov	r1, r0
 8001b46:	4b06      	ldr	r3, [pc, #24]	; (8001b60 <random_digit+0x24>)
 8001b48:	fba3 2301 	umull	r2, r3, r3, r1
 8001b4c:	08da      	lsrs	r2, r3, #3
 8001b4e:	4613      	mov	r3, r2
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	4413      	add	r3, r2
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	1aca      	subs	r2, r1, r3
 8001b58:	4613      	mov	r3, r2
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	cccccccd 	.word	0xcccccccd

08001b64 <setTimer>:


int timer_counter[MAX_TIMER];
int timer_flag[MAX_TIMER];

void setTimer(int index, int duration){
 8001b64:	b480      	push	{r7}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration / TICK;
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	4a09      	ldr	r2, [pc, #36]	; (8001b98 <setTimer+0x34>)
 8001b72:	fb82 1203 	smull	r1, r2, r2, r3
 8001b76:	1092      	asrs	r2, r2, #2
 8001b78:	17db      	asrs	r3, r3, #31
 8001b7a:	1ad2      	subs	r2, r2, r3
 8001b7c:	4907      	ldr	r1, [pc, #28]	; (8001b9c <setTimer+0x38>)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8001b84:	4a06      	ldr	r2, [pc, #24]	; (8001ba0 <setTimer+0x3c>)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2100      	movs	r1, #0
 8001b8a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001b8e:	bf00      	nop
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bc80      	pop	{r7}
 8001b96:	4770      	bx	lr
 8001b98:	66666667 	.word	0x66666667
 8001b9c:	200002dc 	.word	0x200002dc
 8001ba0:	200003a4 	.word	0x200003a4

08001ba4 <isTimerExpired>:

int isTimerExpired(int index){
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
	if (timer_flag[index] == 1){
 8001bac:	4a06      	ldr	r2, [pc, #24]	; (8001bc8 <isTimerExpired+0x24>)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d101      	bne.n	8001bbc <isTimerExpired+0x18>
		return 1;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e000      	b.n	8001bbe <isTimerExpired+0x1a>
	}
	return 0;
 8001bbc:	2300      	movs	r3, #0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	370c      	adds	r7, #12
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bc80      	pop	{r7}
 8001bc6:	4770      	bx	lr
 8001bc8:	200003a4 	.word	0x200003a4

08001bcc <timerRun>:

void timerRun(){
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
	for (int i = 0; i < MAX_TIMER; i++){
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	607b      	str	r3, [r7, #4]
 8001bd6:	e01c      	b.n	8001c12 <timerRun+0x46>
		if (timer_counter[i] > 0) {
 8001bd8:	4a12      	ldr	r2, [pc, #72]	; (8001c24 <timerRun+0x58>)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	dd13      	ble.n	8001c0c <timerRun+0x40>
			timer_counter[i]--;
 8001be4:	4a0f      	ldr	r2, [pc, #60]	; (8001c24 <timerRun+0x58>)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bec:	1e5a      	subs	r2, r3, #1
 8001bee:	490d      	ldr	r1, [pc, #52]	; (8001c24 <timerRun+0x58>)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0){
 8001bf6:	4a0b      	ldr	r2, [pc, #44]	; (8001c24 <timerRun+0x58>)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	dc04      	bgt.n	8001c0c <timerRun+0x40>
				timer_flag[i] = 1;
 8001c02:	4a09      	ldr	r2, [pc, #36]	; (8001c28 <timerRun+0x5c>)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2101      	movs	r1, #1
 8001c08:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < MAX_TIMER; i++){
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	3301      	adds	r3, #1
 8001c10:	607b      	str	r3, [r7, #4]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2b31      	cmp	r3, #49	; 0x31
 8001c16:	dddf      	ble.n	8001bd8 <timerRun+0xc>
			}
		}
	}
}
 8001c18:	bf00      	nop
 8001c1a:	bf00      	nop
 8001c1c:	370c      	adds	r7, #12
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bc80      	pop	{r7}
 8001c22:	4770      	bx	lr
 8001c24:	200002dc 	.word	0x200002dc
 8001c28:	200003a4 	.word	0x200003a4

08001c2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c32:	4b15      	ldr	r3, [pc, #84]	; (8001c88 <HAL_MspInit+0x5c>)
 8001c34:	699b      	ldr	r3, [r3, #24]
 8001c36:	4a14      	ldr	r2, [pc, #80]	; (8001c88 <HAL_MspInit+0x5c>)
 8001c38:	f043 0301 	orr.w	r3, r3, #1
 8001c3c:	6193      	str	r3, [r2, #24]
 8001c3e:	4b12      	ldr	r3, [pc, #72]	; (8001c88 <HAL_MspInit+0x5c>)
 8001c40:	699b      	ldr	r3, [r3, #24]
 8001c42:	f003 0301 	and.w	r3, r3, #1
 8001c46:	60bb      	str	r3, [r7, #8]
 8001c48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c4a:	4b0f      	ldr	r3, [pc, #60]	; (8001c88 <HAL_MspInit+0x5c>)
 8001c4c:	69db      	ldr	r3, [r3, #28]
 8001c4e:	4a0e      	ldr	r2, [pc, #56]	; (8001c88 <HAL_MspInit+0x5c>)
 8001c50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c54:	61d3      	str	r3, [r2, #28]
 8001c56:	4b0c      	ldr	r3, [pc, #48]	; (8001c88 <HAL_MspInit+0x5c>)
 8001c58:	69db      	ldr	r3, [r3, #28]
 8001c5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c5e:	607b      	str	r3, [r7, #4]
 8001c60:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c62:	4b0a      	ldr	r3, [pc, #40]	; (8001c8c <HAL_MspInit+0x60>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	60fb      	str	r3, [r7, #12]
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c76:	60fb      	str	r3, [r7, #12]
 8001c78:	4a04      	ldr	r2, [pc, #16]	; (8001c8c <HAL_MspInit+0x60>)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c7e:	bf00      	nop
 8001c80:	3714      	adds	r7, #20
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bc80      	pop	{r7}
 8001c86:	4770      	bx	lr
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	40010000 	.word	0x40010000

08001c90 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b088      	sub	sp, #32
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c98:	f107 0310 	add.w	r3, r7, #16
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	605a      	str	r2, [r3, #4]
 8001ca2:	609a      	str	r2, [r3, #8]
 8001ca4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a18      	ldr	r2, [pc, #96]	; (8001d0c <HAL_ADC_MspInit+0x7c>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d129      	bne.n	8001d04 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001cb0:	4b17      	ldr	r3, [pc, #92]	; (8001d10 <HAL_ADC_MspInit+0x80>)
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	4a16      	ldr	r2, [pc, #88]	; (8001d10 <HAL_ADC_MspInit+0x80>)
 8001cb6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cba:	6193      	str	r3, [r2, #24]
 8001cbc:	4b14      	ldr	r3, [pc, #80]	; (8001d10 <HAL_ADC_MspInit+0x80>)
 8001cbe:	699b      	ldr	r3, [r3, #24]
 8001cc0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cc4:	60fb      	str	r3, [r7, #12]
 8001cc6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cc8:	4b11      	ldr	r3, [pc, #68]	; (8001d10 <HAL_ADC_MspInit+0x80>)
 8001cca:	699b      	ldr	r3, [r3, #24]
 8001ccc:	4a10      	ldr	r2, [pc, #64]	; (8001d10 <HAL_ADC_MspInit+0x80>)
 8001cce:	f043 0304 	orr.w	r3, r3, #4
 8001cd2:	6193      	str	r3, [r2, #24]
 8001cd4:	4b0e      	ldr	r3, [pc, #56]	; (8001d10 <HAL_ADC_MspInit+0x80>)
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	f003 0304 	and.w	r3, r3, #4
 8001cdc:	60bb      	str	r3, [r7, #8]
 8001cde:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce8:	f107 0310 	add.w	r3, r7, #16
 8001cec:	4619      	mov	r1, r3
 8001cee:	4809      	ldr	r0, [pc, #36]	; (8001d14 <HAL_ADC_MspInit+0x84>)
 8001cf0:	f000 fe66 	bl	80029c0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	2012      	movs	r0, #18
 8001cfa:	f000 fe2a 	bl	8002952 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001cfe:	2012      	movs	r0, #18
 8001d00:	f000 fe43 	bl	800298a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d04:	bf00      	nop
 8001d06:	3720      	adds	r7, #32
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40012400 	.word	0x40012400
 8001d10:	40021000 	.word	0x40021000
 8001d14:	40010800 	.word	0x40010800

08001d18 <HAL_I2C_MspInit>:
//  /* USER CODE END I2C1_MspInit 1 */
//  }
//
//}
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b088      	sub	sp, #32
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a19      	ldr	r2, [pc, #100]	; (8001d8c <HAL_I2C_MspInit+0x74>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d12c      	bne.n	8001d84 <HAL_I2C_MspInit+0x6c>
    {
        __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d2a:	4b19      	ldr	r3, [pc, #100]	; (8001d90 <HAL_I2C_MspInit+0x78>)
 8001d2c:	699b      	ldr	r3, [r3, #24]
 8001d2e:	4a18      	ldr	r2, [pc, #96]	; (8001d90 <HAL_I2C_MspInit+0x78>)
 8001d30:	f043 0308 	orr.w	r3, r3, #8
 8001d34:	6193      	str	r3, [r2, #24]
 8001d36:	4b16      	ldr	r3, [pc, #88]	; (8001d90 <HAL_I2C_MspInit+0x78>)
 8001d38:	699b      	ldr	r3, [r3, #24]
 8001d3a:	f003 0308 	and.w	r3, r3, #8
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	68fb      	ldr	r3, [r7, #12]
        __HAL_RCC_I2C1_CLK_ENABLE();
 8001d42:	4b13      	ldr	r3, [pc, #76]	; (8001d90 <HAL_I2C_MspInit+0x78>)
 8001d44:	69db      	ldr	r3, [r3, #28]
 8001d46:	4a12      	ldr	r2, [pc, #72]	; (8001d90 <HAL_I2C_MspInit+0x78>)
 8001d48:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d4c:	61d3      	str	r3, [r2, #28]
 8001d4e:	4b10      	ldr	r3, [pc, #64]	; (8001d90 <HAL_I2C_MspInit+0x78>)
 8001d50:	69db      	ldr	r3, [r3, #28]
 8001d52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d56:	60bb      	str	r3, [r7, #8]
 8001d58:	68bb      	ldr	r3, [r7, #8]

        GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5a:	f107 0310 	add.w	r3, r7, #16
 8001d5e:	2200      	movs	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	605a      	str	r2, [r3, #4]
 8001d64:	609a      	str	r2, [r3, #8]
 8001d66:	60da      	str	r2, [r3, #12]
        GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;  // SCL PB6, SDA PB7
 8001d68:	23c0      	movs	r3, #192	; 0xc0
 8001d6a:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d6c:	2312      	movs	r3, #18
 8001d6e:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d70:	2300      	movs	r3, #0
 8001d72:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d74:	2303      	movs	r3, #3
 8001d76:	61fb      	str	r3, [r7, #28]

        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d78:	f107 0310 	add.w	r3, r7, #16
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	4805      	ldr	r0, [pc, #20]	; (8001d94 <HAL_I2C_MspInit+0x7c>)
 8001d80:	f000 fe1e 	bl	80029c0 <HAL_GPIO_Init>
    }
}
 8001d84:	bf00      	nop
 8001d86:	3720      	adds	r7, #32
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	40005400 	.word	0x40005400
 8001d90:	40021000 	.word	0x40021000
 8001d94:	40010c00 	.word	0x40010c00

08001d98 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b084      	sub	sp, #16
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001da8:	d113      	bne.n	8001dd2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001daa:	4b0c      	ldr	r3, [pc, #48]	; (8001ddc <HAL_TIM_Base_MspInit+0x44>)
 8001dac:	69db      	ldr	r3, [r3, #28]
 8001dae:	4a0b      	ldr	r2, [pc, #44]	; (8001ddc <HAL_TIM_Base_MspInit+0x44>)
 8001db0:	f043 0301 	orr.w	r3, r3, #1
 8001db4:	61d3      	str	r3, [r2, #28]
 8001db6:	4b09      	ldr	r3, [pc, #36]	; (8001ddc <HAL_TIM_Base_MspInit+0x44>)
 8001db8:	69db      	ldr	r3, [r3, #28]
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	60fb      	str	r3, [r7, #12]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	201c      	movs	r0, #28
 8001dc8:	f000 fdc3 	bl	8002952 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001dcc:	201c      	movs	r0, #28
 8001dce:	f000 fddc 	bl	800298a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001dd2:	bf00      	nop
 8001dd4:	3710      	adds	r7, #16
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	40021000 	.word	0x40021000

08001de0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001de4:	e7fe      	b.n	8001de4 <NMI_Handler+0x4>

08001de6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001de6:	b480      	push	{r7}
 8001de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dea:	e7fe      	b.n	8001dea <HardFault_Handler+0x4>

08001dec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001df0:	e7fe      	b.n	8001df0 <MemManage_Handler+0x4>

08001df2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001df2:	b480      	push	{r7}
 8001df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001df6:	e7fe      	b.n	8001df6 <BusFault_Handler+0x4>

08001df8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dfc:	e7fe      	b.n	8001dfc <UsageFault_Handler+0x4>

08001dfe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dfe:	b480      	push	{r7}
 8001e00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e02:	bf00      	nop
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bc80      	pop	{r7}
 8001e08:	4770      	bx	lr

08001e0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e0e:	bf00      	nop
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc80      	pop	{r7}
 8001e14:	4770      	bx	lr

08001e16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e16:	b480      	push	{r7}
 8001e18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e1a:	bf00      	nop
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bc80      	pop	{r7}
 8001e20:	4770      	bx	lr

08001e22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e22:	b580      	push	{r7, lr}
 8001e24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e26:	f000 f889 	bl	8001f3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e2a:	bf00      	nop
 8001e2c:	bd80      	pop	{r7, pc}
	...

08001e30 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001e34:	4802      	ldr	r0, [pc, #8]	; (8001e40 <ADC1_2_IRQHandler+0x10>)
 8001e36:	f000 fa47 	bl	80022c8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	20000264 	.word	0x20000264

08001e44 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e48:	4802      	ldr	r0, [pc, #8]	; (8001e54 <TIM2_IRQHandler+0x10>)
 8001e4a:	f002 f963 	bl	8004114 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20000294 	.word	0x20000294

08001e58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e5c:	bf00      	nop
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bc80      	pop	{r7}
 8001e62:	4770      	bx	lr

08001e64 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e64:	f7ff fff8 	bl	8001e58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e68:	480b      	ldr	r0, [pc, #44]	; (8001e98 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001e6a:	490c      	ldr	r1, [pc, #48]	; (8001e9c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001e6c:	4a0c      	ldr	r2, [pc, #48]	; (8001ea0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001e6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e70:	e002      	b.n	8001e78 <LoopCopyDataInit>

08001e72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e76:	3304      	adds	r3, #4

08001e78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e7c:	d3f9      	bcc.n	8001e72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e7e:	4a09      	ldr	r2, [pc, #36]	; (8001ea4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001e80:	4c09      	ldr	r4, [pc, #36]	; (8001ea8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e84:	e001      	b.n	8001e8a <LoopFillZerobss>

08001e86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e88:	3204      	adds	r2, #4

08001e8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e8c:	d3fb      	bcc.n	8001e86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e8e:	f002 fc81 	bl	8004794 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e92:	f7ff f8e9 	bl	8001068 <main>
  bx lr
 8001e96:	4770      	bx	lr
  ldr r0, =_sdata
 8001e98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e9c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001ea0:	08004a3c 	.word	0x08004a3c
  ldr r2, =_sbss
 8001ea4:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001ea8:	20000470 	.word	0x20000470

08001eac <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001eac:	e7fe      	b.n	8001eac <CAN1_RX1_IRQHandler>
	...

08001eb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001eb4:	4b08      	ldr	r3, [pc, #32]	; (8001ed8 <HAL_Init+0x28>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a07      	ldr	r2, [pc, #28]	; (8001ed8 <HAL_Init+0x28>)
 8001eba:	f043 0310 	orr.w	r3, r3, #16
 8001ebe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ec0:	2003      	movs	r0, #3
 8001ec2:	f000 fd3b 	bl	800293c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ec6:	200f      	movs	r0, #15
 8001ec8:	f000 f808 	bl	8001edc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ecc:	f7ff feae 	bl	8001c2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ed0:	2300      	movs	r3, #0
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	40022000 	.word	0x40022000

08001edc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ee4:	4b12      	ldr	r3, [pc, #72]	; (8001f30 <HAL_InitTick+0x54>)
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	4b12      	ldr	r3, [pc, #72]	; (8001f34 <HAL_InitTick+0x58>)
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	4619      	mov	r1, r3
 8001eee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ef2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001efa:	4618      	mov	r0, r3
 8001efc:	f000 fd53 	bl	80029a6 <HAL_SYSTICK_Config>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e00e      	b.n	8001f28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2b0f      	cmp	r3, #15
 8001f0e:	d80a      	bhi.n	8001f26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f10:	2200      	movs	r2, #0
 8001f12:	6879      	ldr	r1, [r7, #4]
 8001f14:	f04f 30ff 	mov.w	r0, #4294967295
 8001f18:	f000 fd1b 	bl	8002952 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f1c:	4a06      	ldr	r2, [pc, #24]	; (8001f38 <HAL_InitTick+0x5c>)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f22:	2300      	movs	r3, #0
 8001f24:	e000      	b.n	8001f28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	20000060 	.word	0x20000060
 8001f34:	20000068 	.word	0x20000068
 8001f38:	20000064 	.word	0x20000064

08001f3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f40:	4b05      	ldr	r3, [pc, #20]	; (8001f58 <HAL_IncTick+0x1c>)
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	461a      	mov	r2, r3
 8001f46:	4b05      	ldr	r3, [pc, #20]	; (8001f5c <HAL_IncTick+0x20>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4413      	add	r3, r2
 8001f4c:	4a03      	ldr	r2, [pc, #12]	; (8001f5c <HAL_IncTick+0x20>)
 8001f4e:	6013      	str	r3, [r2, #0]
}
 8001f50:	bf00      	nop
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bc80      	pop	{r7}
 8001f56:	4770      	bx	lr
 8001f58:	20000068 	.word	0x20000068
 8001f5c:	2000046c 	.word	0x2000046c

08001f60 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  return uwTick;
 8001f64:	4b02      	ldr	r3, [pc, #8]	; (8001f70 <HAL_GetTick+0x10>)
 8001f66:	681b      	ldr	r3, [r3, #0]
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bc80      	pop	{r7}
 8001f6e:	4770      	bx	lr
 8001f70:	2000046c 	.word	0x2000046c

08001f74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b084      	sub	sp, #16
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f7c:	f7ff fff0 	bl	8001f60 <HAL_GetTick>
 8001f80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f8c:	d005      	beq.n	8001f9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f8e:	4b0a      	ldr	r3, [pc, #40]	; (8001fb8 <HAL_Delay+0x44>)
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	461a      	mov	r2, r3
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	4413      	add	r3, r2
 8001f98:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f9a:	bf00      	nop
 8001f9c:	f7ff ffe0 	bl	8001f60 <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	68fa      	ldr	r2, [r7, #12]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d8f7      	bhi.n	8001f9c <HAL_Delay+0x28>
  {
  }
}
 8001fac:	bf00      	nop
 8001fae:	bf00      	nop
 8001fb0:	3710      	adds	r7, #16
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	20000068 	.word	0x20000068

08001fbc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d101      	bne.n	8001fde <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e0be      	b.n	800215c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d109      	bne.n	8002000 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f7ff fe48 	bl	8001c90 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	f000 fb85 	bl	8002710 <ADC_ConversionStop_Disable>
 8002006:	4603      	mov	r3, r0
 8002008:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800200e:	f003 0310 	and.w	r3, r3, #16
 8002012:	2b00      	cmp	r3, #0
 8002014:	f040 8099 	bne.w	800214a <HAL_ADC_Init+0x18e>
 8002018:	7dfb      	ldrb	r3, [r7, #23]
 800201a:	2b00      	cmp	r3, #0
 800201c:	f040 8095 	bne.w	800214a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002024:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002028:	f023 0302 	bic.w	r3, r3, #2
 800202c:	f043 0202 	orr.w	r2, r3, #2
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800203c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	7b1b      	ldrb	r3, [r3, #12]
 8002042:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002044:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002046:	68ba      	ldr	r2, [r7, #8]
 8002048:	4313      	orrs	r3, r2
 800204a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002054:	d003      	beq.n	800205e <HAL_ADC_Init+0xa2>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	2b01      	cmp	r3, #1
 800205c:	d102      	bne.n	8002064 <HAL_ADC_Init+0xa8>
 800205e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002062:	e000      	b.n	8002066 <HAL_ADC_Init+0xaa>
 8002064:	2300      	movs	r3, #0
 8002066:	693a      	ldr	r2, [r7, #16]
 8002068:	4313      	orrs	r3, r2
 800206a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	7d1b      	ldrb	r3, [r3, #20]
 8002070:	2b01      	cmp	r3, #1
 8002072:	d119      	bne.n	80020a8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	7b1b      	ldrb	r3, [r3, #12]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d109      	bne.n	8002090 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	699b      	ldr	r3, [r3, #24]
 8002080:	3b01      	subs	r3, #1
 8002082:	035a      	lsls	r2, r3, #13
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	4313      	orrs	r3, r2
 8002088:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800208c:	613b      	str	r3, [r7, #16]
 800208e:	e00b      	b.n	80020a8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002094:	f043 0220 	orr.w	r2, r3, #32
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020a0:	f043 0201 	orr.w	r2, r3, #1
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	693a      	ldr	r2, [r7, #16]
 80020b8:	430a      	orrs	r2, r1
 80020ba:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	689a      	ldr	r2, [r3, #8]
 80020c2:	4b28      	ldr	r3, [pc, #160]	; (8002164 <HAL_ADC_Init+0x1a8>)
 80020c4:	4013      	ands	r3, r2
 80020c6:	687a      	ldr	r2, [r7, #4]
 80020c8:	6812      	ldr	r2, [r2, #0]
 80020ca:	68b9      	ldr	r1, [r7, #8]
 80020cc:	430b      	orrs	r3, r1
 80020ce:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020d8:	d003      	beq.n	80020e2 <HAL_ADC_Init+0x126>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d104      	bne.n	80020ec <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	691b      	ldr	r3, [r3, #16]
 80020e6:	3b01      	subs	r3, #1
 80020e8:	051b      	lsls	r3, r3, #20
 80020ea:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020f2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	68fa      	ldr	r2, [r7, #12]
 80020fc:	430a      	orrs	r2, r1
 80020fe:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	689a      	ldr	r2, [r3, #8]
 8002106:	4b18      	ldr	r3, [pc, #96]	; (8002168 <HAL_ADC_Init+0x1ac>)
 8002108:	4013      	ands	r3, r2
 800210a:	68ba      	ldr	r2, [r7, #8]
 800210c:	429a      	cmp	r2, r3
 800210e:	d10b      	bne.n	8002128 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2200      	movs	r2, #0
 8002114:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800211a:	f023 0303 	bic.w	r3, r3, #3
 800211e:	f043 0201 	orr.w	r2, r3, #1
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002126:	e018      	b.n	800215a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800212c:	f023 0312 	bic.w	r3, r3, #18
 8002130:	f043 0210 	orr.w	r2, r3, #16
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800213c:	f043 0201 	orr.w	r2, r3, #1
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002144:	2301      	movs	r3, #1
 8002146:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002148:	e007      	b.n	800215a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800214e:	f043 0210 	orr.w	r2, r3, #16
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800215a:	7dfb      	ldrb	r3, [r7, #23]
}
 800215c:	4618      	mov	r0, r3
 800215e:	3718      	adds	r7, #24
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	ffe1f7fd 	.word	0xffe1f7fd
 8002168:	ff1f0efe 	.word	0xff1f0efe

0800216c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b084      	sub	sp, #16
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002174:	2300      	movs	r3, #0
 8002176:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800217e:	2b01      	cmp	r3, #1
 8002180:	d101      	bne.n	8002186 <HAL_ADC_Start+0x1a>
 8002182:	2302      	movs	r3, #2
 8002184:	e098      	b.n	80022b8 <HAL_ADC_Start+0x14c>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2201      	movs	r2, #1
 800218a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f000 fa64 	bl	800265c <ADC_Enable>
 8002194:	4603      	mov	r3, r0
 8002196:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002198:	7bfb      	ldrb	r3, [r7, #15]
 800219a:	2b00      	cmp	r3, #0
 800219c:	f040 8087 	bne.w	80022ae <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021a8:	f023 0301 	bic.w	r3, r3, #1
 80021ac:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a41      	ldr	r2, [pc, #260]	; (80022c0 <HAL_ADC_Start+0x154>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d105      	bne.n	80021ca <HAL_ADC_Start+0x5e>
 80021be:	4b41      	ldr	r3, [pc, #260]	; (80022c4 <HAL_ADC_Start+0x158>)
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d115      	bne.n	80021f6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ce:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d026      	beq.n	8002232 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80021ec:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80021f4:	e01d      	b.n	8002232 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021fa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a2f      	ldr	r2, [pc, #188]	; (80022c4 <HAL_ADC_Start+0x158>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d004      	beq.n	8002216 <HAL_ADC_Start+0xaa>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a2b      	ldr	r2, [pc, #172]	; (80022c0 <HAL_ADC_Start+0x154>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d10d      	bne.n	8002232 <HAL_ADC_Start+0xc6>
 8002216:	4b2b      	ldr	r3, [pc, #172]	; (80022c4 <HAL_ADC_Start+0x158>)
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800221e:	2b00      	cmp	r3, #0
 8002220:	d007      	beq.n	8002232 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002226:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800222a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002236:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d006      	beq.n	800224c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002242:	f023 0206 	bic.w	r2, r3, #6
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	62da      	str	r2, [r3, #44]	; 0x2c
 800224a:	e002      	b.n	8002252 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2200      	movs	r2, #0
 8002250:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f06f 0202 	mvn.w	r2, #2
 8002262:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800226e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002272:	d113      	bne.n	800229c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002278:	4a11      	ldr	r2, [pc, #68]	; (80022c0 <HAL_ADC_Start+0x154>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d105      	bne.n	800228a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800227e:	4b11      	ldr	r3, [pc, #68]	; (80022c4 <HAL_ADC_Start+0x158>)
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002286:	2b00      	cmp	r3, #0
 8002288:	d108      	bne.n	800229c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	689a      	ldr	r2, [r3, #8]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002298:	609a      	str	r2, [r3, #8]
 800229a:	e00c      	b.n	80022b6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	689a      	ldr	r2, [r3, #8]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80022aa:	609a      	str	r2, [r3, #8]
 80022ac:	e003      	b.n	80022b6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2200      	movs	r2, #0
 80022b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80022b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3710      	adds	r7, #16
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	40012800 	.word	0x40012800
 80022c4:	40012400 	.word	0x40012400

080022c8 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	f003 0320 	and.w	r3, r3, #32
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d03e      	beq.n	8002368 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	f003 0302 	and.w	r3, r3, #2
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d039      	beq.n	8002368 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022f8:	f003 0310 	and.w	r3, r3, #16
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d105      	bne.n	800230c <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002304:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002316:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800231a:	d11d      	bne.n	8002358 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002320:	2b00      	cmp	r3, #0
 8002322:	d119      	bne.n	8002358 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	685a      	ldr	r2, [r3, #4]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f022 0220 	bic.w	r2, r2, #32
 8002332:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002338:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002344:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002348:	2b00      	cmp	r3, #0
 800234a:	d105      	bne.n	8002358 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002350:	f043 0201 	orr.w	r2, r3, #1
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	f000 f874 	bl	8002446 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f06f 0212 	mvn.w	r2, #18
 8002366:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800236e:	2b00      	cmp	r3, #0
 8002370:	d04d      	beq.n	800240e <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	f003 0304 	and.w	r3, r3, #4
 8002378:	2b00      	cmp	r3, #0
 800237a:	d048      	beq.n	800240e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002380:	f003 0310 	and.w	r3, r3, #16
 8002384:	2b00      	cmp	r3, #0
 8002386:	d105      	bne.n	8002394 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800238c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800239e:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80023a2:	d012      	beq.n	80023ca <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d125      	bne.n	80023fe <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80023bc:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80023c0:	d11d      	bne.n	80023fe <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d119      	bne.n	80023fe <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	685a      	ldr	r2, [r3, #4]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023d8:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d105      	bne.n	80023fe <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f6:	f043 0201 	orr.w	r2, r3, #1
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f000 f9c7 	bl	8002792 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f06f 020c 	mvn.w	r2, #12
 800240c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002414:	2b00      	cmp	r3, #0
 8002416:	d012      	beq.n	800243e <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f003 0301 	and.w	r3, r3, #1
 800241e:	2b00      	cmp	r3, #0
 8002420:	d00d      	beq.n	800243e <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002426:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f000 f812 	bl	8002458 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f06f 0201 	mvn.w	r2, #1
 800243c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800243e:	bf00      	nop
 8002440:	3710      	adds	r7, #16
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}

08002446 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002446:	b480      	push	{r7}
 8002448:	b083      	sub	sp, #12
 800244a:	af00      	add	r7, sp, #0
 800244c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800244e:	bf00      	nop
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	bc80      	pop	{r7}
 8002456:	4770      	bx	lr

08002458 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002460:	bf00      	nop
 8002462:	370c      	adds	r7, #12
 8002464:	46bd      	mov	sp, r7
 8002466:	bc80      	pop	{r7}
 8002468:	4770      	bx	lr
	...

0800246c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800246c:	b480      	push	{r7}
 800246e:	b085      	sub	sp, #20
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
 8002474:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002476:	2300      	movs	r3, #0
 8002478:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800247a:	2300      	movs	r3, #0
 800247c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002484:	2b01      	cmp	r3, #1
 8002486:	d101      	bne.n	800248c <HAL_ADC_ConfigChannel+0x20>
 8002488:	2302      	movs	r3, #2
 800248a:	e0dc      	b.n	8002646 <HAL_ADC_ConfigChannel+0x1da>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2201      	movs	r2, #1
 8002490:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	2b06      	cmp	r3, #6
 800249a:	d81c      	bhi.n	80024d6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685a      	ldr	r2, [r3, #4]
 80024a6:	4613      	mov	r3, r2
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	4413      	add	r3, r2
 80024ac:	3b05      	subs	r3, #5
 80024ae:	221f      	movs	r2, #31
 80024b0:	fa02 f303 	lsl.w	r3, r2, r3
 80024b4:	43db      	mvns	r3, r3
 80024b6:	4019      	ands	r1, r3
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	6818      	ldr	r0, [r3, #0]
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685a      	ldr	r2, [r3, #4]
 80024c0:	4613      	mov	r3, r2
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	4413      	add	r3, r2
 80024c6:	3b05      	subs	r3, #5
 80024c8:	fa00 f203 	lsl.w	r2, r0, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	430a      	orrs	r2, r1
 80024d2:	635a      	str	r2, [r3, #52]	; 0x34
 80024d4:	e03c      	b.n	8002550 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	2b0c      	cmp	r3, #12
 80024dc:	d81c      	bhi.n	8002518 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685a      	ldr	r2, [r3, #4]
 80024e8:	4613      	mov	r3, r2
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	4413      	add	r3, r2
 80024ee:	3b23      	subs	r3, #35	; 0x23
 80024f0:	221f      	movs	r2, #31
 80024f2:	fa02 f303 	lsl.w	r3, r2, r3
 80024f6:	43db      	mvns	r3, r3
 80024f8:	4019      	ands	r1, r3
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	6818      	ldr	r0, [r3, #0]
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685a      	ldr	r2, [r3, #4]
 8002502:	4613      	mov	r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	4413      	add	r3, r2
 8002508:	3b23      	subs	r3, #35	; 0x23
 800250a:	fa00 f203 	lsl.w	r2, r0, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	430a      	orrs	r2, r1
 8002514:	631a      	str	r2, [r3, #48]	; 0x30
 8002516:	e01b      	b.n	8002550 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	685a      	ldr	r2, [r3, #4]
 8002522:	4613      	mov	r3, r2
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	4413      	add	r3, r2
 8002528:	3b41      	subs	r3, #65	; 0x41
 800252a:	221f      	movs	r2, #31
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	43db      	mvns	r3, r3
 8002532:	4019      	ands	r1, r3
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	6818      	ldr	r0, [r3, #0]
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685a      	ldr	r2, [r3, #4]
 800253c:	4613      	mov	r3, r2
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	4413      	add	r3, r2
 8002542:	3b41      	subs	r3, #65	; 0x41
 8002544:	fa00 f203 	lsl.w	r2, r0, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	430a      	orrs	r2, r1
 800254e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2b09      	cmp	r3, #9
 8002556:	d91c      	bls.n	8002592 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	68d9      	ldr	r1, [r3, #12]
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	4613      	mov	r3, r2
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	4413      	add	r3, r2
 8002568:	3b1e      	subs	r3, #30
 800256a:	2207      	movs	r2, #7
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	43db      	mvns	r3, r3
 8002572:	4019      	ands	r1, r3
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	6898      	ldr	r0, [r3, #8]
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	4613      	mov	r3, r2
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	4413      	add	r3, r2
 8002582:	3b1e      	subs	r3, #30
 8002584:	fa00 f203 	lsl.w	r2, r0, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	430a      	orrs	r2, r1
 800258e:	60da      	str	r2, [r3, #12]
 8002590:	e019      	b.n	80025c6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	6919      	ldr	r1, [r3, #16]
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	4613      	mov	r3, r2
 800259e:	005b      	lsls	r3, r3, #1
 80025a0:	4413      	add	r3, r2
 80025a2:	2207      	movs	r2, #7
 80025a4:	fa02 f303 	lsl.w	r3, r2, r3
 80025a8:	43db      	mvns	r3, r3
 80025aa:	4019      	ands	r1, r3
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	6898      	ldr	r0, [r3, #8]
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	4613      	mov	r3, r2
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	4413      	add	r3, r2
 80025ba:	fa00 f203 	lsl.w	r2, r0, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	430a      	orrs	r2, r1
 80025c4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2b10      	cmp	r3, #16
 80025cc:	d003      	beq.n	80025d6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025d2:	2b11      	cmp	r3, #17
 80025d4:	d132      	bne.n	800263c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a1d      	ldr	r2, [pc, #116]	; (8002650 <HAL_ADC_ConfigChannel+0x1e4>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d125      	bne.n	800262c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d126      	bne.n	800263c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	689a      	ldr	r2, [r3, #8]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80025fc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2b10      	cmp	r3, #16
 8002604:	d11a      	bne.n	800263c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002606:	4b13      	ldr	r3, [pc, #76]	; (8002654 <HAL_ADC_ConfigChannel+0x1e8>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a13      	ldr	r2, [pc, #76]	; (8002658 <HAL_ADC_ConfigChannel+0x1ec>)
 800260c:	fba2 2303 	umull	r2, r3, r2, r3
 8002610:	0c9a      	lsrs	r2, r3, #18
 8002612:	4613      	mov	r3, r2
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	4413      	add	r3, r2
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800261c:	e002      	b.n	8002624 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	3b01      	subs	r3, #1
 8002622:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d1f9      	bne.n	800261e <HAL_ADC_ConfigChannel+0x1b2>
 800262a:	e007      	b.n	800263c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002630:	f043 0220 	orr.w	r2, r3, #32
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002644:	7bfb      	ldrb	r3, [r7, #15]
}
 8002646:	4618      	mov	r0, r3
 8002648:	3714      	adds	r7, #20
 800264a:	46bd      	mov	sp, r7
 800264c:	bc80      	pop	{r7}
 800264e:	4770      	bx	lr
 8002650:	40012400 	.word	0x40012400
 8002654:	20000060 	.word	0x20000060
 8002658:	431bde83 	.word	0x431bde83

0800265c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002664:	2300      	movs	r3, #0
 8002666:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002668:	2300      	movs	r3, #0
 800266a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f003 0301 	and.w	r3, r3, #1
 8002676:	2b01      	cmp	r3, #1
 8002678:	d040      	beq.n	80026fc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	689a      	ldr	r2, [r3, #8]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f042 0201 	orr.w	r2, r2, #1
 8002688:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800268a:	4b1f      	ldr	r3, [pc, #124]	; (8002708 <ADC_Enable+0xac>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a1f      	ldr	r2, [pc, #124]	; (800270c <ADC_Enable+0xb0>)
 8002690:	fba2 2303 	umull	r2, r3, r2, r3
 8002694:	0c9b      	lsrs	r3, r3, #18
 8002696:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002698:	e002      	b.n	80026a0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	3b01      	subs	r3, #1
 800269e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d1f9      	bne.n	800269a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80026a6:	f7ff fc5b 	bl	8001f60 <HAL_GetTick>
 80026aa:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80026ac:	e01f      	b.n	80026ee <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80026ae:	f7ff fc57 	bl	8001f60 <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	2b02      	cmp	r3, #2
 80026ba:	d918      	bls.n	80026ee <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d011      	beq.n	80026ee <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ce:	f043 0210 	orr.w	r2, r3, #16
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026da:	f043 0201 	orr.w	r2, r3, #1
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e007      	b.n	80026fe <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f003 0301 	and.w	r3, r3, #1
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d1d8      	bne.n	80026ae <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	20000060 	.word	0x20000060
 800270c:	431bde83 	.word	0x431bde83

08002710 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002718:	2300      	movs	r3, #0
 800271a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	2b01      	cmp	r3, #1
 8002728:	d12e      	bne.n	8002788 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	689a      	ldr	r2, [r3, #8]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f022 0201 	bic.w	r2, r2, #1
 8002738:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800273a:	f7ff fc11 	bl	8001f60 <HAL_GetTick>
 800273e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002740:	e01b      	b.n	800277a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002742:	f7ff fc0d 	bl	8001f60 <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	2b02      	cmp	r3, #2
 800274e:	d914      	bls.n	800277a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	f003 0301 	and.w	r3, r3, #1
 800275a:	2b01      	cmp	r3, #1
 800275c:	d10d      	bne.n	800277a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002762:	f043 0210 	orr.w	r2, r3, #16
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800276e:	f043 0201 	orr.w	r2, r3, #1
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e007      	b.n	800278a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	f003 0301 	and.w	r3, r3, #1
 8002784:	2b01      	cmp	r3, #1
 8002786:	d0dc      	beq.n	8002742 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002788:	2300      	movs	r3, #0
}
 800278a:	4618      	mov	r0, r3
 800278c:	3710      	adds	r7, #16
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}

08002792 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002792:	b480      	push	{r7}
 8002794:	b083      	sub	sp, #12
 8002796:	af00      	add	r7, sp, #0
 8002798:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800279a:	bf00      	nop
 800279c:	370c      	adds	r7, #12
 800279e:	46bd      	mov	sp, r7
 80027a0:	bc80      	pop	{r7}
 80027a2:	4770      	bx	lr

080027a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b085      	sub	sp, #20
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	f003 0307 	and.w	r3, r3, #7
 80027b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027b4:	4b0c      	ldr	r3, [pc, #48]	; (80027e8 <__NVIC_SetPriorityGrouping+0x44>)
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027ba:	68ba      	ldr	r2, [r7, #8]
 80027bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027c0:	4013      	ands	r3, r2
 80027c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027d6:	4a04      	ldr	r2, [pc, #16]	; (80027e8 <__NVIC_SetPriorityGrouping+0x44>)
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	60d3      	str	r3, [r2, #12]
}
 80027dc:	bf00      	nop
 80027de:	3714      	adds	r7, #20
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bc80      	pop	{r7}
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	e000ed00 	.word	0xe000ed00

080027ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027ec:	b480      	push	{r7}
 80027ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027f0:	4b04      	ldr	r3, [pc, #16]	; (8002804 <__NVIC_GetPriorityGrouping+0x18>)
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	0a1b      	lsrs	r3, r3, #8
 80027f6:	f003 0307 	and.w	r3, r3, #7
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bc80      	pop	{r7}
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	e000ed00 	.word	0xe000ed00

08002808 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	4603      	mov	r3, r0
 8002810:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002816:	2b00      	cmp	r3, #0
 8002818:	db0b      	blt.n	8002832 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800281a:	79fb      	ldrb	r3, [r7, #7]
 800281c:	f003 021f 	and.w	r2, r3, #31
 8002820:	4906      	ldr	r1, [pc, #24]	; (800283c <__NVIC_EnableIRQ+0x34>)
 8002822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002826:	095b      	lsrs	r3, r3, #5
 8002828:	2001      	movs	r0, #1
 800282a:	fa00 f202 	lsl.w	r2, r0, r2
 800282e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002832:	bf00      	nop
 8002834:	370c      	adds	r7, #12
 8002836:	46bd      	mov	sp, r7
 8002838:	bc80      	pop	{r7}
 800283a:	4770      	bx	lr
 800283c:	e000e100 	.word	0xe000e100

08002840 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	4603      	mov	r3, r0
 8002848:	6039      	str	r1, [r7, #0]
 800284a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800284c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002850:	2b00      	cmp	r3, #0
 8002852:	db0a      	blt.n	800286a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	b2da      	uxtb	r2, r3
 8002858:	490c      	ldr	r1, [pc, #48]	; (800288c <__NVIC_SetPriority+0x4c>)
 800285a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800285e:	0112      	lsls	r2, r2, #4
 8002860:	b2d2      	uxtb	r2, r2
 8002862:	440b      	add	r3, r1
 8002864:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002868:	e00a      	b.n	8002880 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	b2da      	uxtb	r2, r3
 800286e:	4908      	ldr	r1, [pc, #32]	; (8002890 <__NVIC_SetPriority+0x50>)
 8002870:	79fb      	ldrb	r3, [r7, #7]
 8002872:	f003 030f 	and.w	r3, r3, #15
 8002876:	3b04      	subs	r3, #4
 8002878:	0112      	lsls	r2, r2, #4
 800287a:	b2d2      	uxtb	r2, r2
 800287c:	440b      	add	r3, r1
 800287e:	761a      	strb	r2, [r3, #24]
}
 8002880:	bf00      	nop
 8002882:	370c      	adds	r7, #12
 8002884:	46bd      	mov	sp, r7
 8002886:	bc80      	pop	{r7}
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	e000e100 	.word	0xe000e100
 8002890:	e000ed00 	.word	0xe000ed00

08002894 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002894:	b480      	push	{r7}
 8002896:	b089      	sub	sp, #36	; 0x24
 8002898:	af00      	add	r7, sp, #0
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	f003 0307 	and.w	r3, r3, #7
 80028a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028a8:	69fb      	ldr	r3, [r7, #28]
 80028aa:	f1c3 0307 	rsb	r3, r3, #7
 80028ae:	2b04      	cmp	r3, #4
 80028b0:	bf28      	it	cs
 80028b2:	2304      	movcs	r3, #4
 80028b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	3304      	adds	r3, #4
 80028ba:	2b06      	cmp	r3, #6
 80028bc:	d902      	bls.n	80028c4 <NVIC_EncodePriority+0x30>
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	3b03      	subs	r3, #3
 80028c2:	e000      	b.n	80028c6 <NVIC_EncodePriority+0x32>
 80028c4:	2300      	movs	r3, #0
 80028c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028c8:	f04f 32ff 	mov.w	r2, #4294967295
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	fa02 f303 	lsl.w	r3, r2, r3
 80028d2:	43da      	mvns	r2, r3
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	401a      	ands	r2, r3
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028dc:	f04f 31ff 	mov.w	r1, #4294967295
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	fa01 f303 	lsl.w	r3, r1, r3
 80028e6:	43d9      	mvns	r1, r3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028ec:	4313      	orrs	r3, r2
         );
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3724      	adds	r7, #36	; 0x24
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bc80      	pop	{r7}
 80028f6:	4770      	bx	lr

080028f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	3b01      	subs	r3, #1
 8002904:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002908:	d301      	bcc.n	800290e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800290a:	2301      	movs	r3, #1
 800290c:	e00f      	b.n	800292e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800290e:	4a0a      	ldr	r2, [pc, #40]	; (8002938 <SysTick_Config+0x40>)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	3b01      	subs	r3, #1
 8002914:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002916:	210f      	movs	r1, #15
 8002918:	f04f 30ff 	mov.w	r0, #4294967295
 800291c:	f7ff ff90 	bl	8002840 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002920:	4b05      	ldr	r3, [pc, #20]	; (8002938 <SysTick_Config+0x40>)
 8002922:	2200      	movs	r2, #0
 8002924:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002926:	4b04      	ldr	r3, [pc, #16]	; (8002938 <SysTick_Config+0x40>)
 8002928:	2207      	movs	r2, #7
 800292a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3708      	adds	r7, #8
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	e000e010 	.word	0xe000e010

0800293c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002944:	6878      	ldr	r0, [r7, #4]
 8002946:	f7ff ff2d 	bl	80027a4 <__NVIC_SetPriorityGrouping>
}
 800294a:	bf00      	nop
 800294c:	3708      	adds	r7, #8
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}

08002952 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002952:	b580      	push	{r7, lr}
 8002954:	b086      	sub	sp, #24
 8002956:	af00      	add	r7, sp, #0
 8002958:	4603      	mov	r3, r0
 800295a:	60b9      	str	r1, [r7, #8]
 800295c:	607a      	str	r2, [r7, #4]
 800295e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002960:	2300      	movs	r3, #0
 8002962:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002964:	f7ff ff42 	bl	80027ec <__NVIC_GetPriorityGrouping>
 8002968:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	68b9      	ldr	r1, [r7, #8]
 800296e:	6978      	ldr	r0, [r7, #20]
 8002970:	f7ff ff90 	bl	8002894 <NVIC_EncodePriority>
 8002974:	4602      	mov	r2, r0
 8002976:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800297a:	4611      	mov	r1, r2
 800297c:	4618      	mov	r0, r3
 800297e:	f7ff ff5f 	bl	8002840 <__NVIC_SetPriority>
}
 8002982:	bf00      	nop
 8002984:	3718      	adds	r7, #24
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}

0800298a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800298a:	b580      	push	{r7, lr}
 800298c:	b082      	sub	sp, #8
 800298e:	af00      	add	r7, sp, #0
 8002990:	4603      	mov	r3, r0
 8002992:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002994:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002998:	4618      	mov	r0, r3
 800299a:	f7ff ff35 	bl	8002808 <__NVIC_EnableIRQ>
}
 800299e:	bf00      	nop
 80029a0:	3708      	adds	r7, #8
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}

080029a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029a6:	b580      	push	{r7, lr}
 80029a8:	b082      	sub	sp, #8
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f7ff ffa2 	bl	80028f8 <SysTick_Config>
 80029b4:	4603      	mov	r3, r0
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
	...

080029c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b08b      	sub	sp, #44	; 0x2c
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80029ca:	2300      	movs	r3, #0
 80029cc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80029ce:	2300      	movs	r3, #0
 80029d0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029d2:	e148      	b.n	8002c66 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80029d4:	2201      	movs	r2, #1
 80029d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	69fa      	ldr	r2, [r7, #28]
 80029e4:	4013      	ands	r3, r2
 80029e6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	f040 8137 	bne.w	8002c60 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	4aa3      	ldr	r2, [pc, #652]	; (8002c84 <HAL_GPIO_Init+0x2c4>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d05e      	beq.n	8002aba <HAL_GPIO_Init+0xfa>
 80029fc:	4aa1      	ldr	r2, [pc, #644]	; (8002c84 <HAL_GPIO_Init+0x2c4>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d875      	bhi.n	8002aee <HAL_GPIO_Init+0x12e>
 8002a02:	4aa1      	ldr	r2, [pc, #644]	; (8002c88 <HAL_GPIO_Init+0x2c8>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d058      	beq.n	8002aba <HAL_GPIO_Init+0xfa>
 8002a08:	4a9f      	ldr	r2, [pc, #636]	; (8002c88 <HAL_GPIO_Init+0x2c8>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d86f      	bhi.n	8002aee <HAL_GPIO_Init+0x12e>
 8002a0e:	4a9f      	ldr	r2, [pc, #636]	; (8002c8c <HAL_GPIO_Init+0x2cc>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d052      	beq.n	8002aba <HAL_GPIO_Init+0xfa>
 8002a14:	4a9d      	ldr	r2, [pc, #628]	; (8002c8c <HAL_GPIO_Init+0x2cc>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d869      	bhi.n	8002aee <HAL_GPIO_Init+0x12e>
 8002a1a:	4a9d      	ldr	r2, [pc, #628]	; (8002c90 <HAL_GPIO_Init+0x2d0>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d04c      	beq.n	8002aba <HAL_GPIO_Init+0xfa>
 8002a20:	4a9b      	ldr	r2, [pc, #620]	; (8002c90 <HAL_GPIO_Init+0x2d0>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d863      	bhi.n	8002aee <HAL_GPIO_Init+0x12e>
 8002a26:	4a9b      	ldr	r2, [pc, #620]	; (8002c94 <HAL_GPIO_Init+0x2d4>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d046      	beq.n	8002aba <HAL_GPIO_Init+0xfa>
 8002a2c:	4a99      	ldr	r2, [pc, #612]	; (8002c94 <HAL_GPIO_Init+0x2d4>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d85d      	bhi.n	8002aee <HAL_GPIO_Init+0x12e>
 8002a32:	2b12      	cmp	r3, #18
 8002a34:	d82a      	bhi.n	8002a8c <HAL_GPIO_Init+0xcc>
 8002a36:	2b12      	cmp	r3, #18
 8002a38:	d859      	bhi.n	8002aee <HAL_GPIO_Init+0x12e>
 8002a3a:	a201      	add	r2, pc, #4	; (adr r2, 8002a40 <HAL_GPIO_Init+0x80>)
 8002a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a40:	08002abb 	.word	0x08002abb
 8002a44:	08002a95 	.word	0x08002a95
 8002a48:	08002aa7 	.word	0x08002aa7
 8002a4c:	08002ae9 	.word	0x08002ae9
 8002a50:	08002aef 	.word	0x08002aef
 8002a54:	08002aef 	.word	0x08002aef
 8002a58:	08002aef 	.word	0x08002aef
 8002a5c:	08002aef 	.word	0x08002aef
 8002a60:	08002aef 	.word	0x08002aef
 8002a64:	08002aef 	.word	0x08002aef
 8002a68:	08002aef 	.word	0x08002aef
 8002a6c:	08002aef 	.word	0x08002aef
 8002a70:	08002aef 	.word	0x08002aef
 8002a74:	08002aef 	.word	0x08002aef
 8002a78:	08002aef 	.word	0x08002aef
 8002a7c:	08002aef 	.word	0x08002aef
 8002a80:	08002aef 	.word	0x08002aef
 8002a84:	08002a9d 	.word	0x08002a9d
 8002a88:	08002ab1 	.word	0x08002ab1
 8002a8c:	4a82      	ldr	r2, [pc, #520]	; (8002c98 <HAL_GPIO_Init+0x2d8>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d013      	beq.n	8002aba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002a92:	e02c      	b.n	8002aee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	623b      	str	r3, [r7, #32]
          break;
 8002a9a:	e029      	b.n	8002af0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	3304      	adds	r3, #4
 8002aa2:	623b      	str	r3, [r7, #32]
          break;
 8002aa4:	e024      	b.n	8002af0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	68db      	ldr	r3, [r3, #12]
 8002aaa:	3308      	adds	r3, #8
 8002aac:	623b      	str	r3, [r7, #32]
          break;
 8002aae:	e01f      	b.n	8002af0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	330c      	adds	r3, #12
 8002ab6:	623b      	str	r3, [r7, #32]
          break;
 8002ab8:	e01a      	b.n	8002af0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d102      	bne.n	8002ac8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002ac2:	2304      	movs	r3, #4
 8002ac4:	623b      	str	r3, [r7, #32]
          break;
 8002ac6:	e013      	b.n	8002af0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d105      	bne.n	8002adc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ad0:	2308      	movs	r3, #8
 8002ad2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	69fa      	ldr	r2, [r7, #28]
 8002ad8:	611a      	str	r2, [r3, #16]
          break;
 8002ada:	e009      	b.n	8002af0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002adc:	2308      	movs	r3, #8
 8002ade:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	69fa      	ldr	r2, [r7, #28]
 8002ae4:	615a      	str	r2, [r3, #20]
          break;
 8002ae6:	e003      	b.n	8002af0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	623b      	str	r3, [r7, #32]
          break;
 8002aec:	e000      	b.n	8002af0 <HAL_GPIO_Init+0x130>
          break;
 8002aee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	2bff      	cmp	r3, #255	; 0xff
 8002af4:	d801      	bhi.n	8002afa <HAL_GPIO_Init+0x13a>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	e001      	b.n	8002afe <HAL_GPIO_Init+0x13e>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	3304      	adds	r3, #4
 8002afe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	2bff      	cmp	r3, #255	; 0xff
 8002b04:	d802      	bhi.n	8002b0c <HAL_GPIO_Init+0x14c>
 8002b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	e002      	b.n	8002b12 <HAL_GPIO_Init+0x152>
 8002b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b0e:	3b08      	subs	r3, #8
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	210f      	movs	r1, #15
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b20:	43db      	mvns	r3, r3
 8002b22:	401a      	ands	r2, r3
 8002b24:	6a39      	ldr	r1, [r7, #32]
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	fa01 f303 	lsl.w	r3, r1, r3
 8002b2c:	431a      	orrs	r2, r3
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	f000 8090 	beq.w	8002c60 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002b40:	4b56      	ldr	r3, [pc, #344]	; (8002c9c <HAL_GPIO_Init+0x2dc>)
 8002b42:	699b      	ldr	r3, [r3, #24]
 8002b44:	4a55      	ldr	r2, [pc, #340]	; (8002c9c <HAL_GPIO_Init+0x2dc>)
 8002b46:	f043 0301 	orr.w	r3, r3, #1
 8002b4a:	6193      	str	r3, [r2, #24]
 8002b4c:	4b53      	ldr	r3, [pc, #332]	; (8002c9c <HAL_GPIO_Init+0x2dc>)
 8002b4e:	699b      	ldr	r3, [r3, #24]
 8002b50:	f003 0301 	and.w	r3, r3, #1
 8002b54:	60bb      	str	r3, [r7, #8]
 8002b56:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002b58:	4a51      	ldr	r2, [pc, #324]	; (8002ca0 <HAL_GPIO_Init+0x2e0>)
 8002b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5c:	089b      	lsrs	r3, r3, #2
 8002b5e:	3302      	adds	r3, #2
 8002b60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b64:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b68:	f003 0303 	and.w	r3, r3, #3
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	220f      	movs	r2, #15
 8002b70:	fa02 f303 	lsl.w	r3, r2, r3
 8002b74:	43db      	mvns	r3, r3
 8002b76:	68fa      	ldr	r2, [r7, #12]
 8002b78:	4013      	ands	r3, r2
 8002b7a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	4a49      	ldr	r2, [pc, #292]	; (8002ca4 <HAL_GPIO_Init+0x2e4>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d00d      	beq.n	8002ba0 <HAL_GPIO_Init+0x1e0>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	4a48      	ldr	r2, [pc, #288]	; (8002ca8 <HAL_GPIO_Init+0x2e8>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d007      	beq.n	8002b9c <HAL_GPIO_Init+0x1dc>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	4a47      	ldr	r2, [pc, #284]	; (8002cac <HAL_GPIO_Init+0x2ec>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d101      	bne.n	8002b98 <HAL_GPIO_Init+0x1d8>
 8002b94:	2302      	movs	r3, #2
 8002b96:	e004      	b.n	8002ba2 <HAL_GPIO_Init+0x1e2>
 8002b98:	2303      	movs	r3, #3
 8002b9a:	e002      	b.n	8002ba2 <HAL_GPIO_Init+0x1e2>
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e000      	b.n	8002ba2 <HAL_GPIO_Init+0x1e2>
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ba4:	f002 0203 	and.w	r2, r2, #3
 8002ba8:	0092      	lsls	r2, r2, #2
 8002baa:	4093      	lsls	r3, r2
 8002bac:	68fa      	ldr	r2, [r7, #12]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002bb2:	493b      	ldr	r1, [pc, #236]	; (8002ca0 <HAL_GPIO_Init+0x2e0>)
 8002bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb6:	089b      	lsrs	r3, r3, #2
 8002bb8:	3302      	adds	r3, #2
 8002bba:	68fa      	ldr	r2, [r7, #12]
 8002bbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d006      	beq.n	8002bda <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002bcc:	4b38      	ldr	r3, [pc, #224]	; (8002cb0 <HAL_GPIO_Init+0x2f0>)
 8002bce:	689a      	ldr	r2, [r3, #8]
 8002bd0:	4937      	ldr	r1, [pc, #220]	; (8002cb0 <HAL_GPIO_Init+0x2f0>)
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	608b      	str	r3, [r1, #8]
 8002bd8:	e006      	b.n	8002be8 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002bda:	4b35      	ldr	r3, [pc, #212]	; (8002cb0 <HAL_GPIO_Init+0x2f0>)
 8002bdc:	689a      	ldr	r2, [r3, #8]
 8002bde:	69bb      	ldr	r3, [r7, #24]
 8002be0:	43db      	mvns	r3, r3
 8002be2:	4933      	ldr	r1, [pc, #204]	; (8002cb0 <HAL_GPIO_Init+0x2f0>)
 8002be4:	4013      	ands	r3, r2
 8002be6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d006      	beq.n	8002c02 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002bf4:	4b2e      	ldr	r3, [pc, #184]	; (8002cb0 <HAL_GPIO_Init+0x2f0>)
 8002bf6:	68da      	ldr	r2, [r3, #12]
 8002bf8:	492d      	ldr	r1, [pc, #180]	; (8002cb0 <HAL_GPIO_Init+0x2f0>)
 8002bfa:	69bb      	ldr	r3, [r7, #24]
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	60cb      	str	r3, [r1, #12]
 8002c00:	e006      	b.n	8002c10 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c02:	4b2b      	ldr	r3, [pc, #172]	; (8002cb0 <HAL_GPIO_Init+0x2f0>)
 8002c04:	68da      	ldr	r2, [r3, #12]
 8002c06:	69bb      	ldr	r3, [r7, #24]
 8002c08:	43db      	mvns	r3, r3
 8002c0a:	4929      	ldr	r1, [pc, #164]	; (8002cb0 <HAL_GPIO_Init+0x2f0>)
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d006      	beq.n	8002c2a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c1c:	4b24      	ldr	r3, [pc, #144]	; (8002cb0 <HAL_GPIO_Init+0x2f0>)
 8002c1e:	685a      	ldr	r2, [r3, #4]
 8002c20:	4923      	ldr	r1, [pc, #140]	; (8002cb0 <HAL_GPIO_Init+0x2f0>)
 8002c22:	69bb      	ldr	r3, [r7, #24]
 8002c24:	4313      	orrs	r3, r2
 8002c26:	604b      	str	r3, [r1, #4]
 8002c28:	e006      	b.n	8002c38 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002c2a:	4b21      	ldr	r3, [pc, #132]	; (8002cb0 <HAL_GPIO_Init+0x2f0>)
 8002c2c:	685a      	ldr	r2, [r3, #4]
 8002c2e:	69bb      	ldr	r3, [r7, #24]
 8002c30:	43db      	mvns	r3, r3
 8002c32:	491f      	ldr	r1, [pc, #124]	; (8002cb0 <HAL_GPIO_Init+0x2f0>)
 8002c34:	4013      	ands	r3, r2
 8002c36:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d006      	beq.n	8002c52 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002c44:	4b1a      	ldr	r3, [pc, #104]	; (8002cb0 <HAL_GPIO_Init+0x2f0>)
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	4919      	ldr	r1, [pc, #100]	; (8002cb0 <HAL_GPIO_Init+0x2f0>)
 8002c4a:	69bb      	ldr	r3, [r7, #24]
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	600b      	str	r3, [r1, #0]
 8002c50:	e006      	b.n	8002c60 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002c52:	4b17      	ldr	r3, [pc, #92]	; (8002cb0 <HAL_GPIO_Init+0x2f0>)
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	69bb      	ldr	r3, [r7, #24]
 8002c58:	43db      	mvns	r3, r3
 8002c5a:	4915      	ldr	r1, [pc, #84]	; (8002cb0 <HAL_GPIO_Init+0x2f0>)
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c62:	3301      	adds	r3, #1
 8002c64:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c6c:	fa22 f303 	lsr.w	r3, r2, r3
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f47f aeaf 	bne.w	80029d4 <HAL_GPIO_Init+0x14>
  }
}
 8002c76:	bf00      	nop
 8002c78:	bf00      	nop
 8002c7a:	372c      	adds	r7, #44	; 0x2c
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bc80      	pop	{r7}
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop
 8002c84:	10320000 	.word	0x10320000
 8002c88:	10310000 	.word	0x10310000
 8002c8c:	10220000 	.word	0x10220000
 8002c90:	10210000 	.word	0x10210000
 8002c94:	10120000 	.word	0x10120000
 8002c98:	10110000 	.word	0x10110000
 8002c9c:	40021000 	.word	0x40021000
 8002ca0:	40010000 	.word	0x40010000
 8002ca4:	40010800 	.word	0x40010800
 8002ca8:	40010c00 	.word	0x40010c00
 8002cac:	40011000 	.word	0x40011000
 8002cb0:	40010400 	.word	0x40010400

08002cb4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b085      	sub	sp, #20
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	460b      	mov	r3, r1
 8002cbe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	689a      	ldr	r2, [r3, #8]
 8002cc4:	887b      	ldrh	r3, [r7, #2]
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d002      	beq.n	8002cd2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	73fb      	strb	r3, [r7, #15]
 8002cd0:	e001      	b.n	8002cd6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002cd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	3714      	adds	r7, #20
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bc80      	pop	{r7}
 8002ce0:	4770      	bx	lr

08002ce2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ce2:	b480      	push	{r7}
 8002ce4:	b083      	sub	sp, #12
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	6078      	str	r0, [r7, #4]
 8002cea:	460b      	mov	r3, r1
 8002cec:	807b      	strh	r3, [r7, #2]
 8002cee:	4613      	mov	r3, r2
 8002cf0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002cf2:	787b      	ldrb	r3, [r7, #1]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d003      	beq.n	8002d00 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002cf8:	887a      	ldrh	r2, [r7, #2]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002cfe:	e003      	b.n	8002d08 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002d00:	887b      	ldrh	r3, [r7, #2]
 8002d02:	041a      	lsls	r2, r3, #16
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	611a      	str	r2, [r3, #16]
}
 8002d08:	bf00      	nop
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bc80      	pop	{r7}
 8002d10:	4770      	bx	lr

08002d12 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d12:	b480      	push	{r7}
 8002d14:	b085      	sub	sp, #20
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
 8002d1a:	460b      	mov	r3, r1
 8002d1c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	68db      	ldr	r3, [r3, #12]
 8002d22:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d24:	887a      	ldrh	r2, [r7, #2]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	4013      	ands	r3, r2
 8002d2a:	041a      	lsls	r2, r3, #16
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	43d9      	mvns	r1, r3
 8002d30:	887b      	ldrh	r3, [r7, #2]
 8002d32:	400b      	ands	r3, r1
 8002d34:	431a      	orrs	r2, r3
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	611a      	str	r2, [r3, #16]
}
 8002d3a:	bf00      	nop
 8002d3c:	3714      	adds	r7, #20
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bc80      	pop	{r7}
 8002d42:	4770      	bx	lr

08002d44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e12b      	b.n	8002fae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d106      	bne.n	8002d70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f7fe ffd4 	bl	8001d18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2224      	movs	r2, #36	; 0x24
 8002d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f022 0201 	bic.w	r2, r2, #1
 8002d86:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d96:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002da6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002da8:	f001 f830 	bl	8003e0c <HAL_RCC_GetPCLK1Freq>
 8002dac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	4a81      	ldr	r2, [pc, #516]	; (8002fb8 <HAL_I2C_Init+0x274>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d807      	bhi.n	8002dc8 <HAL_I2C_Init+0x84>
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	4a80      	ldr	r2, [pc, #512]	; (8002fbc <HAL_I2C_Init+0x278>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	bf94      	ite	ls
 8002dc0:	2301      	movls	r3, #1
 8002dc2:	2300      	movhi	r3, #0
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	e006      	b.n	8002dd6 <HAL_I2C_Init+0x92>
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	4a7d      	ldr	r2, [pc, #500]	; (8002fc0 <HAL_I2C_Init+0x27c>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	bf94      	ite	ls
 8002dd0:	2301      	movls	r3, #1
 8002dd2:	2300      	movhi	r3, #0
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d001      	beq.n	8002dde <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e0e7      	b.n	8002fae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	4a78      	ldr	r2, [pc, #480]	; (8002fc4 <HAL_I2C_Init+0x280>)
 8002de2:	fba2 2303 	umull	r2, r3, r2, r3
 8002de6:	0c9b      	lsrs	r3, r3, #18
 8002de8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68ba      	ldr	r2, [r7, #8]
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	6a1b      	ldr	r3, [r3, #32]
 8002e04:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	4a6a      	ldr	r2, [pc, #424]	; (8002fb8 <HAL_I2C_Init+0x274>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d802      	bhi.n	8002e18 <HAL_I2C_Init+0xd4>
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	3301      	adds	r3, #1
 8002e16:	e009      	b.n	8002e2c <HAL_I2C_Init+0xe8>
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002e1e:	fb02 f303 	mul.w	r3, r2, r3
 8002e22:	4a69      	ldr	r2, [pc, #420]	; (8002fc8 <HAL_I2C_Init+0x284>)
 8002e24:	fba2 2303 	umull	r2, r3, r2, r3
 8002e28:	099b      	lsrs	r3, r3, #6
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	687a      	ldr	r2, [r7, #4]
 8002e2e:	6812      	ldr	r2, [r2, #0]
 8002e30:	430b      	orrs	r3, r1
 8002e32:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	69db      	ldr	r3, [r3, #28]
 8002e3a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002e3e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	495c      	ldr	r1, [pc, #368]	; (8002fb8 <HAL_I2C_Init+0x274>)
 8002e48:	428b      	cmp	r3, r1
 8002e4a:	d819      	bhi.n	8002e80 <HAL_I2C_Init+0x13c>
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	1e59      	subs	r1, r3, #1
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e5a:	1c59      	adds	r1, r3, #1
 8002e5c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002e60:	400b      	ands	r3, r1
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d00a      	beq.n	8002e7c <HAL_I2C_Init+0x138>
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	1e59      	subs	r1, r3, #1
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	005b      	lsls	r3, r3, #1
 8002e70:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e74:	3301      	adds	r3, #1
 8002e76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e7a:	e051      	b.n	8002f20 <HAL_I2C_Init+0x1dc>
 8002e7c:	2304      	movs	r3, #4
 8002e7e:	e04f      	b.n	8002f20 <HAL_I2C_Init+0x1dc>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d111      	bne.n	8002eac <HAL_I2C_Init+0x168>
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	1e58      	subs	r0, r3, #1
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6859      	ldr	r1, [r3, #4]
 8002e90:	460b      	mov	r3, r1
 8002e92:	005b      	lsls	r3, r3, #1
 8002e94:	440b      	add	r3, r1
 8002e96:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e9a:	3301      	adds	r3, #1
 8002e9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	bf0c      	ite	eq
 8002ea4:	2301      	moveq	r3, #1
 8002ea6:	2300      	movne	r3, #0
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	e012      	b.n	8002ed2 <HAL_I2C_Init+0x18e>
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	1e58      	subs	r0, r3, #1
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6859      	ldr	r1, [r3, #4]
 8002eb4:	460b      	mov	r3, r1
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	440b      	add	r3, r1
 8002eba:	0099      	lsls	r1, r3, #2
 8002ebc:	440b      	add	r3, r1
 8002ebe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ec2:	3301      	adds	r3, #1
 8002ec4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	bf0c      	ite	eq
 8002ecc:	2301      	moveq	r3, #1
 8002ece:	2300      	movne	r3, #0
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <HAL_I2C_Init+0x196>
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e022      	b.n	8002f20 <HAL_I2C_Init+0x1dc>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d10e      	bne.n	8002f00 <HAL_I2C_Init+0x1bc>
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	1e58      	subs	r0, r3, #1
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6859      	ldr	r1, [r3, #4]
 8002eea:	460b      	mov	r3, r1
 8002eec:	005b      	lsls	r3, r3, #1
 8002eee:	440b      	add	r3, r1
 8002ef0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002efa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002efe:	e00f      	b.n	8002f20 <HAL_I2C_Init+0x1dc>
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	1e58      	subs	r0, r3, #1
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6859      	ldr	r1, [r3, #4]
 8002f08:	460b      	mov	r3, r1
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	440b      	add	r3, r1
 8002f0e:	0099      	lsls	r1, r3, #2
 8002f10:	440b      	add	r3, r1
 8002f12:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f16:	3301      	adds	r3, #1
 8002f18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f1c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f20:	6879      	ldr	r1, [r7, #4]
 8002f22:	6809      	ldr	r1, [r1, #0]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	69da      	ldr	r2, [r3, #28]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a1b      	ldr	r3, [r3, #32]
 8002f3a:	431a      	orrs	r2, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	430a      	orrs	r2, r1
 8002f42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002f4e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	6911      	ldr	r1, [r2, #16]
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	68d2      	ldr	r2, [r2, #12]
 8002f5a:	4311      	orrs	r1, r2
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	6812      	ldr	r2, [r2, #0]
 8002f60:	430b      	orrs	r3, r1
 8002f62:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	695a      	ldr	r2, [r3, #20]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	699b      	ldr	r3, [r3, #24]
 8002f76:	431a      	orrs	r2, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f042 0201 	orr.w	r2, r2, #1
 8002f8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2220      	movs	r2, #32
 8002f9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	000186a0 	.word	0x000186a0
 8002fbc:	001e847f 	.word	0x001e847f
 8002fc0:	003d08ff 	.word	0x003d08ff
 8002fc4:	431bde83 	.word	0x431bde83
 8002fc8:	10624dd3 	.word	0x10624dd3

08002fcc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b088      	sub	sp, #32
 8002fd0:	af02      	add	r7, sp, #8
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	607a      	str	r2, [r7, #4]
 8002fd6:	461a      	mov	r2, r3
 8002fd8:	460b      	mov	r3, r1
 8002fda:	817b      	strh	r3, [r7, #10]
 8002fdc:	4613      	mov	r3, r2
 8002fde:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002fe0:	f7fe ffbe 	bl	8001f60 <HAL_GetTick>
 8002fe4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	2b20      	cmp	r3, #32
 8002ff0:	f040 80e0 	bne.w	80031b4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	9300      	str	r3, [sp, #0]
 8002ff8:	2319      	movs	r3, #25
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	4970      	ldr	r1, [pc, #448]	; (80031c0 <HAL_I2C_Master_Transmit+0x1f4>)
 8002ffe:	68f8      	ldr	r0, [r7, #12]
 8003000:	f000 f964 	bl	80032cc <I2C_WaitOnFlagUntilTimeout>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d001      	beq.n	800300e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800300a:	2302      	movs	r3, #2
 800300c:	e0d3      	b.n	80031b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003014:	2b01      	cmp	r3, #1
 8003016:	d101      	bne.n	800301c <HAL_I2C_Master_Transmit+0x50>
 8003018:	2302      	movs	r3, #2
 800301a:	e0cc      	b.n	80031b6 <HAL_I2C_Master_Transmit+0x1ea>
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2201      	movs	r2, #1
 8003020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0301 	and.w	r3, r3, #1
 800302e:	2b01      	cmp	r3, #1
 8003030:	d007      	beq.n	8003042 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f042 0201 	orr.w	r2, r2, #1
 8003040:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003050:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2221      	movs	r2, #33	; 0x21
 8003056:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2210      	movs	r2, #16
 800305e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2200      	movs	r2, #0
 8003066:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	893a      	ldrh	r2, [r7, #8]
 8003072:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003078:	b29a      	uxth	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	4a50      	ldr	r2, [pc, #320]	; (80031c4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003082:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003084:	8979      	ldrh	r1, [r7, #10]
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	6a3a      	ldr	r2, [r7, #32]
 800308a:	68f8      	ldr	r0, [r7, #12]
 800308c:	f000 f89c 	bl	80031c8 <I2C_MasterRequestWrite>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d001      	beq.n	800309a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e08d      	b.n	80031b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800309a:	2300      	movs	r3, #0
 800309c:	613b      	str	r3, [r7, #16]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	695b      	ldr	r3, [r3, #20]
 80030a4:	613b      	str	r3, [r7, #16]
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	699b      	ldr	r3, [r3, #24]
 80030ac:	613b      	str	r3, [r7, #16]
 80030ae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80030b0:	e066      	b.n	8003180 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030b2:	697a      	ldr	r2, [r7, #20]
 80030b4:	6a39      	ldr	r1, [r7, #32]
 80030b6:	68f8      	ldr	r0, [r7, #12]
 80030b8:	f000 fa22 	bl	8003500 <I2C_WaitOnTXEFlagUntilTimeout>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d00d      	beq.n	80030de <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c6:	2b04      	cmp	r3, #4
 80030c8:	d107      	bne.n	80030da <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e06b      	b.n	80031b6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e2:	781a      	ldrb	r2, [r3, #0]
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ee:	1c5a      	adds	r2, r3, #1
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030f8:	b29b      	uxth	r3, r3
 80030fa:	3b01      	subs	r3, #1
 80030fc:	b29a      	uxth	r2, r3
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003106:	3b01      	subs	r3, #1
 8003108:	b29a      	uxth	r2, r3
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	695b      	ldr	r3, [r3, #20]
 8003114:	f003 0304 	and.w	r3, r3, #4
 8003118:	2b04      	cmp	r3, #4
 800311a:	d11b      	bne.n	8003154 <HAL_I2C_Master_Transmit+0x188>
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003120:	2b00      	cmp	r3, #0
 8003122:	d017      	beq.n	8003154 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003128:	781a      	ldrb	r2, [r3, #0]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003134:	1c5a      	adds	r2, r3, #1
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800313e:	b29b      	uxth	r3, r3
 8003140:	3b01      	subs	r3, #1
 8003142:	b29a      	uxth	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800314c:	3b01      	subs	r3, #1
 800314e:	b29a      	uxth	r2, r3
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003154:	697a      	ldr	r2, [r7, #20]
 8003156:	6a39      	ldr	r1, [r7, #32]
 8003158:	68f8      	ldr	r0, [r7, #12]
 800315a:	f000 fa19 	bl	8003590 <I2C_WaitOnBTFFlagUntilTimeout>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d00d      	beq.n	8003180 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003168:	2b04      	cmp	r3, #4
 800316a:	d107      	bne.n	800317c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800317a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	e01a      	b.n	80031b6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003184:	2b00      	cmp	r3, #0
 8003186:	d194      	bne.n	80030b2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003196:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2220      	movs	r2, #32
 800319c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2200      	movs	r2, #0
 80031a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2200      	movs	r2, #0
 80031ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80031b0:	2300      	movs	r3, #0
 80031b2:	e000      	b.n	80031b6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80031b4:	2302      	movs	r3, #2
  }
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3718      	adds	r7, #24
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	00100002 	.word	0x00100002
 80031c4:	ffff0000 	.word	0xffff0000

080031c8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b088      	sub	sp, #32
 80031cc:	af02      	add	r7, sp, #8
 80031ce:	60f8      	str	r0, [r7, #12]
 80031d0:	607a      	str	r2, [r7, #4]
 80031d2:	603b      	str	r3, [r7, #0]
 80031d4:	460b      	mov	r3, r1
 80031d6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031dc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	2b08      	cmp	r3, #8
 80031e2:	d006      	beq.n	80031f2 <I2C_MasterRequestWrite+0x2a>
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d003      	beq.n	80031f2 <I2C_MasterRequestWrite+0x2a>
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80031f0:	d108      	bne.n	8003204 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003200:	601a      	str	r2, [r3, #0]
 8003202:	e00b      	b.n	800321c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003208:	2b12      	cmp	r3, #18
 800320a:	d107      	bne.n	800321c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800321a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	9300      	str	r3, [sp, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003228:	68f8      	ldr	r0, [r7, #12]
 800322a:	f000 f84f 	bl	80032cc <I2C_WaitOnFlagUntilTimeout>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d00d      	beq.n	8003250 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800323e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003242:	d103      	bne.n	800324c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f44f 7200 	mov.w	r2, #512	; 0x200
 800324a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800324c:	2303      	movs	r3, #3
 800324e:	e035      	b.n	80032bc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	691b      	ldr	r3, [r3, #16]
 8003254:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003258:	d108      	bne.n	800326c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800325a:	897b      	ldrh	r3, [r7, #10]
 800325c:	b2db      	uxtb	r3, r3
 800325e:	461a      	mov	r2, r3
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003268:	611a      	str	r2, [r3, #16]
 800326a:	e01b      	b.n	80032a4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800326c:	897b      	ldrh	r3, [r7, #10]
 800326e:	11db      	asrs	r3, r3, #7
 8003270:	b2db      	uxtb	r3, r3
 8003272:	f003 0306 	and.w	r3, r3, #6
 8003276:	b2db      	uxtb	r3, r3
 8003278:	f063 030f 	orn	r3, r3, #15
 800327c:	b2da      	uxtb	r2, r3
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	490e      	ldr	r1, [pc, #56]	; (80032c4 <I2C_MasterRequestWrite+0xfc>)
 800328a:	68f8      	ldr	r0, [r7, #12]
 800328c:	f000 f898 	bl	80033c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d001      	beq.n	800329a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e010      	b.n	80032bc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800329a:	897b      	ldrh	r3, [r7, #10]
 800329c:	b2da      	uxtb	r2, r3
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	4907      	ldr	r1, [pc, #28]	; (80032c8 <I2C_MasterRequestWrite+0x100>)
 80032aa:	68f8      	ldr	r0, [r7, #12]
 80032ac:	f000 f888 	bl	80033c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d001      	beq.n	80032ba <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e000      	b.n	80032bc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80032ba:	2300      	movs	r3, #0
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3718      	adds	r7, #24
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	00010008 	.word	0x00010008
 80032c8:	00010002 	.word	0x00010002

080032cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	603b      	str	r3, [r7, #0]
 80032d8:	4613      	mov	r3, r2
 80032da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032dc:	e048      	b.n	8003370 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032e4:	d044      	beq.n	8003370 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032e6:	f7fe fe3b 	bl	8001f60 <HAL_GetTick>
 80032ea:	4602      	mov	r2, r0
 80032ec:	69bb      	ldr	r3, [r7, #24]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	683a      	ldr	r2, [r7, #0]
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d302      	bcc.n	80032fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d139      	bne.n	8003370 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	0c1b      	lsrs	r3, r3, #16
 8003300:	b2db      	uxtb	r3, r3
 8003302:	2b01      	cmp	r3, #1
 8003304:	d10d      	bne.n	8003322 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	695b      	ldr	r3, [r3, #20]
 800330c:	43da      	mvns	r2, r3
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	4013      	ands	r3, r2
 8003312:	b29b      	uxth	r3, r3
 8003314:	2b00      	cmp	r3, #0
 8003316:	bf0c      	ite	eq
 8003318:	2301      	moveq	r3, #1
 800331a:	2300      	movne	r3, #0
 800331c:	b2db      	uxtb	r3, r3
 800331e:	461a      	mov	r2, r3
 8003320:	e00c      	b.n	800333c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	699b      	ldr	r3, [r3, #24]
 8003328:	43da      	mvns	r2, r3
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	4013      	ands	r3, r2
 800332e:	b29b      	uxth	r3, r3
 8003330:	2b00      	cmp	r3, #0
 8003332:	bf0c      	ite	eq
 8003334:	2301      	moveq	r3, #1
 8003336:	2300      	movne	r3, #0
 8003338:	b2db      	uxtb	r3, r3
 800333a:	461a      	mov	r2, r3
 800333c:	79fb      	ldrb	r3, [r7, #7]
 800333e:	429a      	cmp	r2, r3
 8003340:	d116      	bne.n	8003370 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2200      	movs	r2, #0
 8003346:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2220      	movs	r2, #32
 800334c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2200      	movs	r2, #0
 8003354:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335c:	f043 0220 	orr.w	r2, r3, #32
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2200      	movs	r2, #0
 8003368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e023      	b.n	80033b8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	0c1b      	lsrs	r3, r3, #16
 8003374:	b2db      	uxtb	r3, r3
 8003376:	2b01      	cmp	r3, #1
 8003378:	d10d      	bne.n	8003396 <I2C_WaitOnFlagUntilTimeout+0xca>
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	695b      	ldr	r3, [r3, #20]
 8003380:	43da      	mvns	r2, r3
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	4013      	ands	r3, r2
 8003386:	b29b      	uxth	r3, r3
 8003388:	2b00      	cmp	r3, #0
 800338a:	bf0c      	ite	eq
 800338c:	2301      	moveq	r3, #1
 800338e:	2300      	movne	r3, #0
 8003390:	b2db      	uxtb	r3, r3
 8003392:	461a      	mov	r2, r3
 8003394:	e00c      	b.n	80033b0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	699b      	ldr	r3, [r3, #24]
 800339c:	43da      	mvns	r2, r3
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	4013      	ands	r3, r2
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	bf0c      	ite	eq
 80033a8:	2301      	moveq	r3, #1
 80033aa:	2300      	movne	r3, #0
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	461a      	mov	r2, r3
 80033b0:	79fb      	ldrb	r3, [r7, #7]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d093      	beq.n	80032de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033b6:	2300      	movs	r3, #0
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3710      	adds	r7, #16
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}

080033c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	60f8      	str	r0, [r7, #12]
 80033c8:	60b9      	str	r1, [r7, #8]
 80033ca:	607a      	str	r2, [r7, #4]
 80033cc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80033ce:	e071      	b.n	80034b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033de:	d123      	bne.n	8003428 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033ee:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80033f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2200      	movs	r2, #0
 80033fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2220      	movs	r2, #32
 8003404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2200      	movs	r2, #0
 800340c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003414:	f043 0204 	orr.w	r2, r3, #4
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2200      	movs	r2, #0
 8003420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e067      	b.n	80034f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800342e:	d041      	beq.n	80034b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003430:	f7fe fd96 	bl	8001f60 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	687a      	ldr	r2, [r7, #4]
 800343c:	429a      	cmp	r2, r3
 800343e:	d302      	bcc.n	8003446 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d136      	bne.n	80034b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	0c1b      	lsrs	r3, r3, #16
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2b01      	cmp	r3, #1
 800344e:	d10c      	bne.n	800346a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	695b      	ldr	r3, [r3, #20]
 8003456:	43da      	mvns	r2, r3
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	4013      	ands	r3, r2
 800345c:	b29b      	uxth	r3, r3
 800345e:	2b00      	cmp	r3, #0
 8003460:	bf14      	ite	ne
 8003462:	2301      	movne	r3, #1
 8003464:	2300      	moveq	r3, #0
 8003466:	b2db      	uxtb	r3, r3
 8003468:	e00b      	b.n	8003482 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	699b      	ldr	r3, [r3, #24]
 8003470:	43da      	mvns	r2, r3
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	4013      	ands	r3, r2
 8003476:	b29b      	uxth	r3, r3
 8003478:	2b00      	cmp	r3, #0
 800347a:	bf14      	ite	ne
 800347c:	2301      	movne	r3, #1
 800347e:	2300      	moveq	r3, #0
 8003480:	b2db      	uxtb	r3, r3
 8003482:	2b00      	cmp	r3, #0
 8003484:	d016      	beq.n	80034b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2200      	movs	r2, #0
 800348a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2220      	movs	r2, #32
 8003490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a0:	f043 0220 	orr.w	r2, r3, #32
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2200      	movs	r2, #0
 80034ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e021      	b.n	80034f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	0c1b      	lsrs	r3, r3, #16
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d10c      	bne.n	80034d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	695b      	ldr	r3, [r3, #20]
 80034c4:	43da      	mvns	r2, r3
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	4013      	ands	r3, r2
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	bf14      	ite	ne
 80034d0:	2301      	movne	r3, #1
 80034d2:	2300      	moveq	r3, #0
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	e00b      	b.n	80034f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	699b      	ldr	r3, [r3, #24]
 80034de:	43da      	mvns	r2, r3
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	4013      	ands	r3, r2
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	bf14      	ite	ne
 80034ea:	2301      	movne	r3, #1
 80034ec:	2300      	moveq	r3, #0
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	f47f af6d 	bne.w	80033d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3710      	adds	r7, #16
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b084      	sub	sp, #16
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800350c:	e034      	b.n	8003578 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f000 f886 	bl	8003620 <I2C_IsAcknowledgeFailed>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d001      	beq.n	800351e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e034      	b.n	8003588 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003524:	d028      	beq.n	8003578 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003526:	f7fe fd1b 	bl	8001f60 <HAL_GetTick>
 800352a:	4602      	mov	r2, r0
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	68ba      	ldr	r2, [r7, #8]
 8003532:	429a      	cmp	r2, r3
 8003534:	d302      	bcc.n	800353c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d11d      	bne.n	8003578 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	695b      	ldr	r3, [r3, #20]
 8003542:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003546:	2b80      	cmp	r3, #128	; 0x80
 8003548:	d016      	beq.n	8003578 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2200      	movs	r2, #0
 800354e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2220      	movs	r2, #32
 8003554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2200      	movs	r2, #0
 800355c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003564:	f043 0220 	orr.w	r2, r3, #32
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	e007      	b.n	8003588 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003582:	2b80      	cmp	r3, #128	; 0x80
 8003584:	d1c3      	bne.n	800350e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003586:	2300      	movs	r3, #0
}
 8003588:	4618      	mov	r0, r3
 800358a:	3710      	adds	r7, #16
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}

08003590 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	60f8      	str	r0, [r7, #12]
 8003598:	60b9      	str	r1, [r7, #8]
 800359a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800359c:	e034      	b.n	8003608 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800359e:	68f8      	ldr	r0, [r7, #12]
 80035a0:	f000 f83e 	bl	8003620 <I2C_IsAcknowledgeFailed>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e034      	b.n	8003618 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035b4:	d028      	beq.n	8003608 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035b6:	f7fe fcd3 	bl	8001f60 <HAL_GetTick>
 80035ba:	4602      	mov	r2, r0
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	68ba      	ldr	r2, [r7, #8]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d302      	bcc.n	80035cc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d11d      	bne.n	8003608 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	695b      	ldr	r3, [r3, #20]
 80035d2:	f003 0304 	and.w	r3, r3, #4
 80035d6:	2b04      	cmp	r3, #4
 80035d8:	d016      	beq.n	8003608 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2200      	movs	r2, #0
 80035de:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2220      	movs	r2, #32
 80035e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2200      	movs	r2, #0
 80035ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f4:	f043 0220 	orr.w	r2, r3, #32
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2200      	movs	r2, #0
 8003600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e007      	b.n	8003618 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	695b      	ldr	r3, [r3, #20]
 800360e:	f003 0304 	and.w	r3, r3, #4
 8003612:	2b04      	cmp	r3, #4
 8003614:	d1c3      	bne.n	800359e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003616:	2300      	movs	r3, #0
}
 8003618:	4618      	mov	r0, r3
 800361a:	3710      	adds	r7, #16
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	695b      	ldr	r3, [r3, #20]
 800362e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003632:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003636:	d11b      	bne.n	8003670 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003640:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2220      	movs	r2, #32
 800364c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2200      	movs	r2, #0
 8003654:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365c:	f043 0204 	orr.w	r2, r3, #4
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e000      	b.n	8003672 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	370c      	adds	r7, #12
 8003676:	46bd      	mov	sp, r7
 8003678:	bc80      	pop	{r7}
 800367a:	4770      	bx	lr

0800367c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b086      	sub	sp, #24
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d101      	bne.n	800368e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e26c      	b.n	8003b68 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0301 	and.w	r3, r3, #1
 8003696:	2b00      	cmp	r3, #0
 8003698:	f000 8087 	beq.w	80037aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800369c:	4b92      	ldr	r3, [pc, #584]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f003 030c 	and.w	r3, r3, #12
 80036a4:	2b04      	cmp	r3, #4
 80036a6:	d00c      	beq.n	80036c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80036a8:	4b8f      	ldr	r3, [pc, #572]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f003 030c 	and.w	r3, r3, #12
 80036b0:	2b08      	cmp	r3, #8
 80036b2:	d112      	bne.n	80036da <HAL_RCC_OscConfig+0x5e>
 80036b4:	4b8c      	ldr	r3, [pc, #560]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036c0:	d10b      	bne.n	80036da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036c2:	4b89      	ldr	r3, [pc, #548]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d06c      	beq.n	80037a8 <HAL_RCC_OscConfig+0x12c>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d168      	bne.n	80037a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e246      	b.n	8003b68 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036e2:	d106      	bne.n	80036f2 <HAL_RCC_OscConfig+0x76>
 80036e4:	4b80      	ldr	r3, [pc, #512]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a7f      	ldr	r2, [pc, #508]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 80036ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036ee:	6013      	str	r3, [r2, #0]
 80036f0:	e02e      	b.n	8003750 <HAL_RCC_OscConfig+0xd4>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d10c      	bne.n	8003714 <HAL_RCC_OscConfig+0x98>
 80036fa:	4b7b      	ldr	r3, [pc, #492]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a7a      	ldr	r2, [pc, #488]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 8003700:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003704:	6013      	str	r3, [r2, #0]
 8003706:	4b78      	ldr	r3, [pc, #480]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a77      	ldr	r2, [pc, #476]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 800370c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003710:	6013      	str	r3, [r2, #0]
 8003712:	e01d      	b.n	8003750 <HAL_RCC_OscConfig+0xd4>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800371c:	d10c      	bne.n	8003738 <HAL_RCC_OscConfig+0xbc>
 800371e:	4b72      	ldr	r3, [pc, #456]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a71      	ldr	r2, [pc, #452]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 8003724:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003728:	6013      	str	r3, [r2, #0]
 800372a:	4b6f      	ldr	r3, [pc, #444]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a6e      	ldr	r2, [pc, #440]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 8003730:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003734:	6013      	str	r3, [r2, #0]
 8003736:	e00b      	b.n	8003750 <HAL_RCC_OscConfig+0xd4>
 8003738:	4b6b      	ldr	r3, [pc, #428]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a6a      	ldr	r2, [pc, #424]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 800373e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003742:	6013      	str	r3, [r2, #0]
 8003744:	4b68      	ldr	r3, [pc, #416]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a67      	ldr	r2, [pc, #412]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 800374a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800374e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d013      	beq.n	8003780 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003758:	f7fe fc02 	bl	8001f60 <HAL_GetTick>
 800375c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800375e:	e008      	b.n	8003772 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003760:	f7fe fbfe 	bl	8001f60 <HAL_GetTick>
 8003764:	4602      	mov	r2, r0
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	1ad3      	subs	r3, r2, r3
 800376a:	2b64      	cmp	r3, #100	; 0x64
 800376c:	d901      	bls.n	8003772 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e1fa      	b.n	8003b68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003772:	4b5d      	ldr	r3, [pc, #372]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800377a:	2b00      	cmp	r3, #0
 800377c:	d0f0      	beq.n	8003760 <HAL_RCC_OscConfig+0xe4>
 800377e:	e014      	b.n	80037aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003780:	f7fe fbee 	bl	8001f60 <HAL_GetTick>
 8003784:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003786:	e008      	b.n	800379a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003788:	f7fe fbea 	bl	8001f60 <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b64      	cmp	r3, #100	; 0x64
 8003794:	d901      	bls.n	800379a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e1e6      	b.n	8003b68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800379a:	4b53      	ldr	r3, [pc, #332]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d1f0      	bne.n	8003788 <HAL_RCC_OscConfig+0x10c>
 80037a6:	e000      	b.n	80037aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0302 	and.w	r3, r3, #2
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d063      	beq.n	800387e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80037b6:	4b4c      	ldr	r3, [pc, #304]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	f003 030c 	and.w	r3, r3, #12
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d00b      	beq.n	80037da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80037c2:	4b49      	ldr	r3, [pc, #292]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	f003 030c 	and.w	r3, r3, #12
 80037ca:	2b08      	cmp	r3, #8
 80037cc:	d11c      	bne.n	8003808 <HAL_RCC_OscConfig+0x18c>
 80037ce:	4b46      	ldr	r3, [pc, #280]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d116      	bne.n	8003808 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037da:	4b43      	ldr	r3, [pc, #268]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0302 	and.w	r3, r3, #2
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d005      	beq.n	80037f2 <HAL_RCC_OscConfig+0x176>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	691b      	ldr	r3, [r3, #16]
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d001      	beq.n	80037f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e1ba      	b.n	8003b68 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037f2:	4b3d      	ldr	r3, [pc, #244]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	695b      	ldr	r3, [r3, #20]
 80037fe:	00db      	lsls	r3, r3, #3
 8003800:	4939      	ldr	r1, [pc, #228]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 8003802:	4313      	orrs	r3, r2
 8003804:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003806:	e03a      	b.n	800387e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	691b      	ldr	r3, [r3, #16]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d020      	beq.n	8003852 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003810:	4b36      	ldr	r3, [pc, #216]	; (80038ec <HAL_RCC_OscConfig+0x270>)
 8003812:	2201      	movs	r2, #1
 8003814:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003816:	f7fe fba3 	bl	8001f60 <HAL_GetTick>
 800381a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800381c:	e008      	b.n	8003830 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800381e:	f7fe fb9f 	bl	8001f60 <HAL_GetTick>
 8003822:	4602      	mov	r2, r0
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	1ad3      	subs	r3, r2, r3
 8003828:	2b02      	cmp	r3, #2
 800382a:	d901      	bls.n	8003830 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800382c:	2303      	movs	r3, #3
 800382e:	e19b      	b.n	8003b68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003830:	4b2d      	ldr	r3, [pc, #180]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0302 	and.w	r3, r3, #2
 8003838:	2b00      	cmp	r3, #0
 800383a:	d0f0      	beq.n	800381e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800383c:	4b2a      	ldr	r3, [pc, #168]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	695b      	ldr	r3, [r3, #20]
 8003848:	00db      	lsls	r3, r3, #3
 800384a:	4927      	ldr	r1, [pc, #156]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 800384c:	4313      	orrs	r3, r2
 800384e:	600b      	str	r3, [r1, #0]
 8003850:	e015      	b.n	800387e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003852:	4b26      	ldr	r3, [pc, #152]	; (80038ec <HAL_RCC_OscConfig+0x270>)
 8003854:	2200      	movs	r2, #0
 8003856:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003858:	f7fe fb82 	bl	8001f60 <HAL_GetTick>
 800385c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800385e:	e008      	b.n	8003872 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003860:	f7fe fb7e 	bl	8001f60 <HAL_GetTick>
 8003864:	4602      	mov	r2, r0
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	1ad3      	subs	r3, r2, r3
 800386a:	2b02      	cmp	r3, #2
 800386c:	d901      	bls.n	8003872 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
 8003870:	e17a      	b.n	8003b68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003872:	4b1d      	ldr	r3, [pc, #116]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 0302 	and.w	r3, r3, #2
 800387a:	2b00      	cmp	r3, #0
 800387c:	d1f0      	bne.n	8003860 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0308 	and.w	r3, r3, #8
 8003886:	2b00      	cmp	r3, #0
 8003888:	d03a      	beq.n	8003900 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	699b      	ldr	r3, [r3, #24]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d019      	beq.n	80038c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003892:	4b17      	ldr	r3, [pc, #92]	; (80038f0 <HAL_RCC_OscConfig+0x274>)
 8003894:	2201      	movs	r2, #1
 8003896:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003898:	f7fe fb62 	bl	8001f60 <HAL_GetTick>
 800389c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800389e:	e008      	b.n	80038b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038a0:	f7fe fb5e 	bl	8001f60 <HAL_GetTick>
 80038a4:	4602      	mov	r2, r0
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	d901      	bls.n	80038b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80038ae:	2303      	movs	r3, #3
 80038b0:	e15a      	b.n	8003b68 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038b2:	4b0d      	ldr	r3, [pc, #52]	; (80038e8 <HAL_RCC_OscConfig+0x26c>)
 80038b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b6:	f003 0302 	and.w	r3, r3, #2
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d0f0      	beq.n	80038a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80038be:	2001      	movs	r0, #1
 80038c0:	f000 fab8 	bl	8003e34 <RCC_Delay>
 80038c4:	e01c      	b.n	8003900 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038c6:	4b0a      	ldr	r3, [pc, #40]	; (80038f0 <HAL_RCC_OscConfig+0x274>)
 80038c8:	2200      	movs	r2, #0
 80038ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038cc:	f7fe fb48 	bl	8001f60 <HAL_GetTick>
 80038d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038d2:	e00f      	b.n	80038f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038d4:	f7fe fb44 	bl	8001f60 <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b02      	cmp	r3, #2
 80038e0:	d908      	bls.n	80038f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e140      	b.n	8003b68 <HAL_RCC_OscConfig+0x4ec>
 80038e6:	bf00      	nop
 80038e8:	40021000 	.word	0x40021000
 80038ec:	42420000 	.word	0x42420000
 80038f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038f4:	4b9e      	ldr	r3, [pc, #632]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 80038f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f8:	f003 0302 	and.w	r3, r3, #2
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d1e9      	bne.n	80038d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0304 	and.w	r3, r3, #4
 8003908:	2b00      	cmp	r3, #0
 800390a:	f000 80a6 	beq.w	8003a5a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800390e:	2300      	movs	r3, #0
 8003910:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003912:	4b97      	ldr	r3, [pc, #604]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 8003914:	69db      	ldr	r3, [r3, #28]
 8003916:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d10d      	bne.n	800393a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800391e:	4b94      	ldr	r3, [pc, #592]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 8003920:	69db      	ldr	r3, [r3, #28]
 8003922:	4a93      	ldr	r2, [pc, #588]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 8003924:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003928:	61d3      	str	r3, [r2, #28]
 800392a:	4b91      	ldr	r3, [pc, #580]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 800392c:	69db      	ldr	r3, [r3, #28]
 800392e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003932:	60bb      	str	r3, [r7, #8]
 8003934:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003936:	2301      	movs	r3, #1
 8003938:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800393a:	4b8e      	ldr	r3, [pc, #568]	; (8003b74 <HAL_RCC_OscConfig+0x4f8>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003942:	2b00      	cmp	r3, #0
 8003944:	d118      	bne.n	8003978 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003946:	4b8b      	ldr	r3, [pc, #556]	; (8003b74 <HAL_RCC_OscConfig+0x4f8>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a8a      	ldr	r2, [pc, #552]	; (8003b74 <HAL_RCC_OscConfig+0x4f8>)
 800394c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003950:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003952:	f7fe fb05 	bl	8001f60 <HAL_GetTick>
 8003956:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003958:	e008      	b.n	800396c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800395a:	f7fe fb01 	bl	8001f60 <HAL_GetTick>
 800395e:	4602      	mov	r2, r0
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	1ad3      	subs	r3, r2, r3
 8003964:	2b64      	cmp	r3, #100	; 0x64
 8003966:	d901      	bls.n	800396c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003968:	2303      	movs	r3, #3
 800396a:	e0fd      	b.n	8003b68 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800396c:	4b81      	ldr	r3, [pc, #516]	; (8003b74 <HAL_RCC_OscConfig+0x4f8>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003974:	2b00      	cmp	r3, #0
 8003976:	d0f0      	beq.n	800395a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	68db      	ldr	r3, [r3, #12]
 800397c:	2b01      	cmp	r3, #1
 800397e:	d106      	bne.n	800398e <HAL_RCC_OscConfig+0x312>
 8003980:	4b7b      	ldr	r3, [pc, #492]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 8003982:	6a1b      	ldr	r3, [r3, #32]
 8003984:	4a7a      	ldr	r2, [pc, #488]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 8003986:	f043 0301 	orr.w	r3, r3, #1
 800398a:	6213      	str	r3, [r2, #32]
 800398c:	e02d      	b.n	80039ea <HAL_RCC_OscConfig+0x36e>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d10c      	bne.n	80039b0 <HAL_RCC_OscConfig+0x334>
 8003996:	4b76      	ldr	r3, [pc, #472]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 8003998:	6a1b      	ldr	r3, [r3, #32]
 800399a:	4a75      	ldr	r2, [pc, #468]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 800399c:	f023 0301 	bic.w	r3, r3, #1
 80039a0:	6213      	str	r3, [r2, #32]
 80039a2:	4b73      	ldr	r3, [pc, #460]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 80039a4:	6a1b      	ldr	r3, [r3, #32]
 80039a6:	4a72      	ldr	r2, [pc, #456]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 80039a8:	f023 0304 	bic.w	r3, r3, #4
 80039ac:	6213      	str	r3, [r2, #32]
 80039ae:	e01c      	b.n	80039ea <HAL_RCC_OscConfig+0x36e>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	68db      	ldr	r3, [r3, #12]
 80039b4:	2b05      	cmp	r3, #5
 80039b6:	d10c      	bne.n	80039d2 <HAL_RCC_OscConfig+0x356>
 80039b8:	4b6d      	ldr	r3, [pc, #436]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 80039ba:	6a1b      	ldr	r3, [r3, #32]
 80039bc:	4a6c      	ldr	r2, [pc, #432]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 80039be:	f043 0304 	orr.w	r3, r3, #4
 80039c2:	6213      	str	r3, [r2, #32]
 80039c4:	4b6a      	ldr	r3, [pc, #424]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 80039c6:	6a1b      	ldr	r3, [r3, #32]
 80039c8:	4a69      	ldr	r2, [pc, #420]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 80039ca:	f043 0301 	orr.w	r3, r3, #1
 80039ce:	6213      	str	r3, [r2, #32]
 80039d0:	e00b      	b.n	80039ea <HAL_RCC_OscConfig+0x36e>
 80039d2:	4b67      	ldr	r3, [pc, #412]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 80039d4:	6a1b      	ldr	r3, [r3, #32]
 80039d6:	4a66      	ldr	r2, [pc, #408]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 80039d8:	f023 0301 	bic.w	r3, r3, #1
 80039dc:	6213      	str	r3, [r2, #32]
 80039de:	4b64      	ldr	r3, [pc, #400]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 80039e0:	6a1b      	ldr	r3, [r3, #32]
 80039e2:	4a63      	ldr	r2, [pc, #396]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 80039e4:	f023 0304 	bic.w	r3, r3, #4
 80039e8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	68db      	ldr	r3, [r3, #12]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d015      	beq.n	8003a1e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039f2:	f7fe fab5 	bl	8001f60 <HAL_GetTick>
 80039f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039f8:	e00a      	b.n	8003a10 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039fa:	f7fe fab1 	bl	8001f60 <HAL_GetTick>
 80039fe:	4602      	mov	r2, r0
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d901      	bls.n	8003a10 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	e0ab      	b.n	8003b68 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a10:	4b57      	ldr	r3, [pc, #348]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 8003a12:	6a1b      	ldr	r3, [r3, #32]
 8003a14:	f003 0302 	and.w	r3, r3, #2
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d0ee      	beq.n	80039fa <HAL_RCC_OscConfig+0x37e>
 8003a1c:	e014      	b.n	8003a48 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a1e:	f7fe fa9f 	bl	8001f60 <HAL_GetTick>
 8003a22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a24:	e00a      	b.n	8003a3c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a26:	f7fe fa9b 	bl	8001f60 <HAL_GetTick>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d901      	bls.n	8003a3c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	e095      	b.n	8003b68 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a3c:	4b4c      	ldr	r3, [pc, #304]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 8003a3e:	6a1b      	ldr	r3, [r3, #32]
 8003a40:	f003 0302 	and.w	r3, r3, #2
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d1ee      	bne.n	8003a26 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003a48:	7dfb      	ldrb	r3, [r7, #23]
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d105      	bne.n	8003a5a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a4e:	4b48      	ldr	r3, [pc, #288]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 8003a50:	69db      	ldr	r3, [r3, #28]
 8003a52:	4a47      	ldr	r2, [pc, #284]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 8003a54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a58:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	69db      	ldr	r3, [r3, #28]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	f000 8081 	beq.w	8003b66 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a64:	4b42      	ldr	r3, [pc, #264]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f003 030c 	and.w	r3, r3, #12
 8003a6c:	2b08      	cmp	r3, #8
 8003a6e:	d061      	beq.n	8003b34 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	69db      	ldr	r3, [r3, #28]
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d146      	bne.n	8003b06 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a78:	4b3f      	ldr	r3, [pc, #252]	; (8003b78 <HAL_RCC_OscConfig+0x4fc>)
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a7e:	f7fe fa6f 	bl	8001f60 <HAL_GetTick>
 8003a82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a84:	e008      	b.n	8003a98 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a86:	f7fe fa6b 	bl	8001f60 <HAL_GetTick>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	1ad3      	subs	r3, r2, r3
 8003a90:	2b02      	cmp	r3, #2
 8003a92:	d901      	bls.n	8003a98 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003a94:	2303      	movs	r3, #3
 8003a96:	e067      	b.n	8003b68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a98:	4b35      	ldr	r3, [pc, #212]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d1f0      	bne.n	8003a86 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6a1b      	ldr	r3, [r3, #32]
 8003aa8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003aac:	d108      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003aae:	4b30      	ldr	r3, [pc, #192]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	492d      	ldr	r1, [pc, #180]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 8003abc:	4313      	orrs	r3, r2
 8003abe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ac0:	4b2b      	ldr	r3, [pc, #172]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6a19      	ldr	r1, [r3, #32]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad0:	430b      	orrs	r3, r1
 8003ad2:	4927      	ldr	r1, [pc, #156]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ad8:	4b27      	ldr	r3, [pc, #156]	; (8003b78 <HAL_RCC_OscConfig+0x4fc>)
 8003ada:	2201      	movs	r2, #1
 8003adc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ade:	f7fe fa3f 	bl	8001f60 <HAL_GetTick>
 8003ae2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ae4:	e008      	b.n	8003af8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ae6:	f7fe fa3b 	bl	8001f60 <HAL_GetTick>
 8003aea:	4602      	mov	r2, r0
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	1ad3      	subs	r3, r2, r3
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	d901      	bls.n	8003af8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e037      	b.n	8003b68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003af8:	4b1d      	ldr	r3, [pc, #116]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d0f0      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x46a>
 8003b04:	e02f      	b.n	8003b66 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b06:	4b1c      	ldr	r3, [pc, #112]	; (8003b78 <HAL_RCC_OscConfig+0x4fc>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b0c:	f7fe fa28 	bl	8001f60 <HAL_GetTick>
 8003b10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b12:	e008      	b.n	8003b26 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b14:	f7fe fa24 	bl	8001f60 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e020      	b.n	8003b68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b26:	4b12      	ldr	r3, [pc, #72]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d1f0      	bne.n	8003b14 <HAL_RCC_OscConfig+0x498>
 8003b32:	e018      	b.n	8003b66 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	69db      	ldr	r3, [r3, #28]
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d101      	bne.n	8003b40 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e013      	b.n	8003b68 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003b40:	4b0b      	ldr	r3, [pc, #44]	; (8003b70 <HAL_RCC_OscConfig+0x4f4>)
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6a1b      	ldr	r3, [r3, #32]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d106      	bne.n	8003b62 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d001      	beq.n	8003b66 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e000      	b.n	8003b68 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3718      	adds	r7, #24
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	40021000 	.word	0x40021000
 8003b74:	40007000 	.word	0x40007000
 8003b78:	42420060 	.word	0x42420060

08003b7c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
 8003b84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d101      	bne.n	8003b90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e0d0      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b90:	4b6a      	ldr	r3, [pc, #424]	; (8003d3c <HAL_RCC_ClockConfig+0x1c0>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0307 	and.w	r3, r3, #7
 8003b98:	683a      	ldr	r2, [r7, #0]
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d910      	bls.n	8003bc0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b9e:	4b67      	ldr	r3, [pc, #412]	; (8003d3c <HAL_RCC_ClockConfig+0x1c0>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f023 0207 	bic.w	r2, r3, #7
 8003ba6:	4965      	ldr	r1, [pc, #404]	; (8003d3c <HAL_RCC_ClockConfig+0x1c0>)
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bae:	4b63      	ldr	r3, [pc, #396]	; (8003d3c <HAL_RCC_ClockConfig+0x1c0>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0307 	and.w	r3, r3, #7
 8003bb6:	683a      	ldr	r2, [r7, #0]
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d001      	beq.n	8003bc0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e0b8      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0302 	and.w	r3, r3, #2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d020      	beq.n	8003c0e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0304 	and.w	r3, r3, #4
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d005      	beq.n	8003be4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bd8:	4b59      	ldr	r3, [pc, #356]	; (8003d40 <HAL_RCC_ClockConfig+0x1c4>)
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	4a58      	ldr	r2, [pc, #352]	; (8003d40 <HAL_RCC_ClockConfig+0x1c4>)
 8003bde:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003be2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 0308 	and.w	r3, r3, #8
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d005      	beq.n	8003bfc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003bf0:	4b53      	ldr	r3, [pc, #332]	; (8003d40 <HAL_RCC_ClockConfig+0x1c4>)
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	4a52      	ldr	r2, [pc, #328]	; (8003d40 <HAL_RCC_ClockConfig+0x1c4>)
 8003bf6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003bfa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bfc:	4b50      	ldr	r3, [pc, #320]	; (8003d40 <HAL_RCC_ClockConfig+0x1c4>)
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	494d      	ldr	r1, [pc, #308]	; (8003d40 <HAL_RCC_ClockConfig+0x1c4>)
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0301 	and.w	r3, r3, #1
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d040      	beq.n	8003c9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d107      	bne.n	8003c32 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c22:	4b47      	ldr	r3, [pc, #284]	; (8003d40 <HAL_RCC_ClockConfig+0x1c4>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d115      	bne.n	8003c5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e07f      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	2b02      	cmp	r3, #2
 8003c38:	d107      	bne.n	8003c4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c3a:	4b41      	ldr	r3, [pc, #260]	; (8003d40 <HAL_RCC_ClockConfig+0x1c4>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d109      	bne.n	8003c5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e073      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c4a:	4b3d      	ldr	r3, [pc, #244]	; (8003d40 <HAL_RCC_ClockConfig+0x1c4>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0302 	and.w	r3, r3, #2
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d101      	bne.n	8003c5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e06b      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c5a:	4b39      	ldr	r3, [pc, #228]	; (8003d40 <HAL_RCC_ClockConfig+0x1c4>)
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	f023 0203 	bic.w	r2, r3, #3
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	4936      	ldr	r1, [pc, #216]	; (8003d40 <HAL_RCC_ClockConfig+0x1c4>)
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c6c:	f7fe f978 	bl	8001f60 <HAL_GetTick>
 8003c70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c72:	e00a      	b.n	8003c8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c74:	f7fe f974 	bl	8001f60 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d901      	bls.n	8003c8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	e053      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c8a:	4b2d      	ldr	r3, [pc, #180]	; (8003d40 <HAL_RCC_ClockConfig+0x1c4>)
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f003 020c 	and.w	r2, r3, #12
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d1eb      	bne.n	8003c74 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c9c:	4b27      	ldr	r3, [pc, #156]	; (8003d3c <HAL_RCC_ClockConfig+0x1c0>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0307 	and.w	r3, r3, #7
 8003ca4:	683a      	ldr	r2, [r7, #0]
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d210      	bcs.n	8003ccc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003caa:	4b24      	ldr	r3, [pc, #144]	; (8003d3c <HAL_RCC_ClockConfig+0x1c0>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f023 0207 	bic.w	r2, r3, #7
 8003cb2:	4922      	ldr	r1, [pc, #136]	; (8003d3c <HAL_RCC_ClockConfig+0x1c0>)
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cba:	4b20      	ldr	r3, [pc, #128]	; (8003d3c <HAL_RCC_ClockConfig+0x1c0>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0307 	and.w	r3, r3, #7
 8003cc2:	683a      	ldr	r2, [r7, #0]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d001      	beq.n	8003ccc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e032      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0304 	and.w	r3, r3, #4
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d008      	beq.n	8003cea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cd8:	4b19      	ldr	r3, [pc, #100]	; (8003d40 <HAL_RCC_ClockConfig+0x1c4>)
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	4916      	ldr	r1, [pc, #88]	; (8003d40 <HAL_RCC_ClockConfig+0x1c4>)
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0308 	and.w	r3, r3, #8
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d009      	beq.n	8003d0a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003cf6:	4b12      	ldr	r3, [pc, #72]	; (8003d40 <HAL_RCC_ClockConfig+0x1c4>)
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	691b      	ldr	r3, [r3, #16]
 8003d02:	00db      	lsls	r3, r3, #3
 8003d04:	490e      	ldr	r1, [pc, #56]	; (8003d40 <HAL_RCC_ClockConfig+0x1c4>)
 8003d06:	4313      	orrs	r3, r2
 8003d08:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d0a:	f000 f821 	bl	8003d50 <HAL_RCC_GetSysClockFreq>
 8003d0e:	4602      	mov	r2, r0
 8003d10:	4b0b      	ldr	r3, [pc, #44]	; (8003d40 <HAL_RCC_ClockConfig+0x1c4>)
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	091b      	lsrs	r3, r3, #4
 8003d16:	f003 030f 	and.w	r3, r3, #15
 8003d1a:	490a      	ldr	r1, [pc, #40]	; (8003d44 <HAL_RCC_ClockConfig+0x1c8>)
 8003d1c:	5ccb      	ldrb	r3, [r1, r3]
 8003d1e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d22:	4a09      	ldr	r2, [pc, #36]	; (8003d48 <HAL_RCC_ClockConfig+0x1cc>)
 8003d24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003d26:	4b09      	ldr	r3, [pc, #36]	; (8003d4c <HAL_RCC_ClockConfig+0x1d0>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f7fe f8d6 	bl	8001edc <HAL_InitTick>

  return HAL_OK;
 8003d30:	2300      	movs	r3, #0
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3710      	adds	r7, #16
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	40022000 	.word	0x40022000
 8003d40:	40021000 	.word	0x40021000
 8003d44:	08004a08 	.word	0x08004a08
 8003d48:	20000060 	.word	0x20000060
 8003d4c:	20000064 	.word	0x20000064

08003d50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b087      	sub	sp, #28
 8003d54:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d56:	2300      	movs	r3, #0
 8003d58:	60fb      	str	r3, [r7, #12]
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	60bb      	str	r3, [r7, #8]
 8003d5e:	2300      	movs	r3, #0
 8003d60:	617b      	str	r3, [r7, #20]
 8003d62:	2300      	movs	r3, #0
 8003d64:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003d66:	2300      	movs	r3, #0
 8003d68:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003d6a:	4b1e      	ldr	r3, [pc, #120]	; (8003de4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f003 030c 	and.w	r3, r3, #12
 8003d76:	2b04      	cmp	r3, #4
 8003d78:	d002      	beq.n	8003d80 <HAL_RCC_GetSysClockFreq+0x30>
 8003d7a:	2b08      	cmp	r3, #8
 8003d7c:	d003      	beq.n	8003d86 <HAL_RCC_GetSysClockFreq+0x36>
 8003d7e:	e027      	b.n	8003dd0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d80:	4b19      	ldr	r3, [pc, #100]	; (8003de8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003d82:	613b      	str	r3, [r7, #16]
      break;
 8003d84:	e027      	b.n	8003dd6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	0c9b      	lsrs	r3, r3, #18
 8003d8a:	f003 030f 	and.w	r3, r3, #15
 8003d8e:	4a17      	ldr	r2, [pc, #92]	; (8003dec <HAL_RCC_GetSysClockFreq+0x9c>)
 8003d90:	5cd3      	ldrb	r3, [r2, r3]
 8003d92:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d010      	beq.n	8003dc0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003d9e:	4b11      	ldr	r3, [pc, #68]	; (8003de4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	0c5b      	lsrs	r3, r3, #17
 8003da4:	f003 0301 	and.w	r3, r3, #1
 8003da8:	4a11      	ldr	r2, [pc, #68]	; (8003df0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003daa:	5cd3      	ldrb	r3, [r2, r3]
 8003dac:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a0d      	ldr	r2, [pc, #52]	; (8003de8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003db2:	fb02 f203 	mul.w	r2, r2, r3
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dbc:	617b      	str	r3, [r7, #20]
 8003dbe:	e004      	b.n	8003dca <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	4a0c      	ldr	r2, [pc, #48]	; (8003df4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003dc4:	fb02 f303 	mul.w	r3, r2, r3
 8003dc8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	613b      	str	r3, [r7, #16]
      break;
 8003dce:	e002      	b.n	8003dd6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003dd0:	4b05      	ldr	r3, [pc, #20]	; (8003de8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dd2:	613b      	str	r3, [r7, #16]
      break;
 8003dd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003dd6:	693b      	ldr	r3, [r7, #16]
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	371c      	adds	r7, #28
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bc80      	pop	{r7}
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	40021000 	.word	0x40021000
 8003de8:	007a1200 	.word	0x007a1200
 8003dec:	08004a20 	.word	0x08004a20
 8003df0:	08004a30 	.word	0x08004a30
 8003df4:	003d0900 	.word	0x003d0900

08003df8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003dfc:	4b02      	ldr	r3, [pc, #8]	; (8003e08 <HAL_RCC_GetHCLKFreq+0x10>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bc80      	pop	{r7}
 8003e06:	4770      	bx	lr
 8003e08:	20000060 	.word	0x20000060

08003e0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e10:	f7ff fff2 	bl	8003df8 <HAL_RCC_GetHCLKFreq>
 8003e14:	4602      	mov	r2, r0
 8003e16:	4b05      	ldr	r3, [pc, #20]	; (8003e2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	0a1b      	lsrs	r3, r3, #8
 8003e1c:	f003 0307 	and.w	r3, r3, #7
 8003e20:	4903      	ldr	r1, [pc, #12]	; (8003e30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e22:	5ccb      	ldrb	r3, [r1, r3]
 8003e24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	40021000 	.word	0x40021000
 8003e30:	08004a18 	.word	0x08004a18

08003e34 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b085      	sub	sp, #20
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003e3c:	4b0a      	ldr	r3, [pc, #40]	; (8003e68 <RCC_Delay+0x34>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a0a      	ldr	r2, [pc, #40]	; (8003e6c <RCC_Delay+0x38>)
 8003e42:	fba2 2303 	umull	r2, r3, r2, r3
 8003e46:	0a5b      	lsrs	r3, r3, #9
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	fb02 f303 	mul.w	r3, r2, r3
 8003e4e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003e50:	bf00      	nop
  }
  while (Delay --);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	1e5a      	subs	r2, r3, #1
 8003e56:	60fa      	str	r2, [r7, #12]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d1f9      	bne.n	8003e50 <RCC_Delay+0x1c>
}
 8003e5c:	bf00      	nop
 8003e5e:	bf00      	nop
 8003e60:	3714      	adds	r7, #20
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bc80      	pop	{r7}
 8003e66:	4770      	bx	lr
 8003e68:	20000060 	.word	0x20000060
 8003e6c:	10624dd3 	.word	0x10624dd3

08003e70 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b086      	sub	sp, #24
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	613b      	str	r3, [r7, #16]
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0301 	and.w	r3, r3, #1
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d07d      	beq.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e90:	4b4f      	ldr	r3, [pc, #316]	; (8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e92:	69db      	ldr	r3, [r3, #28]
 8003e94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d10d      	bne.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e9c:	4b4c      	ldr	r3, [pc, #304]	; (8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e9e:	69db      	ldr	r3, [r3, #28]
 8003ea0:	4a4b      	ldr	r2, [pc, #300]	; (8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ea2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ea6:	61d3      	str	r3, [r2, #28]
 8003ea8:	4b49      	ldr	r3, [pc, #292]	; (8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eaa:	69db      	ldr	r3, [r3, #28]
 8003eac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eb0:	60bb      	str	r3, [r7, #8]
 8003eb2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eb8:	4b46      	ldr	r3, [pc, #280]	; (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d118      	bne.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ec4:	4b43      	ldr	r3, [pc, #268]	; (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a42      	ldr	r2, [pc, #264]	; (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003eca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ece:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ed0:	f7fe f846 	bl	8001f60 <HAL_GetTick>
 8003ed4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ed6:	e008      	b.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ed8:	f7fe f842 	bl	8001f60 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	2b64      	cmp	r3, #100	; 0x64
 8003ee4:	d901      	bls.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e06d      	b.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eea:	4b3a      	ldr	r3, [pc, #232]	; (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d0f0      	beq.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003ef6:	4b36      	ldr	r3, [pc, #216]	; (8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ef8:	6a1b      	ldr	r3, [r3, #32]
 8003efa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003efe:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d02e      	beq.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f0e:	68fa      	ldr	r2, [r7, #12]
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d027      	beq.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f14:	4b2e      	ldr	r3, [pc, #184]	; (8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f16:	6a1b      	ldr	r3, [r3, #32]
 8003f18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f1c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f1e:	4b2e      	ldr	r3, [pc, #184]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003f20:	2201      	movs	r2, #1
 8003f22:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f24:	4b2c      	ldr	r3, [pc, #176]	; (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003f26:	2200      	movs	r2, #0
 8003f28:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003f2a:	4a29      	ldr	r2, [pc, #164]	; (8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d014      	beq.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f3a:	f7fe f811 	bl	8001f60 <HAL_GetTick>
 8003f3e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f40:	e00a      	b.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f42:	f7fe f80d 	bl	8001f60 <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d901      	bls.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003f54:	2303      	movs	r3, #3
 8003f56:	e036      	b.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f58:	4b1d      	ldr	r3, [pc, #116]	; (8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f5a:	6a1b      	ldr	r3, [r3, #32]
 8003f5c:	f003 0302 	and.w	r3, r3, #2
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d0ee      	beq.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f64:	4b1a      	ldr	r3, [pc, #104]	; (8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f66:	6a1b      	ldr	r3, [r3, #32]
 8003f68:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	4917      	ldr	r1, [pc, #92]	; (8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f76:	7dfb      	ldrb	r3, [r7, #23]
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d105      	bne.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f7c:	4b14      	ldr	r3, [pc, #80]	; (8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f7e:	69db      	ldr	r3, [r3, #28]
 8003f80:	4a13      	ldr	r2, [pc, #76]	; (8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f86:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 0302 	and.w	r3, r3, #2
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d008      	beq.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f94:	4b0e      	ldr	r3, [pc, #56]	; (8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	490b      	ldr	r1, [pc, #44]	; (8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0310 	and.w	r3, r3, #16
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d008      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003fb2:	4b07      	ldr	r3, [pc, #28]	; (8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	68db      	ldr	r3, [r3, #12]
 8003fbe:	4904      	ldr	r1, [pc, #16]	; (8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003fc4:	2300      	movs	r3, #0
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3718      	adds	r7, #24
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	bf00      	nop
 8003fd0:	40021000 	.word	0x40021000
 8003fd4:	40007000 	.word	0x40007000
 8003fd8:	42420440 	.word	0x42420440

08003fdc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b082      	sub	sp, #8
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d101      	bne.n	8003fee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e041      	b.n	8004072 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d106      	bne.n	8004008 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f7fd fec8 	bl	8001d98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2202      	movs	r2, #2
 800400c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	3304      	adds	r3, #4
 8004018:	4619      	mov	r1, r3
 800401a:	4610      	mov	r0, r2
 800401c:	f000 fa56 	bl	80044cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2201      	movs	r2, #1
 800403c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2201      	movs	r2, #1
 8004044:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2201      	movs	r2, #1
 800404c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2201      	movs	r2, #1
 8004064:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2201      	movs	r2, #1
 800406c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004070:	2300      	movs	r3, #0
}
 8004072:	4618      	mov	r0, r3
 8004074:	3708      	adds	r7, #8
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
	...

0800407c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800407c:	b480      	push	{r7}
 800407e:	b085      	sub	sp, #20
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800408a:	b2db      	uxtb	r3, r3
 800408c:	2b01      	cmp	r3, #1
 800408e:	d001      	beq.n	8004094 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e035      	b.n	8004100 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2202      	movs	r2, #2
 8004098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	68da      	ldr	r2, [r3, #12]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f042 0201 	orr.w	r2, r2, #1
 80040aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a16      	ldr	r2, [pc, #88]	; (800410c <HAL_TIM_Base_Start_IT+0x90>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d009      	beq.n	80040ca <HAL_TIM_Base_Start_IT+0x4e>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040be:	d004      	beq.n	80040ca <HAL_TIM_Base_Start_IT+0x4e>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a12      	ldr	r2, [pc, #72]	; (8004110 <HAL_TIM_Base_Start_IT+0x94>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d111      	bne.n	80040ee <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	f003 0307 	and.w	r3, r3, #7
 80040d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2b06      	cmp	r3, #6
 80040da:	d010      	beq.n	80040fe <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f042 0201 	orr.w	r2, r2, #1
 80040ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040ec:	e007      	b.n	80040fe <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f042 0201 	orr.w	r2, r2, #1
 80040fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	3714      	adds	r7, #20
 8004104:	46bd      	mov	sp, r7
 8004106:	bc80      	pop	{r7}
 8004108:	4770      	bx	lr
 800410a:	bf00      	nop
 800410c:	40012c00 	.word	0x40012c00
 8004110:	40000400 	.word	0x40000400

08004114 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b084      	sub	sp, #16
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	691b      	ldr	r3, [r3, #16]
 800412a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	f003 0302 	and.w	r3, r3, #2
 8004132:	2b00      	cmp	r3, #0
 8004134:	d020      	beq.n	8004178 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	f003 0302 	and.w	r3, r3, #2
 800413c:	2b00      	cmp	r3, #0
 800413e:	d01b      	beq.n	8004178 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f06f 0202 	mvn.w	r2, #2
 8004148:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2201      	movs	r2, #1
 800414e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	699b      	ldr	r3, [r3, #24]
 8004156:	f003 0303 	and.w	r3, r3, #3
 800415a:	2b00      	cmp	r3, #0
 800415c:	d003      	beq.n	8004166 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f998 	bl	8004494 <HAL_TIM_IC_CaptureCallback>
 8004164:	e005      	b.n	8004172 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f000 f98b 	bl	8004482 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f000 f99a 	bl	80044a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	f003 0304 	and.w	r3, r3, #4
 800417e:	2b00      	cmp	r3, #0
 8004180:	d020      	beq.n	80041c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	f003 0304 	and.w	r3, r3, #4
 8004188:	2b00      	cmp	r3, #0
 800418a:	d01b      	beq.n	80041c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f06f 0204 	mvn.w	r2, #4
 8004194:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2202      	movs	r2, #2
 800419a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	699b      	ldr	r3, [r3, #24]
 80041a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d003      	beq.n	80041b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 f972 	bl	8004494 <HAL_TIM_IC_CaptureCallback>
 80041b0:	e005      	b.n	80041be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 f965 	bl	8004482 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f000 f974 	bl	80044a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	f003 0308 	and.w	r3, r3, #8
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d020      	beq.n	8004210 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	f003 0308 	and.w	r3, r3, #8
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d01b      	beq.n	8004210 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f06f 0208 	mvn.w	r2, #8
 80041e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2204      	movs	r2, #4
 80041e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	69db      	ldr	r3, [r3, #28]
 80041ee:	f003 0303 	and.w	r3, r3, #3
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d003      	beq.n	80041fe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f000 f94c 	bl	8004494 <HAL_TIM_IC_CaptureCallback>
 80041fc:	e005      	b.n	800420a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f000 f93f 	bl	8004482 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004204:	6878      	ldr	r0, [r7, #4]
 8004206:	f000 f94e 	bl	80044a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	f003 0310 	and.w	r3, r3, #16
 8004216:	2b00      	cmp	r3, #0
 8004218:	d020      	beq.n	800425c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	f003 0310 	and.w	r3, r3, #16
 8004220:	2b00      	cmp	r3, #0
 8004222:	d01b      	beq.n	800425c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f06f 0210 	mvn.w	r2, #16
 800422c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2208      	movs	r2, #8
 8004232:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	69db      	ldr	r3, [r3, #28]
 800423a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800423e:	2b00      	cmp	r3, #0
 8004240:	d003      	beq.n	800424a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f000 f926 	bl	8004494 <HAL_TIM_IC_CaptureCallback>
 8004248:	e005      	b.n	8004256 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f000 f919 	bl	8004482 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	f000 f928 	bl	80044a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2200      	movs	r2, #0
 800425a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	f003 0301 	and.w	r3, r3, #1
 8004262:	2b00      	cmp	r3, #0
 8004264:	d00c      	beq.n	8004280 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f003 0301 	and.w	r3, r3, #1
 800426c:	2b00      	cmp	r3, #0
 800426e:	d007      	beq.n	8004280 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f06f 0201 	mvn.w	r2, #1
 8004278:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f7fd f8f6 	bl	800146c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004286:	2b00      	cmp	r3, #0
 8004288:	d00c      	beq.n	80042a4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004290:	2b00      	cmp	r3, #0
 8004292:	d007      	beq.n	80042a4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800429c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 fa6f 	bl	8004782 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00c      	beq.n	80042c8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d007      	beq.n	80042c8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80042c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 f8f8 	bl	80044b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	f003 0320 	and.w	r3, r3, #32
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d00c      	beq.n	80042ec <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	f003 0320 	and.w	r3, r3, #32
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d007      	beq.n	80042ec <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f06f 0220 	mvn.w	r2, #32
 80042e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f000 fa42 	bl	8004770 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042ec:	bf00      	nop
 80042ee:	3710      	adds	r7, #16
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}

080042f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042fe:	2300      	movs	r3, #0
 8004300:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004308:	2b01      	cmp	r3, #1
 800430a:	d101      	bne.n	8004310 <HAL_TIM_ConfigClockSource+0x1c>
 800430c:	2302      	movs	r3, #2
 800430e:	e0b4      	b.n	800447a <HAL_TIM_ConfigClockSource+0x186>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2201      	movs	r2, #1
 8004314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2202      	movs	r2, #2
 800431c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800432e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004336:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	68ba      	ldr	r2, [r7, #8]
 800433e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004348:	d03e      	beq.n	80043c8 <HAL_TIM_ConfigClockSource+0xd4>
 800434a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800434e:	f200 8087 	bhi.w	8004460 <HAL_TIM_ConfigClockSource+0x16c>
 8004352:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004356:	f000 8086 	beq.w	8004466 <HAL_TIM_ConfigClockSource+0x172>
 800435a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800435e:	d87f      	bhi.n	8004460 <HAL_TIM_ConfigClockSource+0x16c>
 8004360:	2b70      	cmp	r3, #112	; 0x70
 8004362:	d01a      	beq.n	800439a <HAL_TIM_ConfigClockSource+0xa6>
 8004364:	2b70      	cmp	r3, #112	; 0x70
 8004366:	d87b      	bhi.n	8004460 <HAL_TIM_ConfigClockSource+0x16c>
 8004368:	2b60      	cmp	r3, #96	; 0x60
 800436a:	d050      	beq.n	800440e <HAL_TIM_ConfigClockSource+0x11a>
 800436c:	2b60      	cmp	r3, #96	; 0x60
 800436e:	d877      	bhi.n	8004460 <HAL_TIM_ConfigClockSource+0x16c>
 8004370:	2b50      	cmp	r3, #80	; 0x50
 8004372:	d03c      	beq.n	80043ee <HAL_TIM_ConfigClockSource+0xfa>
 8004374:	2b50      	cmp	r3, #80	; 0x50
 8004376:	d873      	bhi.n	8004460 <HAL_TIM_ConfigClockSource+0x16c>
 8004378:	2b40      	cmp	r3, #64	; 0x40
 800437a:	d058      	beq.n	800442e <HAL_TIM_ConfigClockSource+0x13a>
 800437c:	2b40      	cmp	r3, #64	; 0x40
 800437e:	d86f      	bhi.n	8004460 <HAL_TIM_ConfigClockSource+0x16c>
 8004380:	2b30      	cmp	r3, #48	; 0x30
 8004382:	d064      	beq.n	800444e <HAL_TIM_ConfigClockSource+0x15a>
 8004384:	2b30      	cmp	r3, #48	; 0x30
 8004386:	d86b      	bhi.n	8004460 <HAL_TIM_ConfigClockSource+0x16c>
 8004388:	2b20      	cmp	r3, #32
 800438a:	d060      	beq.n	800444e <HAL_TIM_ConfigClockSource+0x15a>
 800438c:	2b20      	cmp	r3, #32
 800438e:	d867      	bhi.n	8004460 <HAL_TIM_ConfigClockSource+0x16c>
 8004390:	2b00      	cmp	r3, #0
 8004392:	d05c      	beq.n	800444e <HAL_TIM_ConfigClockSource+0x15a>
 8004394:	2b10      	cmp	r3, #16
 8004396:	d05a      	beq.n	800444e <HAL_TIM_ConfigClockSource+0x15a>
 8004398:	e062      	b.n	8004460 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6818      	ldr	r0, [r3, #0]
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	6899      	ldr	r1, [r3, #8]
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	685a      	ldr	r2, [r3, #4]
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	f000 f96a 	bl	8004682 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80043bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	68ba      	ldr	r2, [r7, #8]
 80043c4:	609a      	str	r2, [r3, #8]
      break;
 80043c6:	e04f      	b.n	8004468 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6818      	ldr	r0, [r3, #0]
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	6899      	ldr	r1, [r3, #8]
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	685a      	ldr	r2, [r3, #4]
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	f000 f953 	bl	8004682 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	689a      	ldr	r2, [r3, #8]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80043ea:	609a      	str	r2, [r3, #8]
      break;
 80043ec:	e03c      	b.n	8004468 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6818      	ldr	r0, [r3, #0]
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	6859      	ldr	r1, [r3, #4]
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	461a      	mov	r2, r3
 80043fc:	f000 f8ca 	bl	8004594 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	2150      	movs	r1, #80	; 0x50
 8004406:	4618      	mov	r0, r3
 8004408:	f000 f921 	bl	800464e <TIM_ITRx_SetConfig>
      break;
 800440c:	e02c      	b.n	8004468 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6818      	ldr	r0, [r3, #0]
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	6859      	ldr	r1, [r3, #4]
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	461a      	mov	r2, r3
 800441c:	f000 f8e8 	bl	80045f0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	2160      	movs	r1, #96	; 0x60
 8004426:	4618      	mov	r0, r3
 8004428:	f000 f911 	bl	800464e <TIM_ITRx_SetConfig>
      break;
 800442c:	e01c      	b.n	8004468 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6818      	ldr	r0, [r3, #0]
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	6859      	ldr	r1, [r3, #4]
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	461a      	mov	r2, r3
 800443c:	f000 f8aa 	bl	8004594 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	2140      	movs	r1, #64	; 0x40
 8004446:	4618      	mov	r0, r3
 8004448:	f000 f901 	bl	800464e <TIM_ITRx_SetConfig>
      break;
 800444c:	e00c      	b.n	8004468 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4619      	mov	r1, r3
 8004458:	4610      	mov	r0, r2
 800445a:	f000 f8f8 	bl	800464e <TIM_ITRx_SetConfig>
      break;
 800445e:	e003      	b.n	8004468 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	73fb      	strb	r3, [r7, #15]
      break;
 8004464:	e000      	b.n	8004468 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004466:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004478:	7bfb      	ldrb	r3, [r7, #15]
}
 800447a:	4618      	mov	r0, r3
 800447c:	3710      	adds	r7, #16
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}

08004482 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004482:	b480      	push	{r7}
 8004484:	b083      	sub	sp, #12
 8004486:	af00      	add	r7, sp, #0
 8004488:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800448a:	bf00      	nop
 800448c:	370c      	adds	r7, #12
 800448e:	46bd      	mov	sp, r7
 8004490:	bc80      	pop	{r7}
 8004492:	4770      	bx	lr

08004494 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004494:	b480      	push	{r7}
 8004496:	b083      	sub	sp, #12
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800449c:	bf00      	nop
 800449e:	370c      	adds	r7, #12
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bc80      	pop	{r7}
 80044a4:	4770      	bx	lr

080044a6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044a6:	b480      	push	{r7}
 80044a8:	b083      	sub	sp, #12
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044ae:	bf00      	nop
 80044b0:	370c      	adds	r7, #12
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bc80      	pop	{r7}
 80044b6:	4770      	bx	lr

080044b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044c0:	bf00      	nop
 80044c2:	370c      	adds	r7, #12
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bc80      	pop	{r7}
 80044c8:	4770      	bx	lr
	...

080044cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b085      	sub	sp, #20
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a2b      	ldr	r2, [pc, #172]	; (800458c <TIM_Base_SetConfig+0xc0>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d007      	beq.n	80044f4 <TIM_Base_SetConfig+0x28>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044ea:	d003      	beq.n	80044f4 <TIM_Base_SetConfig+0x28>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	4a28      	ldr	r2, [pc, #160]	; (8004590 <TIM_Base_SetConfig+0xc4>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d108      	bne.n	8004506 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	68fa      	ldr	r2, [r7, #12]
 8004502:	4313      	orrs	r3, r2
 8004504:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a20      	ldr	r2, [pc, #128]	; (800458c <TIM_Base_SetConfig+0xc0>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d007      	beq.n	800451e <TIM_Base_SetConfig+0x52>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004514:	d003      	beq.n	800451e <TIM_Base_SetConfig+0x52>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a1d      	ldr	r2, [pc, #116]	; (8004590 <TIM_Base_SetConfig+0xc4>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d108      	bne.n	8004530 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004524:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	68db      	ldr	r3, [r3, #12]
 800452a:	68fa      	ldr	r2, [r7, #12]
 800452c:	4313      	orrs	r3, r2
 800452e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	695b      	ldr	r3, [r3, #20]
 800453a:	4313      	orrs	r3, r2
 800453c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	68fa      	ldr	r2, [r7, #12]
 8004542:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	689a      	ldr	r2, [r3, #8]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	4a0d      	ldr	r2, [pc, #52]	; (800458c <TIM_Base_SetConfig+0xc0>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d103      	bne.n	8004564 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	691a      	ldr	r2, [r3, #16]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	691b      	ldr	r3, [r3, #16]
 800456e:	f003 0301 	and.w	r3, r3, #1
 8004572:	2b00      	cmp	r3, #0
 8004574:	d005      	beq.n	8004582 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	691b      	ldr	r3, [r3, #16]
 800457a:	f023 0201 	bic.w	r2, r3, #1
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	611a      	str	r2, [r3, #16]
  }
}
 8004582:	bf00      	nop
 8004584:	3714      	adds	r7, #20
 8004586:	46bd      	mov	sp, r7
 8004588:	bc80      	pop	{r7}
 800458a:	4770      	bx	lr
 800458c:	40012c00 	.word	0x40012c00
 8004590:	40000400 	.word	0x40000400

08004594 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004594:	b480      	push	{r7}
 8004596:	b087      	sub	sp, #28
 8004598:	af00      	add	r7, sp, #0
 800459a:	60f8      	str	r0, [r7, #12]
 800459c:	60b9      	str	r1, [r7, #8]
 800459e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6a1b      	ldr	r3, [r3, #32]
 80045a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	6a1b      	ldr	r3, [r3, #32]
 80045aa:	f023 0201 	bic.w	r2, r3, #1
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	699b      	ldr	r3, [r3, #24]
 80045b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80045be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	011b      	lsls	r3, r3, #4
 80045c4:	693a      	ldr	r2, [r7, #16]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	f023 030a 	bic.w	r3, r3, #10
 80045d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80045d2:	697a      	ldr	r2, [r7, #20]
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	4313      	orrs	r3, r2
 80045d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	693a      	ldr	r2, [r7, #16]
 80045de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	697a      	ldr	r2, [r7, #20]
 80045e4:	621a      	str	r2, [r3, #32]
}
 80045e6:	bf00      	nop
 80045e8:	371c      	adds	r7, #28
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bc80      	pop	{r7}
 80045ee:	4770      	bx	lr

080045f0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b087      	sub	sp, #28
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	60f8      	str	r0, [r7, #12]
 80045f8:	60b9      	str	r1, [r7, #8]
 80045fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6a1b      	ldr	r3, [r3, #32]
 8004600:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6a1b      	ldr	r3, [r3, #32]
 8004606:	f023 0210 	bic.w	r2, r3, #16
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800461a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	031b      	lsls	r3, r3, #12
 8004620:	693a      	ldr	r2, [r7, #16]
 8004622:	4313      	orrs	r3, r2
 8004624:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800462c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	011b      	lsls	r3, r3, #4
 8004632:	697a      	ldr	r2, [r7, #20]
 8004634:	4313      	orrs	r3, r2
 8004636:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	693a      	ldr	r2, [r7, #16]
 800463c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	697a      	ldr	r2, [r7, #20]
 8004642:	621a      	str	r2, [r3, #32]
}
 8004644:	bf00      	nop
 8004646:	371c      	adds	r7, #28
 8004648:	46bd      	mov	sp, r7
 800464a:	bc80      	pop	{r7}
 800464c:	4770      	bx	lr

0800464e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800464e:	b480      	push	{r7}
 8004650:	b085      	sub	sp, #20
 8004652:	af00      	add	r7, sp, #0
 8004654:	6078      	str	r0, [r7, #4]
 8004656:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004664:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004666:	683a      	ldr	r2, [r7, #0]
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	4313      	orrs	r3, r2
 800466c:	f043 0307 	orr.w	r3, r3, #7
 8004670:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	609a      	str	r2, [r3, #8]
}
 8004678:	bf00      	nop
 800467a:	3714      	adds	r7, #20
 800467c:	46bd      	mov	sp, r7
 800467e:	bc80      	pop	{r7}
 8004680:	4770      	bx	lr

08004682 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004682:	b480      	push	{r7}
 8004684:	b087      	sub	sp, #28
 8004686:	af00      	add	r7, sp, #0
 8004688:	60f8      	str	r0, [r7, #12]
 800468a:	60b9      	str	r1, [r7, #8]
 800468c:	607a      	str	r2, [r7, #4]
 800468e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800469c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	021a      	lsls	r2, r3, #8
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	431a      	orrs	r2, r3
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	4313      	orrs	r3, r2
 80046aa:	697a      	ldr	r2, [r7, #20]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	697a      	ldr	r2, [r7, #20]
 80046b4:	609a      	str	r2, [r3, #8]
}
 80046b6:	bf00      	nop
 80046b8:	371c      	adds	r7, #28
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bc80      	pop	{r7}
 80046be:	4770      	bx	lr

080046c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b085      	sub	sp, #20
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
 80046c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d101      	bne.n	80046d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046d4:	2302      	movs	r3, #2
 80046d6:	e041      	b.n	800475c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2202      	movs	r2, #2
 80046e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	68fa      	ldr	r2, [r7, #12]
 8004706:	4313      	orrs	r3, r2
 8004708:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	68fa      	ldr	r2, [r7, #12]
 8004710:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a14      	ldr	r2, [pc, #80]	; (8004768 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d009      	beq.n	8004730 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004724:	d004      	beq.n	8004730 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a10      	ldr	r2, [pc, #64]	; (800476c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d10c      	bne.n	800474a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004736:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	68ba      	ldr	r2, [r7, #8]
 800473e:	4313      	orrs	r3, r2
 8004740:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	68ba      	ldr	r2, [r7, #8]
 8004748:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2201      	movs	r2, #1
 800474e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2200      	movs	r2, #0
 8004756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800475a:	2300      	movs	r3, #0
}
 800475c:	4618      	mov	r0, r3
 800475e:	3714      	adds	r7, #20
 8004760:	46bd      	mov	sp, r7
 8004762:	bc80      	pop	{r7}
 8004764:	4770      	bx	lr
 8004766:	bf00      	nop
 8004768:	40012c00 	.word	0x40012c00
 800476c:	40000400 	.word	0x40000400

08004770 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004778:	bf00      	nop
 800477a:	370c      	adds	r7, #12
 800477c:	46bd      	mov	sp, r7
 800477e:	bc80      	pop	{r7}
 8004780:	4770      	bx	lr

08004782 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004782:	b480      	push	{r7}
 8004784:	b083      	sub	sp, #12
 8004786:	af00      	add	r7, sp, #0
 8004788:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800478a:	bf00      	nop
 800478c:	370c      	adds	r7, #12
 800478e:	46bd      	mov	sp, r7
 8004790:	bc80      	pop	{r7}
 8004792:	4770      	bx	lr

08004794 <__libc_init_array>:
 8004794:	b570      	push	{r4, r5, r6, lr}
 8004796:	2600      	movs	r6, #0
 8004798:	4d0c      	ldr	r5, [pc, #48]	; (80047cc <__libc_init_array+0x38>)
 800479a:	4c0d      	ldr	r4, [pc, #52]	; (80047d0 <__libc_init_array+0x3c>)
 800479c:	1b64      	subs	r4, r4, r5
 800479e:	10a4      	asrs	r4, r4, #2
 80047a0:	42a6      	cmp	r6, r4
 80047a2:	d109      	bne.n	80047b8 <__libc_init_array+0x24>
 80047a4:	f000 f822 	bl	80047ec <_init>
 80047a8:	2600      	movs	r6, #0
 80047aa:	4d0a      	ldr	r5, [pc, #40]	; (80047d4 <__libc_init_array+0x40>)
 80047ac:	4c0a      	ldr	r4, [pc, #40]	; (80047d8 <__libc_init_array+0x44>)
 80047ae:	1b64      	subs	r4, r4, r5
 80047b0:	10a4      	asrs	r4, r4, #2
 80047b2:	42a6      	cmp	r6, r4
 80047b4:	d105      	bne.n	80047c2 <__libc_init_array+0x2e>
 80047b6:	bd70      	pop	{r4, r5, r6, pc}
 80047b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80047bc:	4798      	blx	r3
 80047be:	3601      	adds	r6, #1
 80047c0:	e7ee      	b.n	80047a0 <__libc_init_array+0xc>
 80047c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80047c6:	4798      	blx	r3
 80047c8:	3601      	adds	r6, #1
 80047ca:	e7f2      	b.n	80047b2 <__libc_init_array+0x1e>
 80047cc:	08004a34 	.word	0x08004a34
 80047d0:	08004a34 	.word	0x08004a34
 80047d4:	08004a34 	.word	0x08004a34
 80047d8:	08004a38 	.word	0x08004a38

080047dc <memset>:
 80047dc:	4603      	mov	r3, r0
 80047de:	4402      	add	r2, r0
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d100      	bne.n	80047e6 <memset+0xa>
 80047e4:	4770      	bx	lr
 80047e6:	f803 1b01 	strb.w	r1, [r3], #1
 80047ea:	e7f9      	b.n	80047e0 <memset+0x4>

080047ec <_init>:
 80047ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047ee:	bf00      	nop
 80047f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047f2:	bc08      	pop	{r3}
 80047f4:	469e      	mov	lr, r3
 80047f6:	4770      	bx	lr

080047f8 <_fini>:
 80047f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047fa:	bf00      	nop
 80047fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047fe:	bc08      	pop	{r3}
 8004800:	469e      	mov	lr, r3
 8004802:	4770      	bx	lr
