# vsim -c tb_top hw_top -wlf vsim.wlf -sv_seed random -solvefaildebug -assertdebug -sva -coverage -voptargs="+acc" -l ./log/vsim.log "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=test_receive_RX_sweep_all_cfg_32" -sv_lib uvm_dpi -do "coverage save -onexit -assert -code bcefs -directive -cvg coverage.ucdb; log -r /*; run -all; quit" 
# Start time: 00:28:30 on Jan 27,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart(fast)".
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.apb_if(fast)
# Loading work.uart_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.uart_common_pkg(fast)
# Loading work.uart_pkg(fast)
# Loading work.apb_pkg(fast)
# Loading work.uart_tb_pkg(fast)
# Loading work.tb_top(fast)
# Loading work.hw_top(fast)
# Loading work.apb_if_sv_unit(fast)
# Loading work.apb_if(fast)
# Loading work.uart_if_sv_unit(fast)
# Loading work.uart_if(fast)
# Loading work.uart(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading ./uvm_dpi.so
# Sv_Seed = 760538486
# coverage save -onexit -assert -code bcefs -directive -cvg coverage.ucdb
#  log -r /*
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test test_receive_RX_sweep_all_cfg_32...
# UVM_INFO ../tb/apb_uart_testlib.sv(342) @ 0: uvm_test_top [TEST] 
####======================== TEST ALL CONFIG TO RECV ========================#####
# UVM_INFO ../tb/apb_uart_env.sv(17) @ 0: uvm_test_top.env [APB_UART_ENVIRONMENT] The env is being build phase
# UVM_INFO ../uart_uvc/uart_agent.sv(25) @ 0: uvm_test_top.env.uart_uvcc.agent [uart_agent] Agent set to PASSIVE (TX Only monitoring)
# UVM_INFO ../tb/apb_uart_testlib.sv(32) @ 0: uvm_test_top [test_receive_RX_sweep_all_cfg_32] Printing topology:
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                           Type                              Size  Value     
# ---------------------------------------------------------------------------------
# uvm_test_top                   test_receive_RX_sweep_all_cfg_32  -     @476      
#   env                          apb_uart_env                      -     @494      
#     apb_uvcc                   apb_uvc                           -     @502      
#       agent                    apb_agent                         -     @652      
#         driver                 apb_driver                        -     @787      
#           rsp_port             uvm_analysis_port                 -     @802      
#           seq_item_port        uvm_seq_item_pull_port            -     @794      
#           num_trans            integral                          32    'h0       
#         monitor                apb_coverage_monitor              -     @663      
#           item_collected_port  uvm_analysis_port                 -     @670      
#           num_trans_col        integral                          32    'h0       
#           coverage_control     cover_e                           1     COV_ENABLE
#         sequencer              apb_sequencer                     -     @678      
#           rsp_export           uvm_analysis_export               -     @685      
#           seq_item_export      uvm_seq_item_pull_imp             -     @779      
#           arbitration_queue    array                             0     -         
#           lock_queue           array                             0     -         
#           num_last_reqs        integral                          32    'd1       
#           num_last_rsps        integral                          32    'd1       
#         is_active              uvm_active_passive_enum           1     UVM_ACTIVE
#     scoreboard                 apb_uart_scoreboard               -     @516      
#       apb_port                 uvm_analysis_imp_apb              -     @523      
#       uart_port                uvm_analysis_imp_uart             -     @531      
#     uart_uvcc                  uart_uvc                          -     @509      
#       agent                    uart_agent                        -     @825      
#         monitor                uart_coverage_monitor             -     @834      
#           item_collected_port  uvm_analysis_port                 -     @841      
#     vir_seqr                   uart_virsequencer                 -     @539      
#       rsp_export               uvm_analysis_export               -     @546      
#       seq_item_export          uvm_seq_item_pull_imp             -     @640      
#       arbitration_queue        array                             0     -         
#       lock_queue               array                             0     -         
#       num_last_reqs            integral                          32    'd1       
#       num_last_rsps            integral                          32    'd1       
# ---------------------------------------------------------------------------------
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# UVM_INFO ../apb_uvc/apb_driver.sv(22) @ 0: uvm_test_top.env.apb_uvcc.agent.driver [apb_driver] Start of simulation for uvm_test_top.env.apb_uvcc.agent.driver
# UVM_INFO ../apb_uvc/apb_coverage_monitor.sv(71) @ 0: uvm_test_top.env.apb_uvcc.agent.monitor [apb_coverage_monitor] Start of simulation for uvm_test_top.env.apb_uvcc.agent.monitor
# UVM_INFO ../apb_uvc/apb_sequencer.sv(11) @ 0: uvm_test_top.env.apb_uvcc.agent.sequencer [apb_sequencer] start of simulation for uvm_test_top.env.apb_uvcc.agent.sequencer
# UVM_INFO ../apb_uvc/apb_agent.sv(35) @ 0: uvm_test_top.env.apb_uvcc.agent [apb_agent] Start of simulation for uvm_test_top.env.apb_uvcc.agent
# UVM_INFO ../apb_uvc/apb_uvc.sv(19) @ 0: uvm_test_top.env.apb_uvcc [apb_uvc] Start of simulation for uvm_test_top.env.apb_uvcc
# UVM_INFO ../uart_uvc/uart_agent.sv(48) @ 0: uvm_test_top.env.uart_uvcc.agent [uart_agent] Start of simulation for uvm_test_top.env.uart_uvcc.agent
# UVM_INFO ../uart_uvc/uart_agent.sv(49) @ 0: uvm_test_top.env.uart_uvcc.agent [uart_agent] Agent started in UVM_PASSIVE mode.
# UVM_INFO ../tb/apb_uart_testlib.sv(37) @ 0: uvm_test_top [test_receive_RX_sweep_all_cfg_32] start of simulation for uvm_test_top
# UVM_INFO ../tb/apb_uart_scoreboard.sv(121) @ 0: uvm_test_top.env.scoreboard [SB_RESET] Reset detected! Clearing all queues...
# UVM_INFO ../tb/uart_virseqs.sv(21) @ 0: uvm_test_top.env.vir_seqr@@vseq_receive_RX_sweep_all_cfg_32 [vseq_receive_RX_sweep_all_cfg_32] raise objection
# UVM_INFO ../tb/uart_virseqs.sv(926) @ 0: uvm_test_top.env.vir_seqr@@vseq_receive_RX_sweep_all_cfg_32 [RXCFG32] 
# UVM_INFO ../tb/uart_virseqs.sv(927) @ 0: uvm_test_top.env.vir_seqr@@vseq_receive_RX_sweep_all_cfg_32 [RXCFG32] ======================================================================
# UVM_INFO ../tb/uart_virseqs.sv(928) @ 0: uvm_test_top.env.vir_seqr@@vseq_receive_RX_sweep_all_cfg_32 [RXCFG32] START: Sweep ALL 32 RX CFGs (GOOD_PARITY) and RECEIVE 1 frame each
# UVM_INFO ../tb/uart_virseqs.sv(929) @ 0: uvm_test_top.env.vir_seqr@@vseq_receive_RX_sweep_all_cfg_32 [RXCFG32] ======================================================================
# UVM_INFO ../tb/uart_virseqs.sv(978) @ 0: uvm_test_top.env.vir_seqr@@vseq_receive_RX_sweep_all_cfg_32 [VSEQ_N] 
#####======================== Executing FRAME 0/32 ========================#####
# UVM_INFO ../tb/uart_virseqs.sv(952) @ 0: uvm_test_top.env.vir_seqr@@vseq_receive_RX_sweep_all_cfg_32 [RXCFG32] [1/32] APPLY RX CFG: data=DATA_5BIT stop=STOP_1BIT parity_en=PARITY_DIS parity_type=PARITY_ODD (GOOD_PARITY)
# UVM_INFO ../tb/uart_virseqs.sv(225) @ 0: uvm_test_top.env.vir_seqr@@one_rx_cfg1 [VSEQ] === STARTING RX TEST (With Data Masking) ===
# UVM_INFO ../tb/uart_virseqs.sv(67) @ 0: uvm_test_top.env.vir_seqr@@config_vseq [VSEQ] Configuring System using shared object from Test...
# UVM_INFO ../apb_uvc/apb_seqs.sv(62) @ 0: uvm_test_top.env.apb_uvcc.agent.sequencer@@apb_seq [APB_WR_SEQ] Writing Config to DUT: 0x00000000 
#  (DATA_5BIT, PARITY_DIS, PARITY_ODD, STOP_1BIT)
# UVM_INFO ../uart_uvc/uart_coverage_monitor.sv(95) @ 100000: uvm_test_top.env.uart_uvcc.agent.monitor [uart_coverage_monitor] Coverage Monitor started.
# UVM_INFO ../apb_uvc/apb_driver.sv(35) @ 100000: uvm_test_top.env.apb_uvcc.agent.driver [apb_driver] Reset released, APB Driver active
# UVM_INFO ../apb_uvc/apb_driver.sv(52) @ 150000: uvm_test_top.env.apb_uvcc.agent.driver [apb_driver] APB Transaction:
# --------------------------------------------------------------------------------------------------------
# Name                           Type              Size  Value                                            
# --------------------------------------------------------------------------------------------------------
# req                            apb_transaction   -     @891                                             
#   paddr                        integral          12    'h8                                              
#   pwdata                       integral          32    'h0                                              
#   pwrite                       integral          1     'h1                                              
#   pstrb                        integral          4     'h1                                              
#   prdata                       integral          32    'h0xxxxxxxx                                      
#   pslverr                      integral          1     'h0X                                             
#   addr_type                    addr_test_type_e  32    ADDR_VALID                                       
#   write_true_flase             write_quality_e   32    WRITE_ADDR_FALSE                                 
#   begin_time                   time              64    110000                                           
#   depth                        int               32    'd2                                              
#   parent sequence (name)       string            7     apb_seq                                          
#   parent sequence (full name)  string            49    uvm_test_top.env.apb_uvcc.agent.sequencer.apb_seq
#   sequencer                    string            41    uvm_test_top.env.apb_uvcc.agent.sequencer        
# --------------------------------------------------------------------------------------------------------
# 
# UVM_INFO ../apb_uvc/apb_coverage_monitor.sv(94) @ 150000: uvm_test_top.env.apb_uvcc.agent.monitor [MON] Updating UART Configuration
# UVM_INFO ../tb/apb_uart_scoreboard.sv(112) @ 150000: uvm_test_top.env.scoreboard [SB_CFG_SYNC] Config updated via APB: DATA_5BIT, STOP_1BIT
# UVM_INFO ../tb/apb_uart_scoreboard.sv(335) @ 160000: uvm_test_top.env.scoreboard [SB_CFG_HDL] 
# ============CFG Backdoor check PASSED============
# UVM_INFO ../tb/uart_virseqs.sv(77) @ 350000: uvm_test_top.env.vir_seqr@@config_vseq [VSEQ] Activating UART Driver for RX path
# UVM_INFO ../uart_uvc/uart_seqs.sv(55) @ 350000: reporter@@uart_seq [UART_CONFIG_FRAME_SEQ] Driving UART Transaction based on Shared Config
# UVM_FATAL @ 350000: reporter@@uart_seq [SEQ] neither the item's sequencer nor dedicated sequencer has been supplied to start item in uart_seq
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   36
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [APB_UART_ENVIRONMENT]     1
# [APB_WR_SEQ]     1
# [MON]     1
# [Questa UVM]     3
# [RNTST]     1
# [RXCFG32]     5
# [SB_CFG_HDL]     1
# [SB_CFG_SYNC]     1
# [SB_RESET]     1
# [SEQ]     1
# [TEST]     1
# [UART_CONFIG_FRAME_SEQ]     1
# [UVMTOP]     1
# [VSEQ]     3
# [VSEQ_N]     1
# [apb_agent]     1
# [apb_coverage_monitor]     1
# [apb_driver]     3
# [apb_sequencer]     1
# [apb_uvc]     1
# [test_receive_RX_sweep_all_cfg_32]     2
# [uart_agent]     3
# [uart_coverage_monitor]     1
# [vseq_receive_RX_sweep_all_cfg_32]     1
# ** Note: $finish    : /home/viethung/tools/Questasim/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 350 ns  Iteration: 3  Region: /uvm_pkg::uvm_sequence_base::start
# Saving coverage database on exit...
# End time: 00:28:33 on Jan 27,2026, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
