5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd dec2.vcd -o dec2.cdd -v dec2.v
3 0 $root $root NA 0 0 1
3 0 main main dec2.v 1 20 1
2 1 6 c000c 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 2 6 80008 0 1 400 0 0 a
2 3 6 8000c 1 37 1006 1 2
2 4 7 80008 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 5 7 60006 0 1 400 0 0 i
2 6 7 60008 1 37 6 4 5
2 7 7 150015 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 8 7 130013 20 1 1c 0 0 i
2 9 7 130015 20 6 20298 7 8 32 66 1e1eaa 10faa faa faa faa faa faa faa
2 10 7 110011 0 1 400 0 0 i
2 11 7 110015 20 37 602a 9 10
2 12 8 a000a 0 1 400 0 0 a
2 13 8 a000c 20 54 20002 0 12 32 2 aa aa aa aa aa aa aa aa
2 14 7 d000e 1 0 20008 0 0 32 64 0 4 0 0 0 0 0 0
2 15 7 b000b 21 1 c 0 0 i
2 16 7 b000e 21 d 2028e 14 15 1 66 1102
1 a 3 830008 1 0 31 0 32 65 ffaa 1faa faa faa faa faa faa faa
1 i 3 83000b 1 0 31 0 32 65 ffaa 13aa aa aa aa aa aa aa
4 11 16 16
4 13 11 11
4 16 13 0
4 6 16 16
4 3 6 6
