m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/simulation/modelsim
valtera_avalon_sc_fifo
Z1 !s110 1587442225
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
IH<801A54G@R>3Pj502O>60
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1587416084
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
Z4 L0 21
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1587442225.000000
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v|
!i113 1
Z7 o-vlog01compat -work DE10_Standard_QSYS
Z8 !s92 -vlog01compat -work DE10_Standard_QSYS +incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules
Z9 tCvgOpt 0
valtera_customins_master_translator
Z10 !s110 1587442219
!i10b 1
!s100 iAjRYXBhGZ_FfnYD?k0U83
IRZcdN5LZ1Cd_?ROJH`e6[1
R2
R0
Z11 w1587416055
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_customins_master_translator.v
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_customins_master_translator.v
Z12 L0 23
R5
r1
!s85 0
31
Z13 !s108 1587442219.000000
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_customins_master_translator.v|
!s90 -reportprogress|300|-vlog01compat|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_customins_master_translator.v|
!i113 1
R7
R8
R9
valtera_customins_slave_translator
Z14 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z15 !s110 1587442227
!i10b 1
!s100 eT_W^Bknf@>l5M0QHL[2D1
Ibo]4IJnkYiB]EQF594TW20
R2
!s105 altera_customins_slave_translator_sv_unit
S1
R0
R11
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_customins_slave_translator.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_customins_slave_translator.sv
R12
R5
r1
!s85 0
31
Z16 !s108 1587442227.000000
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_customins_slave_translator.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_customins_slave_translator.sv|
!i113 1
Z17 o-sv -work DE10_Standard_QSYS
Z18 !s92 -sv -work DE10_Standard_QSYS +incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules
R9
valtera_merlin_arb_adder
R14
Z19 !s110 1587442222
!i10b 1
!s100 1Jn[a;@5nZmTN?DFKQNzj2
IMT5MHP@@`P@UTm>ZI_URN0
R2
Z20 !s105 altera_merlin_arbitrator_sv_unit
S1
R0
R3
Z21 8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Z22 FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
L0 228
R5
r1
!s85 0
31
Z23 !s108 1587442222.000000
Z24 !s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv|
Z25 !s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv|
!i113 1
R17
R18
R9
valtera_merlin_arbitrator
R14
R19
!i10b 1
!s100 NQTehjm2fNQROUMUzShGa1
Ig0oNnDG]en:X31Uaj2B[=2
R2
R20
S1
R0
R3
R21
R22
L0 103
R5
r1
!s85 0
31
R23
R24
R25
!i113 1
R17
R18
R9
valtera_merlin_burst_adapter
R14
R1
!i10b 1
!s100 OCc70X^k:B?GW6i71n`L_3
IV7D>[l]]II^FnaTEfU0Bb1
R2
!s105 altera_merlin_burst_adapter_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv
R4
R5
r1
!s85 0
31
Z26 !s108 1587442224.000000
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv|
!i113 1
R17
R18
R9
valtera_merlin_burst_adapter_uncompressed_only
R14
R1
!i10b 1
!s100 STH]BdUM[JDMJZNJGXCd>0
I_<SOY:hXg`FTM3`ajQUQ^0
R2
!s105 altera_merlin_burst_adapter_uncmpr_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
L0 39
R5
r1
!s85 0
31
R6
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv|
!i113 1
R17
R18
R9
valtera_merlin_burst_uncompressor
R14
R19
!i10b 1
!s100 f1?Rb<=9U?R9LJoHl;7>T3
IgYm_zaaHM_==9K:`VN4zh1
R2
!s105 altera_merlin_burst_uncompressor_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
L0 40
R5
r1
!s85 0
31
R23
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!i113 1
R17
R18
R9
valtera_merlin_master_agent
R14
R15
!i10b 1
!s100 _CJm:YX=>U2LQKH;8=@cb0
IY7NLL>IfIH6AC:cl60BdI0
R2
!s105 altera_merlin_master_agent_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_agent.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_agent.sv
L0 28
R5
r1
!s85 0
31
R16
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_agent.sv|
!i113 1
R17
R18
R9
valtera_merlin_master_translator
R14
R15
!i10b 1
!s100 NdRk@]3fC2C@V7Rm;dQM31
IbV?=o;lDLzlnJ<EhVhH9_0
R2
!s105 altera_merlin_master_translator_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_translator.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_translator.sv
L0 32
R5
r1
!s85 0
31
R16
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_translator.sv|
!i113 1
R17
R18
R9
valtera_merlin_slave_agent
R14
R15
!i10b 1
!s100 ePZN1d?B062J`OBb?blff3
Ib_LBQlcbVS_VD^a30O1j33
R2
!s105 altera_merlin_slave_agent_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv
Z27 L0 34
R5
r1
!s85 0
31
Z28 !s108 1587442226.000000
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv|
!i113 1
R17
R18
R9
valtera_merlin_slave_translator
R14
R15
!i10b 1
!s100 k`9[YAn_dLTkg;GE`mOb61
I3H2K_jY]153N4HBe]OXUX2
R2
!s105 altera_merlin_slave_translator_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv
L0 35
R5
r1
!s85 0
31
R16
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv|
!i113 1
R17
R18
R9
valtera_merlin_traffic_limiter
R14
R1
!i10b 1
!s100 0h4;DR_^c13j]SXILa7d?1
IfX9mge<0E4@_c]>YY?W6`0
R2
!s105 altera_merlin_traffic_limiter_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv
L0 49
R5
r1
!s85 0
31
R6
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv|
!i113 1
R17
R18
R9
valtera_merlin_width_adapter
R14
R19
!i10b 1
!s100 QzdA5DP6CReOTH<9QzODa3
IN8dEQe@C<CTKIda6@KPHR0
R2
!s105 altera_merlin_width_adapter_sv_unit
S1
R0
w1587416085
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv
L0 25
R5
r1
!s85 0
31
R23
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv|
!i113 1
R17
R18
R9
valtera_reset_controller
R10
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
ILZQP4<]82hV9SX>6?S1Xk1
R2
R0
Z29 w1587416075
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v
L0 42
R5
r1
!s85 0
31
Z30 !s108 1587442218.000000
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v|
!i113 1
R7
R8
R9
valtera_reset_synchronizer
R10
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
IC]<H^A4LTf0mXD=MADEd]3
R2
R0
R29
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_synchronizer.v
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_synchronizer.v
L0 24
R5
r1
!s85 0
31
R13
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R7
R8
R9
Ebuildaddress
Z31 w1587416050
Z32 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z33 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z34 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z35 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z36 8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/buildAddress.vhd
Z37 FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/buildAddress.vhd
l0
L7
VG6WHSIZ?VZ8QA58GoG2:51
!s100 PF;9fWWEdEo=^UOjN44L43
Z38 OV;C;10.5b;63
31
Z39 !s110 1587442228
!i10b 1
Z40 !s108 1587442228.000000
Z41 !s90 -reportprogress|300|-93|-work|DE10_Standard_QSYS|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/buildAddress.vhd|
Z42 !s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/buildAddress.vhd|
!i113 1
Z43 o-93 -work DE10_Standard_QSYS
Z44 tExplicit 1 CvgOpt 0
Aa_custominstruction
R32
R33
R34
R35
DEx4 work 12 buildaddress 0 22 G6WHSIZ?VZ8QA58GoG2:51
l53
L32
VlKDE0eXTBnkMXgU6<jeeB2
!s100 MHDKMW2f6NNdHHX4n4fEl1
R38
31
R39
!i10b 1
R40
R41
R42
!i113 1
R43
R44
Ecopyblock
R31
R33
R32
Z45 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R34
R35
R0
Z46 8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/copyBlock.vhd
Z47 FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/copyBlock.vhd
l0
L7
VDRbD:14O<7dn@JcKCQMh51
!s100 jMc`TU<f6?Zie=HZF0oQY1
R38
31
R39
!i10b 1
R40
Z48 !s90 -reportprogress|300|-93|-work|DE10_Standard_QSYS|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/copyBlock.vhd|
Z49 !s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/copyBlock.vhd|
!i113 1
R43
R44
Aa_custominstruction
R33
R32
R45
R34
R35
DEx4 work 9 copyblock 0 22 DRbD:14O<7dn@JcKCQMh51
l43
L32
V6``I@[7U8BPKWBVolng_02
!s100 6;C1I]5D1n83_5OWl5cWf1
R38
31
R39
!i10b 1
R40
R48
R49
!i113 1
R43
R44
vDE10_Standard_QSYS
!s110 1587442218
!i10b 1
!s100 d;j8SYUb;@Q8XW6>7025C2
IBGJ;l`h^TiYcZ8ZZ9DMBX3
R2
R0
R31
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v
L0 6
R5
r1
!s85 0
31
R30
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v|
!s90 -reportprogress|300|-vlog01compat|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v|
!i113 1
R7
!s92 -vlog01compat -work DE10_Standard_QSYS +incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis
R9
n@d@e10_@standard_@q@s@y@s
vDE10_Standard_QSYS_irq_mapper
R14
Z50 !s110 1587442221
!i10b 1
!s100 _eOMeQRH2GAgG?H8742dW0
I0fYZaI2]mU@kbU^L7cE]A0
R2
!s105 DE10_Standard_QSYS_irq_mapper_sv_unit
S1
R0
R29
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_irq_mapper.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_irq_mapper.sv
L0 31
R5
r1
!s85 0
31
Z51 !s108 1587442221.000000
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_irq_mapper.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_irq_mapper.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_irq_mapper
vDE10_Standard_QSYS_jtag_uart
R50
!i10b 1
!s100 O=S^KnG:6h>cz;Z`@Ggz=2
I4BL?V7m]QQo>>:Z0Ak6n20
R2
R0
Z52 w1587416051
Z53 8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v
Z54 FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v
L0 331
R5
r1
!s85 0
31
R51
Z55 !s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v|
Z56 !s90 -reportprogress|300|-vlog01compat|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v|
!i113 1
R7
R8
R9
n@d@e10_@standard_@q@s@y@s_jtag_uart
vDE10_Standard_QSYS_jtag_uart_scfifo_r
R50
!i10b 1
!s100 mmg`I5D0ahQV5Z4cBD:X62
I^S<ll7[k91L30IAKS:ceE3
R2
R0
R52
R53
R54
L0 243
R5
r1
!s85 0
31
R51
R55
R56
!i113 1
R7
R8
R9
n@d@e10_@standard_@q@s@y@s_jtag_uart_scfifo_r
vDE10_Standard_QSYS_jtag_uart_scfifo_w
R50
!i10b 1
!s100 j^ZXEZG33YgOe<gFm<a:P3
I<NeL<GS69`4;T?z_YQU8D3
R2
R0
R52
R53
R54
L0 78
R5
r1
!s85 0
31
R51
R55
R56
!i113 1
R7
R8
R9
n@d@e10_@standard_@q@s@y@s_jtag_uart_scfifo_w
vDE10_Standard_QSYS_jtag_uart_sim_scfifo_r
R50
!i10b 1
!s100 Q99T^13>4`MchofYHaJeE1
IA49hkd1[KNEdWL;i9N^jc1
R2
R0
R52
R53
R54
L0 164
R5
r1
!s85 0
31
R51
R55
R56
!i113 1
R7
R8
R9
n@d@e10_@standard_@q@s@y@s_jtag_uart_sim_scfifo_r
vDE10_Standard_QSYS_jtag_uart_sim_scfifo_w
R50
!i10b 1
!s100 3o22>g5ma^YHBl:34e0K61
I6EDCBC4UVAcbkYnR5?]bd2
R2
R0
R52
R53
R54
R4
R5
r1
!s85 0
31
R51
R55
R56
!i113 1
R7
R8
R9
n@d@e10_@standard_@q@s@y@s_jtag_uart_sim_scfifo_w
vDE10_Standard_QSYS_key
R50
!i10b 1
!s100 [iRaj;R0i6ZDQI1NoYG@R3
Ia5>;1W^oWRK?n@m0j3Leo3
R2
R0
R52
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_key.v
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_key.v
R4
R5
r1
!s85 0
31
R51
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_key.v|
!s90 -reportprogress|300|-vlog01compat|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_key.v|
!i113 1
R7
R8
R9
n@d@e10_@standard_@q@s@y@s_key
vDE10_Standard_QSYS_mm_interconnect_0
R10
!i10b 1
!s100 Kb?jd8@1Ql2SdAC[EG25P2
IK7L=TTZ2N[j]V2XKEVOhU2
R2
R0
R29
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v
L0 9
R5
r1
!s85 0
31
R13
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v|
!i113 1
R7
R8
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0
vDE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter
R10
!i10b 1
!s100 ^zJZIo`l8?LW1DGMmlHle2
I8<UKD?lFHbY^@;3n3RTNJ0
R2
R0
w1587416086
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter.v
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter.v
L0 9
R5
r1
!s85 0
31
R13
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|-vlog01compat|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R7
R8
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_avalon_st_adapter
vDE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001
R10
!i10b 1
!s100 T1GK@02fE9CQ7`o9;=4E:2
I2J=I_WQzjkhYkz>fzno7A0
R2
R0
Z57 w1587416087
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001.v
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001.v
L0 9
R5
r1
!s85 0
31
R13
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001.v|
!s90 -reportprogress|300|-vlog01compat|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001.v|
!i113 1
R7
R8
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_avalon_st_adapter_001
vDE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
R14
R50
!i10b 1
!s100 GYoVO4fS:@:3P7IMC0SOO1
I_UUIg;7;U8dRBAk<El_P02
R2
!s105 DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0_sv_unit
S1
R0
R57
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
Z58 L0 66
R5
r1
!s85 0
31
R51
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
vDE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R14
R19
!i10b 1
!s100 [0biCMnS<L9lFZ9W2hP?T1
Ij6Ell1zJ_=A8mfb@VfXnR3
R2
!s105 DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0_sv_unit
S1
R0
R57
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
R58
R5
r1
!s85 0
31
R23
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_avalon_st_adapter_error_adapter_0
vDE10_Standard_QSYS_mm_interconnect_0_cmd_demux
R14
Z59 !s110 1587442224
!i10b 1
!s100 C4?KPRDG6C:lc1UlU9iZ`3
IOPzclKY``hiUMO[PiMlX60
R2
!s105 DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux.sv
Z60 L0 43
R5
r1
!s85 0
31
R26
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_cmd_demux
vDE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001
R14
R59
!i10b 1
!s100 YZnM1A[@9h;De_CB5XzbL3
I8<fQWAU3Xd^Y[ghlXg[RY1
R2
!s105 DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001.sv
R60
R5
r1
!s85 0
31
R26
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_cmd_demux_001
vDE10_Standard_QSYS_mm_interconnect_0_cmd_demux_004
R14
R59
!i10b 1
!s100 >B2:`9S_Q;254cz8jlILi0
I10JN`3S>VCh9MzSSYe@Ae0
R2
!s105 DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_004_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_004.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_004.sv
R60
R5
r1
!s85 0
31
R26
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_004.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_004.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_cmd_demux_004
vDE10_Standard_QSYS_mm_interconnect_0_cmd_demux_005
R14
R59
!i10b 1
!s100 YcGP`LC4[aKNE_KOReG0U3
IB94O80OE_o@A210=iC_900
R2
!s105 DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_005_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_005.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_005.sv
R60
R5
r1
!s85 0
31
R26
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_005.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_005.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_cmd_demux_005
vDE10_Standard_QSYS_mm_interconnect_0_cmd_mux
R14
R59
!i10b 1
!s100 <o8=EG>N=SnA1T@XGlZFM2
IPoiVLgLaYmk69W`z[fmY:0
R2
!s105 DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux.sv
Z61 L0 51
R5
r1
!s85 0
31
R26
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_cmd_mux
vDE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001
R14
Z62 !s110 1587442223
!i10b 1
!s100 Hl_KMAQ^2RcA73C57`gaA1
I]CP1n@]cD98:Uc]2Lja7H1
R2
!s105 DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001.sv
R61
R5
r1
!s85 0
31
Z63 !s108 1587442223.000000
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_cmd_mux_001
vDE10_Standard_QSYS_mm_interconnect_0_cmd_mux_003
R14
R62
!i10b 1
!s100 2ho_@LbP6hA`JH8jhD<L50
IFcaiC`<BdlU;bT@S8[aQ40
R2
!s105 DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_003_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_003.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_003.sv
R61
R5
r1
!s85 0
31
R63
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_003.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_003.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_cmd_mux_003
vDE10_Standard_QSYS_mm_interconnect_0_router
R14
Z64 !s110 1587442226
!i10b 1
!s100 ]W9^;MSO;<ok`?jhUd:JS3
Iz:JL>z:Q_Y545AFGI6n4b3
R2
Z65 !s105 DE10_Standard_QSYS_mm_interconnect_0_router_sv_unit
S1
R0
R3
Z66 8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv
Z67 FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv
Z68 L0 84
R5
r1
!s85 0
31
R28
Z69 !s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv|
Z70 !s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_router
vDE10_Standard_QSYS_mm_interconnect_0_router_001
R14
R64
!i10b 1
!s100 BZe`K6A8mlV6D_be6S_j33
IX?Q@KfM^80:AOIS?AQ:Ma2
R2
Z71 !s105 DE10_Standard_QSYS_mm_interconnect_0_router_001_sv_unit
S1
R0
R3
Z72 8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv
Z73 FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv
R68
R5
r1
!s85 0
31
R28
Z74 !s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv|
Z75 !s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_router_001
vDE10_Standard_QSYS_mm_interconnect_0_router_001_default_decode
R14
R64
!i10b 1
!s100 <GjQLSCh3V_XGgfJ`3:8:0
IQE::K=iPcNjeNcnDWA;5I1
R2
R71
S1
R0
R3
R72
R73
Z76 L0 45
R5
r1
!s85 0
31
R28
R74
R75
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_router_001_default_decode
vDE10_Standard_QSYS_mm_interconnect_0_router_004
R14
R64
!i10b 1
!s100 i?Te@3cZBk17ENLXX1n;i1
INdLncQ::^NdlWjZ7Qi<OB0
R2
Z77 !s105 DE10_Standard_QSYS_mm_interconnect_0_router_004_sv_unit
S1
R0
R3
Z78 8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv
Z79 FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv
R68
R5
r1
!s85 0
31
R28
Z80 !s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv|
Z81 !s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_router_004
vDE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode
R14
R64
!i10b 1
!s100 <Ree_WABPaaLG2;>kdG4m3
IHlM4fZJLg3NZzW1bA0C^K0
R2
R77
S1
R0
R3
R78
R79
R76
R5
r1
!s85 0
31
R28
R80
R81
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_router_004_default_decode
vDE10_Standard_QSYS_mm_interconnect_0_router_005
R14
R64
!i10b 1
!s100 A0YMdE?dGQjV^h`_KEbk12
I?QK<HIH3VHdT<>Xm;HWLM0
R2
Z82 !s105 DE10_Standard_QSYS_mm_interconnect_0_router_005_sv_unit
S1
R0
R3
Z83 8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_005.sv
Z84 FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_005.sv
R68
R5
r1
!s85 0
31
R28
Z85 !s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_005.sv|
Z86 !s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_005.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_router_005
vDE10_Standard_QSYS_mm_interconnect_0_router_005_default_decode
R14
R64
!i10b 1
!s100 1E2nUVN:3F<VgNN@F0NEz3
IgEnd[;^A2eoz_1imGM:600
R2
R82
S1
R0
R3
R83
R84
R76
R5
r1
!s85 0
31
R28
R85
R86
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_router_005_default_decode
vDE10_Standard_QSYS_mm_interconnect_0_router_006
R14
R64
!i10b 1
!s100 _EHE=Wb9_4QV>YM6MCQQ?3
IVF[zNJ<_NGgYV<OknC=5f0
R2
Z87 !s105 DE10_Standard_QSYS_mm_interconnect_0_router_006_sv_unit
S1
R0
R3
Z88 8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_006.sv
Z89 FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_006.sv
R68
R5
r1
!s85 0
31
R28
Z90 !s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_006.sv|
Z91 !s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_006.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_router_006
vDE10_Standard_QSYS_mm_interconnect_0_router_006_default_decode
R14
R64
!i10b 1
!s100 5VPc5V6N_aES^;7[G<R701
IMZT<Yk^FI5cUG2zo[MaV]0
R2
R87
S1
R0
R3
R88
R89
R76
R5
r1
!s85 0
31
R28
R90
R91
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_router_006_default_decode
vDE10_Standard_QSYS_mm_interconnect_0_router_007
R14
R1
!i10b 1
!s100 8D<M[49OR3eN=lRl?IX_i1
IKVJU`8HGgIe6lJfIL>`6a3
R2
Z92 !s105 DE10_Standard_QSYS_mm_interconnect_0_router_007_sv_unit
S1
R0
R3
Z93 8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv
Z94 FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv
R68
R5
r1
!s85 0
31
R6
Z95 !s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv|
Z96 !s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_router_007
vDE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode
R14
R1
!i10b 1
!s100 L;9j4]0W3JKHK[8R_n=Fl2
Ikl6f9>7oOdTMo1gM:JUf<2
R2
R92
S1
R0
R3
R93
R94
R76
R5
r1
!s85 0
31
R6
R95
R96
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_router_007_default_decode
vDE10_Standard_QSYS_mm_interconnect_0_router_009
R14
R1
!i10b 1
!s100 nIaIO56O:k8G;KdK7oNg<3
I`8ki:O6[bHGaKnL0=Wa263
R2
Z97 !s105 DE10_Standard_QSYS_mm_interconnect_0_router_009_sv_unit
S1
R0
R3
Z98 8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_009.sv
Z99 FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_009.sv
R68
R5
r1
!s85 0
31
R6
Z100 !s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_009.sv|
Z101 !s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_009.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_router_009
vDE10_Standard_QSYS_mm_interconnect_0_router_009_default_decode
R14
R1
!i10b 1
!s100 Bn<OY;e[jn>:]Q@:8mNWP1
IVJTo[B4MX[C6ZdUzl7>lm0
R2
R97
S1
R0
R3
R98
R99
R76
R5
r1
!s85 0
31
R6
R100
R101
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_router_009_default_decode
vDE10_Standard_QSYS_mm_interconnect_0_router_default_decode
R14
R64
!i10b 1
!s100 >^P_b8?jBo73NAme<ETQ52
I1f`31NJCaF4Q5fZUUX`=33
R2
R65
S1
R0
R3
R66
R67
R76
R5
r1
!s85 0
31
R28
R69
R70
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_router_default_decode
vDE10_Standard_QSYS_mm_interconnect_0_rsp_demux
R14
R62
!i10b 1
!s100 2eRaV7Wie_Ve?[^>0<kHd2
IEg@Ia6EE70E;fm37AzK[S1
R2
!s105 DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux.sv
R60
R5
r1
!s85 0
31
R63
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_rsp_demux
vDE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001
R14
R62
!i10b 1
!s100 :G_[KRd8CJe1?jj>LR8=40
IC`ZVb436ji_8W2RibnLHG2
R2
!s105 DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001.sv
R60
R5
r1
!s85 0
31
R63
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_rsp_demux_001
vDE10_Standard_QSYS_mm_interconnect_0_rsp_mux
R14
R62
!i10b 1
!s100 FChIbWf3lHJ9R1f7CzR;J1
I0nkM9Ae2BUNMkM`mzACj^0
R2
!s105 DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux.sv
R61
R5
r1
!s85 0
31
R63
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_rsp_mux
vDE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001
R14
R62
!i10b 1
!s100 6[[BSPTgHlHKKHQG1JUJ83
IkggN8[j=0PP1j3H5z^>571
R2
!s105 DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001.sv
R61
R5
r1
!s85 0
31
R63
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_rsp_mux_001
vDE10_Standard_QSYS_mm_interconnect_0_rsp_mux_004
R14
R19
!i10b 1
!s100 aFNEHPo9Q`nALOkO`:BB01
I7mb34Xd:FO@7T?9`<7zHl1
R2
!s105 DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_004_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_004.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_004.sv
R61
R5
r1
!s85 0
31
R23
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_004.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_004.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_rsp_mux_004
vDE10_Standard_QSYS_mm_interconnect_0_rsp_mux_005
R14
R19
!i10b 1
!s100 eZ@lzg4IlRE_Ji;b0<[@G3
I?9IJ?MWQgN60_0n8e6[9_2
R2
!s105 DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_005_sv_unit
S1
R0
R3
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_005.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_005.sv
R61
R5
r1
!s85 0
31
R23
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_005.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_005.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_mm_interconnect_0_rsp_mux_005
vDE10_Standard_QSYS_nios2_gen2_0
R50
!i10b 1
!s100 2_>UQ<?OYc4?6SE89gX4P3
IW7b<RScHm^PE[M25l3e8H3
R2
R0
w1587416052
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0.v
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0.v
L0 9
R5
r1
!s85 0
31
R51
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0.v|
!i113 1
R7
R8
R9
n@d@e10_@standard_@q@s@y@s_nios2_gen2_0
vDE10_Standard_QSYS_nios2_gen2_0_custom_instruction_master_comb_xconnect
R14
R15
!i10b 1
!s100 >:WZOajQg34egD47L@nOf0
IS>ldROcNXeL7PVL8o2L251
R2
!s105 DE10_Standard_QSYS_nios2_gen2_0_custom_instruction_master_comb_xconnect_sv_unit
S1
R0
R11
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv
L0 27
R5
r1
!s85 0
31
R16
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv|
!s90 -reportprogress|300|-sv|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv|
!i113 1
R17
R18
R9
n@d@e10_@standard_@q@s@y@s_nios2_gen2_0_custom_instruction_master_comb_xconnect
vDE10_Standard_QSYS_onchip_memory2
R50
!i10b 1
!s100 19gDkzD[HPhjJo9?BV@mU1
I8:V;WO?Di7CYED0BOJ1ol3
R2
R0
Z102 w1587416053
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v
R4
R5
r1
!s85 0
31
Z103 !s108 1587442220.000000
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v|
!s90 -reportprogress|300|-vlog01compat|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v|
!i113 1
R7
R8
R9
n@d@e10_@standard_@q@s@y@s_onchip_memory2
vDE10_Standard_QSYS_pll
Z104 !s110 1587442220
!i10b 1
!s100 F6_<zQ@ac<RZ7a70zcJfD1
Ic9z]i_fPSJZmd`091FPKD1
R2
R0
R102
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v
L0 2
R5
r1
!s85 0
31
R103
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v|
!i113 1
R7
R8
R9
n@d@e10_@standard_@q@s@y@s_pll
vDE10_Standard_QSYS_pll_0
R104
!i10b 1
!s100 lWC[n40z]NaTM^_Yne6eL0
IA627Dh9cH5P_NlB3c>:8c1
R2
R0
R102
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v
L0 2
R5
r1
!s85 0
31
R103
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v|
!i113 1
R7
R8
R9
n@d@e10_@standard_@q@s@y@s_pll_0
vDE10_Standard_QSYS_sdram
R104
!i10b 1
!s100 ;UQn]Gh<ddce_l:SA[I:J0
IDh;dZ71ZXiHbXCQTk71Wg1
R2
R0
Z105 w1587416054
Z106 8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v
Z107 FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v
L0 159
R5
r1
!s85 0
31
R103
Z108 !s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v|
Z109 !s90 -reportprogress|300|-vlog01compat|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v|
!i113 1
R7
R8
R9
n@d@e10_@standard_@q@s@y@s_sdram
vDE10_Standard_QSYS_sdram_input_efifo_module
R104
!i10b 1
!s100 7KZ4<DLSLdmcOMXj<SBm;2
InJccVPDXi?z03WUhC]XUZ2
R2
R0
R105
R106
R107
R4
R5
r1
!s85 0
31
R103
R108
R109
!i113 1
R7
R8
R9
n@d@e10_@standard_@q@s@y@s_sdram_input_efifo_module
vDE10_Standard_QSYS_sysid_qsys
R104
!i10b 1
!s100 e<JO?U:ckUG<a<BDS93i51
ILSQGET:JKRed2I`KYWliK3
R2
R0
R105
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sysid_qsys.v
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sysid_qsys.v
R27
R5
r1
!s85 0
31
R103
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sysid_qsys.v|
!s90 -reportprogress|300|-vlog01compat|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sysid_qsys.v|
!i113 1
R7
R8
R9
n@d@e10_@standard_@q@s@y@s_sysid_qsys
vDE10_Standard_QSYS_timer
R104
!i10b 1
!s100 YAFd_176KB_Pa[9`UePmF1
ISV_Im4HiS1U1A76[Ulznm2
R2
R0
R105
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_timer.v
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_timer.v
R4
R5
r1
!s85 0
31
R103
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_timer.v|
!s90 -reportprogress|300|-vlog01compat|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_timer.v|
!i113 1
R7
R8
R9
n@d@e10_@standard_@q@s@y@s_timer
vDE10_Standard_QSYS_timestamp_timer
R104
!i10b 1
!s100 Si]hO89k`c]o^C0MY`OBM0
ImB]]aBNIYgjPWca>=RRkB3
R2
R0
R11
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_timestamp_timer.v
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_timestamp_timer.v
R4
R5
r1
!s85 0
31
R103
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_timestamp_timer.v|
!s90 -reportprogress|300|-vlog01compat|-work|DE10_Standard_QSYS|+incdir+C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_timestamp_timer.v|
!i113 1
R7
R8
R9
n@d@e10_@standard_@q@s@y@s_timestamp_timer
Elutforward
R52
R45
R34
R35
R0
Z110 8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/lutForward.vhd
Z111 FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/lutForward.vhd
l0
L15
VGO6j3087W96eF?7cM?4oR2
!s100 DAGfI_3;R835L1fG>[RC?1
R38
31
R39
!i10b 1
R16
Z112 !s90 -reportprogress|300|-93|-work|DE10_Standard_QSYS|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/lutForward.vhd|
Z113 !s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/lutForward.vhd|
!i113 1
R43
R44
Aa_custominstruction
R45
R34
R35
DEx4 work 10 lutforward 0 22 GO6j3087W96eF?7cM?4oR2
l63
L39
Vei4bV_70=20`zWL5`l9QU3
!s100 SaaO1cdo>a7>a;GSdWg]C2
R38
31
R39
!i10b 1
R16
R112
R113
!i113 1
R43
R44
Evga
R31
DPx3 lpm 14 lpm_components 0 22 BZZBj]8LhndN7CkCjD@L`2
R32
R33
R34
R35
R0
8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd
FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd
l0
L9
VQKbZFFn87bO0da0eTOTe@2
!s100 R;TnzjenPFm1dNbT5;MiA3
R38
31
R39
!i10b 1
R40
!s90 -reportprogress|300|-93|-work|DE10_Standard_QSYS|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd|
!s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd|
!i113 1
R43
R44
