
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.389731                       # Number of seconds simulated
sim_ticks                                389731046166                       # Number of ticks simulated
final_tick                               722756487033                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 227042                       # Simulator instruction rate (inst/s)
host_op_rate                                   227042                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29495123                       # Simulator tick rate (ticks/s)
host_mem_usage                                2353588                       # Number of bytes of host memory used
host_seconds                                 13213.41                       # Real time elapsed on the host
sim_insts                                  3000000006                       # Number of instructions simulated
sim_ops                                    3000000006                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        44864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      8178816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8223680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        44864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4198464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4198464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       127794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              128495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         65601                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              65601                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       115115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     20985795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              21100911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       115115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           115115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        10772721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10772721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        10772721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       115115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     20985795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             31873632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      128495                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                      65601                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    128495                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                    65601                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                    8223680                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                 4198464                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd              8223680                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr              4198464                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                    142                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                5313                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                4749                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                4171                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                5084                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                4154                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                6850                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               12737                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               14572                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               17787                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               14883                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10               8098                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11               7207                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12               6761                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13               5601                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14               5164                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15               5222                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                3349                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                3296                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                2972                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                2916                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                2771                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                3641                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                4746                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                5567                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                6546                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                6567                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10               4473                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11               4258                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12               3937                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13               3713                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14               3558                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15               3291                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  389329138476                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                128495                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                65601                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  109471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    2567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                    2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                    2853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                    2853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                    2853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                    2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                    2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                    2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                    2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                    2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    342.476296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.089612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   697.646933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65        16317     45.13%     45.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129         5356     14.81%     59.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193         3046      8.43%     68.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257         1604      4.44%     72.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         1236      3.42%     76.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         1254      3.47%     79.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449          913      2.53%     82.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513          763      2.11%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577          632      1.75%     86.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641          464      1.28%     87.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705          388      1.07%     88.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769          325      0.90%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833          342      0.95%     90.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897          267      0.74%     91.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961          260      0.72%     91.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025          236      0.65%     92.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089          245      0.68%     93.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153          285      0.79%     93.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217          207      0.57%     94.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281          195      0.54%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345          140      0.39%     95.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409          127      0.35%     95.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473          264      0.73%     96.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537          199      0.55%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601           96      0.27%     97.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665          100      0.28%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729           45      0.12%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793           66      0.18%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857           44      0.12%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921           29      0.08%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985           27      0.07%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049           31      0.09%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113           28      0.08%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177           31      0.09%     98.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241           13      0.04%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305           28      0.08%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369           20      0.06%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433           16      0.04%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497            9      0.02%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561           15      0.04%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625           12      0.03%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689           11      0.03%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753            7      0.02%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817           10      0.03%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881            8      0.02%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945           10      0.03%     98.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009            6      0.02%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073           14      0.04%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137            4      0.01%     98.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201            7      0.02%     98.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265            7      0.02%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329            6      0.02%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393            9      0.02%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457            9      0.02%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521            1      0.00%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585            7      0.02%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649            9      0.02%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713            6      0.02%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777            5      0.01%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841            7      0.02%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905            5      0.01%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969            2      0.01%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033            1      0.00%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097            3      0.01%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161            4      0.01%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225           16      0.04%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289           26      0.07%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353            7      0.02%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417            7      0.02%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545            1      0.00%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609            4      0.01%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673            4      0.01%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737            4      0.01%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801            3      0.01%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865            2      0.01%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929            9      0.02%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993            4      0.01%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057            1      0.00%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121            8      0.02%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185            2      0.01%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249            6      0.02%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313            8      0.02%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377            2      0.01%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505            2      0.01%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569            4      0.01%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633            2      0.01%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697            3      0.01%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761            1      0.00%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825            4      0.01%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889            3      0.01%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953            4      0.01%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017            5      0.01%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081           11      0.03%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145           39      0.11%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209           34      0.09%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273            1      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337            1      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401            7      0.02%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465            1      0.00%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529            2      0.01%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593            1      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657            1      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721            1      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913            3      0.01%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041            4      0.01%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105            1      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297            2      0.01%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361            1      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425            3      0.01%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553            3      0.01%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617            2      0.01%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681            2      0.01%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745            3      0.01%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809           32      0.09%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129            1      0.00%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193           17      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8384-8385            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8576-8577            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8960-8961            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9024-9025            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9152-9153            2      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36154                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   1068155836                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat              3796772086                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                  641765000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                2086851250                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      8322.02                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  16258.69                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                29580.70                       # Average memory access latency
system.mem_ctrls.avgRdBW                        21.10                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        10.77                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                21.10                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                10.77                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.25                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.01                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      12.66                       # Average write queue length over time
system.mem_ctrls.readRowHits                   111173                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   46622                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.07                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    2005858.64                       # Average gap between requests
system.membus.throughput                     31873632                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               74736                       # Transaction distribution
system.membus.trans_dist::ReadResp              74736                       # Transaction distribution
system.membus.trans_dist::Writeback             65601                       # Transaction distribution
system.membus.trans_dist::ReadExReq             53759                       # Transaction distribution
system.membus.trans_dist::ReadExResp            53759                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       322591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 322591                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     12422144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            12422144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               12422144                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           239395032                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          409320227                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        56784098                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     53111237                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      2916371                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     36552701                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        34884941                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.437382                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          895604                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         2971                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            579410435                       # DTB read hits
system.switch_cpus.dtb.read_misses             914998                       # DTB read misses
system.switch_cpus.dtb.read_acv                     3                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        580325433                       # DTB read accesses
system.switch_cpus.dtb.write_hits           228807003                       # DTB write hits
system.switch_cpus.dtb.write_misses            154324                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       228961327                       # DTB write accesses
system.switch_cpus.dtb.data_hits            808217438                       # DTB hits
system.switch_cpus.dtb.data_misses            1069322                       # DTB misses
system.switch_cpus.dtb.data_acv                     3                       # DTB access violations
system.switch_cpus.dtb.data_accesses        809286760                       # DTB accesses
system.switch_cpus.itb.fetch_hits           163608064                       # ITB hits
system.switch_cpus.itb.fetch_misses              3443                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       163611507                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   14                       # Number of system calls
system.switch_cpus.numCycles               1170364156                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    327076077                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2129678664                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            56784098                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     35780545                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             287030874                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        15746099                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      533268220                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          205                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        27241                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         163608064                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1998654                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1159916039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.836063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.291257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        872885165     75.25%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          4259092      0.37%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          5916552      0.51%     76.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          3957799      0.34%     76.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          6623885      0.57%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         12076600      1.04%     78.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          7968155      0.69%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2804727      0.24%     79.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        243424064     20.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1159916039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.048518                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.819672                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        387909333                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     473953553                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         283082637                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       2468736                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       12501779                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      2747024                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         11657                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2119276441                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         32175                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       12501779                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        418683940                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       243154349                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         6206                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         254399506                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     231170258                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2110378192                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           842                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       39226368                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents     186372167                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1822638532                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3315336436                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    773527964                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   2541808472                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1732015272                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         90623208                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          396                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         520480096                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    587516807                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    231078592                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    135003626                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     17658203                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2092454051                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          113                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2055861937                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       798130                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     91562162                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     69538292                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           67                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1159916039                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.772423                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.581876                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    292832725     25.25%     25.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    292090787     25.18%     50.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    239354278     20.64%     71.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    167385027     14.43%     85.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     97398892      8.40%     93.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     44046200      3.80%     97.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     17940601      1.55%     99.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      5502893      0.47%     99.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      3364636      0.29%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1159916039                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5640191      0.51%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        198928      0.02%      0.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp           157      0.00%      0.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult    457658888     41.16%     41.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv     369818113     33.26%     74.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt    274102844     24.65%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3516681      0.32%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        895068      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          128      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     436907393     21.25%     21.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       175740      0.01%     21.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     21.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    420115405     20.44%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      5587383      0.27%     41.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       558564      0.03%     41.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    322670131     15.70%     57.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     29487559      1.43%     59.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt     28925524      1.41%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    582236738     28.32%     88.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    229197372     11.15%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2055861937                       # Type of FU issued
system.switch_cpus.iq.rate                   1.756600                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt          1111830870                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.540810                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2234244983                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    621718326                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    524542749                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   4150023927                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   1562367865                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses   1520205265                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      540704973                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      2626987706                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     91672531                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     25373004                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        10759                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        70788                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      3703093                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        61179                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       12501779                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        35562380                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      10522374                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2095391664                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1139718                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     587516807                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    231078592                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           84                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        8515978                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         13682                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        70788                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1713660                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1566592                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      3280252                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2052267398                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     580325985                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3594536                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               2937500                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            809287312                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         46859164                       # Number of branches executed
system.switch_cpus.iew.exec_stores          228961327                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.753529                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2046965454                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2044748014                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1482752510                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1869292567                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.747104                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.793216                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     86876985                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           46                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2904739                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1147414260                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.745179                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.736158                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    674123314     58.75%     58.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    119055137     10.38%     69.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     59274240      5.17%     74.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     52580136      4.58%     78.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     35803002      3.12%     82.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     40105809      3.50%     85.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     26020653      2.27%     87.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     16381838      1.43%     89.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    124070131     10.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1147414260                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2002442910                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2002442910                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              789519272                       # Number of memory references committed
system.switch_cpus.commit.loads             562143784                       # Number of loads committed
system.switch_cpus.commit.membars                  16                       # Number of memory barriers committed
system.switch_cpus.commit.branches           41279967                       # Number of branches committed
system.switch_cpus.commit.fp_insts         1514954274                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1195537332                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       680125                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     124070131                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3109751244                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4191180138                       # The number of ROB writes
system.switch_cpus.timesIdled                  144241                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                10448117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000005                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000005                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000005                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.585182                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.585182                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.708870                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.708870                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1439904721                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       471699326                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1788865770                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes       1299312201                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          814819                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             96                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              3508                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1074                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.026764                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008194                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  760646299                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  401112157                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         1949112.204643                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         1065120.000022                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          3014232.204666                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 150                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 150                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 5070975.326667                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 2674081.046667                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.654737                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.345263                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            6074.687706                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1       161100                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2       161100                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1           40                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1        157155                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2         159177                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1     19342505                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2     19340523                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1     0.266667                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    106761                       # number of replacements
system.l2.tags.tagsinuse                 128694.062795                       # Cycle average of tags in use
system.l2.tags.total_refs                    10529290                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    236046                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     44.606941                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    101032.360718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   431.688382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 17213.119943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        205.893439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       9811.000312                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.770816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.003294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.131326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.074852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981858                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data      5372206                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 5372206                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          3376503                       # number of Writeback hits
system.l2.Writeback_hits::total               3376503                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       288404                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                288404                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data       5660610                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5660610                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data      5660610                       # number of overall hits
system.l2.overall_hits::total                 5660610                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          701                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        74035                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 74736                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        53759                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               53759                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          701                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       127794                       # number of demand (read+write) misses
system.l2.demand_misses::total                 128495                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          701                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       127794                       # number of overall misses
system.l2.overall_misses::total                128495                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     50846666                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   4187602443                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4238449109                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   3459637722                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3459637722                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     50846666                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   7647240165                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7698086831                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     50846666                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   7647240165                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7698086831                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          701                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      5446241                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             5446942                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      3376503                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           3376503                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       342163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            342163                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          701                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      5788404                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5789105                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          701                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      5788404                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5789105                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.013594                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.013721                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.157115                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.157115                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.022078                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.022196                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.022078                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.022196                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 72534.473609                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 56562.469683                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 56712.282019                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 64354.577317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 64354.577317                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 72534.473609                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 59840.369384                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59909.621627                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 72534.473609                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 59840.369384                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59909.621627                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                65601                       # number of writebacks
system.l2.writebacks::total                     65601                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          701                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        74035                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            74736                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        53759                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          53759                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          701                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       127794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            128495                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          701                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       127794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           128495                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     45482908                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   3617164977                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3662647885                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   3045643152                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3045643152                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     45482908                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   6662808129                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6708291037                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     45482908                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   6662808129                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6708291037                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.013594                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.013721                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.157115                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.157115                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.022078                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.022196                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.022078                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.022196                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 64882.893010                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 48857.499520                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49007.812634                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 56653.642218                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 56653.642218                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 64882.893010                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 52137.096648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 52206.630896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 64882.893010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 52137.096648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 52206.630896                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1505137755                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            5446942                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5446942                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          3376503                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           342163                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          342163                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14953311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14954713                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    586554048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          586598912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             586598912                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         5300898462                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            819826                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5800967510                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2170439898                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 9970275.425380                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  9970275.425380                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                95                       # number of replacements
system.cpu.icache.tags.tagsinuse          3054.629175                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1163677460                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3361                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          346229.532877                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   455.654794                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  2598.974380                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.111244                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.634515                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.745759                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    163607065                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       163607065                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    163607065                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        163607065                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    163607065                       # number of overall hits
system.cpu.icache.overall_hits::total       163607065                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          999                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           999                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          999                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            999                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          999                       # number of overall misses
system.cpu.icache.overall_misses::total           999                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     69846464                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69846464                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     69846464                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69846464                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     69846464                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69846464                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    163608064                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    163608064                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    163608064                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    163608064                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    163608064                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    163608064                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 69916.380380                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69916.380380                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 69916.380380                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69916.380380                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 69916.380380                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69916.380380                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          974                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           44                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          974                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           44                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          298                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          298                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          298                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          298                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          298                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          298                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          701                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          701                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          701                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          701                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          701                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          701                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     51555080                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51555080                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     51555080                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51555080                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     51555080                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51555080                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73545.049929                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73545.049929                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 73545.049929                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73545.049929                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 73545.049929                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73545.049929                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1257                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           37                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.306885                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.009033                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1008980606                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          163593597                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 31839900.466654                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 5350035.995241                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  37189936.461895                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          541                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          541                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 1865028.846580                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 302391.121996                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.860483                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.139517                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     234.410122                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1        20017                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2        20017                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1       172660                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1       487360                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2       660020                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1      1535899                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2      1535899                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1   319.149723                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           5437593                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2931.336505                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           700043245                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5440432                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            128.674202                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  2928.740822                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     2.595683                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.715025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000634                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.715658                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    469048505                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       469048505                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    225787814                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      225787814                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           10                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    694836319                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        694836319                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    694836319                       # number of overall hits
system.cpu.dcache.overall_hits::total       694836319                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     18630993                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18630993                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1587654                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1587654                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     20218647                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       20218647                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     20218647                       # number of overall misses
system.cpu.dcache.overall_misses::total      20218647                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  97614644312                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  97614644312                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  30252089619                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  30252089619                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        34965                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        34965                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 127866733931                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 127866733931                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 127866733931                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 127866733931                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    487679498                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    487679498                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    227375468                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    227375468                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    715054966                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    715054966                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    715054966                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    715054966                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.038203                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038203                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.006983                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006983                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.411765                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.411765                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.028276                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028276                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.028276                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028276                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  5239.368847                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  5239.368847                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 19054.585961                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19054.585961                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  6324.198347                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  6324.198347                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  6324.198347                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  6324.198347                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       372232                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9099                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.909111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3376503                       # number of writebacks
system.cpu.dcache.writebacks::total           3376503                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     13184754                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     13184754                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1245496                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1245496                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     14430250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     14430250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     14430250                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     14430250                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      5446239                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5446239                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       342158                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       342158                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      5788397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5788397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      5788397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5788397                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  25203316024                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25203316024                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   4692744821                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4692744821                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        25641                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        25641                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  29896060845                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29896060845                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  29896060845                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29896060845                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.011168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001505                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001505                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.411765                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.411765                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.008095                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008095                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.008095                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008095                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  4627.655162                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  4627.655162                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 13715.139851                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13715.139851                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  5164.825572                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  5164.825572                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  5164.825572                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  5164.825572                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
