// Seed: 3891373233
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = 1;
  wire id_10;
  wire id_11;
  tri  id_12 = {1, 1};
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input wire id_3,
    input supply1 id_4,
    input wor id_5
);
  assign id_7#(.id_3(~1'b0)) = id_3 == 1;
  wire id_8;
  module_0(
      id_8, id_7, id_7, id_8, id_7, id_7, id_8, id_7, id_7
  ); id_9(
      .id_0(1)
  );
endmodule
