# risc_v_core
RISC V core written in SystemVerilog and verified with UVM
