git clone --depth 1 --no-tags https://github.com/York-Xu2020/verilog_study.git f:/verilog_sva_gh_scraper/data/full_repos/476745467
git clone --depth 1 --no-tags https://github.com/andreapuia/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/467000947
git clone --depth 1 --no-tags https://github.com/NeverplayerMC/Laborator-TSC.git f:/verilog_sva_gh_scraper/data/full_repos/467010937
git clone --depth 1 --no-tags https://github.com/LuceaSzabin/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/467051520
git clone --depth 1 --no-tags https://github.com/minyilong/simple10GbaseR.git f:/verilog_sva_gh_scraper/data/full_repos/467823295
git clone --depth 1 --no-tags https://github.com/stefanz13/LAB.git f:/verilog_sva_gh_scraper/data/full_repos/468357821
git clone --depth 1 --no-tags https://github.com/mhung230/Multiphication-of-Floating-Point-Number.git f:/verilog_sva_gh_scraper/data/full_repos/489323469
git clone --depth 1 --no-tags https://github.com/zozo5085/Win-or-Tail-Decision-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/484760630
git clone --depth 1 --no-tags https://github.com/gary3123/HW3.git f:/verilog_sva_gh_scraper/data/full_repos/484821970
git clone --depth 1 --no-tags https://github.com/AlessandroZanatta/Hardware-Embedded-Security.git f:/verilog_sva_gh_scraper/data/full_repos/489365201
git clone --depth 1 --no-tags https://github.com/tyleryouk/updowncounter.git f:/verilog_sva_gh_scraper/data/full_repos/488059228
git clone --depth 1 --no-tags https://github.com/Logan-M-51/TCES-330-Project.git f:/verilog_sva_gh_scraper/data/full_repos/490915959
git clone --depth 1 --no-tags https://github.com/tyleryouk/gateinstantiation.git f:/verilog_sva_gh_scraper/data/full_repos/488051486
git clone --depth 1 --no-tags https://github.com/ibnelwalid/ibex.git f:/verilog_sva_gh_scraper/data/full_repos/474947681
git clone --depth 1 --no-tags https://github.com/Khadija-Maryam/Verification_of-AHB-LITE-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/476126563
git clone --depth 1 --no-tags https://github.com/juliocrodri/FiFo-sysverilog.git f:/verilog_sva_gh_scraper/data/full_repos/473717293
git clone --depth 1 --no-tags https://github.com/Violet24K/ECE385-FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/473981925
git clone --depth 1 --no-tags https://github.com/Bella0916/0325_HW1.git f:/verilog_sva_gh_scraper/data/full_repos/473618861
git clone --depth 1 --no-tags https://github.com/arsbw2802/ECE385_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/481063033
git clone --depth 1 --no-tags https://github.com/UmerShahidengr/FP_Division.git f:/verilog_sva_gh_scraper/data/full_repos/480810626
git clone --depth 1 --no-tags https://github.com/olivamadrigal/DFT-in-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/484207134
git clone --depth 1 --no-tags https://github.com/feipenghhq/FPGA-SDRAM.git f:/verilog_sva_gh_scraper/data/full_repos/483476104
git clone --depth 1 --no-tags https://github.com/ZaferAttal/cv32e40p.git f:/verilog_sva_gh_scraper/data/full_repos/483243342
git clone --depth 1 --no-tags https://github.com/VoicuLiviu/Tsc.git f:/verilog_sva_gh_scraper/data/full_repos/467088844
git clone --depth 1 --no-tags https://github.com/Gharbaoui/learn-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/471103897
git clone --depth 1 --no-tags https://github.com/tallerditigales/lab3.git f:/verilog_sva_gh_scraper/data/full_repos/471053080
git clone --depth 1 --no-tags https://github.com/eden9209/router.git f:/verilog_sva_gh_scraper/data/full_repos/466783537
git clone --depth 1 --no-tags https://github.com/HaojiongZhang/SLC-3.git f:/verilog_sva_gh_scraper/data/full_repos/471035335
git clone --depth 1 --no-tags https://github.com/DragonPrime10/DES.git f:/verilog_sva_gh_scraper/data/full_repos/471157826
git clone --depth 1 --no-tags https://github.com/Viktorhs/Trabalho_5-Grupo-E-MicMic.git f:/verilog_sva_gh_scraper/data/full_repos/472106463
git clone --depth 1 --no-tags https://github.com/tsanyi0119/Hw02.git f:/verilog_sva_gh_scraper/data/full_repos/477262075
git clone --depth 1 --no-tags https://github.com/khadija-ali/AHB-Lite-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/476251495
git clone --depth 1 --no-tags https://github.com/albingomes/i2s_rcvr.git f:/verilog_sva_gh_scraper/data/full_repos/476565000
git clone --depth 1 --no-tags https://github.com/vj-sananda/open-source-formal.git f:/verilog_sva_gh_scraper/data/full_repos/474778735
git clone --depth 1 --no-tags https://github.com/mahparaiqbal18/AHB-LITE.git f:/verilog_sva_gh_scraper/data/full_repos/475621849
git clone --depth 1 --no-tags https://github.com/rcjng/JARchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/487133661
git clone --depth 1 --no-tags https://github.com/AditiPandey1999/intel-fpga-bbb-expt.git f:/verilog_sva_gh_scraper/data/full_repos/486224465
git clone --depth 1 --no-tags https://github.com/quswarabid/AHBLitePart2.git f:/verilog_sva_gh_scraper/data/full_repos/467396468
git clone --depth 1 --no-tags https://github.com/feilonghome/xilinx_exams.git f:/verilog_sva_gh_scraper/data/full_repos/482125142
git clone --depth 1 --no-tags https://github.com/ZaferAttal/cv32e40p_test.git f:/verilog_sva_gh_scraper/data/full_repos/482865383
git clone --depth 1 --no-tags https://github.com/OscarAraya18/CE3201-Laboratorio-3.git f:/verilog_sva_gh_scraper/data/full_repos/469174990
git clone --depth 1 --no-tags https://github.com/Lucas-fm1/dct.git f:/verilog_sva_gh_scraper/data/full_repos/470294550
git clone --depth 1 --no-tags https://github.com/SangTruongTan/Mock1_RMIT.git f:/verilog_sva_gh_scraper/data/full_repos/490499730
git clone --depth 1 --no-tags https://github.com/beatrizaf/Verificacao-Funcional.git f:/verilog_sva_gh_scraper/data/full_repos/481747976
git clone --depth 1 --no-tags https://github.com/jbates35/sv_guitar_filter.git f:/verilog_sva_gh_scraper/data/full_repos/468923947
git clone --depth 1 --no-tags https://github.com/Radecki226/FPGA-Jacobi.git f:/verilog_sva_gh_scraper/data/full_repos/488350265
git clone --depth 1 --no-tags https://github.com/yousei-github/EFDDCA.git f:/verilog_sva_gh_scraper/data/full_repos/477989466
git clone --depth 1 --no-tags https://github.com/vtkhatri/bids22.git f:/verilog_sva_gh_scraper/data/full_repos/478387580
git clone --depth 1 --no-tags https://github.com/phanendhar/DPRAM-SV-environment.git f:/verilog_sva_gh_scraper/data/full_repos/478411197
git clone --depth 1 --no-tags https://github.com/Kayagrp/8-bit-processor.git f:/verilog_sva_gh_scraper/data/full_repos/480286424
git clone --depth 1 --no-tags https://github.com/aoyin1106/valid_ready_handshake.git f:/verilog_sva_gh_scraper/data/full_repos/477238875
git clone --depth 1 --no-tags https://github.com/AleksaHeler/PNRS2-Projekat.git f:/verilog_sva_gh_scraper/data/full_repos/480359634
git clone --depth 1 --no-tags https://github.com/JUARSO/Lab4_VGA.git f:/verilog_sva_gh_scraper/data/full_repos/487678746
git clone --depth 1 --no-tags https://github.com/Lebedb/cross_bar.git f:/verilog_sva_gh_scraper/data/full_repos/471083665
git clone --depth 1 --no-tags https://github.com/varunsax12/Virtual_Channel_Router.git f:/verilog_sva_gh_scraper/data/full_repos/472179831
git clone --depth 1 --no-tags https://github.com/555Ivan/8-bitRISC-proc.git f:/verilog_sva_gh_scraper/data/full_repos/489592578
git clone --depth 1 --no-tags https://github.com/DedeGeorge/Laboratoare-TSC.git f:/verilog_sva_gh_scraper/data/full_repos/467000492
git clone --depth 1 --no-tags https://github.com/clauralu/Lab-TSC.git f:/verilog_sva_gh_scraper/data/full_repos/467053371
git clone --depth 1 --no-tags https://github.com/PopaLorena/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/467041705
git clone --depth 1 --no-tags https://github.com/BogdanAmariutei/Laborator-TSC.git f:/verilog_sva_gh_scraper/data/full_repos/467081293
git clone --depth 1 --no-tags https://github.com/SnowWong/i2c_vip.git f:/verilog_sva_gh_scraper/data/full_repos/479456708
git clone --depth 1 --no-tags https://github.com/Nekkit6/kyznechik.git f:/verilog_sva_gh_scraper/data/full_repos/473573537
git clone --depth 1 --no-tags https://github.com/Darcywantloli/Hierarchical-Design-of-3-8-decoder.git f:/verilog_sva_gh_scraper/data/full_repos/474820421
git clone --depth 1 --no-tags https://github.com/chasebastian/ECE-260C-HW1.git f:/verilog_sva_gh_scraper/data/full_repos/481832655
git clone --depth 1 --no-tags https://github.com/cw-johnson/SARADC5.git f:/verilog_sva_gh_scraper/data/full_repos/481367848
git clone --depth 1 --no-tags https://github.com/Shreyas-borse/4-tap-16-bit-unsigned-averaging-FIR-filter.git f:/verilog_sva_gh_scraper/data/full_repos/475732744
git clone --depth 1 --no-tags https://github.com/henrylin777/StringMatchingEngine.git f:/verilog_sva_gh_scraper/data/full_repos/475553131
git clone --depth 1 --no-tags https://github.com/AhmadNawaz-5/AHB-LITE-Protocol-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/476290059
git clone --depth 1 --no-tags https://github.com/acostillado/msg_parser.git f:/verilog_sva_gh_scraper/data/full_repos/474938894
git clone --depth 1 --no-tags https://github.com/Nymexis/2ASEI_Z_Buffer_2022.git f:/verilog_sva_gh_scraper/data/full_repos/488196633
git clone --depth 1 --no-tags https://github.com/mfkiwl/riscv-soc.git f:/verilog_sva_gh_scraper/data/full_repos/471268672
git clone --depth 1 --no-tags https://github.com/tomkuzma/7660_Assgnment_3.git f:/verilog_sva_gh_scraper/data/full_repos/472614610
git clone --depth 1 --no-tags https://github.com/MorgalNikita/coder-encoder.git f:/verilog_sva_gh_scraper/data/full_repos/472895655
git clone --depth 1 --no-tags https://github.com/Belinda900207/verilog0324_hw.git f:/verilog_sva_gh_scraper/data/full_repos/473675283
git clone --depth 1 --no-tags https://github.com/swetharajagopalan17/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/477713117
git clone --depth 1 --no-tags https://github.com/jmcandido/Codigos-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/477808667
git clone --depth 1 --no-tags https://github.com/kpmcc/verilator_sdl.git f:/verilog_sva_gh_scraper/data/full_repos/477832271
git clone --depth 1 --no-tags https://github.com/soreniac/desECEN3233.git f:/verilog_sva_gh_scraper/data/full_repos/474511207
git clone --depth 1 --no-tags https://github.com/el17ak/soc_fetal_ecg.git f:/verilog_sva_gh_scraper/data/full_repos/474067099
git clone --depth 1 --no-tags https://github.com/kashifminhas/UVM_PROJECT_AHB3_SLAVE.git f:/verilog_sva_gh_scraper/data/full_repos/474565870
git clone --depth 1 --no-tags https://github.com/Wishah-Naseer/PWM-peripheral.git f:/verilog_sva_gh_scraper/data/full_repos/468434910
git clone --depth 1 --no-tags https://github.com/JennToo/j2fam.git f:/verilog_sva_gh_scraper/data/full_repos/479487333
git clone --depth 1 --no-tags https://github.com/atticusrussell/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/481480656
git clone --depth 1 --no-tags https://github.com/lrayan7/project-a-microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/477072267
git clone --depth 1 --no-tags https://github.com/RehanEjaz/timer_peripheral_random_stimulus.git f:/verilog_sva_gh_scraper/data/full_repos/469436183
git clone --depth 1 --no-tags https://github.com/cemkayhan/odd_even_sort.git f:/verilog_sva_gh_scraper/data/full_repos/469046957
git clone --depth 1 --no-tags https://github.com/uki-a/ibex_alu_custom.git f:/verilog_sva_gh_scraper/data/full_repos/468588255
git clone --depth 1 --no-tags https://github.com/MorgalNikita/cross_bar.git f:/verilog_sva_gh_scraper/data/full_repos/469517828
git clone --depth 1 --no-tags https://github.com/dbids/fir_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/490512484
git clone --depth 1 --no-tags https://github.com/wruggeri/hdl_designs.git f:/verilog_sva_gh_scraper/data/full_repos/480384522
git clone --depth 1 --no-tags https://github.com/AlExx1022/Win-Tail-Decision-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/484910208
git clone --depth 1 --no-tags https://github.com/TylerGraham74/DLD-DES-Code-Breaker.git f:/verilog_sva_gh_scraper/data/full_repos/487080330
git clone --depth 1 --no-tags https://github.com/Wenlinhan/zcash-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/484508000
git clone --depth 1 --no-tags https://github.com/Ubuintu/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/487458138
git clone --depth 1 --no-tags https://github.com/razvanmartinescu/LaboratorTSC.git f:/verilog_sva_gh_scraper/data/full_repos/467040971
git clone --depth 1 --no-tags https://github.com/AndreeaCiuse/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/467086469
git clone --depth 1 --no-tags https://github.com/jnestor/mips_L_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/481659036
git clone --depth 1 --no-tags https://github.com/jnestor/mips_L_multi.git f:/verilog_sva_gh_scraper/data/full_repos/476308966
git clone --depth 1 --no-tags https://github.com/atondwalkar/matrix_processor.git f:/verilog_sva_gh_scraper/data/full_repos/481481317
git clone --depth 1 --no-tags https://github.com/LinYuMachi/EncodeDecodeISA.git f:/verilog_sva_gh_scraper/data/full_repos/490916821
