// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_close_timer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        rxEng2timer_setCloseTimer_V_V_dout,
        rxEng2timer_setCloseTimer_V_V_empty_n,
        rxEng2timer_setCloseTimer_V_V_read,
        closeTimer2stateTable_releaseS_din,
        closeTimer2stateTable_releaseS_full_n,
        closeTimer2stateTable_releaseS_write,
        ap_ce,
        rxEng2timer_setCloseTimer_V_V_blk_n,
        closeTimer2stateTable_releaseS_blk_n
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv36_8059682F0 = 36'b100000000101100101101000001011110000;
parameter    ap_const_lv36_0 = 36'b000000000000000000000000000000000000;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv16_64 = 16'b1100100;
parameter    ap_const_lv16_FFFF = 16'b1111111111111111;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv35_0 = 35'b00000000000000000000000000000000000;
parameter    ap_const_lv35_7FFFFFFFF = 35'b11111111111111111111111111111111111;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] rxEng2timer_setCloseTimer_V_V_dout;
input   rxEng2timer_setCloseTimer_V_V_empty_n;
output   rxEng2timer_setCloseTimer_V_V_read;
output  [15:0] closeTimer2stateTable_releaseS_din;
input   closeTimer2stateTable_releaseS_full_n;
output   closeTimer2stateTable_releaseS_write;
input   ap_ce;
output   rxEng2timer_setCloseTimer_V_V_blk_n;
output   closeTimer2stateTable_releaseS_blk_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng2timer_setCloseTimer_V_V_read;
reg closeTimer2stateTable_releaseS_write;
reg rxEng2timer_setCloseTimer_V_V_blk_n;
reg closeTimer2stateTable_releaseS_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_19;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
wire   [0:0] tmp_2_nbreadreq_fu_80_p3;
reg    ap_sig_bdd_53;
reg   [0:0] ct_waitForWrite_load_reg_257;
reg   [0:0] ap_reg_ppstg_ct_waitForWrite_load_reg_257_pp0_it1;
reg   [0:0] tmp_2_reg_261;
reg   [0:0] ap_reg_ppstg_tmp_2_reg_261_pp0_it1;
reg   [0:0] tmp_18_reg_280;
reg   [0:0] tmp_14_reg_284;
reg    ap_sig_bdd_76;
reg   [0:0] ct_waitForWrite = 1'b0;
reg   [15:0] ct_setSessionID_V = 16'b0000000000000000;
reg   [15:0] ct_prevSessionID_V = 16'b0000000000000000;
reg   [6:0] closeTimerTable_address0;
reg    closeTimerTable_ce0;
reg    closeTimerTable_we0;
wire   [35:0] closeTimerTable_d0;
wire   [35:0] closeTimerTable_q0;
wire   [6:0] closeTimerTable_address1;
reg    closeTimerTable_ce1;
reg    closeTimerTable_we1;
reg   [35:0] closeTimerTable_d1;
reg   [15:0] ct_currSessionID_V = 16'b0000000000000000;
reg   [15:0] tmp_V_2_reg_265;
reg   [15:0] ap_reg_ppstg_tmp_V_2_reg_265_pp0_it1;
reg   [6:0] closeTimerTable_addr_1_reg_270;
reg   [6:0] ap_reg_ppstg_closeTimerTable_addr_1_reg_270_pp0_it1;
wire   [0:0] tmp_fu_192_p2;
wire   [0:0] tmp_18_fu_221_p3;
wire   [0:0] tmp_14_fu_233_p2;
wire   [35:0] closeTimerTable_time_V_addr_s_fu_245_p5;
reg   [35:0] closeTimerTable_time_V_addr_s_reg_288;
wire   [63:0] tmp_12_fu_149_p1;
wire   [63:0] tmp_s_fu_198_p1;
wire   [15:0] tmp_13_fu_209_p2;
wire   [15:0] p_tmp_s_fu_166_p3;
wire   [15:0] tmp_16_fu_154_p2;
wire   [0:0] tmp_17_fu_160_p2;
wire   [34:0] tmp_19_fu_229_p1;
wire   [34:0] tmp_15_fu_239_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_118;
reg    ap_sig_bdd_155;
reg    ap_sig_bdd_24;
reg    ap_sig_bdd_263;
reg    ap_sig_bdd_85;
reg    ap_sig_bdd_50;


toe_probe_timer_probeTimerTable #(
    .DataWidth( 36 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
closeTimerTable_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( closeTimerTable_address0 ),
    .ce0( closeTimerTable_ce0 ),
    .we0( closeTimerTable_we0 ),
    .d0( closeTimerTable_d0 ),
    .q0( closeTimerTable_q0 ),
    .address1( closeTimerTable_address1 ),
    .ce1( closeTimerTable_ce1 ),
    .we1( closeTimerTable_we1 ),
    .d1( closeTimerTable_d1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76) | ~(ap_const_logic_1 == ap_ce)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_85) begin
        if (~(ct_waitForWrite == ap_const_lv1_0)) begin
            ct_prevSessionID_V <= tmp_13_fu_209_p2;
        end else if (ap_sig_bdd_118) begin
            ct_prevSessionID_V <= ct_currSessionID_V;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_85) begin
        if (ap_sig_bdd_155) begin
            ct_waitForWrite <= ap_const_lv1_0;
        end else if (ap_sig_bdd_50) begin
            ct_waitForWrite <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_ppstg_closeTimerTable_addr_1_reg_270_pp0_it1 <= closeTimerTable_addr_1_reg_270;
        ap_reg_ppstg_ct_waitForWrite_load_reg_257_pp0_it1 <= ct_waitForWrite_load_reg_257;
        ap_reg_ppstg_tmp_2_reg_261_pp0_it1 <= tmp_2_reg_261;
        ap_reg_ppstg_tmp_V_2_reg_265_pp0_it1 <= tmp_V_2_reg_265;
        ct_waitForWrite_load_reg_257 <= ct_waitForWrite;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ct_waitForWrite == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_2_nbreadreq_fu_80_p3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76)) & (ap_const_logic_1 == ap_ce))) begin
        closeTimerTable_addr_1_reg_270 <= tmp_12_fu_149_p1;
        tmp_V_2_reg_265 <= ct_currSessionID_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76)) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == ct_waitForWrite_load_reg_257) & (ap_const_lv1_0 == tmp_2_reg_261) & ~(ap_const_lv1_0 == tmp_18_fu_221_p3) & (ap_const_lv1_0 == tmp_14_fu_233_p2))) begin
        closeTimerTable_time_V_addr_s_reg_288 <= closeTimerTable_time_V_addr_s_fu_245_p5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ct_waitForWrite == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_2_nbreadreq_fu_80_p3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76)) & (ap_const_logic_1 == ap_ce))) begin
        ct_currSessionID_V <= p_tmp_s_fu_166_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ct_waitForWrite == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_80_p3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76)) & (ap_const_logic_1 == ap_ce))) begin
        ct_setSessionID_V <= rxEng2timer_setCloseTimer_V_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76)) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == ct_waitForWrite_load_reg_257) & (ap_const_lv1_0 == tmp_2_reg_261) & ~(ap_const_lv1_0 == tmp_18_fu_221_p3))) begin
        tmp_14_reg_284 <= tmp_14_fu_233_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76)) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == ct_waitForWrite_load_reg_257) & (ap_const_lv1_0 == tmp_2_reg_261))) begin
        tmp_18_reg_280 <= closeTimerTable_q0[ap_const_lv32_23];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ct_waitForWrite == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76)) & (ap_const_logic_1 == ap_ce))) begin
        tmp_2_reg_261 <= tmp_2_nbreadreq_fu_80_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_53 or ap_sig_bdd_76 or ap_ce)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76)) & (ap_const_logic_1 == ap_ce)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_53 or ap_sig_bdd_76 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76)) & (ap_const_logic_1 == ap_ce))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_19)
begin
    if (ap_sig_bdd_19) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// closeTimer2stateTable_releaseS_blk_n assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or closeTimer2stateTable_releaseS_full_n or ap_reg_ppstg_ct_waitForWrite_load_reg_257_pp0_it1 or ap_reg_ppstg_tmp_2_reg_261_pp0_it1 or tmp_18_reg_280 or tmp_14_reg_284)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_ct_waitForWrite_load_reg_257_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_2_reg_261_pp0_it1) & ~(ap_const_lv1_0 == tmp_18_reg_280) & ~(ap_const_lv1_0 == tmp_14_reg_284))) begin
        closeTimer2stateTable_releaseS_blk_n = closeTimer2stateTable_releaseS_full_n;
    end else begin
        closeTimer2stateTable_releaseS_blk_n = ap_const_logic_1;
    end
end

/// closeTimer2stateTable_releaseS_write assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_53 or ap_reg_ppstg_ct_waitForWrite_load_reg_257_pp0_it1 or ap_reg_ppstg_tmp_2_reg_261_pp0_it1 or tmp_18_reg_280 or tmp_14_reg_284 or ap_sig_bdd_76 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_ct_waitForWrite_load_reg_257_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_2_reg_261_pp0_it1) & ~(ap_const_lv1_0 == tmp_18_reg_280) & ~(ap_const_lv1_0 == tmp_14_reg_284) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76)) & (ap_const_logic_1 == ap_ce))) begin
        closeTimer2stateTable_releaseS_write = ap_const_logic_1;
    end else begin
        closeTimer2stateTable_releaseS_write = ap_const_logic_0;
    end
end

/// closeTimerTable_address0 assign process. ///
always @ (tmp_12_fu_149_p1 or tmp_s_fu_198_p1 or ap_sig_bdd_118 or ap_sig_bdd_155 or ap_sig_bdd_24)
begin
    if (ap_sig_bdd_24) begin
        if (ap_sig_bdd_155) begin
            closeTimerTable_address0 = tmp_s_fu_198_p1;
        end else if (ap_sig_bdd_118) begin
            closeTimerTable_address0 = tmp_12_fu_149_p1;
        end else begin
            closeTimerTable_address0 = 'bx;
        end
    end else begin
        closeTimerTable_address0 = 'bx;
    end
end

/// closeTimerTable_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it2 or tmp_2_nbreadreq_fu_80_p3 or ap_sig_bdd_53 or ap_sig_bdd_76 or ap_ce or ct_waitForWrite or tmp_fu_192_p2)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76)) & (ap_const_logic_1 == ap_ce) & ~(ct_waitForWrite == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_fu_192_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ct_waitForWrite == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_2_nbreadreq_fu_80_p3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76)) & (ap_const_logic_1 == ap_ce)))) begin
        closeTimerTable_ce0 = ap_const_logic_1;
    end else begin
        closeTimerTable_ce0 = ap_const_logic_0;
    end
end

/// closeTimerTable_ce1 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_53 or ap_reg_ppstg_ct_waitForWrite_load_reg_257_pp0_it1 or ap_reg_ppstg_tmp_2_reg_261_pp0_it1 or tmp_18_reg_280 or tmp_14_reg_284 or ap_sig_bdd_76 or ap_ce)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_ct_waitForWrite_load_reg_257_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_2_reg_261_pp0_it1) & ~(ap_const_lv1_0 == tmp_18_reg_280) & ~(ap_const_lv1_0 == tmp_14_reg_284) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76)) & (ap_const_logic_1 == ap_ce)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_ct_waitForWrite_load_reg_257_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_2_reg_261_pp0_it1) & ~(ap_const_lv1_0 == tmp_18_reg_280) & (ap_const_lv1_0 == tmp_14_reg_284) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76)) & (ap_const_logic_1 == ap_ce)))) begin
        closeTimerTable_ce1 = ap_const_logic_1;
    end else begin
        closeTimerTable_ce1 = ap_const_logic_0;
    end
end

/// closeTimerTable_d1 assign process. ///
always @ (tmp_14_reg_284 or closeTimerTable_time_V_addr_s_reg_288 or ap_sig_bdd_263)
begin
    if (ap_sig_bdd_263) begin
        if (~(ap_const_lv1_0 == tmp_14_reg_284)) begin
            closeTimerTable_d1 = ap_const_lv36_0;
        end else if ((ap_const_lv1_0 == tmp_14_reg_284)) begin
            closeTimerTable_d1 = closeTimerTable_time_V_addr_s_reg_288;
        end else begin
            closeTimerTable_d1 = 'bx;
        end
    end else begin
        closeTimerTable_d1 = 'bx;
    end
end

/// closeTimerTable_we0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_53 or ap_sig_bdd_76 or ap_ce or ct_waitForWrite or tmp_fu_192_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76)) & (ap_const_logic_1 == ap_ce) & ~(ct_waitForWrite == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_fu_192_p2))) begin
        closeTimerTable_we0 = ap_const_logic_1;
    end else begin
        closeTimerTable_we0 = ap_const_logic_0;
    end
end

/// closeTimerTable_we1 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_53 or ap_reg_ppstg_ct_waitForWrite_load_reg_257_pp0_it1 or ap_reg_ppstg_tmp_2_reg_261_pp0_it1 or tmp_18_reg_280 or tmp_14_reg_284 or ap_sig_bdd_76 or ap_ce)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_ct_waitForWrite_load_reg_257_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_2_reg_261_pp0_it1) & ~(ap_const_lv1_0 == tmp_18_reg_280) & ~(ap_const_lv1_0 == tmp_14_reg_284) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76)) & (ap_const_logic_1 == ap_ce)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_ct_waitForWrite_load_reg_257_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_2_reg_261_pp0_it1) & ~(ap_const_lv1_0 == tmp_18_reg_280) & (ap_const_lv1_0 == tmp_14_reg_284) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76)) & (ap_const_logic_1 == ap_ce)))) begin
        closeTimerTable_we1 = ap_const_logic_1;
    end else begin
        closeTimerTable_we1 = ap_const_logic_0;
    end
end

/// rxEng2timer_setCloseTimer_V_V_blk_n assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or rxEng2timer_setCloseTimer_V_V_empty_n or tmp_2_nbreadreq_fu_80_p3 or ct_waitForWrite)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ct_waitForWrite == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_80_p3) & ~(ap_start == ap_const_logic_0))) begin
        rxEng2timer_setCloseTimer_V_V_blk_n = rxEng2timer_setCloseTimer_V_V_empty_n;
    end else begin
        rxEng2timer_setCloseTimer_V_V_blk_n = ap_const_logic_1;
    end
end

/// rxEng2timer_setCloseTimer_V_V_read assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it2 or tmp_2_nbreadreq_fu_80_p3 or ap_sig_bdd_53 or ap_sig_bdd_76 or ap_ce or ct_waitForWrite)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ct_waitForWrite == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_80_p3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76)) & (ap_const_logic_1 == ap_ce))) begin
        rxEng2timer_setCloseTimer_V_V_read = ap_const_logic_1;
    end else begin
        rxEng2timer_setCloseTimer_V_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_53 or ap_sig_bdd_76 or ap_ce or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_118 assign process. ///
always @ (tmp_2_nbreadreq_fu_80_p3 or ct_waitForWrite)
begin
    ap_sig_bdd_118 = ((ct_waitForWrite == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_2_nbreadreq_fu_80_p3));
end

/// ap_sig_bdd_155 assign process. ///
always @ (ct_waitForWrite or tmp_fu_192_p2)
begin
    ap_sig_bdd_155 = (~(ct_waitForWrite == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_fu_192_p2));
end

/// ap_sig_bdd_19 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_19 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_24 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0)
begin
    ap_sig_bdd_24 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0));
end

/// ap_sig_bdd_263 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_ct_waitForWrite_load_reg_257_pp0_it1 or ap_reg_ppstg_tmp_2_reg_261_pp0_it1 or tmp_18_reg_280)
begin
    ap_sig_bdd_263 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_ct_waitForWrite_load_reg_257_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_2_reg_261_pp0_it1) & ~(ap_const_lv1_0 == tmp_18_reg_280));
end

/// ap_sig_bdd_50 assign process. ///
always @ (tmp_2_nbreadreq_fu_80_p3 or ct_waitForWrite)
begin
    ap_sig_bdd_50 = ((ct_waitForWrite == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_80_p3));
end

/// ap_sig_bdd_53 assign process. ///
always @ (ap_start or rxEng2timer_setCloseTimer_V_V_empty_n or tmp_2_nbreadreq_fu_80_p3 or ct_waitForWrite)
begin
    ap_sig_bdd_53 = (((rxEng2timer_setCloseTimer_V_V_empty_n == ap_const_logic_0) & (ct_waitForWrite == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_80_p3)) | (ap_start == ap_const_logic_0));
end

/// ap_sig_bdd_76 assign process. ///
always @ (closeTimer2stateTable_releaseS_full_n or ap_reg_ppstg_ct_waitForWrite_load_reg_257_pp0_it1 or ap_reg_ppstg_tmp_2_reg_261_pp0_it1 or tmp_18_reg_280 or tmp_14_reg_284)
begin
    ap_sig_bdd_76 = ((closeTimer2stateTable_releaseS_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_ct_waitForWrite_load_reg_257_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_2_reg_261_pp0_it1) & ~(ap_const_lv1_0 == tmp_18_reg_280) & ~(ap_const_lv1_0 == tmp_14_reg_284));
end

/// ap_sig_bdd_85 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_53 or ap_sig_bdd_76 or ap_ce)
begin
    ap_sig_bdd_85 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ap_sig_bdd_76)) & (ap_const_logic_1 == ap_ce));
end
assign closeTimer2stateTable_releaseS_din = ap_reg_ppstg_tmp_V_2_reg_265_pp0_it1;
assign closeTimerTable_address1 = ap_reg_ppstg_closeTimerTable_addr_1_reg_270_pp0_it1;
assign closeTimerTable_d0 = ap_const_lv36_8059682F0;
assign closeTimerTable_time_V_addr_s_fu_245_p5 = {{closeTimerTable_q0[32'd35 : 32'd35]}, {tmp_15_fu_239_p2}};
assign p_tmp_s_fu_166_p3 = ((tmp_17_fu_160_p2[0:0]===1'b1)? ap_const_lv16_0: tmp_16_fu_154_p2);
assign tmp_12_fu_149_p1 = ct_currSessionID_V;
assign tmp_13_fu_209_p2 = ($signed(ct_prevSessionID_V) + $signed(ap_const_lv16_FFFF));
assign tmp_14_fu_233_p2 = (tmp_19_fu_229_p1 == ap_const_lv35_0? 1'b1: 1'b0);
assign tmp_15_fu_239_p2 = ($signed(tmp_19_fu_229_p1) + $signed(ap_const_lv35_7FFFFFFFF));
assign tmp_16_fu_154_p2 = (ct_currSessionID_V + ap_const_lv16_1);
assign tmp_17_fu_160_p2 = (tmp_16_fu_154_p2 == ap_const_lv16_64? 1'b1: 1'b0);
assign tmp_18_fu_221_p3 = closeTimerTable_q0[ap_const_lv32_23];
assign tmp_19_fu_229_p1 = closeTimerTable_q0[34:0];
assign tmp_2_nbreadreq_fu_80_p3 = rxEng2timer_setCloseTimer_V_V_empty_n;
assign tmp_fu_192_p2 = (ct_setSessionID_V == ct_prevSessionID_V? 1'b1: 1'b0);
assign tmp_s_fu_198_p1 = ct_setSessionID_V;


endmodule //toe_close_timer

