

================================================================
== Vitis HLS Report for 'aes_round'
================================================================
* Date:           Thu Apr 25 11:55:38 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_PM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.270 us|  0.270 us|   28|   28|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 28, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 28, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%roundKey_addr = getelementptr i8 %roundKey, i64 0, i64 0" [Downloads/aes_axis.cpp:337]   --->   Operation 29 'getelementptr' 'roundKey_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 0" [Downloads/aes_axis.cpp:337]   --->   Operation 30 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [Downloads/aes_axis.cpp:304]   --->   Operation 31 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr i8 %state, i64 0, i64 1" [Downloads/aes_axis.cpp:304]   --->   Operation 32 'getelementptr' 'state_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%state_load_1 = load i4 %state_addr_1" [Downloads/aes_axis.cpp:304]   --->   Operation 33 'load' 'state_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%roundKey_load = load i4 %roundKey_addr" [Downloads/aes_axis.cpp:341]   --->   Operation 34 'load' 'roundKey_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%roundKey_addr_1 = getelementptr i8 %roundKey, i64 0, i64 1" [Downloads/aes_axis.cpp:341]   --->   Operation 35 'getelementptr' 'roundKey_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%roundKey_load_1 = load i4 %roundKey_addr_1" [Downloads/aes_axis.cpp:341]   --->   Operation 36 'load' 'roundKey_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 37 [1/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [Downloads/aes_axis.cpp:304]   --->   Operation 37 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %state_load" [Downloads/aes_axis.cpp:139]   --->   Operation 38 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr i8 %sbox, i64 0, i64 %zext_ln139" [Downloads/aes_axis.cpp:139]   --->   Operation 39 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%cpy = load i8 %sbox_addr" [Downloads/aes_axis.cpp:139]   --->   Operation 40 'load' 'cpy' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 41 [1/2] (2.32ns)   --->   "%state_load_1 = load i4 %state_addr_1" [Downloads/aes_axis.cpp:304]   --->   Operation 41 'load' 'state_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln139_8 = zext i8 %state_load_1" [Downloads/aes_axis.cpp:139]   --->   Operation 42 'zext' 'zext_ln139_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sbox_addr_8 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_8" [Downloads/aes_axis.cpp:139]   --->   Operation 43 'getelementptr' 'sbox_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%cpy_4 = load i8 %sbox_addr_8" [Downloads/aes_axis.cpp:139]   --->   Operation 44 'load' 'cpy_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%state_addr_2 = getelementptr i8 %state, i64 0, i64 2" [Downloads/aes_axis.cpp:304]   --->   Operation 45 'getelementptr' 'state_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.32ns)   --->   "%state_load_2 = load i4 %state_addr_2" [Downloads/aes_axis.cpp:304]   --->   Operation 46 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%state_addr_3 = getelementptr i8 %state, i64 0, i64 3" [Downloads/aes_axis.cpp:304]   --->   Operation 47 'getelementptr' 'state_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.32ns)   --->   "%state_load_3 = load i4 %state_addr_3" [Downloads/aes_axis.cpp:304]   --->   Operation 48 'load' 'state_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 49 [1/2] (2.32ns)   --->   "%roundKey_load = load i4 %roundKey_addr" [Downloads/aes_axis.cpp:341]   --->   Operation 49 'load' 'roundKey_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 50 [1/2] (2.32ns)   --->   "%roundKey_load_1 = load i4 %roundKey_addr_1" [Downloads/aes_axis.cpp:341]   --->   Operation 50 'load' 'roundKey_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%roundKey_addr_2 = getelementptr i8 %roundKey, i64 0, i64 2" [Downloads/aes_axis.cpp:341]   --->   Operation 51 'getelementptr' 'roundKey_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (2.32ns)   --->   "%roundKey_load_2 = load i4 %roundKey_addr_2" [Downloads/aes_axis.cpp:341]   --->   Operation 52 'load' 'roundKey_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%roundKey_addr_3 = getelementptr i8 %roundKey, i64 0, i64 3" [Downloads/aes_axis.cpp:341]   --->   Operation 53 'getelementptr' 'roundKey_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (2.32ns)   --->   "%roundKey_load_3 = load i4 %roundKey_addr_3" [Downloads/aes_axis.cpp:341]   --->   Operation 54 'load' 'roundKey_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 55 [1/2] (3.25ns)   --->   "%cpy = load i8 %sbox_addr" [Downloads/aes_axis.cpp:139]   --->   Operation 55 'load' 'cpy' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 56 [1/2] (3.25ns)   --->   "%cpy_4 = load i8 %sbox_addr_8" [Downloads/aes_axis.cpp:139]   --->   Operation 56 'load' 'cpy_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 57 [1/2] (2.32ns)   --->   "%state_load_2 = load i4 %state_addr_2" [Downloads/aes_axis.cpp:304]   --->   Operation 57 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln139_9 = zext i8 %state_load_2" [Downloads/aes_axis.cpp:139]   --->   Operation 58 'zext' 'zext_ln139_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sbox_addr_9 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_9" [Downloads/aes_axis.cpp:139]   --->   Operation 59 'getelementptr' 'sbox_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (3.25ns)   --->   "%cpy_8 = load i8 %sbox_addr_9" [Downloads/aes_axis.cpp:139]   --->   Operation 60 'load' 'cpy_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 61 [1/2] (2.32ns)   --->   "%state_load_3 = load i4 %state_addr_3" [Downloads/aes_axis.cpp:304]   --->   Operation 61 'load' 'state_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln139_10 = zext i8 %state_load_3" [Downloads/aes_axis.cpp:139]   --->   Operation 62 'zext' 'zext_ln139_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sbox_addr_10 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_10" [Downloads/aes_axis.cpp:139]   --->   Operation 63 'getelementptr' 'sbox_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%cpy_12 = load i8 %sbox_addr_10" [Downloads/aes_axis.cpp:139]   --->   Operation 64 'load' 'cpy_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%state_addr_4 = getelementptr i8 %state, i64 0, i64 4" [Downloads/aes_axis.cpp:304]   --->   Operation 65 'getelementptr' 'state_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (2.32ns)   --->   "%state_load_4 = load i4 %state_addr_4" [Downloads/aes_axis.cpp:304]   --->   Operation 66 'load' 'state_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%state_addr_5 = getelementptr i8 %state, i64 0, i64 5" [Downloads/aes_axis.cpp:304]   --->   Operation 67 'getelementptr' 'state_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (2.32ns)   --->   "%state_load_5 = load i4 %state_addr_5" [Downloads/aes_axis.cpp:304]   --->   Operation 68 'load' 'state_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 69 [1/2] (2.32ns)   --->   "%roundKey_load_2 = load i4 %roundKey_addr_2" [Downloads/aes_axis.cpp:341]   --->   Operation 69 'load' 'roundKey_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 70 [1/2] (2.32ns)   --->   "%roundKey_load_3 = load i4 %roundKey_addr_3" [Downloads/aes_axis.cpp:341]   --->   Operation 70 'load' 'roundKey_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%roundKey_addr_4 = getelementptr i8 %roundKey, i64 0, i64 4" [Downloads/aes_axis.cpp:341]   --->   Operation 71 'getelementptr' 'roundKey_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (2.32ns)   --->   "%roundKey_load_4 = load i4 %roundKey_addr_4" [Downloads/aes_axis.cpp:341]   --->   Operation 72 'load' 'roundKey_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%roundKey_addr_5 = getelementptr i8 %roundKey, i64 0, i64 5" [Downloads/aes_axis.cpp:341]   --->   Operation 73 'getelementptr' 'roundKey_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (2.32ns)   --->   "%roundKey_load_5 = load i4 %roundKey_addr_5" [Downloads/aes_axis.cpp:341]   --->   Operation 74 'load' 'roundKey_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 75 [1/2] (3.25ns)   --->   "%cpy_8 = load i8 %sbox_addr_9" [Downloads/aes_axis.cpp:139]   --->   Operation 75 'load' 'cpy_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 76 [1/2] (3.25ns)   --->   "%cpy_12 = load i8 %sbox_addr_10" [Downloads/aes_axis.cpp:139]   --->   Operation 76 'load' 'cpy_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 77 [1/2] (2.32ns)   --->   "%state_load_4 = load i4 %state_addr_4" [Downloads/aes_axis.cpp:304]   --->   Operation 77 'load' 'state_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln139_11 = zext i8 %state_load_4" [Downloads/aes_axis.cpp:139]   --->   Operation 78 'zext' 'zext_ln139_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sbox_addr_11 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_11" [Downloads/aes_axis.cpp:139]   --->   Operation 79 'getelementptr' 'sbox_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (3.25ns)   --->   "%tmp_53 = load i8 %sbox_addr_11" [Downloads/aes_axis.cpp:139]   --->   Operation 80 'load' 'tmp_53' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 81 [1/2] (2.32ns)   --->   "%state_load_5 = load i4 %state_addr_5" [Downloads/aes_axis.cpp:304]   --->   Operation 81 'load' 'state_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln139_12 = zext i8 %state_load_5" [Downloads/aes_axis.cpp:139]   --->   Operation 82 'zext' 'zext_ln139_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sbox_addr_12 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_12" [Downloads/aes_axis.cpp:139]   --->   Operation 83 'getelementptr' 'sbox_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (3.25ns)   --->   "%cpy_1 = load i8 %sbox_addr_12" [Downloads/aes_axis.cpp:139]   --->   Operation 84 'load' 'cpy_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%state_addr_6 = getelementptr i8 %state, i64 0, i64 6" [Downloads/aes_axis.cpp:304]   --->   Operation 85 'getelementptr' 'state_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (2.32ns)   --->   "%state_load_6 = load i4 %state_addr_6" [Downloads/aes_axis.cpp:304]   --->   Operation 86 'load' 'state_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%state_addr_7 = getelementptr i8 %state, i64 0, i64 7" [Downloads/aes_axis.cpp:304]   --->   Operation 87 'getelementptr' 'state_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (2.32ns)   --->   "%state_load_7 = load i4 %state_addr_7" [Downloads/aes_axis.cpp:304]   --->   Operation 88 'load' 'state_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 89 [1/1] (4.99ns)   --->   "%tmp_s = call i8 @galois_multiplication, i8 %cpy, i4 2" [Downloads/aes_axis.cpp:402]   --->   Operation 89 'call' 'tmp_s' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 90 [1/1] (4.99ns)   --->   "%tmp_2 = call i8 @galois_multiplication, i8 %cpy, i4 1" [Downloads/aes_axis.cpp:408]   --->   Operation 90 'call' 'tmp_2' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 91 [1/2] (2.32ns)   --->   "%roundKey_load_4 = load i4 %roundKey_addr_4" [Downloads/aes_axis.cpp:341]   --->   Operation 91 'load' 'roundKey_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 92 [1/2] (2.32ns)   --->   "%roundKey_load_5 = load i4 %roundKey_addr_5" [Downloads/aes_axis.cpp:341]   --->   Operation 92 'load' 'roundKey_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%roundKey_addr_6 = getelementptr i8 %roundKey, i64 0, i64 6" [Downloads/aes_axis.cpp:341]   --->   Operation 93 'getelementptr' 'roundKey_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (2.32ns)   --->   "%roundKey_load_6 = load i4 %roundKey_addr_6" [Downloads/aes_axis.cpp:341]   --->   Operation 94 'load' 'roundKey_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%roundKey_addr_7 = getelementptr i8 %roundKey, i64 0, i64 7" [Downloads/aes_axis.cpp:341]   --->   Operation 95 'getelementptr' 'roundKey_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (2.32ns)   --->   "%roundKey_load_7 = load i4 %roundKey_addr_7" [Downloads/aes_axis.cpp:341]   --->   Operation 96 'load' 'roundKey_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 97 [1/2] (3.25ns)   --->   "%tmp_53 = load i8 %sbox_addr_11" [Downloads/aes_axis.cpp:139]   --->   Operation 97 'load' 'tmp_53' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 98 [1/2] (3.25ns)   --->   "%cpy_1 = load i8 %sbox_addr_12" [Downloads/aes_axis.cpp:139]   --->   Operation 98 'load' 'cpy_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 99 [1/2] (2.32ns)   --->   "%state_load_6 = load i4 %state_addr_6" [Downloads/aes_axis.cpp:304]   --->   Operation 99 'load' 'state_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln139_13 = zext i8 %state_load_6" [Downloads/aes_axis.cpp:139]   --->   Operation 100 'zext' 'zext_ln139_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sbox_addr_13 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_13" [Downloads/aes_axis.cpp:139]   --->   Operation 101 'getelementptr' 'sbox_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [2/2] (3.25ns)   --->   "%cpy_5 = load i8 %sbox_addr_13" [Downloads/aes_axis.cpp:139]   --->   Operation 102 'load' 'cpy_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 103 [1/2] (2.32ns)   --->   "%state_load_7 = load i4 %state_addr_7" [Downloads/aes_axis.cpp:304]   --->   Operation 103 'load' 'state_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln139_14 = zext i8 %state_load_7" [Downloads/aes_axis.cpp:139]   --->   Operation 104 'zext' 'zext_ln139_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%sbox_addr_14 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_14" [Downloads/aes_axis.cpp:139]   --->   Operation 105 'getelementptr' 'sbox_addr_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [2/2] (3.25ns)   --->   "%cpy_9 = load i8 %sbox_addr_14" [Downloads/aes_axis.cpp:139]   --->   Operation 106 'load' 'cpy_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%state_addr_8 = getelementptr i8 %state, i64 0, i64 8" [Downloads/aes_axis.cpp:304]   --->   Operation 107 'getelementptr' 'state_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [2/2] (2.32ns)   --->   "%state_load_8 = load i4 %state_addr_8" [Downloads/aes_axis.cpp:304]   --->   Operation 108 'load' 'state_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%state_addr_9 = getelementptr i8 %state, i64 0, i64 9" [Downloads/aes_axis.cpp:304]   --->   Operation 109 'getelementptr' 'state_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [2/2] (2.32ns)   --->   "%state_load_9 = load i4 %state_addr_9" [Downloads/aes_axis.cpp:304]   --->   Operation 110 'load' 'state_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 111 [1/1] (4.99ns)   --->   "%tmp_11 = call i8 @galois_multiplication, i8 %cpy, i4 3" [Downloads/aes_axis.cpp:420]   --->   Operation 111 'call' 'tmp_11' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 112 [1/1] (4.99ns)   --->   "%tmp_12 = call i8 @galois_multiplication, i8 %cpy_4, i4 2" [Downloads/aes_axis.cpp:402]   --->   Operation 112 'call' 'tmp_12' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 113 [1/2] (2.32ns)   --->   "%roundKey_load_6 = load i4 %roundKey_addr_6" [Downloads/aes_axis.cpp:341]   --->   Operation 113 'load' 'roundKey_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 114 [1/2] (2.32ns)   --->   "%roundKey_load_7 = load i4 %roundKey_addr_7" [Downloads/aes_axis.cpp:341]   --->   Operation 114 'load' 'roundKey_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%roundKey_addr_8 = getelementptr i8 %roundKey, i64 0, i64 8" [Downloads/aes_axis.cpp:341]   --->   Operation 115 'getelementptr' 'roundKey_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [2/2] (2.32ns)   --->   "%roundKey_load_8 = load i4 %roundKey_addr_8" [Downloads/aes_axis.cpp:341]   --->   Operation 116 'load' 'roundKey_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%roundKey_addr_9 = getelementptr i8 %roundKey, i64 0, i64 9" [Downloads/aes_axis.cpp:341]   --->   Operation 117 'getelementptr' 'roundKey_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [2/2] (2.32ns)   --->   "%roundKey_load_9 = load i4 %roundKey_addr_9" [Downloads/aes_axis.cpp:341]   --->   Operation 118 'load' 'roundKey_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 5.57>
ST_6 : Operation 119 [1/2] (3.25ns)   --->   "%cpy_5 = load i8 %sbox_addr_13" [Downloads/aes_axis.cpp:139]   --->   Operation 119 'load' 'cpy_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 120 [1/2] (3.25ns)   --->   "%cpy_9 = load i8 %sbox_addr_14" [Downloads/aes_axis.cpp:139]   --->   Operation 120 'load' 'cpy_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 121 [1/2] (2.32ns)   --->   "%state_load_8 = load i4 %state_addr_8" [Downloads/aes_axis.cpp:304]   --->   Operation 121 'load' 'state_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln139_15 = zext i8 %state_load_8" [Downloads/aes_axis.cpp:139]   --->   Operation 122 'zext' 'zext_ln139_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%sbox_addr_15 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_15" [Downloads/aes_axis.cpp:139]   --->   Operation 123 'getelementptr' 'sbox_addr_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [2/2] (3.25ns)   --->   "%tmp_54 = load i8 %sbox_addr_15" [Downloads/aes_axis.cpp:139]   --->   Operation 124 'load' 'tmp_54' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 125 [1/2] (2.32ns)   --->   "%state_load_9 = load i4 %state_addr_9" [Downloads/aes_axis.cpp:304]   --->   Operation 125 'load' 'state_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln139_16 = zext i8 %state_load_9" [Downloads/aes_axis.cpp:139]   --->   Operation 126 'zext' 'zext_ln139_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%sbox_addr_16 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_16" [Downloads/aes_axis.cpp:139]   --->   Operation 127 'getelementptr' 'sbox_addr_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [2/2] (3.25ns)   --->   "%tmp_55 = load i8 %sbox_addr_16" [Downloads/aes_axis.cpp:139]   --->   Operation 128 'load' 'tmp_55' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%state_addr_10 = getelementptr i8 %state, i64 0, i64 10" [Downloads/aes_axis.cpp:304]   --->   Operation 129 'getelementptr' 'state_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [2/2] (2.32ns)   --->   "%state_load_10 = load i4 %state_addr_10" [Downloads/aes_axis.cpp:304]   --->   Operation 130 'load' 'state_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%state_addr_11 = getelementptr i8 %state, i64 0, i64 11" [Downloads/aes_axis.cpp:304]   --->   Operation 131 'getelementptr' 'state_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [2/2] (2.32ns)   --->   "%state_load_11 = load i4 %state_addr_11" [Downloads/aes_axis.cpp:304]   --->   Operation 132 'load' 'state_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 133 [1/1] (4.99ns)   --->   "%tmp_9 = call i8 @galois_multiplication, i8 %cpy_1, i4 3" [Downloads/aes_axis.cpp:405]   --->   Operation 133 'call' 'tmp_9' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 134 [1/1] (4.99ns)   --->   "%tmp_1 = call i8 @galois_multiplication, i8 %cpy_1, i4 2" [Downloads/aes_axis.cpp:407]   --->   Operation 134 'call' 'tmp_1' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 135 [1/2] (2.32ns)   --->   "%roundKey_load_8 = load i4 %roundKey_addr_8" [Downloads/aes_axis.cpp:341]   --->   Operation 135 'load' 'roundKey_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 136 [1/2] (2.32ns)   --->   "%roundKey_load_9 = load i4 %roundKey_addr_9" [Downloads/aes_axis.cpp:341]   --->   Operation 136 'load' 'roundKey_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%roundKey_addr_10 = getelementptr i8 %roundKey, i64 0, i64 10" [Downloads/aes_axis.cpp:341]   --->   Operation 137 'getelementptr' 'roundKey_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [2/2] (2.32ns)   --->   "%roundKey_load_10 = load i4 %roundKey_addr_10" [Downloads/aes_axis.cpp:341]   --->   Operation 138 'load' 'roundKey_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%roundKey_addr_11 = getelementptr i8 %roundKey, i64 0, i64 11" [Downloads/aes_axis.cpp:341]   --->   Operation 139 'getelementptr' 'roundKey_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [2/2] (2.32ns)   --->   "%roundKey_load_11 = load i4 %roundKey_addr_11" [Downloads/aes_axis.cpp:341]   --->   Operation 140 'load' 'roundKey_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 5.57>
ST_7 : Operation 141 [1/2] (3.25ns)   --->   "%tmp_54 = load i8 %sbox_addr_15" [Downloads/aes_axis.cpp:139]   --->   Operation 141 'load' 'tmp_54' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 142 [1/2] (3.25ns)   --->   "%tmp_55 = load i8 %sbox_addr_16" [Downloads/aes_axis.cpp:139]   --->   Operation 142 'load' 'tmp_55' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 143 [1/2] (2.32ns)   --->   "%state_load_10 = load i4 %state_addr_10" [Downloads/aes_axis.cpp:304]   --->   Operation 143 'load' 'state_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln139_17 = zext i8 %state_load_10" [Downloads/aes_axis.cpp:139]   --->   Operation 144 'zext' 'zext_ln139_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%sbox_addr_17 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_17" [Downloads/aes_axis.cpp:139]   --->   Operation 145 'getelementptr' 'sbox_addr_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [2/2] (3.25ns)   --->   "%cpy_2 = load i8 %sbox_addr_17" [Downloads/aes_axis.cpp:139]   --->   Operation 146 'load' 'cpy_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 147 [1/2] (2.32ns)   --->   "%state_load_11 = load i4 %state_addr_11" [Downloads/aes_axis.cpp:304]   --->   Operation 147 'load' 'state_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln139_18 = zext i8 %state_load_11" [Downloads/aes_axis.cpp:139]   --->   Operation 148 'zext' 'zext_ln139_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%sbox_addr_18 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_18" [Downloads/aes_axis.cpp:139]   --->   Operation 149 'getelementptr' 'sbox_addr_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [2/2] (3.25ns)   --->   "%cpy_6 = load i8 %sbox_addr_18" [Downloads/aes_axis.cpp:139]   --->   Operation 150 'load' 'cpy_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%state_addr_12 = getelementptr i8 %state, i64 0, i64 12" [Downloads/aes_axis.cpp:304]   --->   Operation 151 'getelementptr' 'state_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [2/2] (2.32ns)   --->   "%state_load_12 = load i4 %state_addr_12" [Downloads/aes_axis.cpp:304]   --->   Operation 152 'load' 'state_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%state_addr_13 = getelementptr i8 %state, i64 0, i64 13" [Downloads/aes_axis.cpp:304]   --->   Operation 153 'getelementptr' 'state_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [2/2] (2.32ns)   --->   "%state_load_13 = load i4 %state_addr_13" [Downloads/aes_axis.cpp:304]   --->   Operation 154 'load' 'state_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 155 [1/1] (4.99ns)   --->   "%tmp_5 = call i8 @galois_multiplication, i8 %cpy_1, i4 1" [Downloads/aes_axis.cpp:413]   --->   Operation 155 'call' 'tmp_5' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 156 [1/1] (4.99ns)   --->   "%tmp_15 = call i8 @galois_multiplication, i8 %cpy_5, i4 3" [Downloads/aes_axis.cpp:405]   --->   Operation 156 'call' 'tmp_15' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 157 [1/2] (2.32ns)   --->   "%roundKey_load_10 = load i4 %roundKey_addr_10" [Downloads/aes_axis.cpp:341]   --->   Operation 157 'load' 'roundKey_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 158 [1/2] (2.32ns)   --->   "%roundKey_load_11 = load i4 %roundKey_addr_11" [Downloads/aes_axis.cpp:341]   --->   Operation 158 'load' 'roundKey_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%roundKey_addr_12 = getelementptr i8 %roundKey, i64 0, i64 12" [Downloads/aes_axis.cpp:341]   --->   Operation 159 'getelementptr' 'roundKey_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [2/2] (2.32ns)   --->   "%roundKey_load_12 = load i4 %roundKey_addr_12" [Downloads/aes_axis.cpp:341]   --->   Operation 160 'load' 'roundKey_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%roundKey_addr_13 = getelementptr i8 %roundKey, i64 0, i64 13" [Downloads/aes_axis.cpp:341]   --->   Operation 161 'getelementptr' 'roundKey_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [2/2] (2.32ns)   --->   "%roundKey_load_13 = load i4 %roundKey_addr_13" [Downloads/aes_axis.cpp:341]   --->   Operation 162 'load' 'roundKey_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 5.57>
ST_8 : Operation 163 [1/2] (3.25ns)   --->   "%cpy_2 = load i8 %sbox_addr_17" [Downloads/aes_axis.cpp:139]   --->   Operation 163 'load' 'cpy_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 164 [1/2] (3.25ns)   --->   "%cpy_6 = load i8 %sbox_addr_18" [Downloads/aes_axis.cpp:139]   --->   Operation 164 'load' 'cpy_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 165 [1/2] (2.32ns)   --->   "%state_load_12 = load i4 %state_addr_12" [Downloads/aes_axis.cpp:304]   --->   Operation 165 'load' 'state_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln139_19 = zext i8 %state_load_12" [Downloads/aes_axis.cpp:139]   --->   Operation 166 'zext' 'zext_ln139_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%sbox_addr_19 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_19" [Downloads/aes_axis.cpp:139]   --->   Operation 167 'getelementptr' 'sbox_addr_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [2/2] (3.25ns)   --->   "%tmp_56 = load i8 %sbox_addr_19" [Downloads/aes_axis.cpp:139]   --->   Operation 168 'load' 'tmp_56' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 169 [1/2] (2.32ns)   --->   "%state_load_13 = load i4 %state_addr_13" [Downloads/aes_axis.cpp:304]   --->   Operation 169 'load' 'state_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln139_20 = zext i8 %state_load_13" [Downloads/aes_axis.cpp:139]   --->   Operation 170 'zext' 'zext_ln139_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%sbox_addr_20 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_20" [Downloads/aes_axis.cpp:139]   --->   Operation 171 'getelementptr' 'sbox_addr_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [2/2] (3.25ns)   --->   "%tmp_57 = load i8 %sbox_addr_20" [Downloads/aes_axis.cpp:139]   --->   Operation 172 'load' 'tmp_57' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%state_addr_14 = getelementptr i8 %state, i64 0, i64 14" [Downloads/aes_axis.cpp:304]   --->   Operation 173 'getelementptr' 'state_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [2/2] (2.32ns)   --->   "%state_load_14 = load i4 %state_addr_14" [Downloads/aes_axis.cpp:304]   --->   Operation 174 'load' 'state_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%state_addr_15 = getelementptr i8 %state, i64 0, i64 15" [Downloads/aes_axis.cpp:304]   --->   Operation 175 'getelementptr' 'state_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [2/2] (2.32ns)   --->   "%state_load_15 = load i4 %state_addr_15" [Downloads/aes_axis.cpp:304]   --->   Operation 176 'load' 'state_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 177 [1/1] (4.99ns)   --->   "%tmp_16 = call i8 @galois_multiplication, i8 %cpy_5, i4 2" [Downloads/aes_axis.cpp:407]   --->   Operation 177 'call' 'tmp_16' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 178 [1/1] (4.99ns)   --->   "%tmp_17 = call i8 @galois_multiplication, i8 %cpy_4, i4 1" [Downloads/aes_axis.cpp:408]   --->   Operation 178 'call' 'tmp_17' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 179 [1/2] (2.32ns)   --->   "%roundKey_load_12 = load i4 %roundKey_addr_12" [Downloads/aes_axis.cpp:341]   --->   Operation 179 'load' 'roundKey_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 180 [1/2] (2.32ns)   --->   "%roundKey_load_13 = load i4 %roundKey_addr_13" [Downloads/aes_axis.cpp:341]   --->   Operation 180 'load' 'roundKey_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%roundKey_addr_14 = getelementptr i8 %roundKey, i64 0, i64 14" [Downloads/aes_axis.cpp:341]   --->   Operation 181 'getelementptr' 'roundKey_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [2/2] (2.32ns)   --->   "%roundKey_load_14 = load i4 %roundKey_addr_14" [Downloads/aes_axis.cpp:341]   --->   Operation 182 'load' 'roundKey_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%roundKey_addr_15 = getelementptr i8 %roundKey, i64 0, i64 15" [Downloads/aes_axis.cpp:341]   --->   Operation 183 'getelementptr' 'roundKey_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [2/2] (2.32ns)   --->   "%roundKey_load_15 = load i4 %roundKey_addr_15" [Downloads/aes_axis.cpp:341]   --->   Operation 184 'load' 'roundKey_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 5.57>
ST_9 : Operation 185 [1/2] (3.25ns)   --->   "%tmp_56 = load i8 %sbox_addr_19" [Downloads/aes_axis.cpp:139]   --->   Operation 185 'load' 'tmp_56' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 186 [1/2] (3.25ns)   --->   "%tmp_57 = load i8 %sbox_addr_20" [Downloads/aes_axis.cpp:139]   --->   Operation 186 'load' 'tmp_57' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 187 [1/2] (2.32ns)   --->   "%state_load_14 = load i4 %state_addr_14" [Downloads/aes_axis.cpp:304]   --->   Operation 187 'load' 'state_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln139_21 = zext i8 %state_load_14" [Downloads/aes_axis.cpp:139]   --->   Operation 188 'zext' 'zext_ln139_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%sbox_addr_21 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_21" [Downloads/aes_axis.cpp:139]   --->   Operation 189 'getelementptr' 'sbox_addr_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [2/2] (3.25ns)   --->   "%tmp_58 = load i8 %sbox_addr_21" [Downloads/aes_axis.cpp:139]   --->   Operation 190 'load' 'tmp_58' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 191 [1/2] (2.32ns)   --->   "%state_load_15 = load i4 %state_addr_15" [Downloads/aes_axis.cpp:304]   --->   Operation 191 'load' 'state_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln139_22 = zext i8 %state_load_15" [Downloads/aes_axis.cpp:139]   --->   Operation 192 'zext' 'zext_ln139_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%sbox_addr_22 = getelementptr i8 %sbox, i64 0, i64 %zext_ln139_22" [Downloads/aes_axis.cpp:139]   --->   Operation 193 'getelementptr' 'sbox_addr_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [2/2] (3.25ns)   --->   "%cpy_3 = load i8 %sbox_addr_22" [Downloads/aes_axis.cpp:139]   --->   Operation 194 'load' 'cpy_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 195 [1/1] (4.99ns)   --->   "%tmp_8 = call i8 @galois_multiplication, i8 %cpy_2, i4 1" [Downloads/aes_axis.cpp:404]   --->   Operation 195 'call' 'tmp_8' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 196 [1/1] (4.99ns)   --->   "%tmp_3 = call i8 @galois_multiplication, i8 %cpy_2, i4 3" [Downloads/aes_axis.cpp:410]   --->   Operation 196 'call' 'tmp_3' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 197 [1/2] (2.32ns)   --->   "%roundKey_load_14 = load i4 %roundKey_addr_14" [Downloads/aes_axis.cpp:341]   --->   Operation 197 'load' 'roundKey_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 198 [1/2] (2.32ns)   --->   "%roundKey_load_15 = load i4 %roundKey_addr_15" [Downloads/aes_axis.cpp:341]   --->   Operation 198 'load' 'roundKey_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 4.99>
ST_10 : Operation 199 [1/2] (3.25ns)   --->   "%tmp_58 = load i8 %sbox_addr_21" [Downloads/aes_axis.cpp:139]   --->   Operation 199 'load' 'tmp_58' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 200 [1/2] (3.25ns)   --->   "%cpy_3 = load i8 %sbox_addr_22" [Downloads/aes_axis.cpp:139]   --->   Operation 200 'load' 'cpy_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 201 [1/1] (4.99ns)   --->   "%tmp_4 = call i8 @galois_multiplication, i8 %cpy_2, i4 2" [Downloads/aes_axis.cpp:412]   --->   Operation 201 'call' 'tmp_4' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 202 [1/1] (4.99ns)   --->   "%tmp_13 = call i8 @galois_multiplication, i8 %tmp_56, i4 1" [Downloads/aes_axis.cpp:403]   --->   Operation 202 'call' 'tmp_13' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.98>
ST_11 : Operation 203 [1/1] (4.99ns)   --->   "%tmp_7 = call i8 @galois_multiplication, i8 %cpy_3, i4 1" [Downloads/aes_axis.cpp:403]   --->   Operation 203 'call' 'tmp_7' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 204 [1/1] (4.99ns)   --->   "%tmp_6 = call i8 @galois_multiplication, i8 %cpy_3, i4 3" [Downloads/aes_axis.cpp:415]   --->   Operation 204 'call' 'tmp_6' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341)   --->   "%xor_ln341_16 = xor i8 %roundKey_load, i8 %tmp_7" [Downloads/aes_axis.cpp:341]   --->   Operation 205 'xor' 'xor_ln341_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341)   --->   "%xor_ln341_17 = xor i8 %tmp_8, i8 %tmp_9" [Downloads/aes_axis.cpp:341]   --->   Operation 206 'xor' 'xor_ln341_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341)   --->   "%xor_ln341_18 = xor i8 %xor_ln341_17, i8 %tmp_s" [Downloads/aes_axis.cpp:341]   --->   Operation 207 'xor' 'xor_ln341_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 208 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln341 = xor i8 %xor_ln341_18, i8 %xor_ln341_16" [Downloads/aes_axis.cpp:341]   --->   Operation 208 'xor' 'xor_ln341' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_4)   --->   "%xor_ln341_28 = xor i8 %roundKey_load_4, i8 %tmp_1" [Downloads/aes_axis.cpp:341]   --->   Operation 209 'xor' 'xor_ln341_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_4)   --->   "%xor_ln341_29 = xor i8 %tmp_2, i8 %tmp_3" [Downloads/aes_axis.cpp:341]   --->   Operation 210 'xor' 'xor_ln341_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_4)   --->   "%xor_ln341_30 = xor i8 %xor_ln341_29, i8 %tmp_7" [Downloads/aes_axis.cpp:341]   --->   Operation 211 'xor' 'xor_ln341_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln341_4 = xor i8 %xor_ln341_30, i8 %xor_ln341_28" [Downloads/aes_axis.cpp:341]   --->   Operation 212 'xor' 'xor_ln341_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_8)   --->   "%xor_ln341_40 = xor i8 %roundKey_load_8, i8 %tmp_4" [Downloads/aes_axis.cpp:341]   --->   Operation 213 'xor' 'xor_ln341_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_8)   --->   "%xor_ln341_41 = xor i8 %tmp_5, i8 %tmp_6" [Downloads/aes_axis.cpp:341]   --->   Operation 214 'xor' 'xor_ln341_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_8)   --->   "%xor_ln341_42 = xor i8 %xor_ln341_41, i8 %tmp_2" [Downloads/aes_axis.cpp:341]   --->   Operation 215 'xor' 'xor_ln341_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln341_8 = xor i8 %xor_ln341_42, i8 %xor_ln341_40" [Downloads/aes_axis.cpp:341]   --->   Operation 216 'xor' 'xor_ln341_8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.98>
ST_12 : Operation 217 [1/1] (4.99ns)   --->   "%tmp_10 = call i8 @galois_multiplication, i8 %cpy_3, i4 2" [Downloads/aes_axis.cpp:417]   --->   Operation 217 'call' 'tmp_10' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 218 [1/1] (4.99ns)   --->   "%tmp_14 = call i8 @galois_multiplication, i8 %cpy_6, i4 1" [Downloads/aes_axis.cpp:404]   --->   Operation 218 'call' 'tmp_14' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 219 [1/1] (2.32ns)   --->   "%store_ln341 = store i8 %xor_ln341, i4 %state_addr" [Downloads/aes_axis.cpp:341]   --->   Operation 219 'store' 'store_ln341' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_1)   --->   "%xor_ln341_19 = xor i8 %roundKey_load_1, i8 %tmp_13" [Downloads/aes_axis.cpp:341]   --->   Operation 220 'xor' 'xor_ln341_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_1)   --->   "%xor_ln341_20 = xor i8 %tmp_14, i8 %tmp_15" [Downloads/aes_axis.cpp:341]   --->   Operation 221 'xor' 'xor_ln341_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_1)   --->   "%xor_ln341_21 = xor i8 %xor_ln341_20, i8 %tmp_12" [Downloads/aes_axis.cpp:341]   --->   Operation 222 'xor' 'xor_ln341_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 223 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln341_1 = xor i8 %xor_ln341_21, i8 %xor_ln341_19" [Downloads/aes_axis.cpp:341]   --->   Operation 223 'xor' 'xor_ln341_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 224 [1/1] (2.32ns)   --->   "%store_ln341 = store i8 %xor_ln341_4, i4 %state_addr_4" [Downloads/aes_axis.cpp:341]   --->   Operation 224 'store' 'store_ln341' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_12)   --->   "%xor_ln341_52 = xor i8 %roundKey_load_12, i8 %tmp_5" [Downloads/aes_axis.cpp:341]   --->   Operation 225 'xor' 'xor_ln341_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_12)   --->   "%xor_ln341_53 = xor i8 %tmp_10, i8 %tmp_11" [Downloads/aes_axis.cpp:341]   --->   Operation 226 'xor' 'xor_ln341_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_12)   --->   "%xor_ln341_54 = xor i8 %xor_ln341_53, i8 %tmp_8" [Downloads/aes_axis.cpp:341]   --->   Operation 227 'xor' 'xor_ln341_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 228 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln341_12 = xor i8 %xor_ln341_54, i8 %xor_ln341_52" [Downloads/aes_axis.cpp:341]   --->   Operation 228 'xor' 'xor_ln341_12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.98>
ST_13 : Operation 229 [1/1] (4.99ns)   --->   "%tmp_18 = call i8 @galois_multiplication, i8 %cpy_6, i4 3" [Downloads/aes_axis.cpp:410]   --->   Operation 229 'call' 'tmp_18' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 230 [1/1] (4.99ns)   --->   "%tmp_19 = call i8 @galois_multiplication, i8 %cpy_6, i4 2" [Downloads/aes_axis.cpp:412]   --->   Operation 230 'call' 'tmp_19' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 231 [1/1] (2.32ns)   --->   "%store_ln341 = store i8 %xor_ln341_1, i4 %state_addr_1" [Downloads/aes_axis.cpp:341]   --->   Operation 231 'store' 'store_ln341' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_5)   --->   "%xor_ln341_31 = xor i8 %roundKey_load_5, i8 %tmp_16" [Downloads/aes_axis.cpp:341]   --->   Operation 232 'xor' 'xor_ln341_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_5)   --->   "%xor_ln341_32 = xor i8 %tmp_17, i8 %tmp_18" [Downloads/aes_axis.cpp:341]   --->   Operation 233 'xor' 'xor_ln341_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_5)   --->   "%xor_ln341_33 = xor i8 %xor_ln341_32, i8 %tmp_13" [Downloads/aes_axis.cpp:341]   --->   Operation 234 'xor' 'xor_ln341_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 235 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln341_5 = xor i8 %xor_ln341_33, i8 %xor_ln341_31" [Downloads/aes_axis.cpp:341]   --->   Operation 235 'xor' 'xor_ln341_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 236 [1/1] (2.32ns)   --->   "%store_ln341 = store i8 %xor_ln341_8, i4 %state_addr_8" [Downloads/aes_axis.cpp:341]   --->   Operation 236 'store' 'store_ln341' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 5.98>
ST_14 : Operation 237 [1/1] (4.99ns)   --->   "%tmp_20 = call i8 @galois_multiplication, i8 %cpy_5, i4 1" [Downloads/aes_axis.cpp:413]   --->   Operation 237 'call' 'tmp_20' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 238 [1/1] (4.99ns)   --->   "%tmp_21 = call i8 @galois_multiplication, i8 %tmp_56, i4 3" [Downloads/aes_axis.cpp:415]   --->   Operation 238 'call' 'tmp_21' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 239 [1/1] (2.32ns)   --->   "%store_ln341 = store i8 %xor_ln341_5, i4 %state_addr_5" [Downloads/aes_axis.cpp:341]   --->   Operation 239 'store' 'store_ln341' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_9)   --->   "%xor_ln341_43 = xor i8 %roundKey_load_9, i8 %tmp_19" [Downloads/aes_axis.cpp:341]   --->   Operation 240 'xor' 'xor_ln341_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_9)   --->   "%xor_ln341_44 = xor i8 %tmp_20, i8 %tmp_21" [Downloads/aes_axis.cpp:341]   --->   Operation 241 'xor' 'xor_ln341_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_9)   --->   "%xor_ln341_45 = xor i8 %xor_ln341_44, i8 %tmp_17" [Downloads/aes_axis.cpp:341]   --->   Operation 242 'xor' 'xor_ln341_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 243 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln341_9 = xor i8 %xor_ln341_45, i8 %xor_ln341_43" [Downloads/aes_axis.cpp:341]   --->   Operation 243 'xor' 'xor_ln341_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [1/1] (2.32ns)   --->   "%store_ln341 = store i8 %xor_ln341_12, i4 %state_addr_12" [Downloads/aes_axis.cpp:341]   --->   Operation 244 'store' 'store_ln341' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 5.98>
ST_15 : Operation 245 [1/1] (4.99ns)   --->   "%tmp_22 = call i8 @galois_multiplication, i8 %tmp_56, i4 2" [Downloads/aes_axis.cpp:417]   --->   Operation 245 'call' 'tmp_22' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 246 [1/1] (4.99ns)   --->   "%tmp_23 = call i8 @galois_multiplication, i8 %cpy_4, i4 3" [Downloads/aes_axis.cpp:420]   --->   Operation 246 'call' 'tmp_23' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 247 [1/1] (2.32ns)   --->   "%store_ln341 = store i8 %xor_ln341_9, i4 %state_addr_9" [Downloads/aes_axis.cpp:341]   --->   Operation 247 'store' 'store_ln341' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_13)   --->   "%xor_ln341_55 = xor i8 %roundKey_load_13, i8 %tmp_20" [Downloads/aes_axis.cpp:341]   --->   Operation 248 'xor' 'xor_ln341_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_13)   --->   "%xor_ln341_56 = xor i8 %tmp_22, i8 %tmp_23" [Downloads/aes_axis.cpp:341]   --->   Operation 249 'xor' 'xor_ln341_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_13)   --->   "%xor_ln341_57 = xor i8 %xor_ln341_56, i8 %tmp_14" [Downloads/aes_axis.cpp:341]   --->   Operation 250 'xor' 'xor_ln341_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 251 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln341_13 = xor i8 %xor_ln341_57, i8 %xor_ln341_55" [Downloads/aes_axis.cpp:341]   --->   Operation 251 'xor' 'xor_ln341_13' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.99>
ST_16 : Operation 252 [1/1] (4.99ns)   --->   "%tmp_24 = call i8 @galois_multiplication, i8 %cpy_8, i4 2" [Downloads/aes_axis.cpp:402]   --->   Operation 252 'call' 'tmp_24' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 253 [1/1] (4.99ns)   --->   "%tmp_25 = call i8 @galois_multiplication, i8 %tmp_57, i4 1" [Downloads/aes_axis.cpp:403]   --->   Operation 253 'call' 'tmp_25' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 254 [1/1] (2.32ns)   --->   "%store_ln341 = store i8 %xor_ln341_13, i4 %state_addr_13" [Downloads/aes_axis.cpp:341]   --->   Operation 254 'store' 'store_ln341' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 17 <SV = 16> <Delay = 5.98>
ST_17 : Operation 255 [1/1] (4.99ns)   --->   "%tmp_26 = call i8 @galois_multiplication, i8 %tmp_54, i4 1" [Downloads/aes_axis.cpp:404]   --->   Operation 255 'call' 'tmp_26' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 256 [1/1] (4.99ns)   --->   "%tmp_27 = call i8 @galois_multiplication, i8 %cpy_9, i4 3" [Downloads/aes_axis.cpp:405]   --->   Operation 256 'call' 'tmp_27' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_2)   --->   "%xor_ln341_22 = xor i8 %roundKey_load_2, i8 %tmp_25" [Downloads/aes_axis.cpp:341]   --->   Operation 257 'xor' 'xor_ln341_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_2)   --->   "%xor_ln341_23 = xor i8 %tmp_26, i8 %tmp_27" [Downloads/aes_axis.cpp:341]   --->   Operation 258 'xor' 'xor_ln341_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_2)   --->   "%xor_ln341_24 = xor i8 %xor_ln341_23, i8 %tmp_24" [Downloads/aes_axis.cpp:341]   --->   Operation 259 'xor' 'xor_ln341_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 260 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln341_2 = xor i8 %xor_ln341_24, i8 %xor_ln341_22" [Downloads/aes_axis.cpp:341]   --->   Operation 260 'xor' 'xor_ln341_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.99>
ST_18 : Operation 261 [1/1] (4.99ns)   --->   "%tmp_28 = call i8 @galois_multiplication, i8 %cpy_9, i4 2" [Downloads/aes_axis.cpp:407]   --->   Operation 261 'call' 'tmp_28' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 262 [1/1] (4.99ns)   --->   "%tmp_29 = call i8 @galois_multiplication, i8 %cpy_8, i4 1" [Downloads/aes_axis.cpp:408]   --->   Operation 262 'call' 'tmp_29' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 263 [1/1] (2.32ns)   --->   "%store_ln341 = store i8 %xor_ln341_2, i4 %state_addr_2" [Downloads/aes_axis.cpp:341]   --->   Operation 263 'store' 'store_ln341' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 19 <SV = 18> <Delay = 5.98>
ST_19 : Operation 264 [1/1] (4.99ns)   --->   "%tmp_30 = call i8 @galois_multiplication, i8 %tmp_54, i4 3" [Downloads/aes_axis.cpp:410]   --->   Operation 264 'call' 'tmp_30' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 265 [1/1] (4.99ns)   --->   "%tmp_31 = call i8 @galois_multiplication, i8 %tmp_54, i4 2" [Downloads/aes_axis.cpp:412]   --->   Operation 265 'call' 'tmp_31' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_6)   --->   "%xor_ln341_34 = xor i8 %roundKey_load_6, i8 %tmp_28" [Downloads/aes_axis.cpp:341]   --->   Operation 266 'xor' 'xor_ln341_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_6)   --->   "%xor_ln341_35 = xor i8 %tmp_29, i8 %tmp_30" [Downloads/aes_axis.cpp:341]   --->   Operation 267 'xor' 'xor_ln341_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_6)   --->   "%xor_ln341_36 = xor i8 %xor_ln341_35, i8 %tmp_25" [Downloads/aes_axis.cpp:341]   --->   Operation 268 'xor' 'xor_ln341_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 269 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln341_6 = xor i8 %xor_ln341_36, i8 %xor_ln341_34" [Downloads/aes_axis.cpp:341]   --->   Operation 269 'xor' 'xor_ln341_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.98>
ST_20 : Operation 270 [1/1] (4.99ns)   --->   "%tmp_32 = call i8 @galois_multiplication, i8 %cpy_9, i4 1" [Downloads/aes_axis.cpp:413]   --->   Operation 270 'call' 'tmp_32' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 271 [1/1] (4.99ns)   --->   "%tmp_33 = call i8 @galois_multiplication, i8 %tmp_57, i4 3" [Downloads/aes_axis.cpp:415]   --->   Operation 271 'call' 'tmp_33' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 272 [1/1] (2.32ns)   --->   "%store_ln341 = store i8 %xor_ln341_6, i4 %state_addr_6" [Downloads/aes_axis.cpp:341]   --->   Operation 272 'store' 'store_ln341' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_10)   --->   "%xor_ln341_46 = xor i8 %roundKey_load_10, i8 %tmp_31" [Downloads/aes_axis.cpp:341]   --->   Operation 273 'xor' 'xor_ln341_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_10)   --->   "%xor_ln341_47 = xor i8 %tmp_32, i8 %tmp_33" [Downloads/aes_axis.cpp:341]   --->   Operation 274 'xor' 'xor_ln341_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_10)   --->   "%xor_ln341_48 = xor i8 %xor_ln341_47, i8 %tmp_29" [Downloads/aes_axis.cpp:341]   --->   Operation 275 'xor' 'xor_ln341_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln341_10 = xor i8 %xor_ln341_48, i8 %xor_ln341_46" [Downloads/aes_axis.cpp:341]   --->   Operation 276 'xor' 'xor_ln341_10' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.98>
ST_21 : Operation 277 [1/1] (4.99ns)   --->   "%tmp_34 = call i8 @galois_multiplication, i8 %tmp_57, i4 2" [Downloads/aes_axis.cpp:417]   --->   Operation 277 'call' 'tmp_34' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 278 [1/1] (4.99ns)   --->   "%tmp_35 = call i8 @galois_multiplication, i8 %cpy_8, i4 3" [Downloads/aes_axis.cpp:420]   --->   Operation 278 'call' 'tmp_35' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 279 [1/1] (2.32ns)   --->   "%store_ln341 = store i8 %xor_ln341_10, i4 %state_addr_10" [Downloads/aes_axis.cpp:341]   --->   Operation 279 'store' 'store_ln341' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_14)   --->   "%xor_ln341_58 = xor i8 %roundKey_load_14, i8 %tmp_32" [Downloads/aes_axis.cpp:341]   --->   Operation 280 'xor' 'xor_ln341_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_14)   --->   "%xor_ln341_59 = xor i8 %tmp_34, i8 %tmp_35" [Downloads/aes_axis.cpp:341]   --->   Operation 281 'xor' 'xor_ln341_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_14)   --->   "%xor_ln341_60 = xor i8 %xor_ln341_59, i8 %tmp_26" [Downloads/aes_axis.cpp:341]   --->   Operation 282 'xor' 'xor_ln341_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 283 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln341_14 = xor i8 %xor_ln341_60, i8 %xor_ln341_58" [Downloads/aes_axis.cpp:341]   --->   Operation 283 'xor' 'xor_ln341_14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.99>
ST_22 : Operation 284 [1/1] (4.99ns)   --->   "%tmp = call i8 @galois_multiplication, i8 %cpy_12, i4 2" [Downloads/aes_axis.cpp:402]   --->   Operation 284 'call' 'tmp' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 285 [1/1] (4.99ns)   --->   "%tmp_36 = call i8 @galois_multiplication, i8 %tmp_58, i4 1" [Downloads/aes_axis.cpp:403]   --->   Operation 285 'call' 'tmp_36' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 286 [1/1] (2.32ns)   --->   "%store_ln341 = store i8 %xor_ln341_14, i4 %state_addr_14" [Downloads/aes_axis.cpp:341]   --->   Operation 286 'store' 'store_ln341' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 23 <SV = 22> <Delay = 5.98>
ST_23 : Operation 287 [1/1] (4.99ns)   --->   "%tmp_37 = call i8 @galois_multiplication, i8 %tmp_55, i4 1" [Downloads/aes_axis.cpp:404]   --->   Operation 287 'call' 'tmp_37' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 288 [1/1] (4.99ns)   --->   "%tmp_38 = call i8 @galois_multiplication, i8 %tmp_53, i4 3" [Downloads/aes_axis.cpp:405]   --->   Operation 288 'call' 'tmp_38' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_3)   --->   "%xor_ln341_25 = xor i8 %roundKey_load_3, i8 %tmp_36" [Downloads/aes_axis.cpp:341]   --->   Operation 289 'xor' 'xor_ln341_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_3)   --->   "%xor_ln341_26 = xor i8 %tmp_37, i8 %tmp_38" [Downloads/aes_axis.cpp:341]   --->   Operation 290 'xor' 'xor_ln341_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_3)   --->   "%xor_ln341_27 = xor i8 %xor_ln341_26, i8 %tmp" [Downloads/aes_axis.cpp:341]   --->   Operation 291 'xor' 'xor_ln341_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 292 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln341_3 = xor i8 %xor_ln341_27, i8 %xor_ln341_25" [Downloads/aes_axis.cpp:341]   --->   Operation 292 'xor' 'xor_ln341_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.99>
ST_24 : Operation 293 [1/1] (4.99ns)   --->   "%tmp_39 = call i8 @galois_multiplication, i8 %tmp_53, i4 2" [Downloads/aes_axis.cpp:407]   --->   Operation 293 'call' 'tmp_39' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 294 [1/1] (4.99ns)   --->   "%tmp_40 = call i8 @galois_multiplication, i8 %cpy_12, i4 1" [Downloads/aes_axis.cpp:408]   --->   Operation 294 'call' 'tmp_40' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 295 [1/1] (2.32ns)   --->   "%store_ln341 = store i8 %xor_ln341_3, i4 %state_addr_3" [Downloads/aes_axis.cpp:341]   --->   Operation 295 'store' 'store_ln341' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 25 <SV = 24> <Delay = 5.98>
ST_25 : Operation 296 [1/1] (4.99ns)   --->   "%tmp_41 = call i8 @galois_multiplication, i8 %tmp_55, i4 3" [Downloads/aes_axis.cpp:410]   --->   Operation 296 'call' 'tmp_41' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 297 [1/1] (4.99ns)   --->   "%tmp_42 = call i8 @galois_multiplication, i8 %tmp_55, i4 2" [Downloads/aes_axis.cpp:412]   --->   Operation 297 'call' 'tmp_42' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_7)   --->   "%xor_ln341_37 = xor i8 %roundKey_load_7, i8 %tmp_39" [Downloads/aes_axis.cpp:341]   --->   Operation 298 'xor' 'xor_ln341_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_7)   --->   "%xor_ln341_38 = xor i8 %tmp_40, i8 %tmp_41" [Downloads/aes_axis.cpp:341]   --->   Operation 299 'xor' 'xor_ln341_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_7)   --->   "%xor_ln341_39 = xor i8 %xor_ln341_38, i8 %tmp_36" [Downloads/aes_axis.cpp:341]   --->   Operation 300 'xor' 'xor_ln341_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 301 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln341_7 = xor i8 %xor_ln341_39, i8 %xor_ln341_37" [Downloads/aes_axis.cpp:341]   --->   Operation 301 'xor' 'xor_ln341_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.98>
ST_26 : Operation 302 [1/1] (4.99ns)   --->   "%tmp_43 = call i8 @galois_multiplication, i8 %tmp_53, i4 1" [Downloads/aes_axis.cpp:413]   --->   Operation 302 'call' 'tmp_43' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 303 [1/1] (4.99ns)   --->   "%tmp_44 = call i8 @galois_multiplication, i8 %tmp_58, i4 3" [Downloads/aes_axis.cpp:415]   --->   Operation 303 'call' 'tmp_44' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 304 [1/1] (2.32ns)   --->   "%store_ln341 = store i8 %xor_ln341_7, i4 %state_addr_7" [Downloads/aes_axis.cpp:341]   --->   Operation 304 'store' 'store_ln341' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_11)   --->   "%xor_ln341_49 = xor i8 %roundKey_load_11, i8 %tmp_42" [Downloads/aes_axis.cpp:341]   --->   Operation 305 'xor' 'xor_ln341_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_11)   --->   "%xor_ln341_50 = xor i8 %tmp_43, i8 %tmp_44" [Downloads/aes_axis.cpp:341]   --->   Operation 306 'xor' 'xor_ln341_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_11)   --->   "%xor_ln341_51 = xor i8 %xor_ln341_50, i8 %tmp_40" [Downloads/aes_axis.cpp:341]   --->   Operation 307 'xor' 'xor_ln341_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 308 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln341_11 = xor i8 %xor_ln341_51, i8 %xor_ln341_49" [Downloads/aes_axis.cpp:341]   --->   Operation 308 'xor' 'xor_ln341_11' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.98>
ST_27 : Operation 309 [1/1] (4.99ns)   --->   "%tmp_45 = call i8 @galois_multiplication, i8 %tmp_58, i4 2" [Downloads/aes_axis.cpp:417]   --->   Operation 309 'call' 'tmp_45' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 310 [1/1] (4.99ns)   --->   "%tmp_46 = call i8 @galois_multiplication, i8 %cpy_12, i4 3" [Downloads/aes_axis.cpp:420]   --->   Operation 310 'call' 'tmp_46' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 311 [1/1] (2.32ns)   --->   "%store_ln341 = store i8 %xor_ln341_11, i4 %state_addr_11" [Downloads/aes_axis.cpp:341]   --->   Operation 311 'store' 'store_ln341' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_15)   --->   "%xor_ln341_61 = xor i8 %roundKey_load_15, i8 %tmp_43" [Downloads/aes_axis.cpp:341]   --->   Operation 312 'xor' 'xor_ln341_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_15)   --->   "%xor_ln341_62 = xor i8 %tmp_45, i8 %tmp_46" [Downloads/aes_axis.cpp:341]   --->   Operation 313 'xor' 'xor_ln341_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln341_15)   --->   "%xor_ln341_63 = xor i8 %xor_ln341_62, i8 %tmp_37" [Downloads/aes_axis.cpp:341]   --->   Operation 314 'xor' 'xor_ln341_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 315 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln341_15 = xor i8 %xor_ln341_63, i8 %xor_ln341_61" [Downloads/aes_axis.cpp:341]   --->   Operation 315 'xor' 'xor_ln341_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.32>
ST_28 : Operation 316 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 316 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 317 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 317 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 318 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 318 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 319 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 319 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 320 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 320 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 321 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 321 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 322 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 322 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 323 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 323 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 324 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 324 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 325 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 325 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 326 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 326 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 327 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 327 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 328 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 328 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 329 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 329 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 330 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 330 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 331 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i8 %sbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:138]   --->   Operation 331 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 332 [1/1] (2.32ns)   --->   "%store_ln341 = store i8 %xor_ln341_15, i4 %state_addr_15" [Downloads/aes_axis.cpp:341]   --->   Operation 332 'store' 'store_ln341' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 333 [1/1] (0.00ns)   --->   "%ret_ln429 = ret" [Downloads/aes_axis.cpp:429]   --->   Operation 333 'ret' 'ret_ln429' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr', Downloads/aes_axis.cpp:337) [5]  (0 ns)
	'load' operation ('num', Downloads/aes_axis.cpp:304) on array 'state' [6]  (2.32 ns)

 <State 2>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', Downloads/aes_axis.cpp:304) on array 'state' [6]  (2.32 ns)
	'getelementptr' operation ('sbox_addr', Downloads/aes_axis.cpp:139) [9]  (0 ns)
	'load' operation ('cpy', Downloads/aes_axis.cpp:139) on array 'sbox' [10]  (3.25 ns)

 <State 3>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', Downloads/aes_axis.cpp:304) on array 'state' [18]  (2.32 ns)
	'getelementptr' operation ('sbox_addr_9', Downloads/aes_axis.cpp:139) [21]  (0 ns)
	'load' operation ('cpy', Downloads/aes_axis.cpp:139) on array 'sbox' [22]  (3.25 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', Downloads/aes_axis.cpp:304) on array 'state' [30]  (2.32 ns)
	'getelementptr' operation ('sbox_addr_11', Downloads/aes_axis.cpp:139) [33]  (0 ns)
	'load' operation ('tmp', Downloads/aes_axis.cpp:139) on array 'sbox' [34]  (3.25 ns)

 <State 5>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', Downloads/aes_axis.cpp:304) on array 'state' [42]  (2.32 ns)
	'getelementptr' operation ('sbox_addr_13', Downloads/aes_axis.cpp:139) [45]  (0 ns)
	'load' operation ('cpy', Downloads/aes_axis.cpp:139) on array 'sbox' [46]  (3.25 ns)

 <State 6>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', Downloads/aes_axis.cpp:304) on array 'state' [54]  (2.32 ns)
	'getelementptr' operation ('sbox_addr_15', Downloads/aes_axis.cpp:139) [57]  (0 ns)
	'load' operation ('tmp', Downloads/aes_axis.cpp:139) on array 'sbox' [58]  (3.25 ns)

 <State 7>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', Downloads/aes_axis.cpp:304) on array 'state' [66]  (2.32 ns)
	'getelementptr' operation ('sbox_addr_17', Downloads/aes_axis.cpp:139) [69]  (0 ns)
	'load' operation ('cpy', Downloads/aes_axis.cpp:139) on array 'sbox' [70]  (3.25 ns)

 <State 8>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', Downloads/aes_axis.cpp:304) on array 'state' [78]  (2.32 ns)
	'getelementptr' operation ('sbox_addr_19', Downloads/aes_axis.cpp:139) [81]  (0 ns)
	'load' operation ('tmp', Downloads/aes_axis.cpp:139) on array 'sbox' [82]  (3.25 ns)

 <State 9>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', Downloads/aes_axis.cpp:304) on array 'state' [90]  (2.32 ns)
	'getelementptr' operation ('sbox_addr_21', Downloads/aes_axis.cpp:139) [93]  (0 ns)
	'load' operation ('tmp', Downloads/aes_axis.cpp:139) on array 'sbox' [94]  (3.25 ns)

 <State 10>: 4.99ns
The critical path consists of the following:
	'call' operation ('tmp_4', Downloads/aes_axis.cpp:412) to 'galois_multiplication' [108]  (4.99 ns)

 <State 11>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_7', Downloads/aes_axis.cpp:403) to 'galois_multiplication' [102]  (4.99 ns)
	'xor' operation ('xor_ln341_16', Downloads/aes_axis.cpp:341) [150]  (0 ns)
	'xor' operation ('xor_ln341', Downloads/aes_axis.cpp:341) [153]  (0.99 ns)

 <State 12>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_14', Downloads/aes_axis.cpp:404) to 'galois_multiplication' [115]  (4.99 ns)
	'xor' operation ('xor_ln341_20', Downloads/aes_axis.cpp:341) [158]  (0 ns)
	'xor' operation ('xor_ln341_21', Downloads/aes_axis.cpp:341) [159]  (0 ns)
	'xor' operation ('xor_ln341_1', Downloads/aes_axis.cpp:341) [160]  (0.99 ns)

 <State 13>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_18', Downloads/aes_axis.cpp:410) to 'galois_multiplication' [119]  (4.99 ns)
	'xor' operation ('xor_ln341_32', Downloads/aes_axis.cpp:341) [186]  (0 ns)
	'xor' operation ('xor_ln341_33', Downloads/aes_axis.cpp:341) [187]  (0 ns)
	'xor' operation ('xor_ln341_5', Downloads/aes_axis.cpp:341) [188]  (0.99 ns)

 <State 14>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_20', Downloads/aes_axis.cpp:413) to 'galois_multiplication' [121]  (4.99 ns)
	'xor' operation ('xor_ln341_44', Downloads/aes_axis.cpp:341) [214]  (0 ns)
	'xor' operation ('xor_ln341_45', Downloads/aes_axis.cpp:341) [215]  (0 ns)
	'xor' operation ('xor_ln341_9', Downloads/aes_axis.cpp:341) [216]  (0.99 ns)

 <State 15>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_22', Downloads/aes_axis.cpp:417) to 'galois_multiplication' [123]  (4.99 ns)
	'xor' operation ('xor_ln341_56', Downloads/aes_axis.cpp:341) [242]  (0 ns)
	'xor' operation ('xor_ln341_57', Downloads/aes_axis.cpp:341) [243]  (0 ns)
	'xor' operation ('xor_ln341_13', Downloads/aes_axis.cpp:341) [244]  (0.99 ns)

 <State 16>: 4.99ns
The critical path consists of the following:
	'call' operation ('tmp_24', Downloads/aes_axis.cpp:402) to 'galois_multiplication' [125]  (4.99 ns)

 <State 17>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_26', Downloads/aes_axis.cpp:404) to 'galois_multiplication' [127]  (4.99 ns)
	'xor' operation ('xor_ln341_23', Downloads/aes_axis.cpp:341) [165]  (0 ns)
	'xor' operation ('xor_ln341_24', Downloads/aes_axis.cpp:341) [166]  (0 ns)
	'xor' operation ('xor_ln341_2', Downloads/aes_axis.cpp:341) [167]  (0.99 ns)

 <State 18>: 4.99ns
The critical path consists of the following:
	'call' operation ('tmp_28', Downloads/aes_axis.cpp:407) to 'galois_multiplication' [129]  (4.99 ns)

 <State 19>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_30', Downloads/aes_axis.cpp:410) to 'galois_multiplication' [131]  (4.99 ns)
	'xor' operation ('xor_ln341_35', Downloads/aes_axis.cpp:341) [193]  (0 ns)
	'xor' operation ('xor_ln341_36', Downloads/aes_axis.cpp:341) [194]  (0 ns)
	'xor' operation ('xor_ln341_6', Downloads/aes_axis.cpp:341) [195]  (0.99 ns)

 <State 20>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_32', Downloads/aes_axis.cpp:413) to 'galois_multiplication' [133]  (4.99 ns)
	'xor' operation ('xor_ln341_47', Downloads/aes_axis.cpp:341) [221]  (0 ns)
	'xor' operation ('xor_ln341_48', Downloads/aes_axis.cpp:341) [222]  (0 ns)
	'xor' operation ('xor_ln341_10', Downloads/aes_axis.cpp:341) [223]  (0.99 ns)

 <State 21>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_34', Downloads/aes_axis.cpp:417) to 'galois_multiplication' [135]  (4.99 ns)
	'xor' operation ('xor_ln341_59', Downloads/aes_axis.cpp:341) [249]  (0 ns)
	'xor' operation ('xor_ln341_60', Downloads/aes_axis.cpp:341) [250]  (0 ns)
	'xor' operation ('xor_ln341_14', Downloads/aes_axis.cpp:341) [251]  (0.99 ns)

 <State 22>: 4.99ns
The critical path consists of the following:
	'call' operation ('tmp', Downloads/aes_axis.cpp:402) to 'galois_multiplication' [137]  (4.99 ns)

 <State 23>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_37', Downloads/aes_axis.cpp:404) to 'galois_multiplication' [139]  (4.99 ns)
	'xor' operation ('xor_ln341_26', Downloads/aes_axis.cpp:341) [172]  (0 ns)
	'xor' operation ('xor_ln341_27', Downloads/aes_axis.cpp:341) [173]  (0 ns)
	'xor' operation ('xor_ln341_3', Downloads/aes_axis.cpp:341) [174]  (0.99 ns)

 <State 24>: 4.99ns
The critical path consists of the following:
	'call' operation ('tmp_39', Downloads/aes_axis.cpp:407) to 'galois_multiplication' [141]  (4.99 ns)

 <State 25>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_41', Downloads/aes_axis.cpp:410) to 'galois_multiplication' [143]  (4.99 ns)
	'xor' operation ('xor_ln341_38', Downloads/aes_axis.cpp:341) [200]  (0 ns)
	'xor' operation ('xor_ln341_39', Downloads/aes_axis.cpp:341) [201]  (0 ns)
	'xor' operation ('xor_ln341_7', Downloads/aes_axis.cpp:341) [202]  (0.99 ns)

 <State 26>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_43', Downloads/aes_axis.cpp:413) to 'galois_multiplication' [145]  (4.99 ns)
	'xor' operation ('xor_ln341_50', Downloads/aes_axis.cpp:341) [228]  (0 ns)
	'xor' operation ('xor_ln341_51', Downloads/aes_axis.cpp:341) [229]  (0 ns)
	'xor' operation ('xor_ln341_11', Downloads/aes_axis.cpp:341) [230]  (0.99 ns)

 <State 27>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_45', Downloads/aes_axis.cpp:417) to 'galois_multiplication' [147]  (4.99 ns)
	'xor' operation ('xor_ln341_62', Downloads/aes_axis.cpp:341) [256]  (0 ns)
	'xor' operation ('xor_ln341_63', Downloads/aes_axis.cpp:341) [257]  (0 ns)
	'xor' operation ('xor_ln341_15', Downloads/aes_axis.cpp:341) [258]  (0.99 ns)

 <State 28>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln341', Downloads/aes_axis.cpp:341) of variable 'xor_ln341_15', Downloads/aes_axis.cpp:341 on array 'state' [259]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
