Protel Design System Design Rule Check
PCB File : E:\Projects_Files\Projects\Altium_Projects\Petroline\Controller_TRK_hv2\Controller_TRK_hv2.PcbDoc
Date     : 24.01.2019
Time     : 11:57:34

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.4mm) (InPolygon),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=5mm) (Preferred=0.5mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.2mm) (Max=10mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.05mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.1mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (102.186mm,103.5mm) on Top Overlay And Pad C28-1(103.05mm,103.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (102.212mm,103.5mm) on Top Overlay And Pad C28-2(101.35mm,103.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (105.85mm,75.438mm) on Top Overlay And Pad C32-2(105.85mm,76.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (105.85mm,75.464mm) on Top Overlay And Pad C32-1(105.85mm,74.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (107.15mm,80.661mm) on Top Overlay And Pad C13-1(107.15mm,81.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (107.15mm,80.687mm) on Top Overlay And Pad C13-2(107.15mm,79.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (107.175mm,84.288mm) on Top Overlay And Pad C14-2(107.175mm,85.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (107.175mm,84.314mm) on Top Overlay And Pad C14-1(107.175mm,83.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (109.238mm,54.65mm) on Top Overlay And Pad C17-2(110.1mm,54.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (109.264mm,54.65mm) on Top Overlay And Pad C17-1(108.4mm,54.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (109.975mm,90.413mm) on Top Overlay And Pad C11-2(109.975mm,91.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (109.975mm,90.439mm) on Top Overlay And Pad C11-1(109.975mm,89.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (110.45mm,75.438mm) on Top Overlay And Pad C31-2(110.45mm,76.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (110.45mm,75.464mm) on Top Overlay And Pad C31-1(110.45mm,74.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (110.563mm,78.475mm) on Top Overlay And Pad C7-2(111.425mm,78.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (110.589mm,78.475mm) on Top Overlay And Pad C7-1(109.725mm,78.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (114.95mm,59.611mm) on Top Overlay And Pad C16-1(114.95mm,60.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (114.95mm,59.637mm) on Top Overlay And Pad C16-2(114.95mm,58.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (116.386mm,56.85mm) on Top Overlay And Pad C19-1(117.25mm,56.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (116.412mm,56.85mm) on Top Overlay And Pad C19-2(115.55mm,56.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (116.711mm,102.275mm) on Top Overlay And Pad C30-1(117.575mm,102.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (116.737mm,102.275mm) on Top Overlay And Pad C30-2(115.875mm,102.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (116.9mm,74.463mm) on Top Overlay And Pad C9-2(116.9mm,75.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (116.9mm,74.489mm) on Top Overlay And Pad C9-1(116.9mm,73.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (118.025mm,90.438mm) on Top Overlay And Pad C6-2(118.025mm,91.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (118.025mm,90.464mm) on Top Overlay And Pad C6-1(118.025mm,89.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (119.15mm,67.263mm) on Top Overlay And Pad C21-2(119.15mm,68.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (119.15mm,67.289mm) on Top Overlay And Pad C21-1(119.15mm,66.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (120.838mm,57.025mm) on Top Overlay And Pad C20-2(121.7mm,57.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (120.864mm,57.025mm) on Top Overlay And Pad C20-1(120mm,57.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (120.886mm,75.65mm) on Top Overlay And Pad C8-1(121.75mm,75.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (120.912mm,75.65mm) on Top Overlay And Pad C8-2(120.05mm,75.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (123.55mm,96.813mm) on Top Overlay And Pad C29-2(123.55mm,97.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (123.55mm,96.839mm) on Top Overlay And Pad C29-1(123.55mm,95.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (124.838mm,67.55mm) on Top Overlay And Pad C22-2(125.7mm,67.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (124.864mm,67.55mm) on Top Overlay And Pad C22-1(124mm,67.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.1mm) Between Arc (128.475mm,49.345mm) on Top Overlay And Pad VD15-2(129.274mm,48.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (81.075mm,45.886mm) on Top Overlay And Pad C2-1(81.075mm,46.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (81.075mm,45.912mm) on Top Overlay And Pad C2-2(81.075mm,45.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (83.25mm,62.763mm) on Top Overlay And Pad C26-2(83.25mm,63.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (83.25mm,62.789mm) on Top Overlay And Pad C26-1(83.25mm,61.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (83.463mm,55.95mm) on Top Overlay And Pad C5-2(84.325mm,55.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (83.489mm,55.95mm) on Top Overlay And Pad C5-1(82.625mm,55.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (85.061mm,43.475mm) on Top Overlay And Pad C1-1(85.925mm,43.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (85.087mm,43.475mm) on Top Overlay And Pad C1-2(84.225mm,43.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (88.15mm,46.011mm) on Top Overlay And Pad C3-1(88.15mm,46.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (88.15mm,46.037mm) on Top Overlay And Pad C3-2(88.15mm,45.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (89.175mm,64.738mm) on Top Overlay And Pad C23-2(89.175mm,65.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (89.175mm,64.764mm) on Top Overlay And Pad C23-1(89.175mm,63.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Arc (94.288mm,76.35mm) on Top Overlay And Pad C12-2(95.15mm,76.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.1mm) Between Arc (94.314mm,76.35mm) on Top Overlay And Pad C12-1(93.45mm,76.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (105.325mm,38.725mm) (116.025mm,39.65mm) on Top Overlay And Pad XP12-1(107.825mm,37.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (105.325mm,38.725mm) (116.025mm,39.65mm) on Top Overlay And Pad XP12-2(112.825mm,37.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (107.675mm,112.6mm) (118.375mm,113.525mm) on Top Overlay And Pad XP17-1(115.875mm,115.05mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (107.675mm,112.6mm) (118.375mm,113.525mm) on Top Overlay And Pad XP17-2(110.875mm,115.05mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (115.325mm,38.725mm) (126.025mm,39.65mm) on Top Overlay And Pad XP16-1(117.825mm,37.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (115.325mm,38.725mm) (126.025mm,39.65mm) on Top Overlay And Pad XP16-2(122.825mm,37.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (120.65mm,112.6mm) (131.35mm,113.525mm) on Top Overlay And Pad XP11-1(128.85mm,115.05mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (120.65mm,112.6mm) (131.35mm,113.525mm) on Top Overlay And Pad XP11-2(123.85mm,115.05mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (125.325mm,38.725mm) (136.025mm,39.65mm) on Top Overlay And Pad XP4-1(127.825mm,37.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (125.325mm,38.725mm) (136.025mm,39.65mm) on Top Overlay And Pad XP4-2(132.825mm,37.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (132.588mm,69.588mm) (143.288mm,70.513mm) on Top Overlay And Pad XP8-1(139.925mm,67.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (132.588mm,69.588mm) (143.288mm,70.513mm) on Top Overlay And Pad XP8-2(139.925mm,72.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (135.325mm,38.725mm) (146.025mm,39.65mm) on Top Overlay And Pad XP3-1(137.825mm,37.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (135.325mm,38.725mm) (146.025mm,39.65mm) on Top Overlay And Pad XP3-2(142.825mm,37.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (52.175mm,112.675mm) (62.875mm,113.6mm) on Top Overlay And Pad XP18-1(60.375mm,115.125mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (52.175mm,112.675mm) (62.875mm,113.6mm) on Top Overlay And Pad XP18-2(55.375mm,115.125mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (55mm,38.925mm) (70.075mm,39.875mm) on Top Overlay And Pad XP5-1(57.5mm,37.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (55mm,38.925mm) (70.075mm,39.875mm) on Top Overlay And Pad XP5-2(62.5mm,37.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (55mm,38.925mm) (70.075mm,39.875mm) on Top Overlay And Pad XP5-3(67.5mm,37.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (62.175mm,112.675mm) (72.875mm,113.6mm) on Top Overlay And Pad XP7-1(70.375mm,115.125mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (62.175mm,112.675mm) (72.875mm,113.6mm) on Top Overlay And Pad XP7-2(65.375mm,115.125mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (75.2mm,112.675mm) (85.9mm,113.6mm) on Top Overlay And Pad XP6-1(83.4mm,115.125mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (75.2mm,112.675mm) (85.9mm,113.6mm) on Top Overlay And Pad XP6-2(78.4mm,115.125mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (95.325mm,38.725mm) (106.025mm,39.65mm) on Top Overlay And Pad XP10-1(97.825mm,37.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (95.325mm,38.725mm) (106.025mm,39.65mm) on Top Overlay And Pad XP10-2(102.825mm,37.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (97.675mm,112.6mm) (108.375mm,113.525mm) on Top Overlay And Pad XP9-1(105.875mm,115.05mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (97.675mm,112.6mm) (108.375mm,113.525mm) on Top Overlay And Pad XP9-2(100.875mm,115.05mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C1-1(85.925mm,43.475mm) on Top Layer And Track (83.55mm,42.825mm)(86.6mm,42.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C1-1(85.925mm,43.475mm) on Top Layer And Track (83.55mm,44.123mm)(86.598mm,44.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C11-1(109.975mm,89.575mm) on Top Layer And Track (109.325mm,88.9mm)(109.325mm,91.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C11-1(109.975mm,89.575mm) on Top Layer And Track (110.623mm,88.902mm)(110.623mm,91.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C11-2(109.975mm,91.275mm) on Top Layer And Track (109.325mm,88.9mm)(109.325mm,91.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C11-2(109.975mm,91.275mm) on Top Layer And Track (110.623mm,88.902mm)(110.623mm,91.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C1-2(84.225mm,43.475mm) on Top Layer And Track (83.55mm,42.825mm)(86.6mm,42.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C1-2(84.225mm,43.475mm) on Top Layer And Track (83.55mm,44.123mm)(86.598mm,44.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C12-1(93.45mm,76.35mm) on Top Layer And Track (92.775mm,77mm)(95.825mm,77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C12-1(93.45mm,76.35mm) on Top Layer And Track (92.777mm,75.702mm)(95.825mm,75.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C12-2(95.15mm,76.35mm) on Top Layer And Track (92.775mm,77mm)(95.825mm,77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C12-2(95.15mm,76.35mm) on Top Layer And Track (92.777mm,75.702mm)(95.825mm,75.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C13-1(107.15mm,81.525mm) on Top Layer And Track (106.502mm,79.15mm)(106.502mm,82.198mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C13-1(107.15mm,81.525mm) on Top Layer And Track (107.8mm,79.15mm)(107.8mm,82.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C13-2(107.15mm,79.825mm) on Top Layer And Track (106.502mm,79.15mm)(106.502mm,82.198mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C13-2(107.15mm,79.825mm) on Top Layer And Track (107.8mm,79.15mm)(107.8mm,82.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C14-1(107.175mm,83.45mm) on Top Layer And Track (106.525mm,82.775mm)(106.525mm,85.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C14-1(107.175mm,83.45mm) on Top Layer And Track (107.823mm,82.777mm)(107.823mm,85.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C14-2(107.175mm,85.15mm) on Top Layer And Track (106.525mm,82.775mm)(106.525mm,85.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C14-2(107.175mm,85.15mm) on Top Layer And Track (107.823mm,82.777mm)(107.823mm,85.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C16-1(114.95mm,60.475mm) on Top Layer And Track (114.302mm,58.1mm)(114.302mm,61.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C16-1(114.95mm,60.475mm) on Top Layer And Track (115.6mm,58.1mm)(115.6mm,61.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C16-2(114.95mm,58.775mm) on Top Layer And Track (114.302mm,58.1mm)(114.302mm,61.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C16-2(114.95mm,58.775mm) on Top Layer And Track (115.6mm,58.1mm)(115.6mm,61.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C17-1(108.4mm,54.65mm) on Top Layer And Track (107.725mm,55.3mm)(110.775mm,55.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C17-1(108.4mm,54.65mm) on Top Layer And Track (107.727mm,54.002mm)(110.775mm,54.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C17-2(110.1mm,54.65mm) on Top Layer And Track (107.725mm,55.3mm)(110.775mm,55.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C17-2(110.1mm,54.65mm) on Top Layer And Track (107.727mm,54.002mm)(110.775mm,54.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C19-1(117.25mm,56.85mm) on Top Layer And Track (114.875mm,56.2mm)(117.925mm,56.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C19-1(117.25mm,56.85mm) on Top Layer And Track (114.875mm,57.498mm)(117.923mm,57.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C19-2(115.55mm,56.85mm) on Top Layer And Track (114.875mm,56.2mm)(117.925mm,56.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C19-2(115.55mm,56.85mm) on Top Layer And Track (114.875mm,57.498mm)(117.923mm,57.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C20-1(120mm,57.025mm) on Top Layer And Track (119.325mm,57.675mm)(122.375mm,57.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C20-1(120mm,57.025mm) on Top Layer And Track (119.327mm,56.377mm)(122.375mm,56.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C20-2(121.7mm,57.025mm) on Top Layer And Track (119.325mm,57.675mm)(122.375mm,57.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C20-2(121.7mm,57.025mm) on Top Layer And Track (119.327mm,56.377mm)(122.375mm,56.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C2-1(81.075mm,46.75mm) on Top Layer And Track (80.427mm,44.375mm)(80.427mm,47.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C2-1(81.075mm,46.75mm) on Top Layer And Track (81.725mm,44.375mm)(81.725mm,47.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C21-1(119.15mm,66.425mm) on Top Layer And Track (118.5mm,65.75mm)(118.5mm,68.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C21-1(119.15mm,66.425mm) on Top Layer And Track (119.798mm,65.752mm)(119.798mm,68.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C21-2(119.15mm,68.125mm) on Top Layer And Track (118.5mm,65.75mm)(118.5mm,68.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C21-2(119.15mm,68.125mm) on Top Layer And Track (119.798mm,65.752mm)(119.798mm,68.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C2-2(81.075mm,45.05mm) on Top Layer And Track (80.427mm,44.375mm)(80.427mm,47.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C2-2(81.075mm,45.05mm) on Top Layer And Track (81.725mm,44.375mm)(81.725mm,47.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C22-1(124mm,67.55mm) on Top Layer And Track (123.325mm,68.2mm)(126.375mm,68.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C22-1(124mm,67.55mm) on Top Layer And Track (123.327mm,66.902mm)(126.375mm,66.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C22-2(125.7mm,67.55mm) on Top Layer And Track (123.325mm,68.2mm)(126.375mm,68.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C22-2(125.7mm,67.55mm) on Top Layer And Track (123.327mm,66.902mm)(126.375mm,66.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C23-1(89.175mm,63.9mm) on Top Layer And Track (88.525mm,63.225mm)(88.525mm,66.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C23-1(89.175mm,63.9mm) on Top Layer And Track (89.823mm,63.227mm)(89.823mm,66.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C23-2(89.175mm,65.6mm) on Top Layer And Track (88.525mm,63.225mm)(88.525mm,66.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C23-2(89.175mm,65.6mm) on Top Layer And Track (89.823mm,63.227mm)(89.823mm,66.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.1mm) Between Pad C24-1(92.75mm,64.2mm) on Top Layer And Track (90.2mm,63.3mm)(93.5mm,63.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.1mm) Between Pad C24-1(92.75mm,64.2mm) on Top Layer And Track (90.2mm,65.1mm)(93.5mm,65.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.1mm) Between Pad C24-1(92.75mm,64.2mm) on Top Layer And Track (93.5mm,63.3mm)(93.5mm,65.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.1mm) Between Pad C24-2(90.95mm,64.2mm) on Top Layer And Track (90.2mm,63.3mm)(90.2mm,65.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.1mm) Between Pad C24-2(90.95mm,64.2mm) on Top Layer And Track (90.2mm,63.3mm)(93.5mm,63.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.1mm) Between Pad C24-2(90.95mm,64.2mm) on Top Layer And Track (90.2mm,65.1mm)(93.5mm,65.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.1mm) Between Pad C25-1(79.65mm,60.375mm) on Top Layer And Track (78.9mm,59.475mm)(78.9mm,61.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.1mm) Between Pad C25-1(79.65mm,60.375mm) on Top Layer And Track (78.9mm,59.475mm)(82.2mm,59.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.1mm) Between Pad C25-1(79.65mm,60.375mm) on Top Layer And Track (78.9mm,61.275mm)(82.2mm,61.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.1mm) Between Pad C25-2(81.45mm,60.375mm) on Top Layer And Track (78.9mm,59.475mm)(82.2mm,59.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.1mm) Between Pad C25-2(81.45mm,60.375mm) on Top Layer And Track (78.9mm,61.275mm)(82.2mm,61.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.1mm) Between Pad C25-2(81.45mm,60.375mm) on Top Layer And Track (82.2mm,59.475mm)(82.2mm,61.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C26-1(83.25mm,61.925mm) on Top Layer And Track (82.6mm,61.25mm)(82.6mm,64.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C26-1(83.25mm,61.925mm) on Top Layer And Track (83.898mm,61.252mm)(83.898mm,64.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C26-2(83.25mm,63.625mm) on Top Layer And Track (82.6mm,61.25mm)(82.6mm,64.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C26-2(83.25mm,63.625mm) on Top Layer And Track (83.898mm,61.252mm)(83.898mm,64.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C28-1(103.05mm,103.5mm) on Top Layer And Track (100.675mm,102.85mm)(103.725mm,102.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C28-1(103.05mm,103.5mm) on Top Layer And Track (100.675mm,104.148mm)(103.723mm,104.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C28-2(101.35mm,103.5mm) on Top Layer And Track (100.675mm,102.85mm)(103.725mm,102.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C28-2(101.35mm,103.5mm) on Top Layer And Track (100.675mm,104.148mm)(103.723mm,104.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C29-1(123.55mm,95.975mm) on Top Layer And Track (122.9mm,95.3mm)(122.9mm,98.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C29-1(123.55mm,95.975mm) on Top Layer And Track (124.198mm,95.302mm)(124.198mm,98.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C29-2(123.55mm,97.675mm) on Top Layer And Track (122.9mm,95.3mm)(122.9mm,98.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C29-2(123.55mm,97.675mm) on Top Layer And Track (124.198mm,95.302mm)(124.198mm,98.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C30-1(117.575mm,102.275mm) on Top Layer And Track (115.2mm,101.625mm)(118.25mm,101.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C30-1(117.575mm,102.275mm) on Top Layer And Track (115.2mm,102.923mm)(118.248mm,102.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C30-2(115.875mm,102.275mm) on Top Layer And Track (115.2mm,101.625mm)(118.25mm,101.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C30-2(115.875mm,102.275mm) on Top Layer And Track (115.2mm,102.923mm)(118.248mm,102.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C3-1(88.15mm,46.875mm) on Top Layer And Track (87.502mm,44.5mm)(87.502mm,47.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C3-1(88.15mm,46.875mm) on Top Layer And Track (88.8mm,44.5mm)(88.8mm,47.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C31-1(110.45mm,74.6mm) on Top Layer And Track (109.8mm,73.925mm)(109.8mm,76.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C31-1(110.45mm,74.6mm) on Top Layer And Track (111.098mm,73.927mm)(111.098mm,76.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C31-2(110.45mm,76.3mm) on Top Layer And Track (109.8mm,73.925mm)(109.8mm,76.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C31-2(110.45mm,76.3mm) on Top Layer And Track (111.098mm,73.927mm)(111.098mm,76.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C3-2(88.15mm,45.175mm) on Top Layer And Track (87.502mm,44.5mm)(87.502mm,47.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C3-2(88.15mm,45.175mm) on Top Layer And Track (88.8mm,44.5mm)(88.8mm,47.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C32-1(105.85mm,74.6mm) on Top Layer And Track (105.2mm,73.925mm)(105.2mm,76.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C32-1(105.85mm,74.6mm) on Top Layer And Track (106.498mm,73.927mm)(106.498mm,76.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C32-2(105.85mm,76.3mm) on Top Layer And Track (105.2mm,73.925mm)(105.2mm,76.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C32-2(105.85mm,76.3mm) on Top Layer And Track (106.498mm,73.927mm)(106.498mm,76.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.1mm) Between Pad C4-1(77.45mm,45.35mm) on Top Layer And Track (74.9mm,44.45mm)(78.2mm,44.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.1mm) Between Pad C4-1(77.45mm,45.35mm) on Top Layer And Track (74.9mm,46.25mm)(78.2mm,46.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.1mm) Between Pad C4-1(77.45mm,45.35mm) on Top Layer And Track (78.2mm,44.45mm)(78.2mm,46.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.1mm) Between Pad C4-2(75.65mm,45.35mm) on Top Layer And Track (74.9mm,44.45mm)(74.9mm,46.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.1mm) Between Pad C4-2(75.65mm,45.35mm) on Top Layer And Track (74.9mm,44.45mm)(78.2mm,44.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.1mm) Between Pad C4-2(75.65mm,45.35mm) on Top Layer And Track (74.9mm,46.25mm)(78.2mm,46.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C5-1(82.625mm,55.95mm) on Top Layer And Track (81.952mm,55.302mm)(85mm,55.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C5-1(82.625mm,55.95mm) on Top Layer And Track (81.95mm,56.6mm)(85mm,56.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C5-2(84.325mm,55.95mm) on Top Layer And Track (81.952mm,55.302mm)(85mm,55.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C5-2(84.325mm,55.95mm) on Top Layer And Track (81.95mm,56.6mm)(85mm,56.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C6-1(118.025mm,89.6mm) on Top Layer And Track (117.375mm,88.925mm)(117.375mm,91.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C6-1(118.025mm,89.6mm) on Top Layer And Track (118.673mm,88.927mm)(118.673mm,91.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C6-2(118.025mm,91.3mm) on Top Layer And Track (117.375mm,88.925mm)(117.375mm,91.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C6-2(118.025mm,91.3mm) on Top Layer And Track (118.673mm,88.927mm)(118.673mm,91.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C7-1(109.725mm,78.475mm) on Top Layer And Track (109.052mm,77.827mm)(112.1mm,77.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C7-1(109.725mm,78.475mm) on Top Layer And Track (109.05mm,79.125mm)(112.1mm,79.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C7-2(111.425mm,78.475mm) on Top Layer And Track (109.052mm,77.827mm)(112.1mm,77.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C7-2(111.425mm,78.475mm) on Top Layer And Track (109.05mm,79.125mm)(112.1mm,79.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C8-1(121.75mm,75.65mm) on Top Layer And Track (119.375mm,75mm)(122.425mm,75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C8-1(121.75mm,75.65mm) on Top Layer And Track (119.375mm,76.298mm)(122.423mm,76.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C8-2(120.05mm,75.65mm) on Top Layer And Track (119.375mm,75mm)(122.425mm,75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C8-2(120.05mm,75.65mm) on Top Layer And Track (119.375mm,76.298mm)(122.423mm,76.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C9-1(116.9mm,73.625mm) on Top Layer And Track (116.25mm,72.95mm)(116.25mm,76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C9-1(116.9mm,73.625mm) on Top Layer And Track (117.548mm,72.952mm)(117.548mm,76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad C9-2(116.9mm,75.325mm) on Top Layer And Track (116.25mm,72.95mm)(116.25mm,76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.1mm) Between Pad C9-2(116.9mm,75.325mm) on Top Layer And Track (117.548mm,72.952mm)(117.548mm,76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.1mm) Between Pad DA2-10(116.75mm,63.025mm) on Top Layer And Text "DA2" (114.225mm,62.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad DA3-1(85.925mm,61.9mm) on Top Layer And Track (85.016mm,59.426mm)(85.016mm,62.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad DA3-2(85.925mm,60.95mm) on Top Layer And Track (85.016mm,59.426mm)(85.016mm,62.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad DA3-3(85.925mm,60mm) on Top Layer And Track (85.016mm,59.426mm)(85.016mm,62.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad DA3-4(88.425mm,60mm) on Top Layer And Track (89.334mm,59.426mm)(89.334mm,62.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad DA3-5(88.425mm,61.9mm) on Top Layer And Track (89.334mm,59.426mm)(89.334mm,62.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad L2-1(107.376mm,76.3mm) on Top Layer And Track (106.826mm,75.65mm)(106.826mm,76.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad L2-1(107.376mm,76.3mm) on Top Layer And Track (106.826mm,75.65mm)(109.476mm,75.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad L2-1(107.376mm,76.3mm) on Top Layer And Track (106.826mm,76.95mm)(109.476mm,76.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad L2-2(108.925mm,76.3mm) on Top Layer And Track (106.826mm,75.65mm)(109.476mm,75.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad L2-2(108.925mm,76.3mm) on Top Layer And Track (106.826mm,76.95mm)(109.476mm,76.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad L2-2(108.925mm,76.3mm) on Top Layer And Track (109.476mm,75.65mm)(109.476mm,76.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R10-1(100.8mm,95.55mm) on Top Layer And Track (101.35mm,94.9mm)(101.35mm,96.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R10-1(100.8mm,95.55mm) on Top Layer And Track (98.7mm,94.9mm)(101.35mm,94.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R10-1(100.8mm,95.55mm) on Top Layer And Track (98.7mm,96.2mm)(101.35mm,96.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R10-2(99.251mm,95.55mm) on Top Layer And Track (98.7mm,94.9mm)(101.35mm,94.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R10-2(99.251mm,95.55mm) on Top Layer And Track (98.7mm,94.9mm)(98.7mm,96.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R10-2(99.251mm,95.55mm) on Top Layer And Track (98.7mm,96.2mm)(101.35mm,96.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R1-1(82.75mm,57.625mm) on Top Layer And Track (82.2mm,56.975mm)(82.2mm,58.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R1-1(82.75mm,57.625mm) on Top Layer And Track (82.2mm,56.975mm)(84.85mm,56.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R1-1(82.75mm,57.625mm) on Top Layer And Track (82.2mm,58.275mm)(84.85mm,58.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R11-1(127.125mm,78.8mm) on Top Layer And Track (126.575mm,78.15mm)(126.575mm,79.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R11-1(127.125mm,78.8mm) on Top Layer And Track (126.575mm,78.15mm)(129.225mm,78.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R11-1(127.125mm,78.8mm) on Top Layer And Track (126.575mm,79.45mm)(129.225mm,79.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R11-2(128.674mm,78.8mm) on Top Layer And Track (126.575mm,78.15mm)(129.225mm,78.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R11-2(128.674mm,78.8mm) on Top Layer And Track (126.575mm,79.45mm)(129.225mm,79.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R11-2(128.674mm,78.8mm) on Top Layer And Track (129.225mm,78.15mm)(129.225mm,79.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R1-2(84.299mm,57.625mm) on Top Layer And Track (82.2mm,56.975mm)(84.85mm,56.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R1-2(84.299mm,57.625mm) on Top Layer And Track (82.2mm,58.275mm)(84.85mm,58.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R1-2(84.299mm,57.625mm) on Top Layer And Track (84.85mm,56.975mm)(84.85mm,58.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R12-1(93.574mm,73.5mm) on Top Layer And Track (91.474mm,72.85mm)(94.124mm,72.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R12-1(93.574mm,73.5mm) on Top Layer And Track (91.474mm,74.15mm)(94.124mm,74.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R12-1(93.574mm,73.5mm) on Top Layer And Track (94.124mm,72.85mm)(94.124mm,74.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R12-2(92.025mm,73.5mm) on Top Layer And Track (91.474mm,72.85mm)(91.474mm,74.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R12-2(92.025mm,73.5mm) on Top Layer And Track (91.474mm,72.85mm)(94.124mm,72.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R12-2(92.025mm,73.5mm) on Top Layer And Track (91.474mm,74.15mm)(94.124mm,74.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R13-1(124.15mm,78.8mm) on Top Layer And Track (123.6mm,78.15mm)(123.6mm,79.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R13-1(124.15mm,78.8mm) on Top Layer And Track (123.6mm,78.15mm)(126.25mm,78.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R13-1(124.15mm,78.8mm) on Top Layer And Track (123.6mm,79.45mm)(126.25mm,79.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R13-2(125.699mm,78.8mm) on Top Layer And Track (123.6mm,78.15mm)(126.25mm,78.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R13-2(125.699mm,78.8mm) on Top Layer And Track (123.6mm,79.45mm)(126.25mm,79.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R13-2(125.699mm,78.8mm) on Top Layer And Track (126.25mm,78.15mm)(126.25mm,79.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R14-1(96.524mm,73.5mm) on Top Layer And Track (94.424mm,72.85mm)(97.074mm,72.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R14-1(96.524mm,73.5mm) on Top Layer And Track (94.424mm,74.15mm)(97.074mm,74.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R14-1(96.524mm,73.5mm) on Top Layer And Track (97.074mm,72.85mm)(97.074mm,74.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R14-2(94.975mm,73.5mm) on Top Layer And Track (94.424mm,72.85mm)(94.424mm,74.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R14-2(94.975mm,73.5mm) on Top Layer And Track (94.424mm,72.85mm)(97.074mm,72.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R14-2(94.975mm,73.5mm) on Top Layer And Track (94.424mm,74.15mm)(97.074mm,74.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R15-1(97.525mm,80.425mm) on Top Layer And Track (96.875mm,78.325mm)(96.875mm,80.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R15-1(97.525mm,80.425mm) on Top Layer And Track (96.875mm,80.975mm)(98.175mm,80.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R15-1(97.525mm,80.425mm) on Top Layer And Track (98.175mm,78.325mm)(98.175mm,80.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R15-2(97.525mm,78.876mm) on Top Layer And Track (96.875mm,78.325mm)(96.875mm,80.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R15-2(97.525mm,78.876mm) on Top Layer And Track (96.875mm,78.325mm)(98.175mm,78.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R15-2(97.525mm,78.876mm) on Top Layer And Track (98.175mm,78.325mm)(98.175mm,80.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R16-1(96.325mm,82.3mm) on Top Layer And Track (94.225mm,81.65mm)(96.875mm,81.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R16-1(96.325mm,82.3mm) on Top Layer And Track (94.225mm,82.95mm)(96.875mm,82.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R16-1(96.325mm,82.3mm) on Top Layer And Track (96.875mm,81.65mm)(96.875mm,82.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R16-2(94.776mm,82.3mm) on Top Layer And Track (94.225mm,81.65mm)(94.225mm,82.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R16-2(94.776mm,82.3mm) on Top Layer And Track (94.225mm,81.65mm)(96.875mm,81.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R16-2(94.776mm,82.3mm) on Top Layer And Track (94.225mm,82.95mm)(96.875mm,82.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R17-1(134.875mm,120.675mm) on Top Layer And Track (134.225mm,120.125mm)(134.225mm,122.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R17-1(134.875mm,120.675mm) on Top Layer And Track (134.225mm,120.125mm)(135.525mm,120.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R17-1(134.875mm,120.675mm) on Top Layer And Track (135.525mm,120.125mm)(135.525mm,122.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R17-2(134.875mm,122.224mm) on Top Layer And Track (134.225mm,120.125mm)(134.225mm,122.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R17-2(134.875mm,122.224mm) on Top Layer And Track (134.225mm,122.775mm)(135.525mm,122.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R17-2(134.875mm,122.224mm) on Top Layer And Track (135.525mm,120.125mm)(135.525mm,122.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R18-1(94.575mm,99.875mm) on Top Layer And Track (94.025mm,100.525mm)(96.675mm,100.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R18-1(94.575mm,99.875mm) on Top Layer And Track (94.025mm,99.225mm)(94.025mm,100.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R18-1(94.575mm,99.875mm) on Top Layer And Track (94.025mm,99.225mm)(96.675mm,99.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R18-2(96.124mm,99.875mm) on Top Layer And Track (94.025mm,100.525mm)(96.675mm,100.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R18-2(96.124mm,99.875mm) on Top Layer And Track (94.025mm,99.225mm)(96.675mm,99.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R18-2(96.124mm,99.875mm) on Top Layer And Track (96.675mm,99.225mm)(96.675mm,100.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R19-1(99.1mm,99mm) on Top Layer And Track (97mm,98.35mm)(99.65mm,98.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R19-1(99.1mm,99mm) on Top Layer And Track (97mm,99.65mm)(99.65mm,99.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R19-1(99.1mm,99mm) on Top Layer And Track (99.65mm,98.35mm)(99.65mm,99.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R19-2(97.551mm,99mm) on Top Layer And Track (97mm,98.35mm)(97mm,99.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R19-2(97.551mm,99mm) on Top Layer And Track (97mm,98.35mm)(99.65mm,98.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R19-2(97.551mm,99mm) on Top Layer And Track (97mm,99.65mm)(99.65mm,99.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R20-1(96.175mm,101.575mm) on Top Layer And Track (94.075mm,100.925mm)(96.725mm,100.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R20-1(96.175mm,101.575mm) on Top Layer And Track (94.075mm,102.225mm)(96.725mm,102.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R20-1(96.175mm,101.575mm) on Top Layer And Track (96.725mm,100.925mm)(96.725mm,102.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R20-2(94.626mm,101.575mm) on Top Layer And Track (94.075mm,100.925mm)(94.075mm,102.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R20-2(94.626mm,101.575mm) on Top Layer And Track (94.075mm,100.925mm)(96.725mm,100.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R20-2(94.626mm,101.575mm) on Top Layer And Track (94.075mm,102.225mm)(96.725mm,102.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R2-1(89.3mm,49.45mm) on Top Layer And Track (88.75mm,48.8mm)(88.75mm,50.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R2-1(89.3mm,49.45mm) on Top Layer And Track (88.75mm,48.8mm)(91.4mm,48.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R2-1(89.3mm,49.45mm) on Top Layer And Track (88.75mm,50.1mm)(91.4mm,50.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R21-1(98.35mm,105.1mm) on Top Layer And Track (97.8mm,104.45mm)(100.45mm,104.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R21-1(98.35mm,105.1mm) on Top Layer And Track (97.8mm,104.45mm)(97.8mm,105.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R21-1(98.35mm,105.1mm) on Top Layer And Track (97.8mm,105.75mm)(100.45mm,105.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R21-2(99.899mm,105.1mm) on Top Layer And Track (100.45mm,104.45mm)(100.45mm,105.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R21-2(99.899mm,105.1mm) on Top Layer And Track (97.8mm,104.45mm)(100.45mm,104.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R21-2(99.899mm,105.1mm) on Top Layer And Track (97.8mm,105.75mm)(100.45mm,105.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R2-2(90.849mm,49.45mm) on Top Layer And Track (88.75mm,48.8mm)(91.4mm,48.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R2-2(90.849mm,49.45mm) on Top Layer And Track (88.75mm,50.1mm)(91.4mm,50.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R2-2(90.849mm,49.45mm) on Top Layer And Track (91.4mm,48.8mm)(91.4mm,50.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R22-1(142.7mm,104.925mm) on Top Layer And Track (142.15mm,104.275mm)(142.15mm,105.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R22-1(142.7mm,104.925mm) on Top Layer And Track (142.15mm,104.275mm)(144.8mm,104.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R22-1(142.7mm,104.925mm) on Top Layer And Track (142.15mm,105.575mm)(144.8mm,105.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R22-2(144.249mm,104.925mm) on Top Layer And Track (142.15mm,104.275mm)(144.8mm,104.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R22-2(144.249mm,104.925mm) on Top Layer And Track (142.15mm,105.575mm)(144.8mm,105.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R22-2(144.249mm,104.925mm) on Top Layer And Track (144.8mm,104.275mm)(144.8mm,105.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R23-1(102.875mm,105.1mm) on Top Layer And Track (100.775mm,104.45mm)(103.425mm,104.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R23-1(102.875mm,105.1mm) on Top Layer And Track (100.775mm,105.75mm)(103.425mm,105.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R23-1(102.875mm,105.1mm) on Top Layer And Track (103.425mm,104.45mm)(103.425mm,105.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R23-2(101.326mm,105.1mm) on Top Layer And Track (100.775mm,104.45mm)(100.775mm,105.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R23-2(101.326mm,105.1mm) on Top Layer And Track (100.775mm,104.45mm)(103.425mm,104.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R23-2(101.326mm,105.1mm) on Top Layer And Track (100.775mm,105.75mm)(103.425mm,105.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R24-1(113.8mm,97.05mm) on Top Layer And Track (113.15mm,94.95mm)(113.15mm,97.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R24-1(113.8mm,97.05mm) on Top Layer And Track (113.15mm,97.6mm)(114.45mm,97.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R24-1(113.8mm,97.05mm) on Top Layer And Track (114.45mm,94.95mm)(114.45mm,97.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R24-2(113.8mm,95.501mm) on Top Layer And Track (113.15mm,94.95mm)(113.15mm,97.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R24-2(113.8mm,95.501mm) on Top Layer And Track (113.15mm,94.95mm)(114.45mm,94.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R24-2(113.8mm,95.501mm) on Top Layer And Track (114.45mm,94.95mm)(114.45mm,97.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R25-1(120.225mm,96.4mm) on Top Layer And Track (119.675mm,95.75mm)(119.675mm,97.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R25-1(120.225mm,96.4mm) on Top Layer And Track (119.675mm,95.75mm)(122.325mm,95.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R25-1(120.225mm,96.4mm) on Top Layer And Track (119.675mm,97.05mm)(122.325mm,97.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R25-2(121.774mm,96.4mm) on Top Layer And Track (119.675mm,95.75mm)(122.325mm,95.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R25-2(121.774mm,96.4mm) on Top Layer And Track (119.675mm,97.05mm)(122.325mm,97.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R25-2(121.774mm,96.4mm) on Top Layer And Track (122.325mm,95.75mm)(122.325mm,97.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R26-1(118.55mm,96.975mm) on Top Layer And Track (116.45mm,96.325mm)(119.1mm,96.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R26-1(118.55mm,96.975mm) on Top Layer And Track (116.45mm,97.625mm)(119.1mm,97.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R26-1(118.55mm,96.975mm) on Top Layer And Track (119.1mm,96.325mm)(119.1mm,97.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R26-2(117.001mm,96.975mm) on Top Layer And Track (116.45mm,96.325mm)(116.45mm,97.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R26-2(117.001mm,96.975mm) on Top Layer And Track (116.45mm,96.325mm)(119.1mm,96.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R26-2(117.001mm,96.975mm) on Top Layer And Track (116.45mm,97.625mm)(119.1mm,97.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R27-1(123.55mm,100.925mm) on Top Layer And Track (122.9mm,101.475mm)(124.2mm,101.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R27-1(123.55mm,100.925mm) on Top Layer And Track (122.9mm,98.825mm)(122.9mm,101.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R27-1(123.55mm,100.925mm) on Top Layer And Track (124.2mm,98.825mm)(124.2mm,101.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R27-2(123.55mm,99.376mm) on Top Layer And Track (122.9mm,98.825mm)(122.9mm,101.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R27-2(123.55mm,99.376mm) on Top Layer And Track (122.9mm,98.825mm)(124.2mm,98.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R27-2(123.55mm,99.376mm) on Top Layer And Track (124.2mm,98.825mm)(124.2mm,101.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R28-1(125.25mm,96.5mm) on Top Layer And Track (124.6mm,95.95mm)(124.6mm,98.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R28-1(125.25mm,96.5mm) on Top Layer And Track (124.6mm,95.95mm)(125.9mm,95.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R28-1(125.25mm,96.5mm) on Top Layer And Track (125.9mm,95.95mm)(125.9mm,98.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R28-2(125.25mm,98.049mm) on Top Layer And Track (124.6mm,95.95mm)(124.6mm,98.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R28-2(125.25mm,98.049mm) on Top Layer And Track (124.6mm,98.6mm)(125.9mm,98.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R28-2(125.25mm,98.049mm) on Top Layer And Track (125.9mm,95.95mm)(125.9mm,98.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R29-1(132.625mm,121mm) on Top Layer And Track (131.975mm,120.45mm)(131.975mm,123.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R29-1(132.625mm,121mm) on Top Layer And Track (131.975mm,120.45mm)(133.275mm,120.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R29-1(132.625mm,121mm) on Top Layer And Track (133.275mm,120.45mm)(133.275mm,123.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R29-2(132.625mm,122.549mm) on Top Layer And Track (131.975mm,120.45mm)(131.975mm,123.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R29-2(132.625mm,122.549mm) on Top Layer And Track (131.975mm,123.1mm)(133.275mm,123.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R29-2(132.625mm,122.549mm) on Top Layer And Track (133.275mm,120.45mm)(133.275mm,123.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R30-1(105.4mm,96.05mm) on Top Layer And Track (104.85mm,95.4mm)(104.85mm,96.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R30-1(105.4mm,96.05mm) on Top Layer And Track (104.85mm,95.4mm)(107.5mm,95.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R30-1(105.4mm,96.05mm) on Top Layer And Track (104.85mm,96.7mm)(107.5mm,96.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R30-2(106.949mm,96.05mm) on Top Layer And Track (104.85mm,95.4mm)(107.5mm,95.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R30-2(106.949mm,96.05mm) on Top Layer And Track (104.85mm,96.7mm)(107.5mm,96.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R30-2(106.949mm,96.05mm) on Top Layer And Track (107.5mm,95.4mm)(107.5mm,96.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R3-1(88.3mm,53.05mm) on Top Layer And Track (87.75mm,52.4mm)(87.75mm,53.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R3-1(88.3mm,53.05mm) on Top Layer And Track (87.75mm,52.4mm)(90.4mm,52.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R3-1(88.3mm,53.05mm) on Top Layer And Track (87.75mm,53.7mm)(90.4mm,53.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R31-1(108.2mm,97.7mm) on Top Layer And Track (106.1mm,97.05mm)(108.75mm,97.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R31-1(108.2mm,97.7mm) on Top Layer And Track (106.1mm,98.35mm)(108.75mm,98.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R31-1(108.2mm,97.7mm) on Top Layer And Track (108.75mm,97.05mm)(108.75mm,98.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R31-2(106.651mm,97.7mm) on Top Layer And Track (106.1mm,97.05mm)(106.1mm,98.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R31-2(106.651mm,97.7mm) on Top Layer And Track (106.1mm,97.05mm)(108.75mm,97.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R31-2(106.651mm,97.7mm) on Top Layer And Track (106.1mm,98.35mm)(108.75mm,98.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R3-2(89.849mm,53.05mm) on Top Layer And Track (87.75mm,52.4mm)(90.4mm,52.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R3-2(89.849mm,53.05mm) on Top Layer And Track (87.75mm,53.7mm)(90.4mm,53.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R3-2(89.849mm,53.05mm) on Top Layer And Track (90.4mm,52.4mm)(90.4mm,53.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R32-1(108.2mm,99.35mm) on Top Layer And Track (106.1mm,100mm)(108.75mm,100mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R32-1(108.2mm,99.35mm) on Top Layer And Track (106.1mm,98.7mm)(108.75mm,98.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R32-1(108.2mm,99.35mm) on Top Layer And Track (108.75mm,98.7mm)(108.75mm,100mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R32-2(106.651mm,99.35mm) on Top Layer And Track (106.1mm,100mm)(108.75mm,100mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R32-2(106.651mm,99.35mm) on Top Layer And Track (106.1mm,98.7mm)(106.1mm,100mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R32-2(106.651mm,99.35mm) on Top Layer And Track (106.1mm,98.7mm)(108.75mm,98.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R33-1(113.25mm,103.875mm) on Top Layer And Track (112.7mm,103.225mm)(112.7mm,104.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R33-1(113.25mm,103.875mm) on Top Layer And Track (112.7mm,103.225mm)(115.35mm,103.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R33-1(113.25mm,103.875mm) on Top Layer And Track (112.7mm,104.525mm)(115.35mm,104.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R33-2(114.799mm,103.875mm) on Top Layer And Track (112.7mm,103.225mm)(115.35mm,103.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R33-2(114.799mm,103.875mm) on Top Layer And Track (112.7mm,104.525mm)(115.35mm,104.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R33-2(114.799mm,103.875mm) on Top Layer And Track (115.35mm,103.225mm)(115.35mm,104.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R34-1(117.775mm,103.875mm) on Top Layer And Track (115.675mm,103.225mm)(118.325mm,103.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R34-1(117.775mm,103.875mm) on Top Layer And Track (115.675mm,104.525mm)(118.325mm,104.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R34-1(117.775mm,103.875mm) on Top Layer And Track (118.325mm,103.225mm)(118.325mm,104.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R34-2(116.226mm,103.875mm) on Top Layer And Track (115.675mm,103.225mm)(115.675mm,104.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R34-2(116.226mm,103.875mm) on Top Layer And Track (115.675mm,103.225mm)(118.325mm,103.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R34-2(116.226mm,103.875mm) on Top Layer And Track (115.675mm,104.525mm)(118.325mm,104.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R35-1(138.45mm,77.025mm) on Top Layer And Track (137.9mm,76.375mm)(137.9mm,77.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R35-1(138.45mm,77.025mm) on Top Layer And Track (137.9mm,76.375mm)(140.55mm,76.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R35-1(138.45mm,77.025mm) on Top Layer And Track (137.9mm,77.675mm)(140.55mm,77.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R35-2(139.999mm,77.025mm) on Top Layer And Track (137.9mm,76.375mm)(140.55mm,76.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R35-2(139.999mm,77.025mm) on Top Layer And Track (137.9mm,77.675mm)(140.55mm,77.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R35-2(139.999mm,77.025mm) on Top Layer And Track (140.55mm,76.375mm)(140.55mm,77.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R36-1(133.175mm,81.8mm) on Top Layer And Track (132.625mm,81.15mm)(132.625mm,82.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R36-1(133.175mm,81.8mm) on Top Layer And Track (132.625mm,81.15mm)(135.275mm,81.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R36-1(133.175mm,81.8mm) on Top Layer And Track (132.625mm,82.45mm)(135.275mm,82.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R36-2(134.724mm,81.8mm) on Top Layer And Track (132.625mm,81.15mm)(135.275mm,81.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R36-2(134.724mm,81.8mm) on Top Layer And Track (132.625mm,82.45mm)(135.275mm,82.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R36-2(134.724mm,81.8mm) on Top Layer And Track (135.275mm,81.15mm)(135.275mm,82.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R37-1(133.175mm,83.425mm) on Top Layer And Track (132.625mm,82.775mm)(132.625mm,84.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R37-1(133.175mm,83.425mm) on Top Layer And Track (132.625mm,82.775mm)(135.275mm,82.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R37-1(133.175mm,83.425mm) on Top Layer And Track (132.625mm,84.075mm)(135.275mm,84.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R37-2(134.724mm,83.425mm) on Top Layer And Track (132.625mm,82.775mm)(135.275mm,82.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R37-2(134.724mm,83.425mm) on Top Layer And Track (132.625mm,84.075mm)(135.275mm,84.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R37-2(134.724mm,83.425mm) on Top Layer And Track (135.275mm,82.775mm)(135.275mm,84.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R38-1(133.175mm,85.025mm) on Top Layer And Track (132.625mm,84.375mm)(132.625mm,85.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R38-1(133.175mm,85.025mm) on Top Layer And Track (132.625mm,84.375mm)(135.275mm,84.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R38-1(133.175mm,85.025mm) on Top Layer And Track (132.625mm,85.675mm)(135.275mm,85.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R38-2(134.724mm,85.025mm) on Top Layer And Track (132.625mm,84.375mm)(135.275mm,84.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R38-2(134.724mm,85.025mm) on Top Layer And Track (132.625mm,85.675mm)(135.275mm,85.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R38-2(134.724mm,85.025mm) on Top Layer And Track (135.275mm,84.375mm)(135.275mm,85.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R39-1(133.175mm,86.625mm) on Top Layer And Track (132.625mm,85.975mm)(132.625mm,87.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R39-1(133.175mm,86.625mm) on Top Layer And Track (132.625mm,85.975mm)(135.275mm,85.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R39-1(133.175mm,86.625mm) on Top Layer And Track (132.625mm,87.275mm)(135.275mm,87.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R39-2(134.724mm,86.625mm) on Top Layer And Track (132.625mm,85.975mm)(135.275mm,85.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R39-2(134.724mm,86.625mm) on Top Layer And Track (132.625mm,87.275mm)(135.275mm,87.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R39-2(134.724mm,86.625mm) on Top Layer And Track (135.275mm,85.975mm)(135.275mm,87.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R40-1(135.375mm,76.875mm) on Top Layer And Track (133.275mm,76.225mm)(135.925mm,76.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R40-1(135.375mm,76.875mm) on Top Layer And Track (133.275mm,77.525mm)(135.925mm,77.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R40-1(135.375mm,76.875mm) on Top Layer And Track (135.925mm,76.225mm)(135.925mm,77.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R40-2(133.826mm,76.875mm) on Top Layer And Track (133.275mm,76.225mm)(133.275mm,77.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R40-2(133.826mm,76.875mm) on Top Layer And Track (133.275mm,76.225mm)(135.925mm,76.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R40-2(133.826mm,76.875mm) on Top Layer And Track (133.275mm,77.525mm)(135.925mm,77.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R4-1(83mm,52.65mm) on Top Layer And Track (82.45mm,52mm)(82.45mm,53.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R4-1(83mm,52.65mm) on Top Layer And Track (82.45mm,52mm)(85.1mm,52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R4-1(83mm,52.65mm) on Top Layer And Track (82.45mm,53.3mm)(85.1mm,53.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R41-1(106.7mm,51.1mm) on Top Layer And Track (106.05mm,50.55mm)(106.05mm,53.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R41-1(106.7mm,51.1mm) on Top Layer And Track (106.05mm,50.55mm)(107.35mm,50.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R41-1(106.7mm,51.1mm) on Top Layer And Track (107.35mm,50.55mm)(107.35mm,53.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R41-2(106.7mm,52.649mm) on Top Layer And Track (106.05mm,50.55mm)(106.05mm,53.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R41-2(106.7mm,52.649mm) on Top Layer And Track (106.05mm,53.2mm)(107.35mm,53.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R41-2(106.7mm,52.649mm) on Top Layer And Track (107.35mm,50.55mm)(107.35mm,53.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R4-2(84.549mm,52.65mm) on Top Layer And Track (82.45mm,52mm)(85.1mm,52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R4-2(84.549mm,52.65mm) on Top Layer And Track (82.45mm,53.3mm)(85.1mm,53.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R4-2(84.549mm,52.65mm) on Top Layer And Track (85.1mm,52mm)(85.1mm,53.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R42-1(131.475mm,56.2mm) on Top Layer And Track (129.375mm,55.55mm)(132.025mm,55.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R42-1(131.475mm,56.2mm) on Top Layer And Track (129.375mm,56.85mm)(132.025mm,56.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R42-1(131.475mm,56.2mm) on Top Layer And Track (132.025mm,55.55mm)(132.025mm,56.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R42-2(129.926mm,56.2mm) on Top Layer And Track (129.375mm,55.55mm)(129.375mm,56.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R42-2(129.926mm,56.2mm) on Top Layer And Track (129.375mm,55.55mm)(132.025mm,55.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R42-2(129.926mm,56.2mm) on Top Layer And Track (129.375mm,56.85mm)(132.025mm,56.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R43-1(134.45mm,56.2mm) on Top Layer And Track (132.35mm,55.55mm)(135mm,55.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R43-1(134.45mm,56.2mm) on Top Layer And Track (132.35mm,56.85mm)(135mm,56.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R43-1(134.45mm,56.2mm) on Top Layer And Track (135mm,55.55mm)(135mm,56.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R43-2(132.901mm,56.2mm) on Top Layer And Track (132.35mm,55.55mm)(132.35mm,56.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R43-2(132.901mm,56.2mm) on Top Layer And Track (132.35mm,55.55mm)(135mm,55.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R43-2(132.901mm,56.2mm) on Top Layer And Track (132.35mm,56.85mm)(135mm,56.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R44-1(134.325mm,47.65mm) on Top Layer And Track (133.675mm,47.1mm)(133.675mm,49.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R44-1(134.325mm,47.65mm) on Top Layer And Track (133.675mm,47.1mm)(134.975mm,47.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R44-1(134.325mm,47.65mm) on Top Layer And Track (134.975mm,47.1mm)(134.975mm,49.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R44-2(134.325mm,49.199mm) on Top Layer And Track (133.675mm,47.1mm)(133.675mm,49.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R44-2(134.325mm,49.199mm) on Top Layer And Track (133.675mm,49.75mm)(134.975mm,49.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R44-2(134.325mm,49.199mm) on Top Layer And Track (134.975mm,47.1mm)(134.975mm,49.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R45-1(120.275mm,64.675mm) on Top Layer And Track (119.725mm,64.025mm)(119.725mm,65.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R45-1(120.275mm,64.675mm) on Top Layer And Track (119.725mm,64.025mm)(122.375mm,64.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R45-1(120.275mm,64.675mm) on Top Layer And Track (119.725mm,65.325mm)(122.375mm,65.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R45-2(121.824mm,64.675mm) on Top Layer And Track (119.725mm,64.025mm)(122.375mm,64.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R45-2(121.824mm,64.675mm) on Top Layer And Track (119.725mm,65.325mm)(122.375mm,65.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R45-2(121.824mm,64.675mm) on Top Layer And Track (122.375mm,64.025mm)(122.375mm,65.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R46-1(122.275mm,67.55mm) on Top Layer And Track (120.175mm,66.9mm)(122.825mm,66.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R46-1(122.275mm,67.55mm) on Top Layer And Track (120.175mm,68.2mm)(122.825mm,68.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R46-1(122.275mm,67.55mm) on Top Layer And Track (122.825mm,66.9mm)(122.825mm,68.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R46-2(120.726mm,67.55mm) on Top Layer And Track (120.175mm,66.9mm)(120.175mm,68.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R46-2(120.726mm,67.55mm) on Top Layer And Track (120.175mm,66.9mm)(122.825mm,66.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R46-2(120.726mm,67.55mm) on Top Layer And Track (120.175mm,68.2mm)(122.825mm,68.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R47-1(120.275mm,60.175mm) on Top Layer And Track (119.625mm,58.075mm)(119.625mm,60.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R47-1(120.275mm,60.175mm) on Top Layer And Track (119.625mm,60.725mm)(120.925mm,60.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R47-1(120.275mm,60.175mm) on Top Layer And Track (120.925mm,58.075mm)(120.925mm,60.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R47-2(120.275mm,58.626mm) on Top Layer And Track (119.625mm,58.075mm)(119.625mm,60.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R47-2(120.275mm,58.626mm) on Top Layer And Track (119.625mm,58.075mm)(120.925mm,58.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R47-2(120.275mm,58.626mm) on Top Layer And Track (120.925mm,58.075mm)(120.925mm,60.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R48-1(120.275mm,61.6mm) on Top Layer And Track (119.625mm,61.05mm)(119.625mm,63.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R48-1(120.275mm,61.6mm) on Top Layer And Track (119.625mm,61.05mm)(120.925mm,61.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R48-1(120.275mm,61.6mm) on Top Layer And Track (120.925mm,61.05mm)(120.925mm,63.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R48-2(120.275mm,63.149mm) on Top Layer And Track (119.625mm,61.05mm)(119.625mm,63.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R48-2(120.275mm,63.149mm) on Top Layer And Track (119.625mm,63.7mm)(120.925mm,63.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R48-2(120.275mm,63.149mm) on Top Layer And Track (120.925mm,61.05mm)(120.925mm,63.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R49-1(90.65mm,59.275mm) on Top Layer And Track (90mm,58.725mm)(90mm,61.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R49-1(90.65mm,59.275mm) on Top Layer And Track (90mm,58.725mm)(91.3mm,58.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R49-1(90.65mm,59.275mm) on Top Layer And Track (91.3mm,58.725mm)(91.3mm,61.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R49-2(90.65mm,60.824mm) on Top Layer And Track (90mm,58.725mm)(90mm,61.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R49-2(90.65mm,60.824mm) on Top Layer And Track (90mm,61.375mm)(91.3mm,61.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R49-2(90.65mm,60.824mm) on Top Layer And Track (91.3mm,58.725mm)(91.3mm,61.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R50-1(88.925mm,57mm) on Top Layer And Track (88.275mm,56.45mm)(88.275mm,59.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R50-1(88.925mm,57mm) on Top Layer And Track (88.275mm,56.45mm)(89.575mm,56.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R50-1(88.925mm,57mm) on Top Layer And Track (89.575mm,56.45mm)(89.575mm,59.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R50-2(88.925mm,58.549mm) on Top Layer And Track (88.275mm,56.45mm)(88.275mm,59.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R50-2(88.925mm,58.549mm) on Top Layer And Track (88.275mm,59.1mm)(89.575mm,59.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R50-2(88.925mm,58.549mm) on Top Layer And Track (89.575mm,56.45mm)(89.575mm,59.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R5-1(89.3mm,51.075mm) on Top Layer And Track (88.75mm,50.425mm)(88.75mm,51.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R5-1(89.3mm,51.075mm) on Top Layer And Track (88.75mm,50.425mm)(91.4mm,50.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R5-1(89.3mm,51.075mm) on Top Layer And Track (88.75mm,51.725mm)(91.4mm,51.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R51-1(87.925mm,71.975mm) on Top Layer And Track (85.825mm,71.325mm)(88.475mm,71.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R51-1(87.925mm,71.975mm) on Top Layer And Track (85.825mm,72.625mm)(88.475mm,72.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R51-1(87.925mm,71.975mm) on Top Layer And Track (88.475mm,71.325mm)(88.475mm,72.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R51-2(86.376mm,71.975mm) on Top Layer And Track (85.825mm,71.325mm)(85.825mm,72.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R51-2(86.376mm,71.975mm) on Top Layer And Track (85.825mm,71.325mm)(88.475mm,71.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R51-2(86.376mm,71.975mm) on Top Layer And Track (85.825mm,72.625mm)(88.475mm,72.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R5-2(90.849mm,51.075mm) on Top Layer And Track (88.75mm,50.425mm)(91.4mm,50.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R5-2(90.849mm,51.075mm) on Top Layer And Track (88.75mm,51.725mm)(91.4mm,51.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R5-2(90.849mm,51.075mm) on Top Layer And Track (91.4mm,50.425mm)(91.4mm,51.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R52-1(74.2mm,38.475mm) on Top Layer And Track (73.55mm,36.375mm)(73.55mm,39.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R52-1(74.2mm,38.475mm) on Top Layer And Track (73.55mm,39.025mm)(74.85mm,39.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R52-1(74.2mm,38.475mm) on Top Layer And Track (74.85mm,36.375mm)(74.85mm,39.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R52-2(74.2mm,36.926mm) on Top Layer And Track (73.55mm,36.375mm)(73.55mm,39.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R52-2(74.2mm,36.926mm) on Top Layer And Track (73.55mm,36.375mm)(74.85mm,36.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R52-2(74.2mm,36.926mm) on Top Layer And Track (74.85mm,36.375mm)(74.85mm,39.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R53-1(88.824mm,82.7mm) on Top Layer And Track (86.724mm,82.05mm)(89.374mm,82.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R53-1(88.824mm,82.7mm) on Top Layer And Track (86.724mm,83.35mm)(89.374mm,83.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R53-1(88.824mm,82.7mm) on Top Layer And Track (89.374mm,82.05mm)(89.374mm,83.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R53-2(87.275mm,82.7mm) on Top Layer And Track (86.724mm,82.05mm)(86.724mm,83.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R53-2(87.275mm,82.7mm) on Top Layer And Track (86.724mm,82.05mm)(89.374mm,82.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R53-2(87.275mm,82.7mm) on Top Layer And Track (86.724mm,83.35mm)(89.374mm,83.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R54-1(88.8mm,93.85mm) on Top Layer And Track (86.7mm,93.2mm)(89.35mm,93.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R54-1(88.8mm,93.85mm) on Top Layer And Track (86.7mm,94.5mm)(89.35mm,94.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R54-1(88.8mm,93.85mm) on Top Layer And Track (89.35mm,93.2mm)(89.35mm,94.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R54-2(87.251mm,93.85mm) on Top Layer And Track (86.7mm,93.2mm)(86.7mm,94.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R54-2(87.251mm,93.85mm) on Top Layer And Track (86.7mm,93.2mm)(89.35mm,93.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R54-2(87.251mm,93.85mm) on Top Layer And Track (86.7mm,94.5mm)(89.35mm,94.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R55-1(77.5mm,38.475mm) on Top Layer And Track (76.85mm,36.375mm)(76.85mm,39.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R55-1(77.5mm,38.475mm) on Top Layer And Track (76.85mm,39.025mm)(78.15mm,39.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R55-1(77.5mm,38.475mm) on Top Layer And Track (78.15mm,36.375mm)(78.15mm,39.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R55-2(77.5mm,36.926mm) on Top Layer And Track (76.85mm,36.375mm)(76.85mm,39.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R55-2(77.5mm,36.926mm) on Top Layer And Track (76.85mm,36.375mm)(78.15mm,36.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R55-2(77.5mm,36.926mm) on Top Layer And Track (78.15mm,36.375mm)(78.15mm,39.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R56-1(80.9mm,38.475mm) on Top Layer And Track (80.25mm,36.375mm)(80.25mm,39.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R56-1(80.9mm,38.475mm) on Top Layer And Track (80.25mm,39.025mm)(81.55mm,39.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R56-1(80.9mm,38.475mm) on Top Layer And Track (81.55mm,36.375mm)(81.55mm,39.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R56-2(80.9mm,36.926mm) on Top Layer And Track (80.25mm,36.375mm)(80.25mm,39.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R56-2(80.9mm,36.926mm) on Top Layer And Track (80.25mm,36.375mm)(81.55mm,36.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R56-2(80.9mm,36.926mm) on Top Layer And Track (81.55mm,36.375mm)(81.55mm,39.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R57-1(135mm,104.9mm) on Top Layer And Track (134.45mm,104.25mm)(134.45mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R57-1(135mm,104.9mm) on Top Layer And Track (134.45mm,104.25mm)(137.1mm,104.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R57-1(135mm,104.9mm) on Top Layer And Track (134.45mm,105.55mm)(137.1mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R57-2(136.549mm,104.9mm) on Top Layer And Track (134.45mm,104.25mm)(137.1mm,104.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R57-2(136.549mm,104.9mm) on Top Layer And Track (134.45mm,105.55mm)(137.1mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R57-2(136.549mm,104.9mm) on Top Layer And Track (137.1mm,104.25mm)(137.1mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R58-1(89.75mm,122.4mm) on Top Layer And Track (89.2mm,121.75mm)(89.2mm,123.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R58-1(89.75mm,122.4mm) on Top Layer And Track (89.2mm,121.75mm)(91.85mm,121.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R58-1(89.75mm,122.4mm) on Top Layer And Track (89.2mm,123.05mm)(91.85mm,123.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R58-2(91.299mm,122.4mm) on Top Layer And Track (89.2mm,121.75mm)(91.85mm,121.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R58-2(91.299mm,122.4mm) on Top Layer And Track (89.2mm,123.05mm)(91.85mm,123.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R58-2(91.299mm,122.4mm) on Top Layer And Track (91.85mm,121.75mm)(91.85mm,123.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R59-1(140mm,104.3mm) on Top Layer And Track (137.9mm,103.65mm)(140.55mm,103.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R59-1(140mm,104.3mm) on Top Layer And Track (137.9mm,104.95mm)(140.55mm,104.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R59-1(140mm,104.3mm) on Top Layer And Track (140.55mm,103.65mm)(140.55mm,104.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R59-2(138.451mm,104.3mm) on Top Layer And Track (137.9mm,103.65mm)(137.9mm,104.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R59-2(138.451mm,104.3mm) on Top Layer And Track (137.9mm,103.65mm)(140.55mm,103.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R59-2(138.451mm,104.3mm) on Top Layer And Track (137.9mm,104.95mm)(140.55mm,104.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R60-1(94.275mm,122.425mm) on Top Layer And Track (92.175mm,121.775mm)(94.825mm,121.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R60-1(94.275mm,122.425mm) on Top Layer And Track (92.175mm,123.075mm)(94.825mm,123.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R60-1(94.275mm,122.425mm) on Top Layer And Track (94.825mm,121.775mm)(94.825mm,123.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R60-2(92.726mm,122.425mm) on Top Layer And Track (92.175mm,121.775mm)(92.175mm,123.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R60-2(92.726mm,122.425mm) on Top Layer And Track (92.175mm,121.775mm)(94.825mm,121.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R60-2(92.726mm,122.425mm) on Top Layer And Track (92.175mm,123.075mm)(94.825mm,123.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R6-1(86.125mm,52.375mm) on Top Layer And Track (85.475mm,51.825mm)(85.475mm,54.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R6-1(86.125mm,52.375mm) on Top Layer And Track (85.475mm,51.825mm)(86.775mm,51.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R6-1(86.125mm,52.375mm) on Top Layer And Track (86.775mm,51.825mm)(86.775mm,54.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R61-1(134.025mm,62.225mm) on Top Layer And Track (133.475mm,61.575mm)(133.475mm,62.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R61-1(134.025mm,62.225mm) on Top Layer And Track (133.475mm,61.575mm)(136.125mm,61.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R61-1(134.025mm,62.225mm) on Top Layer And Track (133.475mm,62.875mm)(136.125mm,62.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R61-2(135.574mm,62.225mm) on Top Layer And Track (133.475mm,61.575mm)(136.125mm,61.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R61-2(135.574mm,62.225mm) on Top Layer And Track (133.475mm,62.875mm)(136.125mm,62.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R61-2(135.574mm,62.225mm) on Top Layer And Track (136.125mm,61.575mm)(136.125mm,62.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R6-2(86.125mm,53.924mm) on Top Layer And Track (85.475mm,51.825mm)(85.475mm,54.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R6-2(86.125mm,53.924mm) on Top Layer And Track (85.475mm,54.475mm)(86.775mm,54.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R6-2(86.125mm,53.924mm) on Top Layer And Track (86.775mm,51.825mm)(86.775mm,54.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R62-1(93.6mm,46.65mm) on Top Layer And Track (92.95mm,44.55mm)(92.95mm,47.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R62-1(93.6mm,46.65mm) on Top Layer And Track (92.95mm,47.2mm)(94.25mm,47.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R62-1(93.6mm,46.65mm) on Top Layer And Track (94.25mm,44.55mm)(94.25mm,47.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R62-2(93.6mm,45.101mm) on Top Layer And Track (92.95mm,44.55mm)(92.95mm,47.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R62-2(93.6mm,45.101mm) on Top Layer And Track (92.95mm,44.55mm)(94.25mm,44.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R62-2(93.6mm,45.101mm) on Top Layer And Track (94.25mm,44.55mm)(94.25mm,47.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R63-1(94mm,43.275mm) on Top Layer And Track (91.9mm,42.625mm)(94.55mm,42.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R63-1(94mm,43.275mm) on Top Layer And Track (91.9mm,43.925mm)(94.55mm,43.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R63-1(94mm,43.275mm) on Top Layer And Track (94.55mm,42.625mm)(94.55mm,43.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R63-2(92.451mm,43.275mm) on Top Layer And Track (91.9mm,42.625mm)(91.9mm,43.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R63-2(92.451mm,43.275mm) on Top Layer And Track (91.9mm,42.625mm)(94.55mm,42.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R63-2(92.451mm,43.275mm) on Top Layer And Track (91.9mm,43.925mm)(94.55mm,43.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R7-1(83mm,54.3mm) on Top Layer And Track (82.45mm,53.65mm)(82.45mm,54.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R7-1(83mm,54.3mm) on Top Layer And Track (82.45mm,53.65mm)(85.1mm,53.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R7-1(83mm,54.3mm) on Top Layer And Track (82.45mm,54.95mm)(85.1mm,54.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R7-2(84.549mm,54.3mm) on Top Layer And Track (82.45mm,53.65mm)(85.1mm,53.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R7-2(84.549mm,54.3mm) on Top Layer And Track (82.45mm,54.95mm)(85.1mm,54.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R7-2(84.549mm,54.3mm) on Top Layer And Track (85.1mm,53.65mm)(85.1mm,54.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R8-1(84mm,36.325mm) on Top Layer And Track (83.35mm,35.775mm)(83.35mm,38.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R8-1(84mm,36.325mm) on Top Layer And Track (83.35mm,35.775mm)(84.65mm,35.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R8-1(84mm,36.325mm) on Top Layer And Track (84.65mm,35.775mm)(84.65mm,38.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R8-2(84mm,37.874mm) on Top Layer And Track (83.35mm,35.775mm)(83.35mm,38.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R8-2(84mm,37.874mm) on Top Layer And Track (83.35mm,38.425mm)(84.65mm,38.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R8-2(84mm,37.874mm) on Top Layer And Track (84.65mm,35.775mm)(84.65mm,38.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R9-1(85.6mm,36.325mm) on Top Layer And Track (84.95mm,35.775mm)(84.95mm,38.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R9-1(85.6mm,36.325mm) on Top Layer And Track (84.95mm,35.775mm)(86.25mm,35.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R9-1(85.6mm,36.325mm) on Top Layer And Track (86.25mm,35.775mm)(86.25mm,38.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R9-2(85.6mm,37.874mm) on Top Layer And Track (84.95mm,35.775mm)(84.95mm,38.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad R9-2(85.6mm,37.874mm) on Top Layer And Track (84.95mm,38.425mm)(86.25mm,38.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad R9-2(85.6mm,37.874mm) on Top Layer And Track (86.25mm,35.775mm)(86.25mm,38.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VD10-1(124.4mm,46.832mm) on Top Layer And Track (125.162mm,47.34mm)(126.178mm,47.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VD10-2(124.4mm,44.8mm) on Top Layer And Track (125.162mm,44.292mm)(126.178mm,44.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD1-1(85mm,34.3mm) on Top Layer And Track (84.11mm,31.68mm)(84.11mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.1mm) Between Pad VD1-1(85mm,34.3mm) on Top Layer And Track (84.11mm,35.02mm)(85.89mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD1-1(85mm,34.3mm) on Top Layer And Track (84.6mm,33.6mm)(85.4mm,33.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD1-1(85mm,34.3mm) on Top Layer And Track (84.6mm,33.6mm)(85mm,33.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD1-1(85mm,34.3mm) on Top Layer And Track (85.89mm,31.68mm)(85.89mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD1-1(85mm,34.3mm) on Top Layer And Track (85mm,33.1mm)(85.4mm,33.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD1-2(85mm,32.4mm) on Top Layer And Track (84.11mm,31.68mm)(84.11mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.1mm) Between Pad VD1-2(85mm,32.4mm) on Top Layer And Track (84.11mm,31.68mm)(85.89mm,31.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD1-2(85mm,32.4mm) on Top Layer And Track (84.6mm,33.1mm)(85.4mm,33.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD1-2(85mm,32.4mm) on Top Layer And Track (84.6mm,33.6mm)(85mm,33.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD1-2(85mm,32.4mm) on Top Layer And Track (85.89mm,31.68mm)(85.89mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD1-2(85mm,32.4mm) on Top Layer And Track (85mm,33.1mm)(85.4mm,33.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.1mm) Between Pad VD15-2(129.274mm,48.15mm) on Top Layer And Text "VD10" (128.55mm,44.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD18-1(74.2mm,35.2mm) on Top Layer And Track (73.31mm,32.58mm)(73.31mm,35.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.1mm) Between Pad VD18-1(74.2mm,35.2mm) on Top Layer And Track (73.31mm,35.92mm)(75.09mm,35.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD18-1(74.2mm,35.2mm) on Top Layer And Track (73.8mm,34.5mm)(74.2mm,34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD18-1(74.2mm,35.2mm) on Top Layer And Track (73.8mm,34.5mm)(74.6mm,34.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD18-1(74.2mm,35.2mm) on Top Layer And Track (74.2mm,34mm)(74.6mm,34.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD18-1(74.2mm,35.2mm) on Top Layer And Track (75.09mm,32.58mm)(75.09mm,35.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD18-2(74.2mm,33.3mm) on Top Layer And Track (73.31mm,32.58mm)(73.31mm,35.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.1mm) Between Pad VD18-2(74.2mm,33.3mm) on Top Layer And Track (73.31mm,32.58mm)(75.09mm,32.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD18-2(74.2mm,33.3mm) on Top Layer And Track (73.8mm,34.5mm)(74.2mm,34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD18-2(74.2mm,33.3mm) on Top Layer And Track (73.8mm,34mm)(74.6mm,34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD18-2(74.2mm,33.3mm) on Top Layer And Track (74.2mm,34mm)(74.6mm,34.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD18-2(74.2mm,33.3mm) on Top Layer And Track (75.09mm,32.58mm)(75.09mm,35.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD2-1(87.1mm,34.3mm) on Top Layer And Track (86.21mm,31.68mm)(86.21mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.1mm) Between Pad VD2-1(87.1mm,34.3mm) on Top Layer And Track (86.21mm,35.02mm)(87.99mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD2-1(87.1mm,34.3mm) on Top Layer And Track (86.7mm,33.6mm)(87.1mm,33.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD2-1(87.1mm,34.3mm) on Top Layer And Track (86.7mm,33.6mm)(87.5mm,33.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD2-1(87.1mm,34.3mm) on Top Layer And Track (87.1mm,33.1mm)(87.5mm,33.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD2-1(87.1mm,34.3mm) on Top Layer And Track (87.99mm,31.68mm)(87.99mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD21-1(77.5mm,35.2mm) on Top Layer And Track (76.61mm,32.58mm)(76.61mm,35.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.1mm) Between Pad VD21-1(77.5mm,35.2mm) on Top Layer And Track (76.61mm,35.92mm)(78.39mm,35.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD21-1(77.5mm,35.2mm) on Top Layer And Track (77.1mm,34.5mm)(77.5mm,34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD21-1(77.5mm,35.2mm) on Top Layer And Track (77.1mm,34.5mm)(77.9mm,34.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD21-1(77.5mm,35.2mm) on Top Layer And Track (77.5mm,34mm)(77.9mm,34.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD21-1(77.5mm,35.2mm) on Top Layer And Track (78.39mm,32.58mm)(78.39mm,35.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD21-2(77.5mm,33.3mm) on Top Layer And Track (76.61mm,32.58mm)(76.61mm,35.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.1mm) Between Pad VD21-2(77.5mm,33.3mm) on Top Layer And Track (76.61mm,32.58mm)(78.39mm,32.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD21-2(77.5mm,33.3mm) on Top Layer And Track (77.1mm,34.5mm)(77.5mm,34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD21-2(77.5mm,33.3mm) on Top Layer And Track (77.1mm,34mm)(77.9mm,34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD21-2(77.5mm,33.3mm) on Top Layer And Track (77.5mm,34mm)(77.9mm,34.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD21-2(77.5mm,33.3mm) on Top Layer And Track (78.39mm,32.58mm)(78.39mm,35.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD2-2(87.1mm,32.4mm) on Top Layer And Track (86.21mm,31.68mm)(86.21mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.1mm) Between Pad VD2-2(87.1mm,32.4mm) on Top Layer And Track (86.21mm,31.68mm)(87.99mm,31.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD2-2(87.1mm,32.4mm) on Top Layer And Track (86.7mm,33.1mm)(87.5mm,33.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD2-2(87.1mm,32.4mm) on Top Layer And Track (86.7mm,33.6mm)(87.1mm,33.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD2-2(87.1mm,32.4mm) on Top Layer And Track (87.1mm,33.1mm)(87.5mm,33.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD2-2(87.1mm,32.4mm) on Top Layer And Track (87.99mm,31.68mm)(87.99mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD22-1(80.9mm,35.2mm) on Top Layer And Track (80.01mm,32.58mm)(80.01mm,35.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.1mm) Between Pad VD22-1(80.9mm,35.2mm) on Top Layer And Track (80.01mm,35.92mm)(81.79mm,35.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD22-1(80.9mm,35.2mm) on Top Layer And Track (80.5mm,34.5mm)(80.9mm,34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD22-1(80.9mm,35.2mm) on Top Layer And Track (80.5mm,34.5mm)(81.3mm,34.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD22-1(80.9mm,35.2mm) on Top Layer And Track (80.9mm,34mm)(81.3mm,34.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD22-1(80.9mm,35.2mm) on Top Layer And Track (81.79mm,32.58mm)(81.79mm,35.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD22-2(80.9mm,33.3mm) on Top Layer And Track (80.01mm,32.58mm)(80.01mm,35.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.1mm) Between Pad VD22-2(80.9mm,33.3mm) on Top Layer And Track (80.01mm,32.58mm)(81.79mm,32.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD22-2(80.9mm,33.3mm) on Top Layer And Track (80.5mm,34.5mm)(80.9mm,34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD22-2(80.9mm,33.3mm) on Top Layer And Track (80.5mm,34mm)(81.3mm,34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD22-2(80.9mm,33.3mm) on Top Layer And Track (80.9mm,34mm)(81.3mm,34.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD22-2(80.9mm,33.3mm) on Top Layer And Track (81.79mm,32.58mm)(81.79mm,35.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD23-1(89.75mm,120.75mm) on Top Layer And Track (88.86mm,118.13mm)(88.86mm,121.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.1mm) Between Pad VD23-1(89.75mm,120.75mm) on Top Layer And Track (88.86mm,121.47mm)(90.64mm,121.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD23-1(89.75mm,120.75mm) on Top Layer And Track (89.35mm,120.05mm)(89.75mm,119.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD23-1(89.75mm,120.75mm) on Top Layer And Track (89.35mm,120.05mm)(90.15mm,120.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD23-1(89.75mm,120.75mm) on Top Layer And Track (89.75mm,119.55mm)(90.15mm,120.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD23-1(89.75mm,120.75mm) on Top Layer And Track (90.64mm,118.13mm)(90.64mm,121.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD23-2(89.75mm,118.85mm) on Top Layer And Track (88.86mm,118.13mm)(88.86mm,121.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.1mm) Between Pad VD23-2(89.75mm,118.85mm) on Top Layer And Track (88.86mm,118.13mm)(90.64mm,118.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD23-2(89.75mm,118.85mm) on Top Layer And Track (89.35mm,119.55mm)(90.15mm,119.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD23-2(89.75mm,118.85mm) on Top Layer And Track (89.35mm,120.05mm)(89.75mm,119.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD23-2(89.75mm,118.85mm) on Top Layer And Track (89.75mm,119.55mm)(90.15mm,120.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD23-2(89.75mm,118.85mm) on Top Layer And Track (90.64mm,118.13mm)(90.64mm,121.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD24-1(140.425mm,106.85mm) on Top Layer And Track (137.805mm,105.96mm)(141.145mm,105.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD24-1(140.425mm,106.85mm) on Top Layer And Track (137.805mm,107.74mm)(141.145mm,107.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD24-1(140.425mm,106.85mm) on Top Layer And Track (139.225mm,106.85mm)(139.725mm,106.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD24-1(140.425mm,106.85mm) on Top Layer And Track (139.225mm,106.85mm)(139.725mm,107.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD24-1(140.425mm,106.85mm) on Top Layer And Track (139.725mm,106.45mm)(139.725mm,107.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.1mm) Between Pad VD24-1(140.425mm,106.85mm) on Top Layer And Track (141.145mm,105.96mm)(141.145mm,107.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.1mm) Between Pad VD24-2(138.525mm,106.85mm) on Top Layer And Track (137.805mm,105.96mm)(137.805mm,107.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD24-2(138.525mm,106.85mm) on Top Layer And Track (137.805mm,105.96mm)(141.145mm,105.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD24-2(138.525mm,106.85mm) on Top Layer And Track (137.805mm,107.74mm)(141.145mm,107.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD24-2(138.525mm,106.85mm) on Top Layer And Track (139.225mm,106.45mm)(139.225mm,107.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD24-2(138.525mm,106.85mm) on Top Layer And Track (139.225mm,106.85mm)(139.725mm,106.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD24-2(138.525mm,106.85mm) on Top Layer And Track (139.225mm,106.85mm)(139.725mm,107.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD25-1(94.275mm,120.775mm) on Top Layer And Track (93.385mm,118.155mm)(93.385mm,121.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.1mm) Between Pad VD25-1(94.275mm,120.775mm) on Top Layer And Track (93.385mm,121.495mm)(95.165mm,121.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD25-1(94.275mm,120.775mm) on Top Layer And Track (93.875mm,120.075mm)(94.275mm,119.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD25-1(94.275mm,120.775mm) on Top Layer And Track (93.875mm,120.075mm)(94.675mm,120.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD25-1(94.275mm,120.775mm) on Top Layer And Track (94.275mm,119.575mm)(94.675mm,120.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD25-1(94.275mm,120.775mm) on Top Layer And Track (95.165mm,118.155mm)(95.165mm,121.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD25-2(94.275mm,118.875mm) on Top Layer And Track (93.385mm,118.155mm)(93.385mm,121.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.1mm) Between Pad VD25-2(94.275mm,118.875mm) on Top Layer And Track (93.385mm,118.155mm)(95.165mm,118.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD25-2(94.275mm,118.875mm) on Top Layer And Track (93.875mm,119.575mm)(94.675mm,119.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD25-2(94.275mm,118.875mm) on Top Layer And Track (93.875mm,120.075mm)(94.275mm,119.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD25-2(94.275mm,118.875mm) on Top Layer And Track (94.275mm,119.575mm)(94.675mm,120.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD25-2(94.275mm,118.875mm) on Top Layer And Track (95.165mm,118.155mm)(95.165mm,121.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.1mm) Between Pad VD26-1(137.175mm,62.225mm) on Top Layer And Track (136.455mm,61.335mm)(136.455mm,63.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD26-1(137.175mm,62.225mm) on Top Layer And Track (136.455mm,61.335mm)(139.795mm,61.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD26-1(137.175mm,62.225mm) on Top Layer And Track (136.455mm,63.115mm)(139.795mm,63.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD26-1(137.175mm,62.225mm) on Top Layer And Track (137.875mm,61.825mm)(137.875mm,62.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD26-1(137.175mm,62.225mm) on Top Layer And Track (137.875mm,61.825mm)(138.375mm,62.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad VD26-1(137.175mm,62.225mm) on Top Layer And Track (137.875mm,62.625mm)(138.375mm,62.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD26-2(139.075mm,62.225mm) on Top Layer And Track (136.455mm,61.335mm)(139.795mm,61.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.1mm) Between Pad VD26-2(139.075mm,62.225mm) on Top Layer And Track (136.455mm,63.115mm)(139.795mm,63.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD26-2(139.075mm,62.225mm) on Top Layer And Track (137.875mm,61.825mm)(138.375mm,62.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD26-2(139.075mm,62.225mm) on Top Layer And Track (137.875mm,62.625mm)(138.375mm,62.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.1mm) Between Pad VD26-2(139.075mm,62.225mm) on Top Layer And Track (138.375mm,61.825mm)(138.375mm,62.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.1mm) Between Pad VD26-2(139.075mm,62.225mm) on Top Layer And Track (139.795mm,61.335mm)(139.795mm,63.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.1mm) Between Pad VD5-1(106.675mm,103.875mm) on Top Layer And Text "R23" (103.675mm,104.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.1mm) Between Pad VT10-2(121.175mm,52.695mm) on Top Layer And Text "C20" (122.675mm,55.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad VT10-3(127.675mm,54.975mm) on Top Layer And Text "+" (128.125mm,55.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT1-1(93.125mm,101.575mm) on Top Layer And Track (93.633mm,99.797mm)(93.633mm,100.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT11-1(134.6mm,54.325mm) on Top Layer And Track (135.108mm,52.547mm)(135.108mm,53.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT11-2(132.568mm,54.325mm) on Top Layer And Track (132.06mm,52.547mm)(132.06mm,53.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT1-2(91.093mm,101.575mm) on Top Layer And Track (90.585mm,99.797mm)(90.585mm,100.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT12-1(86.384mm,73.789mm) on Top Layer And Track (85.876mm,74.551mm)(85.876mm,75.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT12-2(88.416mm,73.789mm) on Top Layer And Track (88.924mm,74.551mm)(88.924mm,75.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT13-1(86.384mm,84.6mm) on Top Layer And Track (85.876mm,85.362mm)(85.876mm,86.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT13-2(88.416mm,84.6mm) on Top Layer And Track (88.924mm,85.362mm)(88.924mm,86.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT14-1(86.384mm,95.689mm) on Top Layer And Track (85.876mm,96.451mm)(85.876mm,97.467mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT14-2(88.416mm,95.689mm) on Top Layer And Track (88.924mm,96.451mm)(88.924mm,97.467mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT2-1(97.85mm,102.6mm) on Top Layer And Track (98.612mm,103.108mm)(99.628mm,103.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT2-2(97.85mm,100.568mm) on Top Layer And Track (98.612mm,100.06mm)(99.628mm,100.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT3-1(116.25mm,100.25mm) on Top Layer And Track (116.758mm,98.472mm)(116.758mm,99.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT3-2(114.218mm,100.25mm) on Top Layer And Track (113.71mm,98.472mm)(113.71mm,99.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT4-1(120.95mm,100.55mm) on Top Layer And Track (121.458mm,98.772mm)(121.458mm,99.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT4-2(118.918mm,100.55mm) on Top Layer And Track (118.41mm,98.772mm)(118.41mm,99.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT5-1(105.091mm,99.361mm) on Top Layer And Track (105.599mm,97.583mm)(105.599mm,98.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT5-2(103.059mm,99.361mm) on Top Layer And Track (102.551mm,97.583mm)(102.551mm,98.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT6-1(109.925mm,100.382mm) on Top Layer And Track (110.687mm,100.89mm)(111.703mm,100.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT6-2(109.925mm,98.35mm) on Top Layer And Track (110.687mm,97.842mm)(111.703mm,97.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT7-1(141.634mm,77.014mm) on Top Layer And Track (141.126mm,77.776mm)(141.126mm,78.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT7-2(143.666mm,77.014mm) on Top Layer And Track (144.174mm,77.776mm)(144.174mm,78.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT8-1(132.741mm,75.561mm) on Top Layer And Track (133.249mm,73.783mm)(133.249mm,74.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT8-2(130.709mm,75.561mm) on Top Layer And Track (130.201mm,73.783mm)(130.201mm,74.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT9-1(108.525mm,52.675mm) on Top Layer And Track (109.287mm,53.183mm)(110.303mm,53.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.1mm) Between Pad VT9-2(108.525mm,50.643mm) on Top Layer And Track (109.287mm,50.135mm)(110.303mm,50.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
Rule Violations :726

Processing Rule : Silk to Silk (Clearance=0.1mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.1mm) Between Arc (107.15mm,80.687mm) on Top Overlay And Text "C7" (107.25mm,77.95mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.1mm) Between Arc (120.838mm,57.025mm) on Top Overlay And Text "C20" (122.675mm,55.7mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.056mm < 0.1mm) Between Arc (127.225mm,61.64mm) on Top Overlay And Text "+" (128.125mm,55.25mm) on Top Overlay Silk Text to Silk Clearance [0.056mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Arc (127.225mm,61.64mm) on Top Overlay And Text "R42" (130.775mm,57.125mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.03mm < 0.1mm) Between Arc (127.225mm,61.64mm) on Top Overlay And Text "R48" (121.975mm,61.375mm) on Top Overlay Silk Text to Silk Clearance [0.03mm]
   Violation between Silk To Silk Clearance Constraint: (0.085mm < 0.1mm) Between Arc (83.463mm,55.95mm) on Top Overlay And Text "C5" (85.4mm,56.05mm) on Top Overlay Silk Text to Silk Clearance [0.085mm]
   Violation between Silk To Silk Clearance Constraint: (0.064mm < 0.1mm) Between Region (0 hole(s)) Top Overlay And Text "R10" (99.025mm,93.675mm) on Top Overlay Silk Text to Silk Clearance [0.064mm]
   Violation between Silk To Silk Clearance Constraint: (0.018mm < 0.1mm) Between Text "+" (128.125mm,55.25mm) on Top Overlay And Track (129.375mm,55.55mm)(129.375mm,56.85mm) on Top Overlay Silk Text to Silk Clearance [0.018mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.1mm) Between Text "C1" (84.525mm,41.75mm) on Top Overlay And Track (83.55mm,42.825mm)(86.6mm,42.825mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.092mm < 0.1mm) Between Text "C20" (122.675mm,55.7mm) on Top Overlay And Track (125.1mm,56.045mm)(126.2mm,56.045mm) on Top Overlay Silk Text to Silk Clearance [0.092mm]
   Violation between Silk To Silk Clearance Constraint: (0.074mm < 0.1mm) Between Text "FU3" (129.9mm,72.875mm) on Top Overlay And Track (130.201mm,73.783mm)(130.201mm,74.799mm) on Top Overlay Silk Text to Silk Clearance [0.074mm]
   Violation between Silk To Silk Clearance Constraint: (0.075mm < 0.1mm) Between Text "FU3" (129.9mm,72.875mm) on Top Overlay And Track (130.201mm,73.783mm)(130.963mm,73.783mm) on Top Overlay Silk Text to Silk Clearance [0.075mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.1mm) Between Text "J4" (142.775mm,111.55mm) on Top Overlay And Track (142.175mm,111.225mm)(144.775mm,111.225mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.1mm) Between Text "MAIN_VALVE" (72.95mm,32.45mm) on Top Overlay And Track (73.31mm,32.58mm)(73.31mm,35.92mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.1mm) Between Text "MAIN_VALVE" (72.95mm,32.45mm) on Top Overlay And Track (73.31mm,35.92mm)(75.09mm,35.92mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.1mm) Between Text "R2" (92.475mm,48.775mm) on Top Overlay And Track (88.75mm,48.8mm)(91.4mm,48.8mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.1mm) Between Text "R2" (92.475mm,48.775mm) on Top Overlay And Track (91.4mm,48.8mm)(91.4mm,50.1mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.061mm < 0.1mm) Between Text "R21" (97.925mm,103.4mm) on Top Overlay And Track (97.8mm,104.45mm)(100.45mm,104.45mm) on Top Overlay Silk Text to Silk Clearance [0.061mm]
   Violation between Silk To Silk Clearance Constraint: (0.091mm < 0.1mm) Between Text "R21" (97.925mm,103.4mm) on Top Overlay And Track (97.8mm,104.45mm)(97.8mm,105.75mm) on Top Overlay Silk Text to Silk Clearance [0.091mm]
   Violation between Silk To Silk Clearance Constraint: (0.065mm < 0.1mm) Between Text "R21" (97.925mm,103.4mm) on Top Overlay And Track (98.612mm,103.108mm)(99.628mm,103.108mm) on Top Overlay Silk Text to Silk Clearance [0.065mm]
   Violation between Silk To Silk Clearance Constraint: (0.065mm < 0.1mm) Between Text "R21" (97.925mm,103.4mm) on Top Overlay And Track (99.628mm,102.346mm)(99.628mm,103.108mm) on Top Overlay Silk Text to Silk Clearance [0.065mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.1mm) Between Text "R22" (145.875mm,103.675mm) on Top Overlay And Track (142.15mm,105.575mm)(144.8mm,105.575mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.1mm) Between Text "R22" (145.875mm,103.675mm) on Top Overlay And Track (144.8mm,104.275mm)(144.8mm,105.575mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.061mm < 0.1mm) Between Text "R23" (103.675mm,104.95mm) on Top Overlay And Track (100.775mm,105.75mm)(103.425mm,105.75mm) on Top Overlay Silk Text to Silk Clearance [0.061mm]
   Violation between Silk To Silk Clearance Constraint: (0.061mm < 0.1mm) Between Text "R23" (103.675mm,104.95mm) on Top Overlay And Track (103.425mm,104.45mm)(103.425mm,105.75mm) on Top Overlay Silk Text to Silk Clearance [0.061mm]
   Violation between Silk To Silk Clearance Constraint: (0.037mm < 0.1mm) Between Text "R24" (112.725mm,93.875mm) on Top Overlay And Text "VT3" (115.725mm,94.8mm) on Top Overlay Silk Text to Silk Clearance [0.037mm]
   Violation between Silk To Silk Clearance Constraint: (0.087mm < 0.1mm) Between Text "R24" (112.725mm,93.875mm) on Top Overlay And Track (113.15mm,94.95mm)(113.15mm,97.6mm) on Top Overlay Silk Text to Silk Clearance [0.087mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.1mm) Between Text "R24" (112.725mm,93.875mm) on Top Overlay And Track (113.15mm,94.95mm)(114.45mm,94.95mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.1mm) Between Text "R41" (107.125mm,48.425mm) on Top Overlay And Track (106.05mm,50.55mm)(107.35mm,50.55mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.1mm) Between Text "R42" (130.775mm,57.125mm) on Top Overlay And Track (129.375mm,56.85mm)(132.025mm,56.85mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.091mm < 0.1mm) Between Text "R42" (130.775mm,57.125mm) on Top Overlay And Track (132.025mm,55.55mm)(132.025mm,56.85mm) on Top Overlay Silk Text to Silk Clearance [0.091mm]
   Violation between Silk To Silk Clearance Constraint: (0.087mm < 0.1mm) Between Text "R42" (130.775mm,57.125mm) on Top Overlay And Track (132.35mm,55.55mm)(132.35mm,56.85mm) on Top Overlay Silk Text to Silk Clearance [0.087mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.1mm) Between Text "R42" (130.775mm,57.125mm) on Top Overlay And Track (132.35mm,56.85mm)(135mm,56.85mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.1mm) Between Text "R43" (133.225mm,57.125mm) on Top Overlay And Track (132.35mm,56.85mm)(135mm,56.85mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.1mm) Between Text "R43" (133.225mm,57.125mm) on Top Overlay And Track (135mm,55.55mm)(135mm,56.85mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.061mm < 0.1mm) Between Text "R48" (121.975mm,61.375mm) on Top Overlay And Track (120.925mm,61.05mm)(120.925mm,63.7mm) on Top Overlay Silk Text to Silk Clearance [0.061mm]
   Violation between Silk To Silk Clearance Constraint: (0.078mm < 0.1mm) Between Text "R7" (80.85mm,53.825mm) on Top Overlay And Track (82.45mm,53.65mm)(82.45mm,54.95mm) on Top Overlay Silk Text to Silk Clearance [0.078mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.1mm) Between Text "VD22" (81.2mm,29.4mm) on Top Overlay And Track (80.01mm,32.58mm)(81.79mm,32.58mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.085mm < 0.1mm) Between Text "VD23" (91.675mm,118.275mm) on Top Overlay And Track (90.64mm,118.13mm)(90.64mm,121.47mm) on Top Overlay Silk Text to Silk Clearance [0.085mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.1mm) Between Text "VOUT" (141.525mm,118.475mm) on Top Overlay And Track (136.04mm,118.8mm)(143.74mm,118.8mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.097mm < 0.1mm) Between Text "VT6" (112.825mm,96.475mm) on Top Overlay And Track (110.687mm,97.842mm)(111.703mm,97.842mm) on Top Overlay Silk Text to Silk Clearance [0.097mm]
   Violation between Silk To Silk Clearance Constraint: (0.095mm < 0.1mm) Between Text "VT6" (112.825mm,96.475mm) on Top Overlay And Track (111.703mm,97.842mm)(111.703mm,98.604mm) on Top Overlay Silk Text to Silk Clearance [0.095mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.1mm) Between Text "XP18" (55.525mm,108.6mm) on Top Overlay And Track (52.275mm,108.925mm)(52.875mm,108.925mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.1mm) Between Text "XP18" (55.525mm,108.6mm) on Top Overlay And Track (52.875mm,108.925mm)(52.875mm,121.425mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.1mm) Between Text "XP18" (55.525mm,108.6mm) on Top Overlay And Track (52.875mm,108.925mm)(62.875mm,108.925mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.075mm < 0.1mm) Between Text "XP3" (139.35mm,47mm) on Top Overlay And Track (128.95mm,46.7mm)(145.8mm,46.7mm) on Top Overlay Silk Text to Silk Clearance [0.075mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "XP5" (66.5mm,46.975mm) on Top Overlay And Track (61.2mm,47.375mm)(66.7mm,47.375mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "XP5" (66.5mm,46.975mm) on Top Overlay And Track (66.7mm,47.375mm)(66.7mm,72.075mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :48

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (84.1mm,72.25mm)(84.1mm,73.395mm) on Top Layer 
Rule Violations :1

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 775
Waived Violations : 0
Time Elapsed        : 00:00:01