Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 18 10:20:20 2025
| Host         : DESKTOP-7IUMTM5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.507        0.000                      0                 1497        0.146        0.000                      0                 1497        3.500        0.000                       0                   223  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.507        0.000                      0                 1497        0.146        0.000                      0                 1497        3.500        0.000                       0                   223  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 2.982ns (42.269%)  route 4.073ns (57.731%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 13.578 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.715     5.789    uut/CLK
    SLICE_X86Y84         FDCE                                         r  uut/counter_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDCE (Prop_fdce_C_Q)         0.518     6.307 f  uut/counter_y_reg[7]/Q
                         net (fo=7, routed)           0.469     6.775    uut/counter_y_reg_n_0_[7]
    SLICE_X89Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.899 r  uut/addr_out_carry_i_16/O
                         net (fo=1, routed)           0.000     6.899    uut/addr_out_carry_i_16_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.431 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.431    uut/addr_out_carry_i_11_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.765 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.781     8.547    uut/x_new00_in[12]
    SLICE_X91Y84         LUT6 (Prop_lut6_I2_O)        0.303     8.850 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.586     9.435    uut/C[12]
    SLICE_X92Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.559 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.559    uut/addr_out_carry__0_i_7_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.092 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.092    uut/addr_out_carry__0_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.311 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.512    10.823    uut/addr_out[15]
    SLICE_X95Y79         LUT5 (Prop_lut5_I0_O)        0.295    11.118 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.725    12.843    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X4Y21         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.813    13.578    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.323    13.901    
                         clock uncertainty           -0.035    13.866    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.351    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -12.843    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 2.814ns (40.883%)  route 4.069ns (59.117%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.715     5.789    uut/CLK
    SLICE_X86Y84         FDCE                                         r  uut/counter_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDCE (Prop_fdce_C_Q)         0.518     6.307 f  uut/counter_y_reg[7]/Q
                         net (fo=7, routed)           0.469     6.775    uut/counter_y_reg_n_0_[7]
    SLICE_X89Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.899 r  uut/addr_out_carry_i_16/O
                         net (fo=1, routed)           0.000     6.899    uut/addr_out_carry_i_16_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.431 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.431    uut/addr_out_carry_i_11_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.765 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.781     8.547    uut/x_new00_in[12]
    SLICE_X91Y84         LUT6 (Prop_lut6_I2_O)        0.303     8.850 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.586     9.435    uut/C[12]
    SLICE_X92Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.559 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.559    uut/addr_out_carry__0_i_7_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.137 r  uut/addr_out_carry__0/O[2]
                         net (fo=1, routed)           0.455    10.592    uut/addr_out[13]
    SLICE_X94Y84         LUT5 (Prop_lut5_I0_O)        0.301    10.893 r  uut/uuuut_i_4/O
                         net (fo=16, routed)          1.779    12.672    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X5Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.643    13.407    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.423    13.831    
                         clock uncertainty           -0.035    13.796    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    13.230    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.230    
                         arrival time                         -12.672    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 2.885ns (42.404%)  route 3.919ns (57.596%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.715     5.789    uut/CLK
    SLICE_X86Y84         FDCE                                         r  uut/counter_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDCE (Prop_fdce_C_Q)         0.518     6.307 f  uut/counter_y_reg[7]/Q
                         net (fo=7, routed)           0.469     6.775    uut/counter_y_reg_n_0_[7]
    SLICE_X89Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.899 r  uut/addr_out_carry_i_16/O
                         net (fo=1, routed)           0.000     6.899    uut/addr_out_carry_i_16_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.431 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.431    uut/addr_out_carry_i_11_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.765 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.781     8.547    uut/x_new00_in[12]
    SLICE_X91Y84         LUT6 (Prop_lut6_I2_O)        0.303     8.850 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.586     9.435    uut/C[12]
    SLICE_X92Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.559 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.559    uut/addr_out_carry__0_i_7_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.202 r  uut/addr_out_carry__0/O[3]
                         net (fo=1, routed)           0.461    10.663    uut/addr_out[14]
    SLICE_X94Y84         LUT5 (Prop_lut5_I0_O)        0.307    10.970 r  uut/uuuut_i_3/O
                         net (fo=16, routed)          1.622    12.592    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X5Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.643    13.407    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.423    13.831    
                         clock uncertainty           -0.035    13.796    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    13.230    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.230    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 2.982ns (43.516%)  route 3.871ns (56.484%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.715     5.789    uut/CLK
    SLICE_X86Y84         FDCE                                         r  uut/counter_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDCE (Prop_fdce_C_Q)         0.518     6.307 f  uut/counter_y_reg[7]/Q
                         net (fo=7, routed)           0.469     6.775    uut/counter_y_reg_n_0_[7]
    SLICE_X89Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.899 r  uut/addr_out_carry_i_16/O
                         net (fo=1, routed)           0.000     6.899    uut/addr_out_carry_i_16_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.431 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.431    uut/addr_out_carry_i_11_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.765 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.781     8.547    uut/x_new00_in[12]
    SLICE_X91Y84         LUT6 (Prop_lut6_I2_O)        0.303     8.850 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.586     9.435    uut/C[12]
    SLICE_X92Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.559 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.559    uut/addr_out_carry__0_i_7_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.092 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.092    uut/addr_out_carry__0_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.311 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.512    10.823    uut/addr_out[15]
    SLICE_X95Y79         LUT5 (Prop_lut5_I0_O)        0.295    11.118 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.523    12.641    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X5Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.643    13.407    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.423    13.831    
                         clock uncertainty           -0.035    13.796    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.281    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.281    
                         arrival time                         -12.641    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 2.982ns (43.094%)  route 3.938ns (56.906%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns = ( 13.580 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.715     5.789    uut/CLK
    SLICE_X86Y84         FDCE                                         r  uut/counter_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDCE (Prop_fdce_C_Q)         0.518     6.307 f  uut/counter_y_reg[7]/Q
                         net (fo=7, routed)           0.469     6.775    uut/counter_y_reg_n_0_[7]
    SLICE_X89Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.899 r  uut/addr_out_carry_i_16/O
                         net (fo=1, routed)           0.000     6.899    uut/addr_out_carry_i_16_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.431 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.431    uut/addr_out_carry_i_11_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.765 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.781     8.547    uut/x_new00_in[12]
    SLICE_X91Y84         LUT6 (Prop_lut6_I2_O)        0.303     8.850 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.586     9.435    uut/C[12]
    SLICE_X92Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.559 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.559    uut/addr_out_carry__0_i_7_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.092 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.092    uut/addr_out_carry__0_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.311 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.512    10.823    uut/addr_out[15]
    SLICE_X95Y79         LUT5 (Prop_lut5_I0_O)        0.295    11.118 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.590    12.708    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X4Y20         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.815    13.580    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.323    13.903    
                         clock uncertainty           -0.035    13.868    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.353    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 2.982ns (43.770%)  route 3.831ns (56.230%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 13.404 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.715     5.789    uut/CLK
    SLICE_X86Y84         FDCE                                         r  uut/counter_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDCE (Prop_fdce_C_Q)         0.518     6.307 f  uut/counter_y_reg[7]/Q
                         net (fo=7, routed)           0.469     6.775    uut/counter_y_reg_n_0_[7]
    SLICE_X89Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.899 r  uut/addr_out_carry_i_16/O
                         net (fo=1, routed)           0.000     6.899    uut/addr_out_carry_i_16_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.431 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.431    uut/addr_out_carry_i_11_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.765 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.781     8.547    uut/x_new00_in[12]
    SLICE_X91Y84         LUT6 (Prop_lut6_I2_O)        0.303     8.850 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.586     9.435    uut/C[12]
    SLICE_X92Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.559 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.559    uut/addr_out_carry__0_i_7_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.092 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.092    uut/addr_out_carry__0_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.311 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.512    10.823    uut/addr_out[15]
    SLICE_X95Y79         LUT5 (Prop_lut5_I0_O)        0.295    11.118 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.483    12.602    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X5Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.640    13.404    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.423    13.828    
                         clock uncertainty           -0.035    13.793    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.278    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.278    
                         arrival time                         -12.602    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.758ns  (logic 2.814ns (41.637%)  route 3.944ns (58.363%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 13.404 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.715     5.789    uut/CLK
    SLICE_X86Y84         FDCE                                         r  uut/counter_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDCE (Prop_fdce_C_Q)         0.518     6.307 f  uut/counter_y_reg[7]/Q
                         net (fo=7, routed)           0.469     6.775    uut/counter_y_reg_n_0_[7]
    SLICE_X89Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.899 r  uut/addr_out_carry_i_16/O
                         net (fo=1, routed)           0.000     6.899    uut/addr_out_carry_i_16_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.431 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.431    uut/addr_out_carry_i_11_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.765 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.781     8.547    uut/x_new00_in[12]
    SLICE_X91Y84         LUT6 (Prop_lut6_I2_O)        0.303     8.850 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.586     9.435    uut/C[12]
    SLICE_X92Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.559 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.559    uut/addr_out_carry__0_i_7_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.137 r  uut/addr_out_carry__0/O[2]
                         net (fo=1, routed)           0.455    10.592    uut/addr_out[13]
    SLICE_X94Y84         LUT5 (Prop_lut5_I0_O)        0.301    10.893 r  uut/uuuut_i_4/O
                         net (fo=16, routed)          1.654    12.547    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X5Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.640    13.404    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.423    13.828    
                         clock uncertainty           -0.035    13.793    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    13.227    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                         -12.547    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 2.885ns (42.821%)  route 3.852ns (57.179%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 13.404 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.715     5.789    uut/CLK
    SLICE_X86Y84         FDCE                                         r  uut/counter_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDCE (Prop_fdce_C_Q)         0.518     6.307 f  uut/counter_y_reg[7]/Q
                         net (fo=7, routed)           0.469     6.775    uut/counter_y_reg_n_0_[7]
    SLICE_X89Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.899 r  uut/addr_out_carry_i_16/O
                         net (fo=1, routed)           0.000     6.899    uut/addr_out_carry_i_16_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.431 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.431    uut/addr_out_carry_i_11_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.765 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.781     8.547    uut/x_new00_in[12]
    SLICE_X91Y84         LUT6 (Prop_lut6_I2_O)        0.303     8.850 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.586     9.435    uut/C[12]
    SLICE_X92Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.559 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.559    uut/addr_out_carry__0_i_7_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.202 r  uut/addr_out_carry__0/O[3]
                         net (fo=1, routed)           0.461    10.663    uut/addr_out[14]
    SLICE_X94Y84         LUT5 (Prop_lut5_I0_O)        0.307    10.970 r  uut/uuuut_i_3/O
                         net (fo=16, routed)          1.556    12.526    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X5Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.640    13.404    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.423    13.828    
                         clock uncertainty           -0.035    13.793    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    13.227    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                         -12.526    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.757ns  (logic 2.982ns (44.133%)  route 3.775ns (55.867%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 13.409 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.715     5.789    uut/CLK
    SLICE_X86Y84         FDCE                                         r  uut/counter_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDCE (Prop_fdce_C_Q)         0.518     6.307 f  uut/counter_y_reg[7]/Q
                         net (fo=7, routed)           0.469     6.775    uut/counter_y_reg_n_0_[7]
    SLICE_X89Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.899 r  uut/addr_out_carry_i_16/O
                         net (fo=1, routed)           0.000     6.899    uut/addr_out_carry_i_16_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.431 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.431    uut/addr_out_carry_i_11_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.765 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.781     8.547    uut/x_new00_in[12]
    SLICE_X91Y84         LUT6 (Prop_lut6_I2_O)        0.303     8.850 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.586     9.435    uut/C[12]
    SLICE_X92Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.559 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.559    uut/addr_out_carry__0_i_7_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.092 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.092    uut/addr_out_carry__0_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.311 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.512    10.823    uut/addr_out[15]
    SLICE_X95Y79         LUT5 (Prop_lut5_I0_O)        0.295    11.118 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.427    12.545    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X5Y18         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.645    13.409    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y18         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.423    13.833    
                         clock uncertainty           -0.035    13.798    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.283    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.283    
                         arrival time                         -12.545    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 2.982ns (44.381%)  route 3.737ns (55.619%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.715     5.789    uut/CLK
    SLICE_X86Y84         FDCE                                         r  uut/counter_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDCE (Prop_fdce_C_Q)         0.518     6.307 f  uut/counter_y_reg[7]/Q
                         net (fo=7, routed)           0.469     6.775    uut/counter_y_reg_n_0_[7]
    SLICE_X89Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.899 r  uut/addr_out_carry_i_16/O
                         net (fo=1, routed)           0.000     6.899    uut/addr_out_carry_i_16_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.431 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.431    uut/addr_out_carry_i_11_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.765 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.781     8.547    uut/x_new00_in[12]
    SLICE_X91Y84         LUT6 (Prop_lut6_I2_O)        0.303     8.850 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.586     9.435    uut/C[12]
    SLICE_X92Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.559 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.559    uut/addr_out_carry__0_i_7_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.092 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.092    uut/addr_out_carry__0_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.311 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.512    10.823    uut/addr_out[15]
    SLICE_X95Y79         LUT5 (Prop_lut5_I0_O)        0.295    11.118 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.390    12.508    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X4Y19         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.642    13.406    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y19         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.423    13.830    
                         clock uncertainty           -0.035    13.795    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.280    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.280    
                         arrival time                         -12.508    
  -------------------------------------------------------------------
                         slack                                  0.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rx/out_rx_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.654%)  route 0.354ns (68.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.570     1.656    rx/clk_125mhz_IBUF_BUFG
    SLICE_X66Y79         FDRE                                         r  rx/out_rx_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDRE (Prop_fdre_C_Q)         0.164     1.820 r  rx/out_rx_byte_reg[1]/Q
                         net (fo=2, routed)           0.354     2.174    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y16         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.880     2.223    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.490     1.733    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.029    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rx/out_rx_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.164ns (31.795%)  route 0.352ns (68.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.569     1.655    rx/clk_125mhz_IBUF_BUFG
    SLICE_X66Y78         FDRE                                         r  rx/out_rx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.164     1.819 r  rx/out_rx_byte_reg[5]/Q
                         net (fo=2, routed)           0.352     2.171    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y15         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.875     2.218    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.490     1.728    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.024    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rx_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.630%)  route 0.305ns (68.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.573     1.659    clk_125mhz_IBUF_BUFG
    SLICE_X88Y77         FDCE                                         r  rx_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDCE (Prop_fdce_C_Q)         0.141     1.800 r  rx_counter_reg[0]/Q
                         net (fo=19, routed)          0.305     2.105    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X4Y15         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.906     2.249    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.490     1.759    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.942    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 tx/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.145%)  route 0.125ns (39.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.596     1.682    tx/CLK
    SLICE_X99Y76         FDRE                                         r  tx/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y76         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  tx/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.125     1.948    tx/clk_count_reg_n_0_[0]
    SLICE_X98Y76         LUT5 (Prop_lut5_I2_O)        0.048     1.996 r  tx/clk_count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.996    tx/clk_count[3]
    SLICE_X98Y76         FDRE                                         r  tx/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.863     2.205    tx/CLK
    SLICE_X98Y76         FDRE                                         r  tx/clk_count_reg[3]/C
                         clock pessimism             -0.510     1.695    
    SLICE_X98Y76         FDRE (Hold_fdre_C_D)         0.131     1.826    tx/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 tx/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.761%)  route 0.125ns (40.239%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.596     1.682    tx/CLK
    SLICE_X99Y76         FDRE                                         r  tx/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y76         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  tx/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.125     1.948    tx/clk_count_reg_n_0_[0]
    SLICE_X98Y76         LUT4 (Prop_lut4_I1_O)        0.045     1.993 r  tx/clk_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.993    tx/clk_count[2]
    SLICE_X98Y76         FDRE                                         r  tx/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.863     2.205    tx/CLK
    SLICE_X98Y76         FDRE                                         r  tx/clk_count_reg[2]/C
                         clock pessimism             -0.510     1.695    
    SLICE_X98Y76         FDRE (Hold_fdre_C_D)         0.121     1.816    tx/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rd_en_B_uart_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.596     1.682    clk_125mhz_IBUF_BUFG
    SLICE_X92Y77         FDCE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y77         FDCE (Prop_fdce_C_Q)         0.164     1.846 r  FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.094     1.940    rd_en_B_uart
    SLICE_X93Y77         FDCE                                         r  rd_en_B_uart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.863     2.205    clk_125mhz_IBUF_BUFG
    SLICE_X93Y77         FDCE                                         r  rd_en_B_uart_reg/C
                         clock pessimism             -0.510     1.695    
    SLICE_X93Y77         FDCE (Hold_fdce_C_D)         0.057     1.752    rd_en_B_uart_reg
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rx/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx/out_rx_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.572     1.658    rx/clk_125mhz_IBUF_BUFG
    SLICE_X66Y81         FDRE                                         r  rx/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDRE (Prop_fdre_C_Q)         0.164     1.822 r  rx/rx_data_reg[2]/Q
                         net (fo=1, routed)           0.112     1.934    rx/rx_data_reg_n_0_[2]
    SLICE_X66Y82         FDRE                                         r  rx/out_rx_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.840     2.182    rx/clk_125mhz_IBUF_BUFG
    SLICE_X66Y82         FDRE                                         r  rx/out_rx_byte_reg[2]/C
                         clock pessimism             -0.509     1.673    
    SLICE_X66Y82         FDRE (Hold_fdre_C_D)         0.059     1.732    rx/out_rx_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rx/out_rx_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.164ns (27.890%)  route 0.424ns (72.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.570     1.656    rx/clk_125mhz_IBUF_BUFG
    SLICE_X66Y79         FDRE                                         r  rx/out_rx_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDRE (Prop_fdre_C_Q)         0.164     1.820 r  rx/out_rx_byte_reg[1]/Q
                         net (fo=2, routed)           0.424     2.244    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y17         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.885     2.228    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.490     1.738    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.034    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tx_dv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.162%)  route 0.157ns (42.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.597     1.683    clk_125mhz_IBUF_BUFG
    SLICE_X94Y78         FDCE                                         r  tx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y78         FDCE (Prop_fdce_C_Q)         0.164     1.847 r  tx_dv_reg/Q
                         net (fo=2, routed)           0.157     2.004    tx/tx_data_reg[1]_0
    SLICE_X98Y78         LUT6 (Prop_lut6_I3_O)        0.045     2.049 r  tx/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.049    tx/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X98Y78         FDRE                                         r  tx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.866     2.208    tx/CLK
    SLICE_X98Y78         FDRE                                         r  tx/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.490     1.718    
    SLICE_X98Y78         FDRE (Hold_fdre_C_D)         0.120     1.838    tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rx/bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx/bit_index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.805%)  route 0.144ns (43.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.576     1.662    rx/clk_125mhz_IBUF_BUFG
    SLICE_X81Y81         FDRE                                         r  rx/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  rx/bit_index_reg[1]/Q
                         net (fo=13, routed)          0.144     1.947    rx/bit_index_reg_n_0_[1]
    SLICE_X80Y81         LUT5 (Prop_lut5_I1_O)        0.048     1.995 r  rx/bit_index[3]_i_2/O
                         net (fo=1, routed)           0.000     1.995    rx/bit_index[3]_i_2_n_0
    SLICE_X80Y81         FDRE                                         r  rx/bit_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.843     2.185    rx/clk_125mhz_IBUF_BUFG
    SLICE_X80Y81         FDRE                                         r  rx/bit_index_reg[3]/C
                         clock pessimism             -0.510     1.675    
    SLICE_X80Y81         FDRE (Hold_fdre_C_D)         0.107     1.782    rx/bit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y12  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y12  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y13  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y13  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y16  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y16  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y17  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y17  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y18  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y18  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X91Y77  FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X91Y77  FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X92Y77  FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X92Y77  FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X92Y77  FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X92Y77  FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X92Y77  FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X92Y77  FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X92Y77  FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X92Y77  FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X91Y77  FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X91Y77  FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X92Y77  FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X92Y77  FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X92Y77  FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X92Y77  FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X92Y77  FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X92Y77  FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X92Y77  FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X92Y77  FSM_onehot_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.716ns  (logic 4.124ns (53.447%)  route 3.592ns (46.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.715     5.789    uut/CLK
    SLICE_X88Y84         FDCE                                         r  uut/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDCE (Prop_fdce_C_Q)         0.419     6.208 r  uut/FSM_onehot_state_reg[4]/Q
                         net (fo=48, routed)          3.592     9.799    LD0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.705    13.504 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000    13.504    LD0
    R14                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/out_tx_serial_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.797ns  (logic 4.055ns (59.654%)  route 2.742ns (40.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.771     5.845    tx/CLK
    SLICE_X100Y78        FDSE                                         r  tx/out_tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y78        FDSE (Prop_fdse_C_Q)         0.518     6.363 r  tx/out_tx_serial_reg/Q
                         net (fo=1, routed)           2.742     9.105    uart_tx_OBUF
    T17                  OBUF (Prop_obuf_I_O)         3.537    12.642 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.642    uart_tx
    T17                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/out_tx_serial_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.402ns (61.992%)  route 0.859ns (38.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.598     1.684    tx/CLK
    SLICE_X100Y78        FDSE                                         r  tx/out_tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y78        FDSE (Prop_fdse_C_Q)         0.164     1.848 r  tx/out_tx_serial_reg/Q
                         net (fo=1, routed)           0.859     2.707    uart_tx_OBUF
    T17                  OBUF (Prop_obuf_I_O)         1.238     3.945 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.945    uart_tx
    T17                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.676ns  (logic 1.413ns (52.801%)  route 1.263ns (47.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.579     1.665    uut/CLK
    SLICE_X88Y84         FDCE                                         r  uut/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDCE (Prop_fdce_C_Q)         0.128     1.793 r  uut/FSM_onehot_state_reg[4]/Q
                         net (fo=48, routed)          1.263     3.056    LD0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.285     4.341 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     4.341    LD0
    R14                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           383 Endpoints
Min Delay           383 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.065ns  (logic 2.801ns (27.832%)  route 7.264ns (72.168%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          4.410     5.952    uut/SW_IBUF[0]
    SLICE_X90Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.076 r  uut/addr_out_carry_i_9/O
                         net (fo=1, routed)           0.617     6.693    uut/C[9]
    SLICE_X92Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.817 r  uut/addr_out_carry_i_5/O
                         net (fo=1, routed)           0.000     6.817    uut/addr_out_carry_i_5_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.197 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.197    uut/addr_out_carry_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.314    uut/addr_out_carry__0_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.533 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.512     8.045    uut/addr_out[15]
    SLICE_X95Y79         LUT5 (Prop_lut5_I0_O)        0.295     8.340 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.725    10.065    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X4Y21         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.813     5.578    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.970ns  (logic 2.710ns (27.184%)  route 7.260ns (72.816%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          4.410     5.952    uut/SW_IBUF[0]
    SLICE_X90Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.076 r  uut/addr_out_carry_i_9/O
                         net (fo=1, routed)           0.617     6.693    uut/C[9]
    SLICE_X92Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.817 r  uut/addr_out_carry_i_5/O
                         net (fo=1, routed)           0.000     6.817    uut/addr_out_carry_i_5_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.197 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.197    uut/addr_out_carry_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.436 r  uut/addr_out_carry__0/O[2]
                         net (fo=1, routed)           0.455     7.890    uut/addr_out[13]
    SLICE_X94Y84         LUT5 (Prop_lut5_I0_O)        0.301     8.191 r  uut/uuuut_i_4/O
                         net (fo=16, routed)          1.779     9.970    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X5Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.643     5.407    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.931ns  (logic 2.799ns (28.187%)  route 7.132ns (71.813%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          4.410     5.952    uut/SW_IBUF[0]
    SLICE_X90Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.076 r  uut/addr_out_carry_i_9/O
                         net (fo=1, routed)           0.617     6.693    uut/C[9]
    SLICE_X92Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.817 r  uut/addr_out_carry_i_5/O
                         net (fo=1, routed)           0.000     6.817    uut/addr_out_carry_i_5_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.197 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.197    uut/addr_out_carry_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.520 r  uut/addr_out_carry__0/O[1]
                         net (fo=1, routed)           0.446     7.966    uut/addr_out[12]
    SLICE_X94Y84         LUT5 (Prop_lut5_I0_O)        0.306     8.272 r  uut/uuuut_i_5/O
                         net (fo=16, routed)          1.659     9.931    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X5Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.643     5.407    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.930ns  (logic 2.801ns (28.210%)  route 7.129ns (71.790%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          4.410     5.952    uut/SW_IBUF[0]
    SLICE_X90Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.076 r  uut/addr_out_carry_i_9/O
                         net (fo=1, routed)           0.617     6.693    uut/C[9]
    SLICE_X92Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.817 r  uut/addr_out_carry_i_5/O
                         net (fo=1, routed)           0.000     6.817    uut/addr_out_carry_i_5_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.197 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.197    uut/addr_out_carry_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.314    uut/addr_out_carry__0_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.533 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.512     8.045    uut/addr_out[15]
    SLICE_X95Y79         LUT5 (Prop_lut5_I0_O)        0.295     8.340 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.590     9.930    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X4Y20         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.815     5.580    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.917ns  (logic 2.684ns (27.066%)  route 7.233ns (72.934%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          4.410     5.952    uut/SW_IBUF[0]
    SLICE_X90Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.076 r  uut/addr_out_carry_i_9/O
                         net (fo=1, routed)           0.617     6.693    uut/C[9]
    SLICE_X92Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.817 r  uut/addr_out_carry_i_5/O
                         net (fo=1, routed)           0.000     6.817    uut/addr_out_carry_i_5_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.197 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.197    uut/addr_out_carry_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.416 r  uut/addr_out_carry__0/O[0]
                         net (fo=1, routed)           0.296     7.711    uut/addr_out[11]
    SLICE_X93Y83         LUT5 (Prop_lut5_I0_O)        0.295     8.006 r  uut/uuuut_i_6/O
                         net (fo=16, routed)          1.911     9.917    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X5Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.643     5.407    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.902ns  (logic 2.792ns (28.200%)  route 7.109ns (71.800%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          4.410     5.952    uut/SW_IBUF[0]
    SLICE_X90Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.076 r  uut/addr_out_carry_i_9/O
                         net (fo=1, routed)           0.617     6.693    uut/C[9]
    SLICE_X92Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.817 r  uut/addr_out_carry_i_5/O
                         net (fo=1, routed)           0.000     6.817    uut/addr_out_carry_i_5_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.197 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.197    uut/addr_out_carry_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.512 r  uut/addr_out_carry__0/O[3]
                         net (fo=1, routed)           0.461     7.972    uut/addr_out[14]
    SLICE_X94Y84         LUT5 (Prop_lut5_I0_O)        0.307     8.279 r  uut/uuuut_i_3/O
                         net (fo=16, routed)          1.622     9.902    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X5Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.643     5.407    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.863ns  (logic 2.740ns (27.783%)  route 7.123ns (72.217%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          4.217     5.759    uut/SW_IBUF[0]
    SLICE_X91Y84         LUT6 (Prop_lut6_I4_O)        0.124     5.883 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.576     6.459    uut/C[8]
    SLICE_X92Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.583 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     6.583    uut/addr_out_carry_i_6_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.226 r  uut/addr_out_carry/O[3]
                         net (fo=1, routed)           0.578     7.804    uut/addr_out[10]
    SLICE_X93Y83         LUT5 (Prop_lut5_I0_O)        0.307     8.111 r  uut/uuuut_i_7/O
                         net (fo=16, routed)          1.752     9.863    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X5Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.643     5.407    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.863ns  (logic 2.801ns (28.402%)  route 7.062ns (71.598%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          4.410     5.952    uut/SW_IBUF[0]
    SLICE_X90Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.076 r  uut/addr_out_carry_i_9/O
                         net (fo=1, routed)           0.617     6.693    uut/C[9]
    SLICE_X92Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.817 r  uut/addr_out_carry_i_5/O
                         net (fo=1, routed)           0.000     6.817    uut/addr_out_carry_i_5_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.197 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.197    uut/addr_out_carry_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.314    uut/addr_out_carry__0_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.533 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.512     8.045    uut/addr_out[15]
    SLICE_X95Y79         LUT5 (Prop_lut5_I0_O)        0.295     8.340 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.523     9.863    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X5Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.643     5.407    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.845ns  (logic 2.710ns (27.528%)  route 7.135ns (72.472%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          4.410     5.952    uut/SW_IBUF[0]
    SLICE_X90Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.076 r  uut/addr_out_carry_i_9/O
                         net (fo=1, routed)           0.617     6.693    uut/C[9]
    SLICE_X92Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.817 r  uut/addr_out_carry_i_5/O
                         net (fo=1, routed)           0.000     6.817    uut/addr_out_carry_i_5_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.197 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.197    uut/addr_out_carry_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.436 r  uut/addr_out_carry__0/O[2]
                         net (fo=1, routed)           0.455     7.890    uut/addr_out[13]
    SLICE_X94Y84         LUT5 (Prop_lut5_I0_O)        0.301     8.191 r  uut/uuuut_i_4/O
                         net (fo=16, routed)          1.654     9.845    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X5Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.640     5.404    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.835ns  (logic 2.792ns (28.390%)  route 7.043ns (71.610%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          4.410     5.952    uut/SW_IBUF[0]
    SLICE_X90Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.076 r  uut/addr_out_carry_i_9/O
                         net (fo=1, routed)           0.617     6.693    uut/C[9]
    SLICE_X92Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.817 r  uut/addr_out_carry_i_5/O
                         net (fo=1, routed)           0.000     6.817    uut/addr_out_carry_i_5_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.197 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.197    uut/addr_out_carry_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.512 r  uut/addr_out_carry__0/O[3]
                         net (fo=1, routed)           0.461     7.972    uut/addr_out[14]
    SLICE_X94Y84         LUT5 (Prop_lut5_I0_O)        0.307     8.279 r  uut/uuuut_i_3/O
                         net (fo=16, routed)          1.556     9.835    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X5Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.640     5.404    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.241ns (17.548%)  route 1.134ns (82.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    R17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  uart_rx_IBUF_inst/O
                         net (fo=13, routed)          1.134     1.375    rx/uart_rx_IBUF
    SLICE_X87Y77         FDRE                                         r  rx/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.840     2.182    rx/clk_125mhz_IBUF_BUFG
    SLICE_X87Y77         FDRE                                         r  rx/rx_data_reg[7]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.444ns  (logic 0.241ns (16.706%)  route 1.203ns (83.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    R17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  uart_rx_IBUF_inst/O
                         net (fo=13, routed)          1.203     1.444    rx/uart_rx_IBUF
    SLICE_X87Y79         FDRE                                         r  rx/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.842     2.184    rx/clk_125mhz_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  rx/rx_data_reg[6]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.241ns (14.046%)  route 1.477ns (85.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    R17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  uart_rx_IBUF_inst/O
                         net (fo=13, routed)          1.477     1.718    rx/uart_rx_IBUF
    SLICE_X67Y81         FDRE                                         r  rx/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.839     2.181    rx/clk_125mhz_IBUF_BUFG
    SLICE_X67Y81         FDRE                                         r  rx/rx_data_reg[4]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            tx_byte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.278ns (16.088%)  route 1.449ns (83.912%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  BTN1_IBUF_inst/O
                         net (fo=2, routed)           1.359     1.591    BTN1_IBUF
    SLICE_X94Y79         LUT2 (Prop_lut2_I0_O)        0.046     1.637 r  tx_byte[7]_i_1/O
                         net (fo=8, routed)           0.090     1.727    tx_byte
    SLICE_X94Y79         FDRE                                         r  tx_byte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.866     2.208    clk_125mhz_IBUF_BUFG
    SLICE_X94Y79         FDRE                                         r  tx_byte_reg[5]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            tx_byte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.278ns (16.088%)  route 1.449ns (83.912%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  BTN1_IBUF_inst/O
                         net (fo=2, routed)           1.359     1.591    BTN1_IBUF
    SLICE_X94Y79         LUT2 (Prop_lut2_I0_O)        0.046     1.637 r  tx_byte[7]_i_1/O
                         net (fo=8, routed)           0.090     1.727    tx_byte
    SLICE_X94Y79         FDRE                                         r  tx_byte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.866     2.208    clk_125mhz_IBUF_BUFG
    SLICE_X94Y79         FDRE                                         r  tx_byte_reg[6]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.729ns  (logic 0.286ns (16.556%)  route 1.443ns (83.444%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    R17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 f  uart_rx_IBUF_inst/O
                         net (fo=13, routed)          1.443     1.684    rx/uart_rx_IBUF
    SLICE_X82Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.729 r  rx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.729    rx/FSM_sequential_state[0]_i_1_n_0
    SLICE_X82Y81         FDRE                                         r  rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.843     2.185    rx/clk_125mhz_IBUF_BUFG
    SLICE_X82Y81         FDRE                                         r  rx/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.778ns  (logic 0.241ns (13.570%)  route 1.537ns (86.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    R17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  uart_rx_IBUF_inst/O
                         net (fo=13, routed)          1.537     1.778    rx/uart_rx_IBUF
    SLICE_X66Y81         FDRE                                         r  rx/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.839     2.181    rx/clk_125mhz_IBUF_BUFG
    SLICE_X66Y81         FDRE                                         r  rx/rx_data_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.241ns (13.484%)  route 1.548ns (86.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    R17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  uart_rx_IBUF_inst/O
                         net (fo=13, routed)          1.548     1.790    rx/uart_rx_IBUF
    SLICE_X66Y80         FDRE                                         r  rx/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.838     2.180    rx/clk_125mhz_IBUF_BUFG
    SLICE_X66Y80         FDRE                                         r  rx/rx_data_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.241ns (13.484%)  route 1.548ns (86.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    R17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  uart_rx_IBUF_inst/O
                         net (fo=13, routed)          1.548     1.790    rx/uart_rx_IBUF
    SLICE_X67Y80         FDRE                                         r  rx/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.838     2.180    rx/clk_125mhz_IBUF_BUFG
    SLICE_X67Y80         FDRE                                         r  rx/rx_data_reg[5]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            tx_byte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.841ns  (logic 0.278ns (15.091%)  route 1.564ns (84.909%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  BTN1_IBUF_inst/O
                         net (fo=2, routed)           1.359     1.591    BTN1_IBUF
    SLICE_X94Y79         LUT2 (Prop_lut2_I0_O)        0.046     1.637 r  tx_byte[7]_i_1/O
                         net (fo=8, routed)           0.204     1.841    tx_byte
    SLICE_X101Y79        FDRE                                         r  tx_byte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.867     2.209    clk_125mhz_IBUF_BUFG
    SLICE_X101Y79        FDRE                                         r  tx_byte_reg[3]/C





