
URA_DC_MOTOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b53c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000448  0800b710  0800b710  0000c710  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb58  0800bb58  0000d344  2**0
                  CONTENTS
  4 .ARM          00000008  0800bb58  0800bb58  0000cb58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb60  0800bb60  0000d344  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb60  0800bb60  0000cb60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bb64  0800bb64  0000cb64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000204  20000000  0800bb68  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000204  0800bd6c  0000d204  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200002a4  0800be0c  0000d2a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000914  20000344  0800beac  0000d344  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000c58  0800beac  0000dc58  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0000d344  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001a9ce  00000000  00000000  0000d374  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000038dc  00000000  00000000  00027d42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001698  00000000  00000000  0002b620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001196  00000000  00000000  0002ccb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00029a7e  00000000  00000000  0002de4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001dbb4  00000000  00000000  000578cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000fb4e3  00000000  00000000  00075480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00170963  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000074a4  00000000  00000000  001709a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000007c  00000000  00000000  00177e4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000344 	.word	0x20000344
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b6f4 	.word	0x0800b6f4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000348 	.word	0x20000348
 800020c:	0800b6f4 	.word	0x0800b6f4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001028:	4b1f      	ldr	r3, [pc, #124]	@ (80010a8 <MX_ETH_Init+0x84>)
 800102a:	4a20      	ldr	r2, [pc, #128]	@ (80010ac <MX_ETH_Init+0x88>)
 800102c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800102e:	4b20      	ldr	r3, [pc, #128]	@ (80010b0 <MX_ETH_Init+0x8c>)
 8001030:	2200      	movs	r2, #0
 8001032:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001034:	4b1e      	ldr	r3, [pc, #120]	@ (80010b0 <MX_ETH_Init+0x8c>)
 8001036:	2280      	movs	r2, #128	@ 0x80
 8001038:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800103a:	4b1d      	ldr	r3, [pc, #116]	@ (80010b0 <MX_ETH_Init+0x8c>)
 800103c:	22e1      	movs	r2, #225	@ 0xe1
 800103e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001040:	4b1b      	ldr	r3, [pc, #108]	@ (80010b0 <MX_ETH_Init+0x8c>)
 8001042:	2200      	movs	r2, #0
 8001044:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001046:	4b1a      	ldr	r3, [pc, #104]	@ (80010b0 <MX_ETH_Init+0x8c>)
 8001048:	2200      	movs	r2, #0
 800104a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 800104c:	4b18      	ldr	r3, [pc, #96]	@ (80010b0 <MX_ETH_Init+0x8c>)
 800104e:	2200      	movs	r2, #0
 8001050:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001052:	4b15      	ldr	r3, [pc, #84]	@ (80010a8 <MX_ETH_Init+0x84>)
 8001054:	4a16      	ldr	r2, [pc, #88]	@ (80010b0 <MX_ETH_Init+0x8c>)
 8001056:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001058:	4b13      	ldr	r3, [pc, #76]	@ (80010a8 <MX_ETH_Init+0x84>)
 800105a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800105e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001060:	4b11      	ldr	r3, [pc, #68]	@ (80010a8 <MX_ETH_Init+0x84>)
 8001062:	4a14      	ldr	r2, [pc, #80]	@ (80010b4 <MX_ETH_Init+0x90>)
 8001064:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001066:	4b10      	ldr	r3, [pc, #64]	@ (80010a8 <MX_ETH_Init+0x84>)
 8001068:	4a13      	ldr	r2, [pc, #76]	@ (80010b8 <MX_ETH_Init+0x94>)
 800106a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800106c:	4b0e      	ldr	r3, [pc, #56]	@ (80010a8 <MX_ETH_Init+0x84>)
 800106e:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8001072:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001074:	480c      	ldr	r0, [pc, #48]	@ (80010a8 <MX_ETH_Init+0x84>)
 8001076:	f001 faa5 	bl	80025c4 <HAL_ETH_Init>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001080:	f000 fc78 	bl	8001974 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001084:	2238      	movs	r2, #56	@ 0x38
 8001086:	2100      	movs	r1, #0
 8001088:	480c      	ldr	r0, [pc, #48]	@ (80010bc <MX_ETH_Init+0x98>)
 800108a:	f006 ff5e 	bl	8007f4a <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800108e:	4b0b      	ldr	r3, [pc, #44]	@ (80010bc <MX_ETH_Init+0x98>)
 8001090:	2221      	movs	r2, #33	@ 0x21
 8001092:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001094:	4b09      	ldr	r3, [pc, #36]	@ (80010bc <MX_ETH_Init+0x98>)
 8001096:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800109a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800109c:	4b07      	ldr	r3, [pc, #28]	@ (80010bc <MX_ETH_Init+0x98>)
 800109e:	2200      	movs	r2, #0
 80010a0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80010a2:	bf00      	nop
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20000398 	.word	0x20000398
 80010ac:	40028000 	.word	0x40028000
 80010b0:	20000448 	.word	0x20000448
 80010b4:	200002a4 	.word	0x200002a4
 80010b8:	20000204 	.word	0x20000204
 80010bc:	20000360 	.word	0x20000360

080010c0 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b08e      	sub	sp, #56	@ 0x38
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a4e      	ldr	r2, [pc, #312]	@ (8001218 <HAL_ETH_MspInit+0x158>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	f040 8096 	bne.w	8001210 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80010e4:	4b4d      	ldr	r3, [pc, #308]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 80010e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e8:	4a4c      	ldr	r2, [pc, #304]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 80010ea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80010ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80010f0:	4b4a      	ldr	r3, [pc, #296]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 80010f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010f8:	623b      	str	r3, [r7, #32]
 80010fa:	6a3b      	ldr	r3, [r7, #32]
 80010fc:	4b47      	ldr	r3, [pc, #284]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 80010fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001100:	4a46      	ldr	r2, [pc, #280]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 8001102:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001106:	6313      	str	r3, [r2, #48]	@ 0x30
 8001108:	4b44      	ldr	r3, [pc, #272]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 800110a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001110:	61fb      	str	r3, [r7, #28]
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	4b41      	ldr	r3, [pc, #260]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 8001116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001118:	4a40      	ldr	r2, [pc, #256]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 800111a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800111e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001120:	4b3e      	ldr	r3, [pc, #248]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 8001122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001124:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001128:	61bb      	str	r3, [r7, #24]
 800112a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800112c:	4b3b      	ldr	r3, [pc, #236]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 800112e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001130:	4a3a      	ldr	r2, [pc, #232]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 8001132:	f043 0304 	orr.w	r3, r3, #4
 8001136:	6313      	str	r3, [r2, #48]	@ 0x30
 8001138:	4b38      	ldr	r3, [pc, #224]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 800113a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113c:	f003 0304 	and.w	r3, r3, #4
 8001140:	617b      	str	r3, [r7, #20]
 8001142:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001144:	4b35      	ldr	r3, [pc, #212]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 8001146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001148:	4a34      	ldr	r2, [pc, #208]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 800114a:	f043 0301 	orr.w	r3, r3, #1
 800114e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001150:	4b32      	ldr	r3, [pc, #200]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 8001152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001154:	f003 0301 	and.w	r3, r3, #1
 8001158:	613b      	str	r3, [r7, #16]
 800115a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800115c:	4b2f      	ldr	r3, [pc, #188]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 800115e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001160:	4a2e      	ldr	r2, [pc, #184]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 8001162:	f043 0302 	orr.w	r3, r3, #2
 8001166:	6313      	str	r3, [r2, #48]	@ 0x30
 8001168:	4b2c      	ldr	r3, [pc, #176]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 800116a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116c:	f003 0302 	and.w	r3, r3, #2
 8001170:	60fb      	str	r3, [r7, #12]
 8001172:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001174:	4b29      	ldr	r3, [pc, #164]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 8001176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001178:	4a28      	ldr	r2, [pc, #160]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 800117a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800117e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001180:	4b26      	ldr	r3, [pc, #152]	@ (800121c <HAL_ETH_MspInit+0x15c>)
 8001182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001184:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001188:	60bb      	str	r3, [r7, #8]
 800118a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800118c:	2332      	movs	r3, #50	@ 0x32
 800118e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001190:	2302      	movs	r3, #2
 8001192:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001194:	2300      	movs	r3, #0
 8001196:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001198:	2303      	movs	r3, #3
 800119a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800119c:	230b      	movs	r3, #11
 800119e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011a4:	4619      	mov	r1, r3
 80011a6:	481e      	ldr	r0, [pc, #120]	@ (8001220 <HAL_ETH_MspInit+0x160>)
 80011a8:	f001 fd5a 	bl	8002c60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80011ac:	2386      	movs	r3, #134	@ 0x86
 80011ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b0:	2302      	movs	r3, #2
 80011b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b4:	2300      	movs	r3, #0
 80011b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011b8:	2303      	movs	r3, #3
 80011ba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011bc:	230b      	movs	r3, #11
 80011be:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011c4:	4619      	mov	r1, r3
 80011c6:	4817      	ldr	r0, [pc, #92]	@ (8001224 <HAL_ETH_MspInit+0x164>)
 80011c8:	f001 fd4a 	bl	8002c60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80011cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d2:	2302      	movs	r3, #2
 80011d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011da:	2303      	movs	r3, #3
 80011dc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011de:	230b      	movs	r3, #11
 80011e0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80011e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011e6:	4619      	mov	r1, r3
 80011e8:	480f      	ldr	r0, [pc, #60]	@ (8001228 <HAL_ETH_MspInit+0x168>)
 80011ea:	f001 fd39 	bl	8002c60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80011ee:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80011f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f4:	2302      	movs	r3, #2
 80011f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011fc:	2303      	movs	r3, #3
 80011fe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001200:	230b      	movs	r3, #11
 8001202:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001204:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001208:	4619      	mov	r1, r3
 800120a:	4808      	ldr	r0, [pc, #32]	@ (800122c <HAL_ETH_MspInit+0x16c>)
 800120c:	f001 fd28 	bl	8002c60 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8001210:	bf00      	nop
 8001212:	3738      	adds	r7, #56	@ 0x38
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40028000 	.word	0x40028000
 800121c:	40023800 	.word	0x40023800
 8001220:	40020800 	.word	0x40020800
 8001224:	40020000 	.word	0x40020000
 8001228:	40020400 	.word	0x40020400
 800122c:	40021800 	.word	0x40021800

08001230 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b08c      	sub	sp, #48	@ 0x30
 8001234:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001236:	f107 031c 	add.w	r3, r7, #28
 800123a:	2200      	movs	r2, #0
 800123c:	601a      	str	r2, [r3, #0]
 800123e:	605a      	str	r2, [r3, #4]
 8001240:	609a      	str	r2, [r3, #8]
 8001242:	60da      	str	r2, [r3, #12]
 8001244:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001246:	4b4b      	ldr	r3, [pc, #300]	@ (8001374 <MX_GPIO_Init+0x144>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124a:	4a4a      	ldr	r2, [pc, #296]	@ (8001374 <MX_GPIO_Init+0x144>)
 800124c:	f043 0304 	orr.w	r3, r3, #4
 8001250:	6313      	str	r3, [r2, #48]	@ 0x30
 8001252:	4b48      	ldr	r3, [pc, #288]	@ (8001374 <MX_GPIO_Init+0x144>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001256:	f003 0304 	and.w	r3, r3, #4
 800125a:	61bb      	str	r3, [r7, #24]
 800125c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800125e:	4b45      	ldr	r3, [pc, #276]	@ (8001374 <MX_GPIO_Init+0x144>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001262:	4a44      	ldr	r2, [pc, #272]	@ (8001374 <MX_GPIO_Init+0x144>)
 8001264:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001268:	6313      	str	r3, [r2, #48]	@ 0x30
 800126a:	4b42      	ldr	r3, [pc, #264]	@ (8001374 <MX_GPIO_Init+0x144>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001272:	617b      	str	r3, [r7, #20]
 8001274:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001276:	4b3f      	ldr	r3, [pc, #252]	@ (8001374 <MX_GPIO_Init+0x144>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	4a3e      	ldr	r2, [pc, #248]	@ (8001374 <MX_GPIO_Init+0x144>)
 800127c:	f043 0301 	orr.w	r3, r3, #1
 8001280:	6313      	str	r3, [r2, #48]	@ 0x30
 8001282:	4b3c      	ldr	r3, [pc, #240]	@ (8001374 <MX_GPIO_Init+0x144>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001286:	f003 0301 	and.w	r3, r3, #1
 800128a:	613b      	str	r3, [r7, #16]
 800128c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800128e:	4b39      	ldr	r3, [pc, #228]	@ (8001374 <MX_GPIO_Init+0x144>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001292:	4a38      	ldr	r2, [pc, #224]	@ (8001374 <MX_GPIO_Init+0x144>)
 8001294:	f043 0302 	orr.w	r3, r3, #2
 8001298:	6313      	str	r3, [r2, #48]	@ 0x30
 800129a:	4b36      	ldr	r3, [pc, #216]	@ (8001374 <MX_GPIO_Init+0x144>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	60fb      	str	r3, [r7, #12]
 80012a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012a6:	4b33      	ldr	r3, [pc, #204]	@ (8001374 <MX_GPIO_Init+0x144>)
 80012a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012aa:	4a32      	ldr	r2, [pc, #200]	@ (8001374 <MX_GPIO_Init+0x144>)
 80012ac:	f043 0308 	orr.w	r3, r3, #8
 80012b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012b2:	4b30      	ldr	r3, [pc, #192]	@ (8001374 <MX_GPIO_Init+0x144>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b6:	f003 0308 	and.w	r3, r3, #8
 80012ba:	60bb      	str	r3, [r7, #8]
 80012bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012be:	4b2d      	ldr	r3, [pc, #180]	@ (8001374 <MX_GPIO_Init+0x144>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c2:	4a2c      	ldr	r2, [pc, #176]	@ (8001374 <MX_GPIO_Init+0x144>)
 80012c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ca:	4b2a      	ldr	r3, [pc, #168]	@ (8001374 <MX_GPIO_Init+0x144>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012d2:	607b      	str	r3, [r7, #4]
 80012d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80012d6:	2200      	movs	r2, #0
 80012d8:	f244 0181 	movw	r1, #16513	@ 0x4081
 80012dc:	4826      	ldr	r0, [pc, #152]	@ (8001378 <MX_GPIO_Init+0x148>)
 80012de:	f001 fe6b 	bl	8002fb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80012e2:	2200      	movs	r2, #0
 80012e4:	2140      	movs	r1, #64	@ 0x40
 80012e6:	4825      	ldr	r0, [pc, #148]	@ (800137c <MX_GPIO_Init+0x14c>)
 80012e8:	f001 fe66 	bl	8002fb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80012ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012f2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80012f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f8:	2300      	movs	r3, #0
 80012fa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80012fc:	f107 031c 	add.w	r3, r7, #28
 8001300:	4619      	mov	r1, r3
 8001302:	481f      	ldr	r0, [pc, #124]	@ (8001380 <MX_GPIO_Init+0x150>)
 8001304:	f001 fcac 	bl	8002c60 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001308:	f244 0381 	movw	r3, #16513	@ 0x4081
 800130c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800130e:	2301      	movs	r3, #1
 8001310:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001312:	2300      	movs	r3, #0
 8001314:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001316:	2300      	movs	r3, #0
 8001318:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800131a:	f107 031c 	add.w	r3, r7, #28
 800131e:	4619      	mov	r1, r3
 8001320:	4815      	ldr	r0, [pc, #84]	@ (8001378 <MX_GPIO_Init+0x148>)
 8001322:	f001 fc9d 	bl	8002c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001326:	2340      	movs	r3, #64	@ 0x40
 8001328:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800132a:	2301      	movs	r3, #1
 800132c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132e:	2300      	movs	r3, #0
 8001330:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001332:	2300      	movs	r3, #0
 8001334:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001336:	f107 031c 	add.w	r3, r7, #28
 800133a:	4619      	mov	r1, r3
 800133c:	480f      	ldr	r0, [pc, #60]	@ (800137c <MX_GPIO_Init+0x14c>)
 800133e:	f001 fc8f 	bl	8002c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001342:	2380      	movs	r3, #128	@ 0x80
 8001344:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001346:	2300      	movs	r3, #0
 8001348:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134a:	2300      	movs	r3, #0
 800134c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800134e:	f107 031c 	add.w	r3, r7, #28
 8001352:	4619      	mov	r1, r3
 8001354:	4809      	ldr	r0, [pc, #36]	@ (800137c <MX_GPIO_Init+0x14c>)
 8001356:	f001 fc83 	bl	8002c60 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800135a:	2200      	movs	r2, #0
 800135c:	2100      	movs	r1, #0
 800135e:	2028      	movs	r0, #40	@ 0x28
 8001360:	f001 f8f9 	bl	8002556 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001364:	2028      	movs	r0, #40	@ 0x28
 8001366:	f001 f912 	bl	800258e <HAL_NVIC_EnableIRQ>

}
 800136a:	bf00      	nop
 800136c:	3730      	adds	r7, #48	@ 0x30
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	40023800 	.word	0x40023800
 8001378:	40020400 	.word	0x40020400
 800137c:	40021800 	.word	0x40021800
 8001380:	40020800 	.word	0x40020800

08001384 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001388:	4b1b      	ldr	r3, [pc, #108]	@ (80013f8 <MX_I2C1_Init+0x74>)
 800138a:	4a1c      	ldr	r2, [pc, #112]	@ (80013fc <MX_I2C1_Init+0x78>)
 800138c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 800138e:	4b1a      	ldr	r3, [pc, #104]	@ (80013f8 <MX_I2C1_Init+0x74>)
 8001390:	4a1b      	ldr	r2, [pc, #108]	@ (8001400 <MX_I2C1_Init+0x7c>)
 8001392:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001394:	4b18      	ldr	r3, [pc, #96]	@ (80013f8 <MX_I2C1_Init+0x74>)
 8001396:	2200      	movs	r2, #0
 8001398:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800139a:	4b17      	ldr	r3, [pc, #92]	@ (80013f8 <MX_I2C1_Init+0x74>)
 800139c:	2201      	movs	r2, #1
 800139e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013a0:	4b15      	ldr	r3, [pc, #84]	@ (80013f8 <MX_I2C1_Init+0x74>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80013a6:	4b14      	ldr	r3, [pc, #80]	@ (80013f8 <MX_I2C1_Init+0x74>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013ac:	4b12      	ldr	r3, [pc, #72]	@ (80013f8 <MX_I2C1_Init+0x74>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013b2:	4b11      	ldr	r3, [pc, #68]	@ (80013f8 <MX_I2C1_Init+0x74>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013b8:	4b0f      	ldr	r3, [pc, #60]	@ (80013f8 <MX_I2C1_Init+0x74>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013be:	480e      	ldr	r0, [pc, #56]	@ (80013f8 <MX_I2C1_Init+0x74>)
 80013c0:	f001 fe2c 	bl	800301c <HAL_I2C_Init>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80013ca:	f000 fad3 	bl	8001974 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013ce:	2100      	movs	r1, #0
 80013d0:	4809      	ldr	r0, [pc, #36]	@ (80013f8 <MX_I2C1_Init+0x74>)
 80013d2:	f001 febf 	bl	8003154 <HAL_I2CEx_ConfigAnalogFilter>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80013dc:	f000 faca 	bl	8001974 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80013e0:	2100      	movs	r1, #0
 80013e2:	4805      	ldr	r0, [pc, #20]	@ (80013f8 <MX_I2C1_Init+0x74>)
 80013e4:	f001 ff01 	bl	80031ea <HAL_I2CEx_ConfigDigitalFilter>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80013ee:	f000 fac1 	bl	8001974 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20000450 	.word	0x20000450
 80013fc:	40005400 	.word	0x40005400
 8001400:	00808cd2 	.word	0x00808cd2

08001404 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b0aa      	sub	sp, #168	@ 0xa8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800140c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	605a      	str	r2, [r3, #4]
 8001416:	609a      	str	r2, [r3, #8]
 8001418:	60da      	str	r2, [r3, #12]
 800141a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800141c:	f107 0310 	add.w	r3, r7, #16
 8001420:	2284      	movs	r2, #132	@ 0x84
 8001422:	2100      	movs	r1, #0
 8001424:	4618      	mov	r0, r3
 8001426:	f006 fd90 	bl	8007f4a <memset>
  if(i2cHandle->Instance==I2C1)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a22      	ldr	r2, [pc, #136]	@ (80014b8 <HAL_I2C_MspInit+0xb4>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d13c      	bne.n	80014ae <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001434:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001438:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800143a:	2300      	movs	r3, #0
 800143c:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800143e:	f107 0310 	add.w	r3, r7, #16
 8001442:	4618      	mov	r0, r3
 8001444:	f002 fd32 	bl	8003eac <HAL_RCCEx_PeriphCLKConfig>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800144e:	f000 fa91 	bl	8001974 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001452:	4b1a      	ldr	r3, [pc, #104]	@ (80014bc <HAL_I2C_MspInit+0xb8>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001456:	4a19      	ldr	r2, [pc, #100]	@ (80014bc <HAL_I2C_MspInit+0xb8>)
 8001458:	f043 0302 	orr.w	r3, r3, #2
 800145c:	6313      	str	r3, [r2, #48]	@ 0x30
 800145e:	4b17      	ldr	r3, [pc, #92]	@ (80014bc <HAL_I2C_MspInit+0xb8>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001462:	f003 0302 	and.w	r3, r3, #2
 8001466:	60fb      	str	r3, [r7, #12]
 8001468:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800146a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800146e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001472:	2312      	movs	r3, #18
 8001474:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001478:	2300      	movs	r3, #0
 800147a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800147e:	2303      	movs	r3, #3
 8001480:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001484:	2304      	movs	r3, #4
 8001486:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800148a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800148e:	4619      	mov	r1, r3
 8001490:	480b      	ldr	r0, [pc, #44]	@ (80014c0 <HAL_I2C_MspInit+0xbc>)
 8001492:	f001 fbe5 	bl	8002c60 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001496:	4b09      	ldr	r3, [pc, #36]	@ (80014bc <HAL_I2C_MspInit+0xb8>)
 8001498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149a:	4a08      	ldr	r2, [pc, #32]	@ (80014bc <HAL_I2C_MspInit+0xb8>)
 800149c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80014a2:	4b06      	ldr	r3, [pc, #24]	@ (80014bc <HAL_I2C_MspInit+0xb8>)
 80014a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014aa:	60bb      	str	r3, [r7, #8]
 80014ac:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80014ae:	bf00      	nop
 80014b0:	37a8      	adds	r7, #168	@ 0xa8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40005400 	.word	0x40005400
 80014bc:	40023800 	.word	0x40023800
 80014c0:	40020400 	.word	0x40020400

080014c4 <HAL_TIM_IC_CaptureCallback>:
void SystemClock_Config(void);

/* USER CODE BEGIN 0 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
    if (htim == &htim4 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	4a2f      	ldr	r2, [pc, #188]	@ (800158c <HAL_TIM_IC_CaptureCallback+0xc8>)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d157      	bne.n	8001584 <HAL_TIM_IC_CaptureCallback+0xc0>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	7f1b      	ldrb	r3, [r3, #28]
 80014d8:	2b01      	cmp	r3, #1
 80014da:	d153      	bne.n	8001584 <HAL_TIM_IC_CaptureCallback+0xc0>
    {
        uint32_t now = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80014dc:	2100      	movs	r1, #0
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f004 f834 	bl	800554c <HAL_TIM_ReadCapturedValue>
 80014e4:	6138      	str	r0, [r7, #16]
        uint32_t arr = __HAL_TIM_GET_AUTORELOAD(htim);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014ec:	60fb      	str	r3, [r7, #12]
        uint32_t diff;

        if (ic_start_flag)
 80014ee:	4b28      	ldr	r3, [pc, #160]	@ (8001590 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d006      	beq.n	8001504 <HAL_TIM_IC_CaptureCallback+0x40>
        {
            ic_start_flag = 0;
 80014f6:	4b26      	ldr	r3, [pc, #152]	@ (8001590 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	701a      	strb	r2, [r3, #0]
            ic_prev = now;
 80014fc:	4a25      	ldr	r2, [pc, #148]	@ (8001594 <HAL_TIM_IC_CaptureCallback+0xd0>)
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	6013      	str	r3, [r2, #0]
            return;
 8001502:	e03f      	b.n	8001584 <HAL_TIM_IC_CaptureCallback+0xc0>
        }

        if (now >= ic_prev)
 8001504:	4b23      	ldr	r3, [pc, #140]	@ (8001594 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	693a      	ldr	r2, [r7, #16]
 800150a:	429a      	cmp	r2, r3
 800150c:	d305      	bcc.n	800151a <HAL_TIM_IC_CaptureCallback+0x56>
            diff = now - ic_prev;
 800150e:	4b21      	ldr	r3, [pc, #132]	@ (8001594 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	693a      	ldr	r2, [r7, #16]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	617b      	str	r3, [r7, #20]
 8001518:	e007      	b.n	800152a <HAL_TIM_IC_CaptureCallback+0x66>
        else
            diff = (arr - ic_prev) + now + 1;
 800151a:	4b1e      	ldr	r3, [pc, #120]	@ (8001594 <HAL_TIM_IC_CaptureCallback+0xd0>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	68fa      	ldr	r2, [r7, #12]
 8001520:	1ad2      	subs	r2, r2, r3
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	4413      	add	r3, r2
 8001526:	3301      	adds	r3, #1
 8001528:	617b      	str	r3, [r7, #20]

        ic_prev = now;
 800152a:	4a1a      	ldr	r2, [pc, #104]	@ (8001594 <HAL_TIM_IC_CaptureCallback+0xd0>)
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	6013      	str	r3, [r2, #0]

        if (diff > 0)
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d022      	beq.n	800157c <HAL_TIM_IC_CaptureCallback+0xb8>
        {
            speed = 60.0f * FB_TIMER_FREQ / (ENC_PULSES_PER_REV * diff);
 8001536:	697a      	ldr	r2, [r7, #20]
 8001538:	4613      	mov	r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	4413      	add	r3, r2
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	ee07 3a90 	vmov	s15, r3
 8001544:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001548:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8001598 <HAL_TIM_IC_CaptureCallback+0xd4>
 800154c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001550:	4b12      	ldr	r3, [pc, #72]	@ (800159c <HAL_TIM_IC_CaptureCallback+0xd8>)
 8001552:	edc3 7a00 	vstr	s15, [r3]
            speed_filt = 0.8f * speed_filt + 0.2f * speed;
 8001556:	4b12      	ldr	r3, [pc, #72]	@ (80015a0 <HAL_TIM_IC_CaptureCallback+0xdc>)
 8001558:	edd3 7a00 	vldr	s15, [r3]
 800155c:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 80015a4 <HAL_TIM_IC_CaptureCallback+0xe0>
 8001560:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001564:	4b0d      	ldr	r3, [pc, #52]	@ (800159c <HAL_TIM_IC_CaptureCallback+0xd8>)
 8001566:	edd3 7a00 	vldr	s15, [r3]
 800156a:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 80015a8 <HAL_TIM_IC_CaptureCallback+0xe4>
 800156e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001572:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001576:	4b0a      	ldr	r3, [pc, #40]	@ (80015a0 <HAL_TIM_IC_CaptureCallback+0xdc>)
 8001578:	edc3 7a00 	vstr	s15, [r3]
        }

        life_timer = 0.0f;
 800157c:	4b0b      	ldr	r3, [pc, #44]	@ (80015ac <HAL_TIM_IC_CaptureCallback+0xe8>)
 800157e:	f04f 0200 	mov.w	r2, #0
 8001582:	601a      	str	r2, [r3, #0]
    }
}
 8001584:	3718      	adds	r7, #24
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	20000508 	.word	0x20000508
 8001590:	20000000 	.word	0x20000000
 8001594:	200004a8 	.word	0x200004a8
 8001598:	4c64e1c0 	.word	0x4c64e1c0
 800159c:	200004ac 	.word	0x200004ac
 80015a0:	200004b0 	.word	0x200004b0
 80015a4:	3f4ccccd 	.word	0x3f4ccccd
 80015a8:	3e4ccccd 	.word	0x3e4ccccd
 80015ac:	200004b4 	.word	0x200004b4

080015b0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
    if (htim == &htim6)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	4a15      	ldr	r2, [pc, #84]	@ (8001610 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d123      	bne.n	8001608 <HAL_TIM_PeriodElapsedCallback+0x58>
    {
        PID_update(&Pid1);
 80015c0:	4814      	ldr	r0, [pc, #80]	@ (8001614 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80015c2:	f000 f847 	bl	8001654 <PID_update>

        life_timer += SAMPLING_PERIOD;
 80015c6:	4b14      	ldr	r3, [pc, #80]	@ (8001618 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80015c8:	edd3 7a00 	vldr	s15, [r3]
 80015cc:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800161c <HAL_TIM_PeriodElapsedCallback+0x6c>
 80015d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80015d4:	4b10      	ldr	r3, [pc, #64]	@ (8001618 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80015d6:	edc3 7a00 	vstr	s15, [r3]
        if(life_timer >= 10*SAMPLING_PERIOD){
 80015da:	4b0f      	ldr	r3, [pc, #60]	@ (8001618 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80015dc:	edd3 7a00 	vldr	s15, [r3]
 80015e0:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001620 <HAL_TIM_PeriodElapsedCallback+0x70>
 80015e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ec:	da00      	bge.n	80015f0 <HAL_TIM_PeriodElapsedCallback+0x40>
        	speed = 0;
        	speed_filt = 0;
        	life_timer = 0.0f;
        }
    }
}
 80015ee:	e00b      	b.n	8001608 <HAL_TIM_PeriodElapsedCallback+0x58>
        	speed = 0;
 80015f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001624 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80015f2:	f04f 0200 	mov.w	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
        	speed_filt = 0;
 80015f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001628 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80015fa:	f04f 0200 	mov.w	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
        	life_timer = 0.0f;
 8001600:	4b05      	ldr	r3, [pc, #20]	@ (8001618 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001602:	f04f 0200 	mov.w	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
}
 8001608:	bf00      	nop
 800160a:	3708      	adds	r7, #8
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	20000554 	.word	0x20000554
 8001614:	2000000c 	.word	0x2000000c
 8001618:	200004b4 	.word	0x200004b4
 800161c:	3c23d70a 	.word	0x3c23d70a
 8001620:	3dcccccc 	.word	0x3dcccccc
 8001624:	200004ac 	.word	0x200004ac
 8001628:	200004b0 	.word	0x200004b0

0800162c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	4603      	mov	r3, r0
 8001634:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == USER_Btn_Pin)
 8001636:	88fb      	ldrh	r3, [r7, #6]
 8001638:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800163c:	d102      	bne.n	8001644 <HAL_GPIO_EXTI_Callback+0x18>
    {
        USER_Btn_flag = 1;
 800163e:	4b04      	ldr	r3, [pc, #16]	@ (8001650 <HAL_GPIO_EXTI_Callback+0x24>)
 8001640:	2201      	movs	r2, #1
 8001642:	701a      	strb	r2, [r3, #0]
    }
}
 8001644:	bf00      	nop
 8001646:	370c      	adds	r7, #12
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr
 8001650:	200004a4 	.word	0x200004a4

08001654 <PID_update>:

void PID_update(PID *pid)
{
 8001654:	b480      	push	{r7}
 8001656:	b085      	sub	sp, #20
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
    static _Bool start_up = 1;
    float e;

    if(speed_ref_new != speed_ref){
 800165c:	4b63      	ldr	r3, [pc, #396]	@ (80017ec <PID_update+0x198>)
 800165e:	ed93 7a00 	vldr	s14, [r3]
 8001662:	4b63      	ldr	r3, [pc, #396]	@ (80017f0 <PID_update+0x19c>)
 8001664:	edd3 7a00 	vldr	s15, [r3]
 8001668:	eeb4 7a67 	vcmp.f32	s14, s15
 800166c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001670:	d00a      	beq.n	8001688 <PID_update+0x34>
    	speed_ref = speed_ref_new;
 8001672:	4b5e      	ldr	r3, [pc, #376]	@ (80017ec <PID_update+0x198>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a5e      	ldr	r2, [pc, #376]	@ (80017f0 <PID_update+0x19c>)
 8001678:	6013      	str	r3, [r2, #0]
    	pid->ui = 0.0;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	f04f 0200 	mov.w	r2, #0
 8001680:	619a      	str	r2, [r3, #24]
    	e = 0.0f;
 8001682:	f04f 0300 	mov.w	r3, #0
 8001686:	60fb      	str	r3, [r7, #12]
    }

    if (start_up){
 8001688:	4b5a      	ldr	r3, [pc, #360]	@ (80017f4 <PID_update+0x1a0>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d01a      	beq.n	80016c6 <PID_update+0x72>
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, PWM_MIN_START);
 8001690:	4b59      	ldr	r3, [pc, #356]	@ (80017f8 <PID_update+0x1a4>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f44f 723e 	mov.w	r2, #760	@ 0x2f8
 8001698:	635a      	str	r2, [r3, #52]	@ 0x34

        if (speed_filt > 5.0f)     // tylko wykrycie ruchu
 800169a:	4b58      	ldr	r3, [pc, #352]	@ (80017fc <PID_update+0x1a8>)
 800169c:	edd3 7a00 	vldr	s15, [r3]
 80016a0:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80016a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ac:	dc00      	bgt.n	80016b0 <PID_update+0x5c>
        {
            start_up = 0;
            pid->ui = PWM_MIN_START;   // bumpless transfer
            pid->e  = 0.0f;
        }
        return;
 80016ae:	e097      	b.n	80017e0 <PID_update+0x18c>
            start_up = 0;
 80016b0:	4b50      	ldr	r3, [pc, #320]	@ (80017f4 <PID_update+0x1a0>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	701a      	strb	r2, [r3, #0]
            pid->ui = PWM_MIN_START;   // bumpless transfer
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4a51      	ldr	r2, [pc, #324]	@ (8001800 <PID_update+0x1ac>)
 80016ba:	619a      	str	r2, [r3, #24]
            pid->e  = 0.0f;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	f04f 0200 	mov.w	r2, #0
 80016c2:	60da      	str	r2, [r3, #12]
        return;
 80016c4:	e08c      	b.n	80017e0 <PID_update+0x18c>
    }

    e = speed_ref - speed_filt;
 80016c6:	4b4a      	ldr	r3, [pc, #296]	@ (80017f0 <PID_update+0x19c>)
 80016c8:	ed93 7a00 	vldr	s14, [r3]
 80016cc:	4b4b      	ldr	r3, [pc, #300]	@ (80017fc <PID_update+0x1a8>)
 80016ce:	edd3 7a00 	vldr	s15, [r3]
 80016d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016d6:	edc7 7a03 	vstr	s15, [r7, #12]

    pid->up = pid->Kp * e;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	ed93 7a00 	vldr	s14, [r3]
 80016e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80016e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	edc3 7a05 	vstr	s15, [r3, #20]

    if(pid->u >= U_SAT_UP || pid->u <= U_SAT_DOWN) pid->ui += 0;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	edd3 7a04 	vldr	s15, [r3, #16]
 80016f4:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8001804 <PID_update+0x1b0>
 80016f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001700:	da07      	bge.n	8001712 <PID_update+0xbe>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	edd3 7a04 	vldr	s15, [r3, #16]
 8001708:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800170c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001710:	d80a      	bhi.n	8001728 <PID_update+0xd4>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	edd3 7a06 	vldr	s15, [r3, #24]
 8001718:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8001808 <PID_update+0x1b4>
 800171c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	edc3 7a06 	vstr	s15, [r3, #24]
 8001726:	e012      	b.n	800174e <PID_update+0xfa>
    else pid->ui += pid->Ki * e * SAMPLING_PERIOD;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	ed93 7a06 	vldr	s14, [r3, #24]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	edd3 6a01 	vldr	s13, [r3, #4]
 8001734:	edd7 7a03 	vldr	s15, [r7, #12]
 8001738:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800173c:	eddf 6a33 	vldr	s13, [pc, #204]	@ 800180c <PID_update+0x1b8>
 8001740:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001744:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	edc3 7a06 	vstr	s15, [r3, #24]

    pid->ud = pid->Kd * (e - pid->e) / SAMPLING_PERIOD;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	ed93 7a02 	vldr	s14, [r3, #8]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	edd3 7a03 	vldr	s15, [r3, #12]
 800175a:	edd7 6a03 	vldr	s13, [r7, #12]
 800175e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001762:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001766:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800180c <PID_update+0x1b8>
 800176a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	edc3 7a07 	vstr	s15, [r3, #28]

    pid->u = pid->up + pid->ui + pid->ud;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	ed93 7a05 	vldr	s14, [r3, #20]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001780:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	edd3 7a07 	vldr	s15, [r3, #28]
 800178a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	edc3 7a04 	vstr	s15, [r3, #16]

    if (pid->u > U_SAT_UP)   pid->u = U_SAT_UP;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	edd3 7a04 	vldr	s15, [r3, #16]
 800179a:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001804 <PID_update+0x1b0>
 800179e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a6:	dd02      	ble.n	80017ae <PID_update+0x15a>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	4a19      	ldr	r2, [pc, #100]	@ (8001810 <PID_update+0x1bc>)
 80017ac:	611a      	str	r2, [r3, #16]
    if (pid->u < U_SAT_DOWN) pid->u = U_SAT_DOWN;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	edd3 7a04 	vldr	s15, [r3, #16]
 80017b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017bc:	d503      	bpl.n	80017c6 <PID_update+0x172>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	f04f 0200 	mov.w	r2, #0
 80017c4:	611a      	str	r2, [r3, #16]

    pid->e = e;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	68fa      	ldr	r2, [r7, #12]
 80017ca:	60da      	str	r2, [r3, #12]

    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, (uint32_t)pid->u);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	edd3 7a04 	vldr	s15, [r3, #16]
 80017d2:	4b09      	ldr	r3, [pc, #36]	@ (80017f8 <PID_update+0x1a4>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017da:	ee17 2a90 	vmov	r2, s15
 80017de:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80017e0:	3714      	adds	r7, #20
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	20000008 	.word	0x20000008
 80017f0:	20000004 	.word	0x20000004
 80017f4:	2000002c 	.word	0x2000002c
 80017f8:	200004bc 	.word	0x200004bc
 80017fc:	200004b0 	.word	0x200004b0
 8001800:	443e0000 	.word	0x443e0000
 8001804:	447a0000 	.word	0x447a0000
 8001808:	00000000 	.word	0x00000000
 800180c:	3c23d70a 	.word	0x3c23d70a
 8001810:	447a0000 	.word	0x447a0000

08001814 <main>:
/* USER CODE END 0 */

/* ================= MAIN ================= */

int main(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
    HAL_Init();
 8001818:	f000 fd41 	bl	800229e <HAL_Init>
    SystemClock_Config();
 800181c:	f000 f84c 	bl	80018b8 <SystemClock_Config>

    MX_GPIO_Init();
 8001820:	f7ff fd06 	bl	8001230 <MX_GPIO_Init>
    MX_ETH_Init();
 8001824:	f7ff fbfe 	bl	8001024 <MX_ETH_Init>
    MX_I2C1_Init();
 8001828:	f7ff fdac 	bl	8001384 <MX_I2C1_Init>
    MX_USART3_UART_Init();
 800182c:	f000 fbd6 	bl	8001fdc <MX_USART3_UART_Init>
    MX_USB_OTG_FS_PCD_Init();
 8001830:	f000 fc64 	bl	80020fc <MX_USB_OTG_FS_PCD_Init>
    MX_TIM3_Init();
 8001834:	f000 f9f6 	bl	8001c24 <MX_TIM3_Init>
    MX_TIM4_Init();
 8001838:	f000 fa6c 	bl	8001d14 <MX_TIM4_Init>
    MX_TIM6_Init();
 800183c:	f000 fadc 	bl	8001df8 <MX_TIM6_Init>

    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001840:	2100      	movs	r1, #0
 8001842:	4817      	ldr	r0, [pc, #92]	@ (80018a0 <main+0x8c>)
 8001844:	f003 f854 	bl	80048f0 <HAL_TIM_PWM_Start>
    HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8001848:	2100      	movs	r1, #0
 800184a:	4816      	ldr	r0, [pc, #88]	@ (80018a4 <main+0x90>)
 800184c:	f003 f9ac 	bl	8004ba8 <HAL_TIM_IC_Start_IT>
    HAL_TIM_Base_Start_IT(&htim6);
 8001850:	4815      	ldr	r0, [pc, #84]	@ (80018a8 <main+0x94>)
 8001852:	f002 ff73 	bl	800473c <HAL_TIM_Base_Start_IT>

    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001856:	4b12      	ldr	r3, [pc, #72]	@ (80018a0 <main+0x8c>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	2200      	movs	r2, #0
 800185c:	635a      	str	r2, [r3, #52]	@ 0x34

    while (1)
    {
        if (USER_Btn_flag)
 800185e:	4b13      	ldr	r3, [pc, #76]	@ (80018ac <main+0x98>)
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d0fb      	beq.n	800185e <main+0x4a>
        {
            USER_Btn_flag = 0;
 8001866:	4b11      	ldr	r3, [pc, #68]	@ (80018ac <main+0x98>)
 8001868:	2200      	movs	r2, #0
 800186a:	701a      	strb	r2, [r3, #0]
            speed_ref_new += 10.0f;
 800186c:	4b10      	ldr	r3, [pc, #64]	@ (80018b0 <main+0x9c>)
 800186e:	edd3 7a00 	vldr	s15, [r3]
 8001872:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001876:	ee77 7a87 	vadd.f32	s15, s15, s14
 800187a:	4b0d      	ldr	r3, [pc, #52]	@ (80018b0 <main+0x9c>)
 800187c:	edc3 7a00 	vstr	s15, [r3]
            if (speed_ref_new > 150.0f) speed_ref_new = 0.0f;
 8001880:	4b0b      	ldr	r3, [pc, #44]	@ (80018b0 <main+0x9c>)
 8001882:	edd3 7a00 	vldr	s15, [r3]
 8001886:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80018b4 <main+0xa0>
 800188a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800188e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001892:	dd03      	ble.n	800189c <main+0x88>
 8001894:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <main+0x9c>)
 8001896:	f04f 0200 	mov.w	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
        if (USER_Btn_flag)
 800189c:	e7df      	b.n	800185e <main+0x4a>
 800189e:	bf00      	nop
 80018a0:	200004bc 	.word	0x200004bc
 80018a4:	20000508 	.word	0x20000508
 80018a8:	20000554 	.word	0x20000554
 80018ac:	200004a4 	.word	0x200004a4
 80018b0:	20000008 	.word	0x20000008
 80018b4:	43160000 	.word	0x43160000

080018b8 <SystemClock_Config>:
}

/* ================= CLOCK ================= */

void SystemClock_Config(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b094      	sub	sp, #80	@ 0x50
 80018bc:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018be:	f107 0320 	add.w	r3, r7, #32
 80018c2:	2230      	movs	r2, #48	@ 0x30
 80018c4:	2100      	movs	r1, #0
 80018c6:	4618      	mov	r0, r3
 80018c8:	f006 fb3f 	bl	8007f4a <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018cc:	f107 030c 	add.w	r3, r7, #12
 80018d0:	2200      	movs	r2, #0
 80018d2:	601a      	str	r2, [r3, #0]
 80018d4:	605a      	str	r2, [r3, #4]
 80018d6:	609a      	str	r2, [r3, #8]
 80018d8:	60da      	str	r2, [r3, #12]
 80018da:	611a      	str	r2, [r3, #16]

    HAL_PWR_EnableBkUpAccess();
 80018dc:	f001 fe0c 	bl	80034f8 <HAL_PWR_EnableBkUpAccess>
    __HAL_RCC_PWR_CLK_ENABLE();
 80018e0:	4b22      	ldr	r3, [pc, #136]	@ (800196c <SystemClock_Config+0xb4>)
 80018e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e4:	4a21      	ldr	r2, [pc, #132]	@ (800196c <SystemClock_Config+0xb4>)
 80018e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80018ec:	4b1f      	ldr	r3, [pc, #124]	@ (800196c <SystemClock_Config+0xb4>)
 80018ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018f4:	60bb      	str	r3, [r7, #8]
 80018f6:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80018f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001970 <SystemClock_Config+0xb8>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001900:	4a1b      	ldr	r2, [pc, #108]	@ (8001970 <SystemClock_Config+0xb8>)
 8001902:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001906:	6013      	str	r3, [r2, #0]
 8001908:	4b19      	ldr	r3, [pc, #100]	@ (8001970 <SystemClock_Config+0xb8>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001910:	607b      	str	r3, [r7, #4]
 8001912:	687b      	ldr	r3, [r7, #4]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001914:	2301      	movs	r3, #1
 8001916:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001918:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800191c:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800191e:	2302      	movs	r3, #2
 8001920:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001922:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001926:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLM = 4;
 8001928:	2304      	movs	r3, #4
 800192a:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLN = 72;
 800192c:	2348      	movs	r3, #72	@ 0x48
 800192e:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001930:	2302      	movs	r3, #2
 8001932:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLQ = 3;
 8001934:	2303      	movs	r3, #3
 8001936:	64fb      	str	r3, [r7, #76]	@ 0x4c

    HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001938:	f107 0320 	add.w	r3, r7, #32
 800193c:	4618      	mov	r0, r3
 800193e:	f001 fdeb 	bl	8003518 <HAL_RCC_OscConfig>

    RCC_ClkInitStruct.ClockType =
 8001942:	230f      	movs	r3, #15
 8001944:	60fb      	str	r3, [r7, #12]
        RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
        RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001946:	2302      	movs	r3, #2
 8001948:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800194a:	2300      	movs	r3, #0
 800194c:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800194e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001952:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001954:	2300      	movs	r3, #0
 8001956:	61fb      	str	r3, [r7, #28]

    HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 8001958:	f107 030c 	add.w	r3, r7, #12
 800195c:	2102      	movs	r1, #2
 800195e:	4618      	mov	r0, r3
 8001960:	f002 f87e 	bl	8003a60 <HAL_RCC_ClockConfig>
}
 8001964:	bf00      	nop
 8001966:	3750      	adds	r7, #80	@ 0x50
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40023800 	.word	0x40023800
 8001970:	40007000 	.word	0x40007000

08001974 <Error_Handler>:

/* ================= ERROR ================= */

void Error_Handler(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001978:	b672      	cpsid	i
}
 800197a:	bf00      	nop
    __disable_irq();
    while (1) {}
 800197c:	bf00      	nop
 800197e:	e7fd      	b.n	800197c <Error_Handler+0x8>

08001980 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001986:	4b0f      	ldr	r3, [pc, #60]	@ (80019c4 <HAL_MspInit+0x44>)
 8001988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198a:	4a0e      	ldr	r2, [pc, #56]	@ (80019c4 <HAL_MspInit+0x44>)
 800198c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001990:	6413      	str	r3, [r2, #64]	@ 0x40
 8001992:	4b0c      	ldr	r3, [pc, #48]	@ (80019c4 <HAL_MspInit+0x44>)
 8001994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001996:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800199a:	607b      	str	r3, [r7, #4]
 800199c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800199e:	4b09      	ldr	r3, [pc, #36]	@ (80019c4 <HAL_MspInit+0x44>)
 80019a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019a2:	4a08      	ldr	r2, [pc, #32]	@ (80019c4 <HAL_MspInit+0x44>)
 80019a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80019aa:	4b06      	ldr	r3, [pc, #24]	@ (80019c4 <HAL_MspInit+0x44>)
 80019ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019b2:	603b      	str	r3, [r7, #0]
 80019b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019b6:	bf00      	nop
 80019b8:	370c      	adds	r7, #12
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	40023800 	.word	0x40023800

080019c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019cc:	bf00      	nop
 80019ce:	e7fd      	b.n	80019cc <NMI_Handler+0x4>

080019d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019d4:	bf00      	nop
 80019d6:	e7fd      	b.n	80019d4 <HardFault_Handler+0x4>

080019d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019dc:	bf00      	nop
 80019de:	e7fd      	b.n	80019dc <MemManage_Handler+0x4>

080019e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019e4:	bf00      	nop
 80019e6:	e7fd      	b.n	80019e4 <BusFault_Handler+0x4>

080019e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019ec:	bf00      	nop
 80019ee:	e7fd      	b.n	80019ec <UsageFault_Handler+0x4>

080019f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019f4:	bf00      	nop
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr

080019fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019fe:	b480      	push	{r7}
 8001a00:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a02:	bf00      	nop
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a10:	bf00      	nop
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr

08001a1a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a1e:	f000 fc7b 	bl	8002318 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a22:	bf00      	nop
 8001a24:	bd80      	pop	{r7, pc}
	...

08001a28 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a2c:	4802      	ldr	r0, [pc, #8]	@ (8001a38 <TIM3_IRQHandler+0x10>)
 8001a2e:	f003 fa0b 	bl	8004e48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a32:	bf00      	nop
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	200004bc 	.word	0x200004bc

08001a3c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001a40:	4802      	ldr	r0, [pc, #8]	@ (8001a4c <TIM4_IRQHandler+0x10>)
 8001a42:	f003 fa01 	bl	8004e48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001a46:	bf00      	nop
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	20000508 	.word	0x20000508

08001a50 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8001a54:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001a58:	f001 fac8 	bl	8002fec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001a5c:	bf00      	nop
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001a64:	4802      	ldr	r0, [pc, #8]	@ (8001a70 <TIM6_DAC_IRQHandler+0x10>)
 8001a66:	f003 f9ef 	bl	8004e48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001a6a:	bf00      	nop
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	20000554 	.word	0x20000554

08001a74 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  return 1;
 8001a78:	2301      	movs	r3, #1
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <_kill>:

int _kill(int pid, int sig)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a8e:	f006 faaf 	bl	8007ff0 <__errno>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2216      	movs	r2, #22
 8001a96:	601a      	str	r2, [r3, #0]
  return -1;
 8001a98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3708      	adds	r7, #8
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <_exit>:

void _exit (int status)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001aac:	f04f 31ff 	mov.w	r1, #4294967295
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f7ff ffe7 	bl	8001a84 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ab6:	bf00      	nop
 8001ab8:	e7fd      	b.n	8001ab6 <_exit+0x12>

08001aba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b086      	sub	sp, #24
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	60f8      	str	r0, [r7, #12]
 8001ac2:	60b9      	str	r1, [r7, #8]
 8001ac4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	617b      	str	r3, [r7, #20]
 8001aca:	e00a      	b.n	8001ae2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001acc:	f3af 8000 	nop.w
 8001ad0:	4601      	mov	r1, r0
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	1c5a      	adds	r2, r3, #1
 8001ad6:	60ba      	str	r2, [r7, #8]
 8001ad8:	b2ca      	uxtb	r2, r1
 8001ada:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	3301      	adds	r3, #1
 8001ae0:	617b      	str	r3, [r7, #20]
 8001ae2:	697a      	ldr	r2, [r7, #20]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	dbf0      	blt.n	8001acc <_read+0x12>
  }

  return len;
 8001aea:	687b      	ldr	r3, [r7, #4]
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3718      	adds	r7, #24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b086      	sub	sp, #24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b00:	2300      	movs	r3, #0
 8001b02:	617b      	str	r3, [r7, #20]
 8001b04:	e009      	b.n	8001b1a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	1c5a      	adds	r2, r3, #1
 8001b0a:	60ba      	str	r2, [r7, #8]
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	3301      	adds	r3, #1
 8001b18:	617b      	str	r3, [r7, #20]
 8001b1a:	697a      	ldr	r2, [r7, #20]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	dbf1      	blt.n	8001b06 <_write+0x12>
  }
  return len;
 8001b22:	687b      	ldr	r3, [r7, #4]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3718      	adds	r7, #24
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <_close>:

int _close(int file)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	370c      	adds	r7, #12
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr

08001b44 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b083      	sub	sp, #12
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b54:	605a      	str	r2, [r3, #4]
  return 0;
 8001b56:	2300      	movs	r3, #0
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	370c      	adds	r7, #12
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <_isatty>:

int _isatty(int file)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b6c:	2301      	movs	r3, #1
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	370c      	adds	r7, #12
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr

08001b7a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	b085      	sub	sp, #20
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	60f8      	str	r0, [r7, #12]
 8001b82:	60b9      	str	r1, [r7, #8]
 8001b84:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b86:	2300      	movs	r3, #0
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3714      	adds	r7, #20
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b086      	sub	sp, #24
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b9c:	4a14      	ldr	r2, [pc, #80]	@ (8001bf0 <_sbrk+0x5c>)
 8001b9e:	4b15      	ldr	r3, [pc, #84]	@ (8001bf4 <_sbrk+0x60>)
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ba8:	4b13      	ldr	r3, [pc, #76]	@ (8001bf8 <_sbrk+0x64>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d102      	bne.n	8001bb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bb0:	4b11      	ldr	r3, [pc, #68]	@ (8001bf8 <_sbrk+0x64>)
 8001bb2:	4a12      	ldr	r2, [pc, #72]	@ (8001bfc <_sbrk+0x68>)
 8001bb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bb6:	4b10      	ldr	r3, [pc, #64]	@ (8001bf8 <_sbrk+0x64>)
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	4413      	add	r3, r2
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d207      	bcs.n	8001bd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bc4:	f006 fa14 	bl	8007ff0 <__errno>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	220c      	movs	r2, #12
 8001bcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bce:	f04f 33ff 	mov.w	r3, #4294967295
 8001bd2:	e009      	b.n	8001be8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bd4:	4b08      	ldr	r3, [pc, #32]	@ (8001bf8 <_sbrk+0x64>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bda:	4b07      	ldr	r3, [pc, #28]	@ (8001bf8 <_sbrk+0x64>)
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4413      	add	r3, r2
 8001be2:	4a05      	ldr	r2, [pc, #20]	@ (8001bf8 <_sbrk+0x64>)
 8001be4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001be6:	68fb      	ldr	r3, [r7, #12]
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3718      	adds	r7, #24
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	20050000 	.word	0x20050000
 8001bf4:	00000400 	.word	0x00000400
 8001bf8:	200004b8 	.word	0x200004b8
 8001bfc:	20000c58 	.word	0x20000c58

08001c00 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c04:	4b06      	ldr	r3, [pc, #24]	@ (8001c20 <SystemInit+0x20>)
 8001c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c0a:	4a05      	ldr	r2, [pc, #20]	@ (8001c20 <SystemInit+0x20>)
 8001c0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c14:	bf00      	nop
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	e000ed00 	.word	0xe000ed00

08001c24 <MX_TIM3_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim6;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b08e      	sub	sp, #56	@ 0x38
 8001c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c2a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c2e:	2200      	movs	r2, #0
 8001c30:	601a      	str	r2, [r3, #0]
 8001c32:	605a      	str	r2, [r3, #4]
 8001c34:	609a      	str	r2, [r3, #8]
 8001c36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c38:	f107 031c 	add.w	r3, r7, #28
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	605a      	str	r2, [r3, #4]
 8001c42:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c44:	463b      	mov	r3, r7
 8001c46:	2200      	movs	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	605a      	str	r2, [r3, #4]
 8001c4c:	609a      	str	r2, [r3, #8]
 8001c4e:	60da      	str	r2, [r3, #12]
 8001c50:	611a      	str	r2, [r3, #16]
 8001c52:	615a      	str	r2, [r3, #20]
 8001c54:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c56:	4b2d      	ldr	r3, [pc, #180]	@ (8001d0c <MX_TIM3_Init+0xe8>)
 8001c58:	4a2d      	ldr	r2, [pc, #180]	@ (8001d10 <MX_TIM3_Init+0xec>)
 8001c5a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c5c:	4b2b      	ldr	r3, [pc, #172]	@ (8001d0c <MX_TIM3_Init+0xe8>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c62:	4b2a      	ldr	r3, [pc, #168]	@ (8001d0c <MX_TIM3_Init+0xe8>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8001c68:	4b28      	ldr	r3, [pc, #160]	@ (8001d0c <MX_TIM3_Init+0xe8>)
 8001c6a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c6e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c70:	4b26      	ldr	r3, [pc, #152]	@ (8001d0c <MX_TIM3_Init+0xe8>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c76:	4b25      	ldr	r3, [pc, #148]	@ (8001d0c <MX_TIM3_Init+0xe8>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c7c:	4823      	ldr	r0, [pc, #140]	@ (8001d0c <MX_TIM3_Init+0xe8>)
 8001c7e:	f002 fd05 	bl	800468c <HAL_TIM_Base_Init>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d001      	beq.n	8001c8c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001c88:	f7ff fe74 	bl	8001974 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c90:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c92:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c96:	4619      	mov	r1, r3
 8001c98:	481c      	ldr	r0, [pc, #112]	@ (8001d0c <MX_TIM3_Init+0xe8>)
 8001c9a:	f003 fb8d 	bl	80053b8 <HAL_TIM_ConfigClockSource>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d001      	beq.n	8001ca8 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001ca4:	f7ff fe66 	bl	8001974 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001ca8:	4818      	ldr	r0, [pc, #96]	@ (8001d0c <MX_TIM3_Init+0xe8>)
 8001caa:	f002 fdbf 	bl	800482c <HAL_TIM_PWM_Init>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001cb4:	f7ff fe5e 	bl	8001974 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001cc0:	f107 031c 	add.w	r3, r7, #28
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	4811      	ldr	r0, [pc, #68]	@ (8001d0c <MX_TIM3_Init+0xe8>)
 8001cc8:	f004 f990 	bl	8005fec <HAL_TIMEx_MasterConfigSynchronization>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001cd2:	f7ff fe4f 	bl	8001974 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cd6:	2360      	movs	r3, #96	@ 0x60
 8001cd8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ce6:	463b      	mov	r3, r7
 8001ce8:	2200      	movs	r2, #0
 8001cea:	4619      	mov	r1, r3
 8001cec:	4807      	ldr	r0, [pc, #28]	@ (8001d0c <MX_TIM3_Init+0xe8>)
 8001cee:	f003 fa4f 	bl	8005190 <HAL_TIM_PWM_ConfigChannel>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001cf8:	f7ff fe3c 	bl	8001974 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001cfc:	4803      	ldr	r0, [pc, #12]	@ (8001d0c <MX_TIM3_Init+0xe8>)
 8001cfe:	f000 f935 	bl	8001f6c <HAL_TIM_MspPostInit>

}
 8001d02:	bf00      	nop
 8001d04:	3738      	adds	r7, #56	@ 0x38
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	200004bc 	.word	0x200004bc
 8001d10:	40000400 	.word	0x40000400

08001d14 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b08c      	sub	sp, #48	@ 0x30
 8001d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d1a:	f107 0320 	add.w	r3, r7, #32
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]
 8001d22:	605a      	str	r2, [r3, #4]
 8001d24:	609a      	str	r2, [r3, #8]
 8001d26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d28:	f107 0314 	add.w	r3, r7, #20
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	605a      	str	r2, [r3, #4]
 8001d32:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001d34:	1d3b      	adds	r3, r7, #4
 8001d36:	2200      	movs	r2, #0
 8001d38:	601a      	str	r2, [r3, #0]
 8001d3a:	605a      	str	r2, [r3, #4]
 8001d3c:	609a      	str	r2, [r3, #8]
 8001d3e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d40:	4b2b      	ldr	r3, [pc, #172]	@ (8001df0 <MX_TIM4_Init+0xdc>)
 8001d42:	4a2c      	ldr	r2, [pc, #176]	@ (8001df4 <MX_TIM4_Init+0xe0>)
 8001d44:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 8001d46:	4b2a      	ldr	r3, [pc, #168]	@ (8001df0 <MX_TIM4_Init+0xdc>)
 8001d48:	2247      	movs	r2, #71	@ 0x47
 8001d4a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d4c:	4b28      	ldr	r3, [pc, #160]	@ (8001df0 <MX_TIM4_Init+0xdc>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001d52:	4b27      	ldr	r3, [pc, #156]	@ (8001df0 <MX_TIM4_Init+0xdc>)
 8001d54:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d58:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d5a:	4b25      	ldr	r3, [pc, #148]	@ (8001df0 <MX_TIM4_Init+0xdc>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d60:	4b23      	ldr	r3, [pc, #140]	@ (8001df0 <MX_TIM4_Init+0xdc>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001d66:	4822      	ldr	r0, [pc, #136]	@ (8001df0 <MX_TIM4_Init+0xdc>)
 8001d68:	f002 fc90 	bl	800468c <HAL_TIM_Base_Init>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <MX_TIM4_Init+0x62>
  {
    Error_Handler();
 8001d72:	f7ff fdff 	bl	8001974 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d7a:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001d7c:	f107 0320 	add.w	r3, r7, #32
 8001d80:	4619      	mov	r1, r3
 8001d82:	481b      	ldr	r0, [pc, #108]	@ (8001df0 <MX_TIM4_Init+0xdc>)
 8001d84:	f003 fb18 	bl	80053b8 <HAL_TIM_ConfigClockSource>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001d8e:	f7ff fdf1 	bl	8001974 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001d92:	4817      	ldr	r0, [pc, #92]	@ (8001df0 <MX_TIM4_Init+0xdc>)
 8001d94:	f002 fea6 	bl	8004ae4 <HAL_TIM_IC_Init>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8001d9e:	f7ff fde9 	bl	8001974 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001da2:	2300      	movs	r3, #0
 8001da4:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001da6:	2300      	movs	r3, #0
 8001da8:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001daa:	f107 0314 	add.w	r3, r7, #20
 8001dae:	4619      	mov	r1, r3
 8001db0:	480f      	ldr	r0, [pc, #60]	@ (8001df0 <MX_TIM4_Init+0xdc>)
 8001db2:	f004 f91b 	bl	8005fec <HAL_TIMEx_MasterConfigSynchronization>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_TIM4_Init+0xac>
  {
    Error_Handler();
 8001dbc:	f7ff fdda 	bl	8001974 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 15;
 8001dcc:	230f      	movs	r3, #15
 8001dce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001dd0:	1d3b      	adds	r3, r7, #4
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4806      	ldr	r0, [pc, #24]	@ (8001df0 <MX_TIM4_Init+0xdc>)
 8001dd8:	f003 f93d 	bl	8005056 <HAL_TIM_IC_ConfigChannel>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <MX_TIM4_Init+0xd2>
  {
    Error_Handler();
 8001de2:	f7ff fdc7 	bl	8001974 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001de6:	bf00      	nop
 8001de8:	3730      	adds	r7, #48	@ 0x30
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	20000508 	.word	0x20000508
 8001df4:	40000800 	.word	0x40000800

08001df8 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dfe:	1d3b      	adds	r3, r7, #4
 8001e00:	2200      	movs	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]
 8001e04:	605a      	str	r2, [r3, #4]
 8001e06:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001e08:	4b14      	ldr	r3, [pc, #80]	@ (8001e5c <MX_TIM6_Init+0x64>)
 8001e0a:	4a15      	ldr	r2, [pc, #84]	@ (8001e60 <MX_TIM6_Init+0x68>)
 8001e0c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 72-1;
 8001e0e:	4b13      	ldr	r3, [pc, #76]	@ (8001e5c <MX_TIM6_Init+0x64>)
 8001e10:	2247      	movs	r2, #71	@ 0x47
 8001e12:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e14:	4b11      	ldr	r3, [pc, #68]	@ (8001e5c <MX_TIM6_Init+0x64>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 8001e1a:	4b10      	ldr	r3, [pc, #64]	@ (8001e5c <MX_TIM6_Init+0x64>)
 8001e1c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001e20:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e22:	4b0e      	ldr	r3, [pc, #56]	@ (8001e5c <MX_TIM6_Init+0x64>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001e28:	480c      	ldr	r0, [pc, #48]	@ (8001e5c <MX_TIM6_Init+0x64>)
 8001e2a:	f002 fc2f 	bl	800468c <HAL_TIM_Base_Init>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001e34:	f7ff fd9e 	bl	8001974 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001e40:	1d3b      	adds	r3, r7, #4
 8001e42:	4619      	mov	r1, r3
 8001e44:	4805      	ldr	r0, [pc, #20]	@ (8001e5c <MX_TIM6_Init+0x64>)
 8001e46:	f004 f8d1 	bl	8005fec <HAL_TIMEx_MasterConfigSynchronization>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001e50:	f7ff fd90 	bl	8001974 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001e54:	bf00      	nop
 8001e56:	3710      	adds	r7, #16
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	20000554 	.word	0x20000554
 8001e60:	40001000 	.word	0x40001000

08001e64 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b08c      	sub	sp, #48	@ 0x30
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e6c:	f107 031c 	add.w	r3, r7, #28
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	605a      	str	r2, [r3, #4]
 8001e76:	609a      	str	r2, [r3, #8]
 8001e78:	60da      	str	r2, [r3, #12]
 8001e7a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a35      	ldr	r2, [pc, #212]	@ (8001f58 <HAL_TIM_Base_MspInit+0xf4>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d114      	bne.n	8001eb0 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e86:	4b35      	ldr	r3, [pc, #212]	@ (8001f5c <HAL_TIM_Base_MspInit+0xf8>)
 8001e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e8a:	4a34      	ldr	r2, [pc, #208]	@ (8001f5c <HAL_TIM_Base_MspInit+0xf8>)
 8001e8c:	f043 0302 	orr.w	r3, r3, #2
 8001e90:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e92:	4b32      	ldr	r3, [pc, #200]	@ (8001f5c <HAL_TIM_Base_MspInit+0xf8>)
 8001e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e96:	f003 0302 	and.w	r3, r3, #2
 8001e9a:	61bb      	str	r3, [r7, #24]
 8001e9c:	69bb      	ldr	r3, [r7, #24]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	201d      	movs	r0, #29
 8001ea4:	f000 fb57 	bl	8002556 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001ea8:	201d      	movs	r0, #29
 8001eaa:	f000 fb70 	bl	800258e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001eae:	e04f      	b.n	8001f50 <HAL_TIM_Base_MspInit+0xec>
  else if(tim_baseHandle->Instance==TIM4)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a2a      	ldr	r2, [pc, #168]	@ (8001f60 <HAL_TIM_Base_MspInit+0xfc>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d131      	bne.n	8001f1e <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001eba:	4b28      	ldr	r3, [pc, #160]	@ (8001f5c <HAL_TIM_Base_MspInit+0xf8>)
 8001ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ebe:	4a27      	ldr	r2, [pc, #156]	@ (8001f5c <HAL_TIM_Base_MspInit+0xf8>)
 8001ec0:	f043 0304 	orr.w	r3, r3, #4
 8001ec4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ec6:	4b25      	ldr	r3, [pc, #148]	@ (8001f5c <HAL_TIM_Base_MspInit+0xf8>)
 8001ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eca:	f003 0304 	and.w	r3, r3, #4
 8001ece:	617b      	str	r3, [r7, #20]
 8001ed0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ed2:	4b22      	ldr	r3, [pc, #136]	@ (8001f5c <HAL_TIM_Base_MspInit+0xf8>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed6:	4a21      	ldr	r2, [pc, #132]	@ (8001f5c <HAL_TIM_Base_MspInit+0xf8>)
 8001ed8:	f043 0308 	orr.w	r3, r3, #8
 8001edc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ede:	4b1f      	ldr	r3, [pc, #124]	@ (8001f5c <HAL_TIM_Base_MspInit+0xf8>)
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee2:	f003 0308 	and.w	r3, r3, #8
 8001ee6:	613b      	str	r3, [r7, #16]
 8001ee8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001eea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001eee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001efc:	2302      	movs	r3, #2
 8001efe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f00:	f107 031c 	add.w	r3, r7, #28
 8001f04:	4619      	mov	r1, r3
 8001f06:	4817      	ldr	r0, [pc, #92]	@ (8001f64 <HAL_TIM_Base_MspInit+0x100>)
 8001f08:	f000 feaa 	bl	8002c60 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	2100      	movs	r1, #0
 8001f10:	201e      	movs	r0, #30
 8001f12:	f000 fb20 	bl	8002556 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001f16:	201e      	movs	r0, #30
 8001f18:	f000 fb39 	bl	800258e <HAL_NVIC_EnableIRQ>
}
 8001f1c:	e018      	b.n	8001f50 <HAL_TIM_Base_MspInit+0xec>
  else if(tim_baseHandle->Instance==TIM6)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a11      	ldr	r2, [pc, #68]	@ (8001f68 <HAL_TIM_Base_MspInit+0x104>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d113      	bne.n	8001f50 <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001f28:	4b0c      	ldr	r3, [pc, #48]	@ (8001f5c <HAL_TIM_Base_MspInit+0xf8>)
 8001f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2c:	4a0b      	ldr	r2, [pc, #44]	@ (8001f5c <HAL_TIM_Base_MspInit+0xf8>)
 8001f2e:	f043 0310 	orr.w	r3, r3, #16
 8001f32:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f34:	4b09      	ldr	r3, [pc, #36]	@ (8001f5c <HAL_TIM_Base_MspInit+0xf8>)
 8001f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f38:	f003 0310 	and.w	r3, r3, #16
 8001f3c:	60fb      	str	r3, [r7, #12]
 8001f3e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001f40:	2200      	movs	r2, #0
 8001f42:	2100      	movs	r1, #0
 8001f44:	2036      	movs	r0, #54	@ 0x36
 8001f46:	f000 fb06 	bl	8002556 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001f4a:	2036      	movs	r0, #54	@ 0x36
 8001f4c:	f000 fb1f 	bl	800258e <HAL_NVIC_EnableIRQ>
}
 8001f50:	bf00      	nop
 8001f52:	3730      	adds	r7, #48	@ 0x30
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	40000400 	.word	0x40000400
 8001f5c:	40023800 	.word	0x40023800
 8001f60:	40000800 	.word	0x40000800
 8001f64:	40020c00 	.word	0x40020c00
 8001f68:	40001000 	.word	0x40001000

08001f6c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b088      	sub	sp, #32
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f74:	f107 030c 	add.w	r3, r7, #12
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]
 8001f7c:	605a      	str	r2, [r3, #4]
 8001f7e:	609a      	str	r2, [r3, #8]
 8001f80:	60da      	str	r2, [r3, #12]
 8001f82:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a11      	ldr	r2, [pc, #68]	@ (8001fd0 <HAL_TIM_MspPostInit+0x64>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d11b      	bne.n	8001fc6 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f8e:	4b11      	ldr	r3, [pc, #68]	@ (8001fd4 <HAL_TIM_MspPostInit+0x68>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f92:	4a10      	ldr	r2, [pc, #64]	@ (8001fd4 <HAL_TIM_MspPostInit+0x68>)
 8001f94:	f043 0301 	orr.w	r3, r3, #1
 8001f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001fd4 <HAL_TIM_MspPostInit+0x68>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9e:	f003 0301 	and.w	r3, r3, #1
 8001fa2:	60bb      	str	r3, [r7, #8]
 8001fa4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001fa6:	2340      	movs	r3, #64	@ 0x40
 8001fa8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001faa:	2302      	movs	r3, #2
 8001fac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fba:	f107 030c 	add.w	r3, r7, #12
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4805      	ldr	r0, [pc, #20]	@ (8001fd8 <HAL_TIM_MspPostInit+0x6c>)
 8001fc2:	f000 fe4d 	bl	8002c60 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001fc6:	bf00      	nop
 8001fc8:	3720      	adds	r7, #32
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	40000400 	.word	0x40000400
 8001fd4:	40023800 	.word	0x40023800
 8001fd8:	40020000 	.word	0x40020000

08001fdc <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001fe0:	4b14      	ldr	r3, [pc, #80]	@ (8002034 <MX_USART3_UART_Init+0x58>)
 8001fe2:	4a15      	ldr	r2, [pc, #84]	@ (8002038 <MX_USART3_UART_Init+0x5c>)
 8001fe4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001fe6:	4b13      	ldr	r3, [pc, #76]	@ (8002034 <MX_USART3_UART_Init+0x58>)
 8001fe8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001fee:	4b11      	ldr	r3, [pc, #68]	@ (8002034 <MX_USART3_UART_Init+0x58>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001ff4:	4b0f      	ldr	r3, [pc, #60]	@ (8002034 <MX_USART3_UART_Init+0x58>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001ffa:	4b0e      	ldr	r3, [pc, #56]	@ (8002034 <MX_USART3_UART_Init+0x58>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002000:	4b0c      	ldr	r3, [pc, #48]	@ (8002034 <MX_USART3_UART_Init+0x58>)
 8002002:	220c      	movs	r2, #12
 8002004:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002006:	4b0b      	ldr	r3, [pc, #44]	@ (8002034 <MX_USART3_UART_Init+0x58>)
 8002008:	2200      	movs	r2, #0
 800200a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800200c:	4b09      	ldr	r3, [pc, #36]	@ (8002034 <MX_USART3_UART_Init+0x58>)
 800200e:	2200      	movs	r2, #0
 8002010:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002012:	4b08      	ldr	r3, [pc, #32]	@ (8002034 <MX_USART3_UART_Init+0x58>)
 8002014:	2200      	movs	r2, #0
 8002016:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002018:	4b06      	ldr	r3, [pc, #24]	@ (8002034 <MX_USART3_UART_Init+0x58>)
 800201a:	2200      	movs	r2, #0
 800201c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800201e:	4805      	ldr	r0, [pc, #20]	@ (8002034 <MX_USART3_UART_Init+0x58>)
 8002020:	f004 f890 	bl	8006144 <HAL_UART_Init>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800202a:	f7ff fca3 	bl	8001974 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800202e:	bf00      	nop
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	200005a0 	.word	0x200005a0
 8002038:	40004800 	.word	0x40004800

0800203c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b0aa      	sub	sp, #168	@ 0xa8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002044:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002054:	f107 0310 	add.w	r3, r7, #16
 8002058:	2284      	movs	r2, #132	@ 0x84
 800205a:	2100      	movs	r1, #0
 800205c:	4618      	mov	r0, r3
 800205e:	f005 ff74 	bl	8007f4a <memset>
  if(uartHandle->Instance==USART3)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a22      	ldr	r2, [pc, #136]	@ (80020f0 <HAL_UART_MspInit+0xb4>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d13c      	bne.n	80020e6 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800206c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002070:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002072:	2300      	movs	r3, #0
 8002074:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002076:	f107 0310 	add.w	r3, r7, #16
 800207a:	4618      	mov	r0, r3
 800207c:	f001 ff16 	bl	8003eac <HAL_RCCEx_PeriphCLKConfig>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002086:	f7ff fc75 	bl	8001974 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800208a:	4b1a      	ldr	r3, [pc, #104]	@ (80020f4 <HAL_UART_MspInit+0xb8>)
 800208c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208e:	4a19      	ldr	r2, [pc, #100]	@ (80020f4 <HAL_UART_MspInit+0xb8>)
 8002090:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002094:	6413      	str	r3, [r2, #64]	@ 0x40
 8002096:	4b17      	ldr	r3, [pc, #92]	@ (80020f4 <HAL_UART_MspInit+0xb8>)
 8002098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800209e:	60fb      	str	r3, [r7, #12]
 80020a0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020a2:	4b14      	ldr	r3, [pc, #80]	@ (80020f4 <HAL_UART_MspInit+0xb8>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a6:	4a13      	ldr	r2, [pc, #76]	@ (80020f4 <HAL_UART_MspInit+0xb8>)
 80020a8:	f043 0308 	orr.w	r3, r3, #8
 80020ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ae:	4b11      	ldr	r3, [pc, #68]	@ (80020f4 <HAL_UART_MspInit+0xb8>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b2:	f003 0308 	and.w	r3, r3, #8
 80020b6:	60bb      	str	r3, [r7, #8]
 80020b8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80020ba:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80020be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c2:	2302      	movs	r3, #2
 80020c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020c8:	2301      	movs	r3, #1
 80020ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ce:	2303      	movs	r3, #3
 80020d0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80020d4:	2307      	movs	r3, #7
 80020d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020da:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80020de:	4619      	mov	r1, r3
 80020e0:	4805      	ldr	r0, [pc, #20]	@ (80020f8 <HAL_UART_MspInit+0xbc>)
 80020e2:	f000 fdbd 	bl	8002c60 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80020e6:	bf00      	nop
 80020e8:	37a8      	adds	r7, #168	@ 0xa8
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	40004800 	.word	0x40004800
 80020f4:	40023800 	.word	0x40023800
 80020f8:	40020c00 	.word	0x40020c00

080020fc <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002100:	4b14      	ldr	r3, [pc, #80]	@ (8002154 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002102:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002106:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002108:	4b12      	ldr	r3, [pc, #72]	@ (8002154 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800210a:	2206      	movs	r2, #6
 800210c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800210e:	4b11      	ldr	r3, [pc, #68]	@ (8002154 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002110:	2202      	movs	r2, #2
 8002112:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002114:	4b0f      	ldr	r3, [pc, #60]	@ (8002154 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002116:	2200      	movs	r2, #0
 8002118:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800211a:	4b0e      	ldr	r3, [pc, #56]	@ (8002154 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800211c:	2202      	movs	r2, #2
 800211e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002120:	4b0c      	ldr	r3, [pc, #48]	@ (8002154 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002122:	2201      	movs	r2, #1
 8002124:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002126:	4b0b      	ldr	r3, [pc, #44]	@ (8002154 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002128:	2200      	movs	r2, #0
 800212a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800212c:	4b09      	ldr	r3, [pc, #36]	@ (8002154 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800212e:	2200      	movs	r2, #0
 8002130:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002132:	4b08      	ldr	r3, [pc, #32]	@ (8002154 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002134:	2201      	movs	r2, #1
 8002136:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002138:	4b06      	ldr	r3, [pc, #24]	@ (8002154 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800213a:	2200      	movs	r2, #0
 800213c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800213e:	4805      	ldr	r0, [pc, #20]	@ (8002154 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002140:	f001 f89f 	bl	8003282 <HAL_PCD_Init>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800214a:	f7ff fc13 	bl	8001974 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800214e:	bf00      	nop
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	20000628 	.word	0x20000628

08002158 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b0ac      	sub	sp, #176	@ 0xb0
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002160:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002164:	2200      	movs	r2, #0
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	605a      	str	r2, [r3, #4]
 800216a:	609a      	str	r2, [r3, #8]
 800216c:	60da      	str	r2, [r3, #12]
 800216e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002170:	f107 0318 	add.w	r3, r7, #24
 8002174:	2284      	movs	r2, #132	@ 0x84
 8002176:	2100      	movs	r1, #0
 8002178:	4618      	mov	r0, r3
 800217a:	f005 fee6 	bl	8007f4a <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002186:	d159      	bne.n	800223c <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002188:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800218c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800218e:	2300      	movs	r3, #0
 8002190:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002194:	f107 0318 	add.w	r3, r7, #24
 8002198:	4618      	mov	r0, r3
 800219a:	f001 fe87 	bl	8003eac <HAL_RCCEx_PeriphCLKConfig>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d001      	beq.n	80021a8 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80021a4:	f7ff fbe6 	bl	8001974 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021a8:	4b26      	ldr	r3, [pc, #152]	@ (8002244 <HAL_PCD_MspInit+0xec>)
 80021aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ac:	4a25      	ldr	r2, [pc, #148]	@ (8002244 <HAL_PCD_MspInit+0xec>)
 80021ae:	f043 0301 	orr.w	r3, r3, #1
 80021b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80021b4:	4b23      	ldr	r3, [pc, #140]	@ (8002244 <HAL_PCD_MspInit+0xec>)
 80021b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b8:	f003 0301 	and.w	r3, r3, #1
 80021bc:	617b      	str	r3, [r7, #20]
 80021be:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80021c0:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80021c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c8:	2302      	movs	r3, #2
 80021ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ce:	2300      	movs	r3, #0
 80021d0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d4:	2303      	movs	r3, #3
 80021d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80021da:	230a      	movs	r3, #10
 80021dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80021e4:	4619      	mov	r1, r3
 80021e6:	4818      	ldr	r0, [pc, #96]	@ (8002248 <HAL_PCD_MspInit+0xf0>)
 80021e8:	f000 fd3a 	bl	8002c60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80021ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021f4:	2300      	movs	r3, #0
 80021f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fa:	2300      	movs	r3, #0
 80021fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002200:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002204:	4619      	mov	r1, r3
 8002206:	4810      	ldr	r0, [pc, #64]	@ (8002248 <HAL_PCD_MspInit+0xf0>)
 8002208:	f000 fd2a 	bl	8002c60 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800220c:	4b0d      	ldr	r3, [pc, #52]	@ (8002244 <HAL_PCD_MspInit+0xec>)
 800220e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002210:	4a0c      	ldr	r2, [pc, #48]	@ (8002244 <HAL_PCD_MspInit+0xec>)
 8002212:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002216:	6353      	str	r3, [r2, #52]	@ 0x34
 8002218:	4b0a      	ldr	r3, [pc, #40]	@ (8002244 <HAL_PCD_MspInit+0xec>)
 800221a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800221c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002220:	613b      	str	r3, [r7, #16]
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	4b07      	ldr	r3, [pc, #28]	@ (8002244 <HAL_PCD_MspInit+0xec>)
 8002226:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002228:	4a06      	ldr	r2, [pc, #24]	@ (8002244 <HAL_PCD_MspInit+0xec>)
 800222a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800222e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002230:	4b04      	ldr	r3, [pc, #16]	@ (8002244 <HAL_PCD_MspInit+0xec>)
 8002232:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002234:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002238:	60fb      	str	r3, [r7, #12]
 800223a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800223c:	bf00      	nop
 800223e:	37b0      	adds	r7, #176	@ 0xb0
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	40023800 	.word	0x40023800
 8002248:	40020000 	.word	0x40020000

0800224c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800224c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002284 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002250:	f7ff fcd6 	bl	8001c00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002254:	480c      	ldr	r0, [pc, #48]	@ (8002288 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002256:	490d      	ldr	r1, [pc, #52]	@ (800228c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002258:	4a0d      	ldr	r2, [pc, #52]	@ (8002290 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800225a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800225c:	e002      	b.n	8002264 <LoopCopyDataInit>

0800225e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800225e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002260:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002262:	3304      	adds	r3, #4

08002264 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002264:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002266:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002268:	d3f9      	bcc.n	800225e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800226a:	4a0a      	ldr	r2, [pc, #40]	@ (8002294 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800226c:	4c0a      	ldr	r4, [pc, #40]	@ (8002298 <LoopFillZerobss+0x22>)
  movs r3, #0
 800226e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002270:	e001      	b.n	8002276 <LoopFillZerobss>

08002272 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002272:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002274:	3204      	adds	r2, #4

08002276 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002276:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002278:	d3fb      	bcc.n	8002272 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800227a:	f005 febf 	bl	8007ffc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800227e:	f7ff fac9 	bl	8001814 <main>
  bx  lr    
 8002282:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002284:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002288:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800228c:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8002290:	0800bb68 	.word	0x0800bb68
  ldr r2, =_sbss
 8002294:	20000344 	.word	0x20000344
  ldr r4, =_ebss
 8002298:	20000c58 	.word	0x20000c58

0800229c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800229c:	e7fe      	b.n	800229c <ADC_IRQHandler>

0800229e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800229e:	b580      	push	{r7, lr}
 80022a0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022a2:	2003      	movs	r0, #3
 80022a4:	f000 f94c 	bl	8002540 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022a8:	2000      	movs	r0, #0
 80022aa:	f000 f805 	bl	80022b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022ae:	f7ff fb67 	bl	8001980 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022b2:	2300      	movs	r3, #0
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022c0:	4b12      	ldr	r3, [pc, #72]	@ (800230c <HAL_InitTick+0x54>)
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	4b12      	ldr	r3, [pc, #72]	@ (8002310 <HAL_InitTick+0x58>)
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	4619      	mov	r1, r3
 80022ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80022d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022d6:	4618      	mov	r0, r3
 80022d8:	f000 f967 	bl	80025aa <HAL_SYSTICK_Config>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e00e      	b.n	8002304 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2b0f      	cmp	r3, #15
 80022ea:	d80a      	bhi.n	8002302 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022ec:	2200      	movs	r2, #0
 80022ee:	6879      	ldr	r1, [r7, #4]
 80022f0:	f04f 30ff 	mov.w	r0, #4294967295
 80022f4:	f000 f92f 	bl	8002556 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022f8:	4a06      	ldr	r2, [pc, #24]	@ (8002314 <HAL_InitTick+0x5c>)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022fe:	2300      	movs	r3, #0
 8002300:	e000      	b.n	8002304 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
}
 8002304:	4618      	mov	r0, r3
 8002306:	3708      	adds	r7, #8
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	20000030 	.word	0x20000030
 8002310:	20000038 	.word	0x20000038
 8002314:	20000034 	.word	0x20000034

08002318 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800231c:	4b06      	ldr	r3, [pc, #24]	@ (8002338 <HAL_IncTick+0x20>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	461a      	mov	r2, r3
 8002322:	4b06      	ldr	r3, [pc, #24]	@ (800233c <HAL_IncTick+0x24>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4413      	add	r3, r2
 8002328:	4a04      	ldr	r2, [pc, #16]	@ (800233c <HAL_IncTick+0x24>)
 800232a:	6013      	str	r3, [r2, #0]
}
 800232c:	bf00      	nop
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	20000038 	.word	0x20000038
 800233c:	20000b08 	.word	0x20000b08

08002340 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  return uwTick;
 8002344:	4b03      	ldr	r3, [pc, #12]	@ (8002354 <HAL_GetTick+0x14>)
 8002346:	681b      	ldr	r3, [r3, #0]
}
 8002348:	4618      	mov	r0, r3
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr
 8002352:	bf00      	nop
 8002354:	20000b08 	.word	0x20000b08

08002358 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002360:	f7ff ffee 	bl	8002340 <HAL_GetTick>
 8002364:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002370:	d005      	beq.n	800237e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002372:	4b0a      	ldr	r3, [pc, #40]	@ (800239c <HAL_Delay+0x44>)
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	461a      	mov	r2, r3
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	4413      	add	r3, r2
 800237c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800237e:	bf00      	nop
 8002380:	f7ff ffde 	bl	8002340 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	68fa      	ldr	r2, [r7, #12]
 800238c:	429a      	cmp	r2, r3
 800238e:	d8f7      	bhi.n	8002380 <HAL_Delay+0x28>
  {
  }
}
 8002390:	bf00      	nop
 8002392:	bf00      	nop
 8002394:	3710      	adds	r7, #16
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	20000038 	.word	0x20000038

080023a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b085      	sub	sp, #20
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	f003 0307 	and.w	r3, r3, #7
 80023ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023b0:	4b0b      	ldr	r3, [pc, #44]	@ (80023e0 <__NVIC_SetPriorityGrouping+0x40>)
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023b6:	68ba      	ldr	r2, [r7, #8]
 80023b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023bc:	4013      	ands	r3, r2
 80023be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80023c8:	4b06      	ldr	r3, [pc, #24]	@ (80023e4 <__NVIC_SetPriorityGrouping+0x44>)
 80023ca:	4313      	orrs	r3, r2
 80023cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023ce:	4a04      	ldr	r2, [pc, #16]	@ (80023e0 <__NVIC_SetPriorityGrouping+0x40>)
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	60d3      	str	r3, [r2, #12]
}
 80023d4:	bf00      	nop
 80023d6:	3714      	adds	r7, #20
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr
 80023e0:	e000ed00 	.word	0xe000ed00
 80023e4:	05fa0000 	.word	0x05fa0000

080023e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023ec:	4b04      	ldr	r3, [pc, #16]	@ (8002400 <__NVIC_GetPriorityGrouping+0x18>)
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	0a1b      	lsrs	r3, r3, #8
 80023f2:	f003 0307 	and.w	r3, r3, #7
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr
 8002400:	e000ed00 	.word	0xe000ed00

08002404 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	4603      	mov	r3, r0
 800240c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800240e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002412:	2b00      	cmp	r3, #0
 8002414:	db0b      	blt.n	800242e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002416:	79fb      	ldrb	r3, [r7, #7]
 8002418:	f003 021f 	and.w	r2, r3, #31
 800241c:	4907      	ldr	r1, [pc, #28]	@ (800243c <__NVIC_EnableIRQ+0x38>)
 800241e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002422:	095b      	lsrs	r3, r3, #5
 8002424:	2001      	movs	r0, #1
 8002426:	fa00 f202 	lsl.w	r2, r0, r2
 800242a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800242e:	bf00      	nop
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	e000e100 	.word	0xe000e100

08002440 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	4603      	mov	r3, r0
 8002448:	6039      	str	r1, [r7, #0]
 800244a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800244c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002450:	2b00      	cmp	r3, #0
 8002452:	db0a      	blt.n	800246a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	b2da      	uxtb	r2, r3
 8002458:	490c      	ldr	r1, [pc, #48]	@ (800248c <__NVIC_SetPriority+0x4c>)
 800245a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800245e:	0112      	lsls	r2, r2, #4
 8002460:	b2d2      	uxtb	r2, r2
 8002462:	440b      	add	r3, r1
 8002464:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002468:	e00a      	b.n	8002480 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	b2da      	uxtb	r2, r3
 800246e:	4908      	ldr	r1, [pc, #32]	@ (8002490 <__NVIC_SetPriority+0x50>)
 8002470:	79fb      	ldrb	r3, [r7, #7]
 8002472:	f003 030f 	and.w	r3, r3, #15
 8002476:	3b04      	subs	r3, #4
 8002478:	0112      	lsls	r2, r2, #4
 800247a:	b2d2      	uxtb	r2, r2
 800247c:	440b      	add	r3, r1
 800247e:	761a      	strb	r2, [r3, #24]
}
 8002480:	bf00      	nop
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr
 800248c:	e000e100 	.word	0xe000e100
 8002490:	e000ed00 	.word	0xe000ed00

08002494 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002494:	b480      	push	{r7}
 8002496:	b089      	sub	sp, #36	@ 0x24
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	f003 0307 	and.w	r3, r3, #7
 80024a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	f1c3 0307 	rsb	r3, r3, #7
 80024ae:	2b04      	cmp	r3, #4
 80024b0:	bf28      	it	cs
 80024b2:	2304      	movcs	r3, #4
 80024b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	3304      	adds	r3, #4
 80024ba:	2b06      	cmp	r3, #6
 80024bc:	d902      	bls.n	80024c4 <NVIC_EncodePriority+0x30>
 80024be:	69fb      	ldr	r3, [r7, #28]
 80024c0:	3b03      	subs	r3, #3
 80024c2:	e000      	b.n	80024c6 <NVIC_EncodePriority+0x32>
 80024c4:	2300      	movs	r3, #0
 80024c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024c8:	f04f 32ff 	mov.w	r2, #4294967295
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	fa02 f303 	lsl.w	r3, r2, r3
 80024d2:	43da      	mvns	r2, r3
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	401a      	ands	r2, r3
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024dc:	f04f 31ff 	mov.w	r1, #4294967295
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	fa01 f303 	lsl.w	r3, r1, r3
 80024e6:	43d9      	mvns	r1, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024ec:	4313      	orrs	r3, r2
         );
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3724      	adds	r7, #36	@ 0x24
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
	...

080024fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	3b01      	subs	r3, #1
 8002508:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800250c:	d301      	bcc.n	8002512 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800250e:	2301      	movs	r3, #1
 8002510:	e00f      	b.n	8002532 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002512:	4a0a      	ldr	r2, [pc, #40]	@ (800253c <SysTick_Config+0x40>)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	3b01      	subs	r3, #1
 8002518:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800251a:	210f      	movs	r1, #15
 800251c:	f04f 30ff 	mov.w	r0, #4294967295
 8002520:	f7ff ff8e 	bl	8002440 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002524:	4b05      	ldr	r3, [pc, #20]	@ (800253c <SysTick_Config+0x40>)
 8002526:	2200      	movs	r2, #0
 8002528:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800252a:	4b04      	ldr	r3, [pc, #16]	@ (800253c <SysTick_Config+0x40>)
 800252c:	2207      	movs	r2, #7
 800252e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	e000e010 	.word	0xe000e010

08002540 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002548:	6878      	ldr	r0, [r7, #4]
 800254a:	f7ff ff29 	bl	80023a0 <__NVIC_SetPriorityGrouping>
}
 800254e:	bf00      	nop
 8002550:	3708      	adds	r7, #8
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}

08002556 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002556:	b580      	push	{r7, lr}
 8002558:	b086      	sub	sp, #24
 800255a:	af00      	add	r7, sp, #0
 800255c:	4603      	mov	r3, r0
 800255e:	60b9      	str	r1, [r7, #8]
 8002560:	607a      	str	r2, [r7, #4]
 8002562:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002564:	2300      	movs	r3, #0
 8002566:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002568:	f7ff ff3e 	bl	80023e8 <__NVIC_GetPriorityGrouping>
 800256c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	68b9      	ldr	r1, [r7, #8]
 8002572:	6978      	ldr	r0, [r7, #20]
 8002574:	f7ff ff8e 	bl	8002494 <NVIC_EncodePriority>
 8002578:	4602      	mov	r2, r0
 800257a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800257e:	4611      	mov	r1, r2
 8002580:	4618      	mov	r0, r3
 8002582:	f7ff ff5d 	bl	8002440 <__NVIC_SetPriority>
}
 8002586:	bf00      	nop
 8002588:	3718      	adds	r7, #24
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}

0800258e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800258e:	b580      	push	{r7, lr}
 8002590:	b082      	sub	sp, #8
 8002592:	af00      	add	r7, sp, #0
 8002594:	4603      	mov	r3, r0
 8002596:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002598:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800259c:	4618      	mov	r0, r3
 800259e:	f7ff ff31 	bl	8002404 <__NVIC_EnableIRQ>
}
 80025a2:	bf00      	nop
 80025a4:	3708      	adds	r7, #8
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}

080025aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025aa:	b580      	push	{r7, lr}
 80025ac:	b082      	sub	sp, #8
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f7ff ffa2 	bl	80024fc <SysTick_Config>
 80025b8:	4603      	mov	r3, r0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3708      	adds	r7, #8
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
	...

080025c4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d101      	bne.n	80025d6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e086      	b.n	80026e4 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d106      	bne.n	80025ee <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2220      	movs	r2, #32
 80025e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f7fe fd69 	bl	80010c0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025ee:	4b3f      	ldr	r3, [pc, #252]	@ (80026ec <HAL_ETH_Init+0x128>)
 80025f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025f2:	4a3e      	ldr	r2, [pc, #248]	@ (80026ec <HAL_ETH_Init+0x128>)
 80025f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80025fa:	4b3c      	ldr	r3, [pc, #240]	@ (80026ec <HAL_ETH_Init+0x128>)
 80025fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002602:	60bb      	str	r3, [r7, #8]
 8002604:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002606:	4b3a      	ldr	r3, [pc, #232]	@ (80026f0 <HAL_ETH_Init+0x12c>)
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	4a39      	ldr	r2, [pc, #228]	@ (80026f0 <HAL_ETH_Init+0x12c>)
 800260c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002610:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002612:	4b37      	ldr	r3, [pc, #220]	@ (80026f0 <HAL_ETH_Init+0x12c>)
 8002614:	685a      	ldr	r2, [r3, #4]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	4935      	ldr	r1, [pc, #212]	@ (80026f0 <HAL_ETH_Init+0x12c>)
 800261c:	4313      	orrs	r3, r2
 800261e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002620:	4b33      	ldr	r3, [pc, #204]	@ (80026f0 <HAL_ETH_Init+0x12c>)
 8002622:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	6812      	ldr	r2, [r2, #0]
 8002632:	f043 0301 	orr.w	r3, r3, #1
 8002636:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800263a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800263c:	f7ff fe80 	bl	8002340 <HAL_GetTick>
 8002640:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002642:	e011      	b.n	8002668 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002644:	f7ff fe7c 	bl	8002340 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002652:	d909      	bls.n	8002668 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2204      	movs	r2, #4
 8002658:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	22e0      	movs	r2, #224	@ 0xe0
 8002660:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e03d      	b.n	80026e4 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0301 	and.w	r3, r3, #1
 8002676:	2b00      	cmp	r3, #0
 8002678:	d1e4      	bne.n	8002644 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f000 f97a 	bl	8002974 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f000 fa25 	bl	8002ad0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f000 fa7b 	bl	8002b82 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	461a      	mov	r2, r3
 8002692:	2100      	movs	r1, #0
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f000 f9e3 	bl	8002a60 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80026a8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	4b0f      	ldr	r3, [pc, #60]	@ (80026f4 <HAL_ETH_Init+0x130>)
 80026b8:	430b      	orrs	r3, r1
 80026ba:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80026ce:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2200      	movs	r2, #0
 80026d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2210      	movs	r2, #16
 80026de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80026e2:	2300      	movs	r3, #0
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3710      	adds	r7, #16
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	40023800 	.word	0x40023800
 80026f0:	40013800 	.word	0x40013800
 80026f4:	00020060 	.word	0x00020060

080026f8 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800270a:	68fa      	ldr	r2, [r7, #12]
 800270c:	4b53      	ldr	r3, [pc, #332]	@ (800285c <ETH_SetMACConfig+0x164>)
 800270e:	4013      	ands	r3, r2
 8002710:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	7b9b      	ldrb	r3, [r3, #14]
 8002716:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002718:	683a      	ldr	r2, [r7, #0]
 800271a:	7c12      	ldrb	r2, [r2, #16]
 800271c:	2a00      	cmp	r2, #0
 800271e:	d102      	bne.n	8002726 <ETH_SetMACConfig+0x2e>
 8002720:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002724:	e000      	b.n	8002728 <ETH_SetMACConfig+0x30>
 8002726:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002728:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800272a:	683a      	ldr	r2, [r7, #0]
 800272c:	7c52      	ldrb	r2, [r2, #17]
 800272e:	2a00      	cmp	r2, #0
 8002730:	d102      	bne.n	8002738 <ETH_SetMACConfig+0x40>
 8002732:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002736:	e000      	b.n	800273a <ETH_SetMACConfig+0x42>
 8002738:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800273a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002740:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	7fdb      	ldrb	r3, [r3, #31]
 8002746:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002748:	431a      	orrs	r2, r3
                        macconf->Speed |
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800274e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002750:	683a      	ldr	r2, [r7, #0]
 8002752:	7f92      	ldrb	r2, [r2, #30]
 8002754:	2a00      	cmp	r2, #0
 8002756:	d102      	bne.n	800275e <ETH_SetMACConfig+0x66>
 8002758:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800275c:	e000      	b.n	8002760 <ETH_SetMACConfig+0x68>
 800275e:	2200      	movs	r2, #0
                        macconf->Speed |
 8002760:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	7f1b      	ldrb	r3, [r3, #28]
 8002766:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002768:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800276e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	791b      	ldrb	r3, [r3, #4]
 8002774:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002776:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002778:	683a      	ldr	r2, [r7, #0]
 800277a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800277e:	2a00      	cmp	r2, #0
 8002780:	d102      	bne.n	8002788 <ETH_SetMACConfig+0x90>
 8002782:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002786:	e000      	b.n	800278a <ETH_SetMACConfig+0x92>
 8002788:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800278a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	7bdb      	ldrb	r3, [r3, #15]
 8002790:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002792:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002798:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80027a0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80027a2:	4313      	orrs	r3, r2
 80027a4:	68fa      	ldr	r2, [r7, #12]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68fa      	ldr	r2, [r7, #12]
 80027b0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80027ba:	2001      	movs	r0, #1
 80027bc:	f7ff fdcc 	bl	8002358 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	68fa      	ldr	r2, [r7, #12]
 80027c6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	699b      	ldr	r3, [r3, #24]
 80027ce:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80027d0:	68fa      	ldr	r2, [r7, #12]
 80027d2:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80027d6:	4013      	ands	r3, r2
 80027d8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027de:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80027e0:	683a      	ldr	r2, [r7, #0]
 80027e2:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80027e6:	2a00      	cmp	r2, #0
 80027e8:	d101      	bne.n	80027ee <ETH_SetMACConfig+0xf6>
 80027ea:	2280      	movs	r2, #128	@ 0x80
 80027ec:	e000      	b.n	80027f0 <ETH_SetMACConfig+0xf8>
 80027ee:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80027f0:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80027f6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80027f8:	683a      	ldr	r2, [r7, #0]
 80027fa:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80027fe:	2a01      	cmp	r2, #1
 8002800:	d101      	bne.n	8002806 <ETH_SetMACConfig+0x10e>
 8002802:	2208      	movs	r2, #8
 8002804:	e000      	b.n	8002808 <ETH_SetMACConfig+0x110>
 8002806:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002808:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800280a:	683a      	ldr	r2, [r7, #0]
 800280c:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8002810:	2a01      	cmp	r2, #1
 8002812:	d101      	bne.n	8002818 <ETH_SetMACConfig+0x120>
 8002814:	2204      	movs	r2, #4
 8002816:	e000      	b.n	800281a <ETH_SetMACConfig+0x122>
 8002818:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800281a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800281c:	683a      	ldr	r2, [r7, #0]
 800281e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8002822:	2a01      	cmp	r2, #1
 8002824:	d101      	bne.n	800282a <ETH_SetMACConfig+0x132>
 8002826:	2202      	movs	r2, #2
 8002828:	e000      	b.n	800282c <ETH_SetMACConfig+0x134>
 800282a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800282c:	4313      	orrs	r3, r2
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	4313      	orrs	r3, r2
 8002832:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68fa      	ldr	r2, [r7, #12]
 800283a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	699b      	ldr	r3, [r3, #24]
 8002842:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002844:	2001      	movs	r0, #1
 8002846:	f7ff fd87 	bl	8002358 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	68fa      	ldr	r2, [r7, #12]
 8002850:	619a      	str	r2, [r3, #24]
}
 8002852:	bf00      	nop
 8002854:	3710      	adds	r7, #16
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	fd20810f 	.word	0xfd20810f

08002860 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b084      	sub	sp, #16
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002872:	699b      	ldr	r3, [r3, #24]
 8002874:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002876:	68fa      	ldr	r2, [r7, #12]
 8002878:	4b3d      	ldr	r3, [pc, #244]	@ (8002970 <ETH_SetDMAConfig+0x110>)
 800287a:	4013      	ands	r3, r2
 800287c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	7b1b      	ldrb	r3, [r3, #12]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d102      	bne.n	800288c <ETH_SetDMAConfig+0x2c>
 8002886:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800288a:	e000      	b.n	800288e <ETH_SetDMAConfig+0x2e>
 800288c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	7b5b      	ldrb	r3, [r3, #13]
 8002892:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002894:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002896:	683a      	ldr	r2, [r7, #0]
 8002898:	7f52      	ldrb	r2, [r2, #29]
 800289a:	2a00      	cmp	r2, #0
 800289c:	d102      	bne.n	80028a4 <ETH_SetDMAConfig+0x44>
 800289e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80028a2:	e000      	b.n	80028a6 <ETH_SetDMAConfig+0x46>
 80028a4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80028a6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	7b9b      	ldrb	r3, [r3, #14]
 80028ac:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80028ae:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80028b4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	7f1b      	ldrb	r3, [r3, #28]
 80028ba:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80028bc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	7f9b      	ldrb	r3, [r3, #30]
 80028c2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80028c4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80028ca:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028d2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80028d4:	4313      	orrs	r3, r2
 80028d6:	68fa      	ldr	r2, [r7, #12]
 80028d8:	4313      	orrs	r3, r2
 80028da:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028e4:	461a      	mov	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028f2:	699b      	ldr	r3, [r3, #24]
 80028f4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80028f6:	2001      	movs	r0, #1
 80028f8:	f7ff fd2e 	bl	8002358 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002904:	461a      	mov	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	791b      	ldrb	r3, [r3, #4]
 800290e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002914:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800291a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002920:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002928:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800292a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002930:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002932:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002938:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	6812      	ldr	r2, [r2, #0]
 800293e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002942:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002946:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002954:	2001      	movs	r0, #1
 8002956:	f7ff fcff 	bl	8002358 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002962:	461a      	mov	r2, r3
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	6013      	str	r3, [r2, #0]
}
 8002968:	bf00      	nop
 800296a:	3710      	adds	r7, #16
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	f8de3f23 	.word	0xf8de3f23

08002974 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b0a6      	sub	sp, #152	@ 0x98
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 800297c:	2301      	movs	r3, #1
 800297e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8002982:	2301      	movs	r3, #1
 8002984:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002988:	2300      	movs	r3, #0
 800298a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800298c:	2300      	movs	r3, #0
 800298e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002992:	2301      	movs	r3, #1
 8002994:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002998:	2300      	movs	r3, #0
 800299a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800299e:	2301      	movs	r3, #1
 80029a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80029a4:	2301      	movs	r3, #1
 80029a6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80029aa:	2300      	movs	r3, #0
 80029ac:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80029b0:	2300      	movs	r3, #0
 80029b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80029b6:	2300      	movs	r3, #0
 80029b8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80029ba:	2300      	movs	r3, #0
 80029bc:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80029c0:	2300      	movs	r3, #0
 80029c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80029c4:	2300      	movs	r3, #0
 80029c6:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80029ca:	2300      	movs	r3, #0
 80029cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80029d0:	2300      	movs	r3, #0
 80029d2:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80029d6:	2300      	movs	r3, #0
 80029d8:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80029dc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80029e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80029e2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80029e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80029e8:	2300      	movs	r3, #0
 80029ea:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80029ee:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80029f2:	4619      	mov	r1, r3
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f7ff fe7f 	bl	80026f8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80029fa:	2301      	movs	r3, #1
 80029fc:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80029fe:	2301      	movs	r3, #1
 8002a00:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002a02:	2301      	movs	r3, #1
 8002a04:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002a10:	2300      	movs	r3, #0
 8002a12:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002a16:	2300      	movs	r3, #0
 8002a18:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002a20:	2301      	movs	r3, #1
 8002a22:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002a26:	2301      	movs	r3, #1
 8002a28:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002a2a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a2e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002a30:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002a34:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002a36:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002a3a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002a42:	2300      	movs	r3, #0
 8002a44:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002a46:	2300      	movs	r3, #0
 8002a48:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002a4a:	f107 0308 	add.w	r3, r7, #8
 8002a4e:	4619      	mov	r1, r3
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	f7ff ff05 	bl	8002860 <ETH_SetDMAConfig>
}
 8002a56:	bf00      	nop
 8002a58:	3798      	adds	r7, #152	@ 0x98
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
	...

08002a60 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b087      	sub	sp, #28
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	60f8      	str	r0, [r7, #12]
 8002a68:	60b9      	str	r1, [r7, #8]
 8002a6a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	3305      	adds	r3, #5
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	021b      	lsls	r3, r3, #8
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	3204      	adds	r2, #4
 8002a78:	7812      	ldrb	r2, [r2, #0]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002a7e:	68ba      	ldr	r2, [r7, #8]
 8002a80:	4b11      	ldr	r3, [pc, #68]	@ (8002ac8 <ETH_MACAddressConfig+0x68>)
 8002a82:	4413      	add	r3, r2
 8002a84:	461a      	mov	r2, r3
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	3303      	adds	r3, #3
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	061a      	lsls	r2, r3, #24
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	3302      	adds	r3, #2
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	041b      	lsls	r3, r3, #16
 8002a9a:	431a      	orrs	r2, r3
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	781b      	ldrb	r3, [r3, #0]
 8002aa2:	021b      	lsls	r3, r3, #8
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	7812      	ldrb	r2, [r2, #0]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002aae:	68ba      	ldr	r2, [r7, #8]
 8002ab0:	4b06      	ldr	r3, [pc, #24]	@ (8002acc <ETH_MACAddressConfig+0x6c>)
 8002ab2:	4413      	add	r3, r2
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	6013      	str	r3, [r2, #0]
}
 8002aba:	bf00      	nop
 8002abc:	371c      	adds	r7, #28
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
 8002ac6:	bf00      	nop
 8002ac8:	40028040 	.word	0x40028040
 8002acc:	40028044 	.word	0x40028044

08002ad0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b085      	sub	sp, #20
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002ad8:	2300      	movs	r3, #0
 8002ada:	60fb      	str	r3, [r7, #12]
 8002adc:	e03e      	b.n	8002b5c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	68d9      	ldr	r1, [r3, #12]
 8002ae2:	68fa      	ldr	r2, [r7, #12]
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	4413      	add	r3, r2
 8002aea:	00db      	lsls	r3, r3, #3
 8002aec:	440b      	add	r3, r1
 8002aee:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	2200      	movs	r2, #0
 8002af4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	2200      	movs	r2, #0
 8002afa:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	2200      	movs	r2, #0
 8002b00:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	2200      	movs	r2, #0
 8002b06:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002b08:	68b9      	ldr	r1, [r7, #8]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	3206      	adds	r2, #6
 8002b10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d80c      	bhi.n	8002b40 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	68d9      	ldr	r1, [r3, #12]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	1c5a      	adds	r2, r3, #1
 8002b2e:	4613      	mov	r3, r2
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	4413      	add	r3, r2
 8002b34:	00db      	lsls	r3, r3, #3
 8002b36:	440b      	add	r3, r1
 8002b38:	461a      	mov	r2, r3
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	60da      	str	r2, [r3, #12]
 8002b3e:	e004      	b.n	8002b4a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	461a      	mov	r2, r3
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	3301      	adds	r3, #1
 8002b5a:	60fb      	str	r3, [r7, #12]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2b03      	cmp	r3, #3
 8002b60:	d9bd      	bls.n	8002ade <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	68da      	ldr	r2, [r3, #12]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b74:	611a      	str	r2, [r3, #16]
}
 8002b76:	bf00      	nop
 8002b78:	3714      	adds	r7, #20
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr

08002b82 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002b82:	b480      	push	{r7}
 8002b84:	b085      	sub	sp, #20
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	60fb      	str	r3, [r7, #12]
 8002b8e:	e048      	b.n	8002c22 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6919      	ldr	r1, [r3, #16]
 8002b94:	68fa      	ldr	r2, [r7, #12]
 8002b96:	4613      	mov	r3, r2
 8002b98:	009b      	lsls	r3, r3, #2
 8002b9a:	4413      	add	r3, r2
 8002b9c:	00db      	lsls	r3, r3, #3
 8002b9e:	440b      	add	r3, r1
 8002ba0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	2200      	movs	r2, #0
 8002bac:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002bcc:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002be6:	68b9      	ldr	r1, [r7, #8]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	68fa      	ldr	r2, [r7, #12]
 8002bec:	3212      	adds	r2, #18
 8002bee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2b02      	cmp	r3, #2
 8002bf6:	d80c      	bhi.n	8002c12 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6919      	ldr	r1, [r3, #16]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	1c5a      	adds	r2, r3, #1
 8002c00:	4613      	mov	r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	4413      	add	r3, r2
 8002c06:	00db      	lsls	r3, r3, #3
 8002c08:	440b      	add	r3, r1
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	60da      	str	r2, [r3, #12]
 8002c10:	e004      	b.n	8002c1c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	691b      	ldr	r3, [r3, #16]
 8002c16:	461a      	mov	r2, r3
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	3301      	adds	r3, #1
 8002c20:	60fb      	str	r3, [r7, #12]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2b03      	cmp	r3, #3
 8002c26:	d9b3      	bls.n	8002b90 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	691a      	ldr	r2, [r3, #16]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c52:	60da      	str	r2, [r3, #12]
}
 8002c54:	bf00      	nop
 8002c56:	3714      	adds	r7, #20
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b089      	sub	sp, #36	@ 0x24
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002c72:	2300      	movs	r3, #0
 8002c74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002c76:	2300      	movs	r3, #0
 8002c78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	61fb      	str	r3, [r7, #28]
 8002c7e:	e175      	b.n	8002f6c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002c80:	2201      	movs	r2, #1
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	697a      	ldr	r2, [r7, #20]
 8002c90:	4013      	ands	r3, r2
 8002c92:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002c94:	693a      	ldr	r2, [r7, #16]
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	f040 8164 	bne.w	8002f66 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f003 0303 	and.w	r3, r3, #3
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d005      	beq.n	8002cb6 <HAL_GPIO_Init+0x56>
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f003 0303 	and.w	r3, r3, #3
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d130      	bne.n	8002d18 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	005b      	lsls	r3, r3, #1
 8002cc0:	2203      	movs	r2, #3
 8002cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc6:	43db      	mvns	r3, r3
 8002cc8:	69ba      	ldr	r2, [r7, #24]
 8002cca:	4013      	ands	r3, r2
 8002ccc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	68da      	ldr	r2, [r3, #12]
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	005b      	lsls	r3, r3, #1
 8002cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cda:	69ba      	ldr	r2, [r7, #24]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	69ba      	ldr	r2, [r7, #24]
 8002ce4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cec:	2201      	movs	r2, #1
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf4:	43db      	mvns	r3, r3
 8002cf6:	69ba      	ldr	r2, [r7, #24]
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	091b      	lsrs	r3, r3, #4
 8002d02:	f003 0201 	and.w	r2, r3, #1
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0c:	69ba      	ldr	r2, [r7, #24]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	69ba      	ldr	r2, [r7, #24]
 8002d16:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f003 0303 	and.w	r3, r3, #3
 8002d20:	2b03      	cmp	r3, #3
 8002d22:	d017      	beq.n	8002d54 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	2203      	movs	r2, #3
 8002d30:	fa02 f303 	lsl.w	r3, r2, r3
 8002d34:	43db      	mvns	r3, r3
 8002d36:	69ba      	ldr	r2, [r7, #24]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	689a      	ldr	r2, [r3, #8]
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	005b      	lsls	r3, r3, #1
 8002d44:	fa02 f303 	lsl.w	r3, r2, r3
 8002d48:	69ba      	ldr	r2, [r7, #24]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	69ba      	ldr	r2, [r7, #24]
 8002d52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f003 0303 	and.w	r3, r3, #3
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d123      	bne.n	8002da8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	08da      	lsrs	r2, r3, #3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	3208      	adds	r2, #8
 8002d68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	f003 0307 	and.w	r3, r3, #7
 8002d74:	009b      	lsls	r3, r3, #2
 8002d76:	220f      	movs	r2, #15
 8002d78:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7c:	43db      	mvns	r3, r3
 8002d7e:	69ba      	ldr	r2, [r7, #24]
 8002d80:	4013      	ands	r3, r2
 8002d82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	691a      	ldr	r2, [r3, #16]
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	f003 0307 	and.w	r3, r3, #7
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	fa02 f303 	lsl.w	r3, r2, r3
 8002d94:	69ba      	ldr	r2, [r7, #24]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	08da      	lsrs	r2, r3, #3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	3208      	adds	r2, #8
 8002da2:	69b9      	ldr	r1, [r7, #24]
 8002da4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	005b      	lsls	r3, r3, #1
 8002db2:	2203      	movs	r2, #3
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
 8002db8:	43db      	mvns	r3, r3
 8002dba:	69ba      	ldr	r2, [r7, #24]
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f003 0203 	and.w	r2, r3, #3
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	005b      	lsls	r3, r3, #1
 8002dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd0:	69ba      	ldr	r2, [r7, #24]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	f000 80be 	beq.w	8002f66 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dea:	4b66      	ldr	r3, [pc, #408]	@ (8002f84 <HAL_GPIO_Init+0x324>)
 8002dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dee:	4a65      	ldr	r2, [pc, #404]	@ (8002f84 <HAL_GPIO_Init+0x324>)
 8002df0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002df4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002df6:	4b63      	ldr	r3, [pc, #396]	@ (8002f84 <HAL_GPIO_Init+0x324>)
 8002df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dfa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dfe:	60fb      	str	r3, [r7, #12]
 8002e00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002e02:	4a61      	ldr	r2, [pc, #388]	@ (8002f88 <HAL_GPIO_Init+0x328>)
 8002e04:	69fb      	ldr	r3, [r7, #28]
 8002e06:	089b      	lsrs	r3, r3, #2
 8002e08:	3302      	adds	r3, #2
 8002e0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	f003 0303 	and.w	r3, r3, #3
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	220f      	movs	r2, #15
 8002e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1e:	43db      	mvns	r3, r3
 8002e20:	69ba      	ldr	r2, [r7, #24]
 8002e22:	4013      	ands	r3, r2
 8002e24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a58      	ldr	r2, [pc, #352]	@ (8002f8c <HAL_GPIO_Init+0x32c>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d037      	beq.n	8002e9e <HAL_GPIO_Init+0x23e>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a57      	ldr	r2, [pc, #348]	@ (8002f90 <HAL_GPIO_Init+0x330>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d031      	beq.n	8002e9a <HAL_GPIO_Init+0x23a>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a56      	ldr	r2, [pc, #344]	@ (8002f94 <HAL_GPIO_Init+0x334>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d02b      	beq.n	8002e96 <HAL_GPIO_Init+0x236>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a55      	ldr	r2, [pc, #340]	@ (8002f98 <HAL_GPIO_Init+0x338>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d025      	beq.n	8002e92 <HAL_GPIO_Init+0x232>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4a54      	ldr	r2, [pc, #336]	@ (8002f9c <HAL_GPIO_Init+0x33c>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d01f      	beq.n	8002e8e <HAL_GPIO_Init+0x22e>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4a53      	ldr	r2, [pc, #332]	@ (8002fa0 <HAL_GPIO_Init+0x340>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d019      	beq.n	8002e8a <HAL_GPIO_Init+0x22a>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4a52      	ldr	r2, [pc, #328]	@ (8002fa4 <HAL_GPIO_Init+0x344>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d013      	beq.n	8002e86 <HAL_GPIO_Init+0x226>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4a51      	ldr	r2, [pc, #324]	@ (8002fa8 <HAL_GPIO_Init+0x348>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d00d      	beq.n	8002e82 <HAL_GPIO_Init+0x222>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4a50      	ldr	r2, [pc, #320]	@ (8002fac <HAL_GPIO_Init+0x34c>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d007      	beq.n	8002e7e <HAL_GPIO_Init+0x21e>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a4f      	ldr	r2, [pc, #316]	@ (8002fb0 <HAL_GPIO_Init+0x350>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d101      	bne.n	8002e7a <HAL_GPIO_Init+0x21a>
 8002e76:	2309      	movs	r3, #9
 8002e78:	e012      	b.n	8002ea0 <HAL_GPIO_Init+0x240>
 8002e7a:	230a      	movs	r3, #10
 8002e7c:	e010      	b.n	8002ea0 <HAL_GPIO_Init+0x240>
 8002e7e:	2308      	movs	r3, #8
 8002e80:	e00e      	b.n	8002ea0 <HAL_GPIO_Init+0x240>
 8002e82:	2307      	movs	r3, #7
 8002e84:	e00c      	b.n	8002ea0 <HAL_GPIO_Init+0x240>
 8002e86:	2306      	movs	r3, #6
 8002e88:	e00a      	b.n	8002ea0 <HAL_GPIO_Init+0x240>
 8002e8a:	2305      	movs	r3, #5
 8002e8c:	e008      	b.n	8002ea0 <HAL_GPIO_Init+0x240>
 8002e8e:	2304      	movs	r3, #4
 8002e90:	e006      	b.n	8002ea0 <HAL_GPIO_Init+0x240>
 8002e92:	2303      	movs	r3, #3
 8002e94:	e004      	b.n	8002ea0 <HAL_GPIO_Init+0x240>
 8002e96:	2302      	movs	r3, #2
 8002e98:	e002      	b.n	8002ea0 <HAL_GPIO_Init+0x240>
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e000      	b.n	8002ea0 <HAL_GPIO_Init+0x240>
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	69fa      	ldr	r2, [r7, #28]
 8002ea2:	f002 0203 	and.w	r2, r2, #3
 8002ea6:	0092      	lsls	r2, r2, #2
 8002ea8:	4093      	lsls	r3, r2
 8002eaa:	69ba      	ldr	r2, [r7, #24]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002eb0:	4935      	ldr	r1, [pc, #212]	@ (8002f88 <HAL_GPIO_Init+0x328>)
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	089b      	lsrs	r3, r3, #2
 8002eb6:	3302      	adds	r3, #2
 8002eb8:	69ba      	ldr	r2, [r7, #24]
 8002eba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ebe:	4b3d      	ldr	r3, [pc, #244]	@ (8002fb4 <HAL_GPIO_Init+0x354>)
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	43db      	mvns	r3, r3
 8002ec8:	69ba      	ldr	r2, [r7, #24]
 8002eca:	4013      	ands	r3, r2
 8002ecc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d003      	beq.n	8002ee2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ee2:	4a34      	ldr	r2, [pc, #208]	@ (8002fb4 <HAL_GPIO_Init+0x354>)
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ee8:	4b32      	ldr	r3, [pc, #200]	@ (8002fb4 <HAL_GPIO_Init+0x354>)
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	43db      	mvns	r3, r3
 8002ef2:	69ba      	ldr	r2, [r7, #24]
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d003      	beq.n	8002f0c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002f04:	69ba      	ldr	r2, [r7, #24]
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f0c:	4a29      	ldr	r2, [pc, #164]	@ (8002fb4 <HAL_GPIO_Init+0x354>)
 8002f0e:	69bb      	ldr	r3, [r7, #24]
 8002f10:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f12:	4b28      	ldr	r3, [pc, #160]	@ (8002fb4 <HAL_GPIO_Init+0x354>)
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	43db      	mvns	r3, r3
 8002f1c:	69ba      	ldr	r2, [r7, #24]
 8002f1e:	4013      	ands	r3, r2
 8002f20:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d003      	beq.n	8002f36 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002f2e:	69ba      	ldr	r2, [r7, #24]
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	4313      	orrs	r3, r2
 8002f34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f36:	4a1f      	ldr	r2, [pc, #124]	@ (8002fb4 <HAL_GPIO_Init+0x354>)
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f3c:	4b1d      	ldr	r3, [pc, #116]	@ (8002fb4 <HAL_GPIO_Init+0x354>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	43db      	mvns	r3, r3
 8002f46:	69ba      	ldr	r2, [r7, #24]
 8002f48:	4013      	ands	r3, r2
 8002f4a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d003      	beq.n	8002f60 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002f58:	69ba      	ldr	r2, [r7, #24]
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f60:	4a14      	ldr	r2, [pc, #80]	@ (8002fb4 <HAL_GPIO_Init+0x354>)
 8002f62:	69bb      	ldr	r3, [r7, #24]
 8002f64:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	3301      	adds	r3, #1
 8002f6a:	61fb      	str	r3, [r7, #28]
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	2b0f      	cmp	r3, #15
 8002f70:	f67f ae86 	bls.w	8002c80 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002f74:	bf00      	nop
 8002f76:	bf00      	nop
 8002f78:	3724      	adds	r7, #36	@ 0x24
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	40023800 	.word	0x40023800
 8002f88:	40013800 	.word	0x40013800
 8002f8c:	40020000 	.word	0x40020000
 8002f90:	40020400 	.word	0x40020400
 8002f94:	40020800 	.word	0x40020800
 8002f98:	40020c00 	.word	0x40020c00
 8002f9c:	40021000 	.word	0x40021000
 8002fa0:	40021400 	.word	0x40021400
 8002fa4:	40021800 	.word	0x40021800
 8002fa8:	40021c00 	.word	0x40021c00
 8002fac:	40022000 	.word	0x40022000
 8002fb0:	40022400 	.word	0x40022400
 8002fb4:	40013c00 	.word	0x40013c00

08002fb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	460b      	mov	r3, r1
 8002fc2:	807b      	strh	r3, [r7, #2]
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002fc8:	787b      	ldrb	r3, [r7, #1]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d003      	beq.n	8002fd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fce:	887a      	ldrh	r2, [r7, #2]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002fd4:	e003      	b.n	8002fde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002fd6:	887b      	ldrh	r3, [r7, #2]
 8002fd8:	041a      	lsls	r2, r3, #16
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	619a      	str	r2, [r3, #24]
}
 8002fde:	bf00      	nop
 8002fe0:	370c      	adds	r7, #12
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
	...

08002fec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b082      	sub	sp, #8
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002ff6:	4b08      	ldr	r3, [pc, #32]	@ (8003018 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ff8:	695a      	ldr	r2, [r3, #20]
 8002ffa:	88fb      	ldrh	r3, [r7, #6]
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d006      	beq.n	8003010 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003002:	4a05      	ldr	r2, [pc, #20]	@ (8003018 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003004:	88fb      	ldrh	r3, [r7, #6]
 8003006:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003008:	88fb      	ldrh	r3, [r7, #6]
 800300a:	4618      	mov	r0, r3
 800300c:	f7fe fb0e 	bl	800162c <HAL_GPIO_EXTI_Callback>
  }
}
 8003010:	bf00      	nop
 8003012:	3708      	adds	r7, #8
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	40013c00 	.word	0x40013c00

0800301c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d101      	bne.n	800302e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e08b      	b.n	8003146 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003034:	b2db      	uxtb	r3, r3
 8003036:	2b00      	cmp	r3, #0
 8003038:	d106      	bne.n	8003048 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f7fe f9de 	bl	8001404 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2224      	movs	r2, #36	@ 0x24
 800304c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f022 0201 	bic.w	r2, r2, #1
 800305e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	685a      	ldr	r2, [r3, #4]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800306c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689a      	ldr	r2, [r3, #8]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800307c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	2b01      	cmp	r3, #1
 8003084:	d107      	bne.n	8003096 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	689a      	ldr	r2, [r3, #8]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003092:	609a      	str	r2, [r3, #8]
 8003094:	e006      	b.n	80030a4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	689a      	ldr	r2, [r3, #8]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80030a2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d108      	bne.n	80030be <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	685a      	ldr	r2, [r3, #4]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80030ba:	605a      	str	r2, [r3, #4]
 80030bc:	e007      	b.n	80030ce <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	685a      	ldr	r2, [r3, #4]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030cc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	6859      	ldr	r1, [r3, #4]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	4b1d      	ldr	r3, [pc, #116]	@ (8003150 <HAL_I2C_Init+0x134>)
 80030da:	430b      	orrs	r3, r1
 80030dc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	68da      	ldr	r2, [r3, #12]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80030ec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	691a      	ldr	r2, [r3, #16]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	695b      	ldr	r3, [r3, #20]
 80030f6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	699b      	ldr	r3, [r3, #24]
 80030fe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	430a      	orrs	r2, r1
 8003106:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	69d9      	ldr	r1, [r3, #28]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a1a      	ldr	r2, [r3, #32]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	430a      	orrs	r2, r1
 8003116:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f042 0201 	orr.w	r2, r2, #1
 8003126:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2220      	movs	r2, #32
 8003132:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003144:	2300      	movs	r3, #0
}
 8003146:	4618      	mov	r0, r3
 8003148:	3708      	adds	r7, #8
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	02008000 	.word	0x02008000

08003154 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003154:	b480      	push	{r7}
 8003156:	b083      	sub	sp, #12
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003164:	b2db      	uxtb	r3, r3
 8003166:	2b20      	cmp	r3, #32
 8003168:	d138      	bne.n	80031dc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003170:	2b01      	cmp	r3, #1
 8003172:	d101      	bne.n	8003178 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003174:	2302      	movs	r3, #2
 8003176:	e032      	b.n	80031de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2201      	movs	r2, #1
 800317c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2224      	movs	r2, #36	@ 0x24
 8003184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f022 0201 	bic.w	r2, r2, #1
 8003196:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80031a6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	6819      	ldr	r1, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	683a      	ldr	r2, [r7, #0]
 80031b4:	430a      	orrs	r2, r1
 80031b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f042 0201 	orr.w	r2, r2, #1
 80031c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2220      	movs	r2, #32
 80031cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80031d8:	2300      	movs	r3, #0
 80031da:	e000      	b.n	80031de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80031dc:	2302      	movs	r3, #2
  }
}
 80031de:	4618      	mov	r0, r3
 80031e0:	370c      	adds	r7, #12
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr

080031ea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80031ea:	b480      	push	{r7}
 80031ec:	b085      	sub	sp, #20
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	6078      	str	r0, [r7, #4]
 80031f2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	2b20      	cmp	r3, #32
 80031fe:	d139      	bne.n	8003274 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003206:	2b01      	cmp	r3, #1
 8003208:	d101      	bne.n	800320e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800320a:	2302      	movs	r3, #2
 800320c:	e033      	b.n	8003276 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2201      	movs	r2, #1
 8003212:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2224      	movs	r2, #36	@ 0x24
 800321a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f022 0201 	bic.w	r2, r2, #1
 800322c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800323c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	021b      	lsls	r3, r3, #8
 8003242:	68fa      	ldr	r2, [r7, #12]
 8003244:	4313      	orrs	r3, r2
 8003246:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68fa      	ldr	r2, [r7, #12]
 800324e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f042 0201 	orr.w	r2, r2, #1
 800325e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2220      	movs	r2, #32
 8003264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003270:	2300      	movs	r3, #0
 8003272:	e000      	b.n	8003276 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003274:	2302      	movs	r3, #2
  }
}
 8003276:	4618      	mov	r0, r3
 8003278:	3714      	adds	r7, #20
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr

08003282 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003282:	b580      	push	{r7, lr}
 8003284:	b086      	sub	sp, #24
 8003286:	af02      	add	r7, sp, #8
 8003288:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d101      	bne.n	8003294 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e108      	b.n	80034a6 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d106      	bne.n	80032b4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2200      	movs	r2, #0
 80032aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f7fe ff52 	bl	8002158 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2203      	movs	r2, #3
 80032b8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032c2:	d102      	bne.n	80032ca <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2200      	movs	r2, #0
 80032c8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f003 fc0e 	bl	8006af0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6818      	ldr	r0, [r3, #0]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	7c1a      	ldrb	r2, [r3, #16]
 80032dc:	f88d 2000 	strb.w	r2, [sp]
 80032e0:	3304      	adds	r3, #4
 80032e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80032e4:	f003 fbaa 	bl	8006a3c <USB_CoreInit>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d005      	beq.n	80032fa <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2202      	movs	r2, #2
 80032f2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e0d5      	b.n	80034a6 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2100      	movs	r1, #0
 8003300:	4618      	mov	r0, r3
 8003302:	f003 fc06 	bl	8006b12 <USB_SetCurrentMode>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	d005      	beq.n	8003318 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2202      	movs	r2, #2
 8003310:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e0c6      	b.n	80034a6 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003318:	2300      	movs	r3, #0
 800331a:	73fb      	strb	r3, [r7, #15]
 800331c:	e04a      	b.n	80033b4 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800331e:	7bfa      	ldrb	r2, [r7, #15]
 8003320:	6879      	ldr	r1, [r7, #4]
 8003322:	4613      	mov	r3, r2
 8003324:	00db      	lsls	r3, r3, #3
 8003326:	4413      	add	r3, r2
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	440b      	add	r3, r1
 800332c:	3315      	adds	r3, #21
 800332e:	2201      	movs	r2, #1
 8003330:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003332:	7bfa      	ldrb	r2, [r7, #15]
 8003334:	6879      	ldr	r1, [r7, #4]
 8003336:	4613      	mov	r3, r2
 8003338:	00db      	lsls	r3, r3, #3
 800333a:	4413      	add	r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	440b      	add	r3, r1
 8003340:	3314      	adds	r3, #20
 8003342:	7bfa      	ldrb	r2, [r7, #15]
 8003344:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003346:	7bfa      	ldrb	r2, [r7, #15]
 8003348:	7bfb      	ldrb	r3, [r7, #15]
 800334a:	b298      	uxth	r0, r3
 800334c:	6879      	ldr	r1, [r7, #4]
 800334e:	4613      	mov	r3, r2
 8003350:	00db      	lsls	r3, r3, #3
 8003352:	4413      	add	r3, r2
 8003354:	009b      	lsls	r3, r3, #2
 8003356:	440b      	add	r3, r1
 8003358:	332e      	adds	r3, #46	@ 0x2e
 800335a:	4602      	mov	r2, r0
 800335c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800335e:	7bfa      	ldrb	r2, [r7, #15]
 8003360:	6879      	ldr	r1, [r7, #4]
 8003362:	4613      	mov	r3, r2
 8003364:	00db      	lsls	r3, r3, #3
 8003366:	4413      	add	r3, r2
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	440b      	add	r3, r1
 800336c:	3318      	adds	r3, #24
 800336e:	2200      	movs	r2, #0
 8003370:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003372:	7bfa      	ldrb	r2, [r7, #15]
 8003374:	6879      	ldr	r1, [r7, #4]
 8003376:	4613      	mov	r3, r2
 8003378:	00db      	lsls	r3, r3, #3
 800337a:	4413      	add	r3, r2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	440b      	add	r3, r1
 8003380:	331c      	adds	r3, #28
 8003382:	2200      	movs	r2, #0
 8003384:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003386:	7bfa      	ldrb	r2, [r7, #15]
 8003388:	6879      	ldr	r1, [r7, #4]
 800338a:	4613      	mov	r3, r2
 800338c:	00db      	lsls	r3, r3, #3
 800338e:	4413      	add	r3, r2
 8003390:	009b      	lsls	r3, r3, #2
 8003392:	440b      	add	r3, r1
 8003394:	3320      	adds	r3, #32
 8003396:	2200      	movs	r2, #0
 8003398:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800339a:	7bfa      	ldrb	r2, [r7, #15]
 800339c:	6879      	ldr	r1, [r7, #4]
 800339e:	4613      	mov	r3, r2
 80033a0:	00db      	lsls	r3, r3, #3
 80033a2:	4413      	add	r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	440b      	add	r3, r1
 80033a8:	3324      	adds	r3, #36	@ 0x24
 80033aa:	2200      	movs	r2, #0
 80033ac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033ae:	7bfb      	ldrb	r3, [r7, #15]
 80033b0:	3301      	adds	r3, #1
 80033b2:	73fb      	strb	r3, [r7, #15]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	791b      	ldrb	r3, [r3, #4]
 80033b8:	7bfa      	ldrb	r2, [r7, #15]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d3af      	bcc.n	800331e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033be:	2300      	movs	r3, #0
 80033c0:	73fb      	strb	r3, [r7, #15]
 80033c2:	e044      	b.n	800344e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80033c4:	7bfa      	ldrb	r2, [r7, #15]
 80033c6:	6879      	ldr	r1, [r7, #4]
 80033c8:	4613      	mov	r3, r2
 80033ca:	00db      	lsls	r3, r3, #3
 80033cc:	4413      	add	r3, r2
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	440b      	add	r3, r1
 80033d2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80033d6:	2200      	movs	r2, #0
 80033d8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80033da:	7bfa      	ldrb	r2, [r7, #15]
 80033dc:	6879      	ldr	r1, [r7, #4]
 80033de:	4613      	mov	r3, r2
 80033e0:	00db      	lsls	r3, r3, #3
 80033e2:	4413      	add	r3, r2
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	440b      	add	r3, r1
 80033e8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80033ec:	7bfa      	ldrb	r2, [r7, #15]
 80033ee:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80033f0:	7bfa      	ldrb	r2, [r7, #15]
 80033f2:	6879      	ldr	r1, [r7, #4]
 80033f4:	4613      	mov	r3, r2
 80033f6:	00db      	lsls	r3, r3, #3
 80033f8:	4413      	add	r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	440b      	add	r3, r1
 80033fe:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003402:	2200      	movs	r2, #0
 8003404:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003406:	7bfa      	ldrb	r2, [r7, #15]
 8003408:	6879      	ldr	r1, [r7, #4]
 800340a:	4613      	mov	r3, r2
 800340c:	00db      	lsls	r3, r3, #3
 800340e:	4413      	add	r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	440b      	add	r3, r1
 8003414:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003418:	2200      	movs	r2, #0
 800341a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800341c:	7bfa      	ldrb	r2, [r7, #15]
 800341e:	6879      	ldr	r1, [r7, #4]
 8003420:	4613      	mov	r3, r2
 8003422:	00db      	lsls	r3, r3, #3
 8003424:	4413      	add	r3, r2
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	440b      	add	r3, r1
 800342a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800342e:	2200      	movs	r2, #0
 8003430:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003432:	7bfa      	ldrb	r2, [r7, #15]
 8003434:	6879      	ldr	r1, [r7, #4]
 8003436:	4613      	mov	r3, r2
 8003438:	00db      	lsls	r3, r3, #3
 800343a:	4413      	add	r3, r2
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	440b      	add	r3, r1
 8003440:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003444:	2200      	movs	r2, #0
 8003446:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003448:	7bfb      	ldrb	r3, [r7, #15]
 800344a:	3301      	adds	r3, #1
 800344c:	73fb      	strb	r3, [r7, #15]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	791b      	ldrb	r3, [r3, #4]
 8003452:	7bfa      	ldrb	r2, [r7, #15]
 8003454:	429a      	cmp	r2, r3
 8003456:	d3b5      	bcc.n	80033c4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6818      	ldr	r0, [r3, #0]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	7c1a      	ldrb	r2, [r3, #16]
 8003460:	f88d 2000 	strb.w	r2, [sp]
 8003464:	3304      	adds	r3, #4
 8003466:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003468:	f003 fba0 	bl	8006bac <USB_DevInit>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d005      	beq.n	800347e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2202      	movs	r2, #2
 8003476:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e013      	b.n	80034a6 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2200      	movs	r2, #0
 8003482:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	7b1b      	ldrb	r3, [r3, #12]
 8003490:	2b01      	cmp	r3, #1
 8003492:	d102      	bne.n	800349a <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	f000 f80b 	bl	80034b0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4618      	mov	r0, r3
 80034a0:	f003 fd5b 	bl	8006f5a <USB_DevDisconnect>

  return HAL_OK;
 80034a4:	2300      	movs	r3, #0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3710      	adds	r7, #16
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
	...

080034b0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b085      	sub	sp, #20
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2201      	movs	r2, #1
 80034c2:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	699b      	ldr	r3, [r3, #24]
 80034d2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80034de:	4b05      	ldr	r3, [pc, #20]	@ (80034f4 <HAL_PCDEx_ActivateLPM+0x44>)
 80034e0:	4313      	orrs	r3, r2
 80034e2:	68fa      	ldr	r2, [r7, #12]
 80034e4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80034e6:	2300      	movs	r3, #0
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3714      	adds	r7, #20
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr
 80034f4:	10000003 	.word	0x10000003

080034f8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80034f8:	b480      	push	{r7}
 80034fa:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034fc:	4b05      	ldr	r3, [pc, #20]	@ (8003514 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a04      	ldr	r2, [pc, #16]	@ (8003514 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003502:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003506:	6013      	str	r3, [r2, #0]
}
 8003508:	bf00      	nop
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	40007000 	.word	0x40007000

08003518 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b086      	sub	sp, #24
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003520:	2300      	movs	r3, #0
 8003522:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d101      	bne.n	800352e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e291      	b.n	8003a52 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	2b00      	cmp	r3, #0
 8003538:	f000 8087 	beq.w	800364a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800353c:	4b96      	ldr	r3, [pc, #600]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	f003 030c 	and.w	r3, r3, #12
 8003544:	2b04      	cmp	r3, #4
 8003546:	d00c      	beq.n	8003562 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003548:	4b93      	ldr	r3, [pc, #588]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	f003 030c 	and.w	r3, r3, #12
 8003550:	2b08      	cmp	r3, #8
 8003552:	d112      	bne.n	800357a <HAL_RCC_OscConfig+0x62>
 8003554:	4b90      	ldr	r3, [pc, #576]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800355c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003560:	d10b      	bne.n	800357a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003562:	4b8d      	ldr	r3, [pc, #564]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d06c      	beq.n	8003648 <HAL_RCC_OscConfig+0x130>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d168      	bne.n	8003648 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e26b      	b.n	8003a52 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003582:	d106      	bne.n	8003592 <HAL_RCC_OscConfig+0x7a>
 8003584:	4b84      	ldr	r3, [pc, #528]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a83      	ldr	r2, [pc, #524]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 800358a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800358e:	6013      	str	r3, [r2, #0]
 8003590:	e02e      	b.n	80035f0 <HAL_RCC_OscConfig+0xd8>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d10c      	bne.n	80035b4 <HAL_RCC_OscConfig+0x9c>
 800359a:	4b7f      	ldr	r3, [pc, #508]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a7e      	ldr	r2, [pc, #504]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 80035a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035a4:	6013      	str	r3, [r2, #0]
 80035a6:	4b7c      	ldr	r3, [pc, #496]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a7b      	ldr	r2, [pc, #492]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 80035ac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035b0:	6013      	str	r3, [r2, #0]
 80035b2:	e01d      	b.n	80035f0 <HAL_RCC_OscConfig+0xd8>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035bc:	d10c      	bne.n	80035d8 <HAL_RCC_OscConfig+0xc0>
 80035be:	4b76      	ldr	r3, [pc, #472]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a75      	ldr	r2, [pc, #468]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 80035c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035c8:	6013      	str	r3, [r2, #0]
 80035ca:	4b73      	ldr	r3, [pc, #460]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a72      	ldr	r2, [pc, #456]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 80035d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035d4:	6013      	str	r3, [r2, #0]
 80035d6:	e00b      	b.n	80035f0 <HAL_RCC_OscConfig+0xd8>
 80035d8:	4b6f      	ldr	r3, [pc, #444]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a6e      	ldr	r2, [pc, #440]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 80035de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035e2:	6013      	str	r3, [r2, #0]
 80035e4:	4b6c      	ldr	r3, [pc, #432]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a6b      	ldr	r2, [pc, #428]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 80035ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d013      	beq.n	8003620 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035f8:	f7fe fea2 	bl	8002340 <HAL_GetTick>
 80035fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035fe:	e008      	b.n	8003612 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003600:	f7fe fe9e 	bl	8002340 <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	2b64      	cmp	r3, #100	@ 0x64
 800360c:	d901      	bls.n	8003612 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	e21f      	b.n	8003a52 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003612:	4b61      	ldr	r3, [pc, #388]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d0f0      	beq.n	8003600 <HAL_RCC_OscConfig+0xe8>
 800361e:	e014      	b.n	800364a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003620:	f7fe fe8e 	bl	8002340 <HAL_GetTick>
 8003624:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003626:	e008      	b.n	800363a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003628:	f7fe fe8a 	bl	8002340 <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	2b64      	cmp	r3, #100	@ 0x64
 8003634:	d901      	bls.n	800363a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e20b      	b.n	8003a52 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800363a:	4b57      	ldr	r3, [pc, #348]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003642:	2b00      	cmp	r3, #0
 8003644:	d1f0      	bne.n	8003628 <HAL_RCC_OscConfig+0x110>
 8003646:	e000      	b.n	800364a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003648:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	2b00      	cmp	r3, #0
 8003654:	d069      	beq.n	800372a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003656:	4b50      	ldr	r3, [pc, #320]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	f003 030c 	and.w	r3, r3, #12
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00b      	beq.n	800367a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003662:	4b4d      	ldr	r3, [pc, #308]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	f003 030c 	and.w	r3, r3, #12
 800366a:	2b08      	cmp	r3, #8
 800366c:	d11c      	bne.n	80036a8 <HAL_RCC_OscConfig+0x190>
 800366e:	4b4a      	ldr	r3, [pc, #296]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d116      	bne.n	80036a8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800367a:	4b47      	ldr	r3, [pc, #284]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 0302 	and.w	r3, r3, #2
 8003682:	2b00      	cmp	r3, #0
 8003684:	d005      	beq.n	8003692 <HAL_RCC_OscConfig+0x17a>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	68db      	ldr	r3, [r3, #12]
 800368a:	2b01      	cmp	r3, #1
 800368c:	d001      	beq.n	8003692 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e1df      	b.n	8003a52 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003692:	4b41      	ldr	r3, [pc, #260]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	691b      	ldr	r3, [r3, #16]
 800369e:	00db      	lsls	r3, r3, #3
 80036a0:	493d      	ldr	r1, [pc, #244]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036a6:	e040      	b.n	800372a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d023      	beq.n	80036f8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036b0:	4b39      	ldr	r3, [pc, #228]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a38      	ldr	r2, [pc, #224]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 80036b6:	f043 0301 	orr.w	r3, r3, #1
 80036ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036bc:	f7fe fe40 	bl	8002340 <HAL_GetTick>
 80036c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036c2:	e008      	b.n	80036d6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036c4:	f7fe fe3c 	bl	8002340 <HAL_GetTick>
 80036c8:	4602      	mov	r2, r0
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	1ad3      	subs	r3, r2, r3
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d901      	bls.n	80036d6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80036d2:	2303      	movs	r3, #3
 80036d4:	e1bd      	b.n	8003a52 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036d6:	4b30      	ldr	r3, [pc, #192]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 0302 	and.w	r3, r3, #2
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d0f0      	beq.n	80036c4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036e2:	4b2d      	ldr	r3, [pc, #180]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	691b      	ldr	r3, [r3, #16]
 80036ee:	00db      	lsls	r3, r3, #3
 80036f0:	4929      	ldr	r1, [pc, #164]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 80036f2:	4313      	orrs	r3, r2
 80036f4:	600b      	str	r3, [r1, #0]
 80036f6:	e018      	b.n	800372a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036f8:	4b27      	ldr	r3, [pc, #156]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a26      	ldr	r2, [pc, #152]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 80036fe:	f023 0301 	bic.w	r3, r3, #1
 8003702:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003704:	f7fe fe1c 	bl	8002340 <HAL_GetTick>
 8003708:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800370a:	e008      	b.n	800371e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800370c:	f7fe fe18 	bl	8002340 <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	2b02      	cmp	r3, #2
 8003718:	d901      	bls.n	800371e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e199      	b.n	8003a52 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800371e:	4b1e      	ldr	r3, [pc, #120]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b00      	cmp	r3, #0
 8003728:	d1f0      	bne.n	800370c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0308 	and.w	r3, r3, #8
 8003732:	2b00      	cmp	r3, #0
 8003734:	d038      	beq.n	80037a8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	695b      	ldr	r3, [r3, #20]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d019      	beq.n	8003772 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800373e:	4b16      	ldr	r3, [pc, #88]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 8003740:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003742:	4a15      	ldr	r2, [pc, #84]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 8003744:	f043 0301 	orr.w	r3, r3, #1
 8003748:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800374a:	f7fe fdf9 	bl	8002340 <HAL_GetTick>
 800374e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003750:	e008      	b.n	8003764 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003752:	f7fe fdf5 	bl	8002340 <HAL_GetTick>
 8003756:	4602      	mov	r2, r0
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	1ad3      	subs	r3, r2, r3
 800375c:	2b02      	cmp	r3, #2
 800375e:	d901      	bls.n	8003764 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003760:	2303      	movs	r3, #3
 8003762:	e176      	b.n	8003a52 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003764:	4b0c      	ldr	r3, [pc, #48]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 8003766:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003768:	f003 0302 	and.w	r3, r3, #2
 800376c:	2b00      	cmp	r3, #0
 800376e:	d0f0      	beq.n	8003752 <HAL_RCC_OscConfig+0x23a>
 8003770:	e01a      	b.n	80037a8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003772:	4b09      	ldr	r3, [pc, #36]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 8003774:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003776:	4a08      	ldr	r2, [pc, #32]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 8003778:	f023 0301 	bic.w	r3, r3, #1
 800377c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800377e:	f7fe fddf 	bl	8002340 <HAL_GetTick>
 8003782:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003784:	e00a      	b.n	800379c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003786:	f7fe fddb 	bl	8002340 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b02      	cmp	r3, #2
 8003792:	d903      	bls.n	800379c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e15c      	b.n	8003a52 <HAL_RCC_OscConfig+0x53a>
 8003798:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800379c:	4b91      	ldr	r3, [pc, #580]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 800379e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037a0:	f003 0302 	and.w	r3, r3, #2
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d1ee      	bne.n	8003786 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 0304 	and.w	r3, r3, #4
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	f000 80a4 	beq.w	80038fe <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037b6:	4b8b      	ldr	r3, [pc, #556]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 80037b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d10d      	bne.n	80037de <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80037c2:	4b88      	ldr	r3, [pc, #544]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 80037c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c6:	4a87      	ldr	r2, [pc, #540]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 80037c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80037ce:	4b85      	ldr	r3, [pc, #532]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 80037d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037d6:	60bb      	str	r3, [r7, #8]
 80037d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037da:	2301      	movs	r3, #1
 80037dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037de:	4b82      	ldr	r3, [pc, #520]	@ (80039e8 <HAL_RCC_OscConfig+0x4d0>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d118      	bne.n	800381c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80037ea:	4b7f      	ldr	r3, [pc, #508]	@ (80039e8 <HAL_RCC_OscConfig+0x4d0>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a7e      	ldr	r2, [pc, #504]	@ (80039e8 <HAL_RCC_OscConfig+0x4d0>)
 80037f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037f6:	f7fe fda3 	bl	8002340 <HAL_GetTick>
 80037fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037fc:	e008      	b.n	8003810 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037fe:	f7fe fd9f 	bl	8002340 <HAL_GetTick>
 8003802:	4602      	mov	r2, r0
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	2b64      	cmp	r3, #100	@ 0x64
 800380a:	d901      	bls.n	8003810 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800380c:	2303      	movs	r3, #3
 800380e:	e120      	b.n	8003a52 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003810:	4b75      	ldr	r3, [pc, #468]	@ (80039e8 <HAL_RCC_OscConfig+0x4d0>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003818:	2b00      	cmp	r3, #0
 800381a:	d0f0      	beq.n	80037fe <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	2b01      	cmp	r3, #1
 8003822:	d106      	bne.n	8003832 <HAL_RCC_OscConfig+0x31a>
 8003824:	4b6f      	ldr	r3, [pc, #444]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 8003826:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003828:	4a6e      	ldr	r2, [pc, #440]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 800382a:	f043 0301 	orr.w	r3, r3, #1
 800382e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003830:	e02d      	b.n	800388e <HAL_RCC_OscConfig+0x376>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d10c      	bne.n	8003854 <HAL_RCC_OscConfig+0x33c>
 800383a:	4b6a      	ldr	r3, [pc, #424]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 800383c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800383e:	4a69      	ldr	r2, [pc, #420]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 8003840:	f023 0301 	bic.w	r3, r3, #1
 8003844:	6713      	str	r3, [r2, #112]	@ 0x70
 8003846:	4b67      	ldr	r3, [pc, #412]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 8003848:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800384a:	4a66      	ldr	r2, [pc, #408]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 800384c:	f023 0304 	bic.w	r3, r3, #4
 8003850:	6713      	str	r3, [r2, #112]	@ 0x70
 8003852:	e01c      	b.n	800388e <HAL_RCC_OscConfig+0x376>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	2b05      	cmp	r3, #5
 800385a:	d10c      	bne.n	8003876 <HAL_RCC_OscConfig+0x35e>
 800385c:	4b61      	ldr	r3, [pc, #388]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 800385e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003860:	4a60      	ldr	r2, [pc, #384]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 8003862:	f043 0304 	orr.w	r3, r3, #4
 8003866:	6713      	str	r3, [r2, #112]	@ 0x70
 8003868:	4b5e      	ldr	r3, [pc, #376]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 800386a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800386c:	4a5d      	ldr	r2, [pc, #372]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 800386e:	f043 0301 	orr.w	r3, r3, #1
 8003872:	6713      	str	r3, [r2, #112]	@ 0x70
 8003874:	e00b      	b.n	800388e <HAL_RCC_OscConfig+0x376>
 8003876:	4b5b      	ldr	r3, [pc, #364]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 8003878:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800387a:	4a5a      	ldr	r2, [pc, #360]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 800387c:	f023 0301 	bic.w	r3, r3, #1
 8003880:	6713      	str	r3, [r2, #112]	@ 0x70
 8003882:	4b58      	ldr	r3, [pc, #352]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 8003884:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003886:	4a57      	ldr	r2, [pc, #348]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 8003888:	f023 0304 	bic.w	r3, r3, #4
 800388c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d015      	beq.n	80038c2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003896:	f7fe fd53 	bl	8002340 <HAL_GetTick>
 800389a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800389c:	e00a      	b.n	80038b4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800389e:	f7fe fd4f 	bl	8002340 <HAL_GetTick>
 80038a2:	4602      	mov	r2, r0
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d901      	bls.n	80038b4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80038b0:	2303      	movs	r3, #3
 80038b2:	e0ce      	b.n	8003a52 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038b4:	4b4b      	ldr	r3, [pc, #300]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 80038b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038b8:	f003 0302 	and.w	r3, r3, #2
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d0ee      	beq.n	800389e <HAL_RCC_OscConfig+0x386>
 80038c0:	e014      	b.n	80038ec <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c2:	f7fe fd3d 	bl	8002340 <HAL_GetTick>
 80038c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038c8:	e00a      	b.n	80038e0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038ca:	f7fe fd39 	bl	8002340 <HAL_GetTick>
 80038ce:	4602      	mov	r2, r0
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038d8:	4293      	cmp	r3, r2
 80038da:	d901      	bls.n	80038e0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e0b8      	b.n	8003a52 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038e0:	4b40      	ldr	r3, [pc, #256]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 80038e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038e4:	f003 0302 	and.w	r3, r3, #2
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d1ee      	bne.n	80038ca <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80038ec:	7dfb      	ldrb	r3, [r7, #23]
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d105      	bne.n	80038fe <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038f2:	4b3c      	ldr	r3, [pc, #240]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 80038f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f6:	4a3b      	ldr	r2, [pc, #236]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 80038f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038fc:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	2b00      	cmp	r3, #0
 8003904:	f000 80a4 	beq.w	8003a50 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003908:	4b36      	ldr	r3, [pc, #216]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	f003 030c 	and.w	r3, r3, #12
 8003910:	2b08      	cmp	r3, #8
 8003912:	d06b      	beq.n	80039ec <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	699b      	ldr	r3, [r3, #24]
 8003918:	2b02      	cmp	r3, #2
 800391a:	d149      	bne.n	80039b0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800391c:	4b31      	ldr	r3, [pc, #196]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a30      	ldr	r2, [pc, #192]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 8003922:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003926:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003928:	f7fe fd0a 	bl	8002340 <HAL_GetTick>
 800392c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800392e:	e008      	b.n	8003942 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003930:	f7fe fd06 	bl	8002340 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b02      	cmp	r3, #2
 800393c:	d901      	bls.n	8003942 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e087      	b.n	8003a52 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003942:	4b28      	ldr	r3, [pc, #160]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d1f0      	bne.n	8003930 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	69da      	ldr	r2, [r3, #28]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6a1b      	ldr	r3, [r3, #32]
 8003956:	431a      	orrs	r2, r3
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395c:	019b      	lsls	r3, r3, #6
 800395e:	431a      	orrs	r2, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003964:	085b      	lsrs	r3, r3, #1
 8003966:	3b01      	subs	r3, #1
 8003968:	041b      	lsls	r3, r3, #16
 800396a:	431a      	orrs	r2, r3
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003970:	061b      	lsls	r3, r3, #24
 8003972:	4313      	orrs	r3, r2
 8003974:	4a1b      	ldr	r2, [pc, #108]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 8003976:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800397a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800397c:	4b19      	ldr	r3, [pc, #100]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a18      	ldr	r2, [pc, #96]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 8003982:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003986:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003988:	f7fe fcda 	bl	8002340 <HAL_GetTick>
 800398c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800398e:	e008      	b.n	80039a2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003990:	f7fe fcd6 	bl	8002340 <HAL_GetTick>
 8003994:	4602      	mov	r2, r0
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	2b02      	cmp	r3, #2
 800399c:	d901      	bls.n	80039a2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e057      	b.n	8003a52 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039a2:	4b10      	ldr	r3, [pc, #64]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d0f0      	beq.n	8003990 <HAL_RCC_OscConfig+0x478>
 80039ae:	e04f      	b.n	8003a50 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039b0:	4b0c      	ldr	r3, [pc, #48]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a0b      	ldr	r2, [pc, #44]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 80039b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039bc:	f7fe fcc0 	bl	8002340 <HAL_GetTick>
 80039c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039c2:	e008      	b.n	80039d6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039c4:	f7fe fcbc 	bl	8002340 <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	2b02      	cmp	r3, #2
 80039d0:	d901      	bls.n	80039d6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e03d      	b.n	8003a52 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039d6:	4b03      	ldr	r3, [pc, #12]	@ (80039e4 <HAL_RCC_OscConfig+0x4cc>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1f0      	bne.n	80039c4 <HAL_RCC_OscConfig+0x4ac>
 80039e2:	e035      	b.n	8003a50 <HAL_RCC_OscConfig+0x538>
 80039e4:	40023800 	.word	0x40023800
 80039e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80039ec:	4b1b      	ldr	r3, [pc, #108]	@ (8003a5c <HAL_RCC_OscConfig+0x544>)
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	699b      	ldr	r3, [r3, #24]
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d028      	beq.n	8003a4c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d121      	bne.n	8003a4c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d11a      	bne.n	8003a4c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a22:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d111      	bne.n	8003a4c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a32:	085b      	lsrs	r3, r3, #1
 8003a34:	3b01      	subs	r3, #1
 8003a36:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d107      	bne.n	8003a4c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a46:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d001      	beq.n	8003a50 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e000      	b.n	8003a52 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003a50:	2300      	movs	r3, #0
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3718      	adds	r7, #24
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	40023800 	.word	0x40023800

08003a60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d101      	bne.n	8003a78 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e0d0      	b.n	8003c1a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a78:	4b6a      	ldr	r3, [pc, #424]	@ (8003c24 <HAL_RCC_ClockConfig+0x1c4>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 030f 	and.w	r3, r3, #15
 8003a80:	683a      	ldr	r2, [r7, #0]
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d910      	bls.n	8003aa8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a86:	4b67      	ldr	r3, [pc, #412]	@ (8003c24 <HAL_RCC_ClockConfig+0x1c4>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f023 020f 	bic.w	r2, r3, #15
 8003a8e:	4965      	ldr	r1, [pc, #404]	@ (8003c24 <HAL_RCC_ClockConfig+0x1c4>)
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a96:	4b63      	ldr	r3, [pc, #396]	@ (8003c24 <HAL_RCC_ClockConfig+0x1c4>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 030f 	and.w	r3, r3, #15
 8003a9e:	683a      	ldr	r2, [r7, #0]
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d001      	beq.n	8003aa8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e0b8      	b.n	8003c1a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 0302 	and.w	r3, r3, #2
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d020      	beq.n	8003af6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0304 	and.w	r3, r3, #4
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d005      	beq.n	8003acc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ac0:	4b59      	ldr	r3, [pc, #356]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c8>)
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	4a58      	ldr	r2, [pc, #352]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c8>)
 8003ac6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003aca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0308 	and.w	r3, r3, #8
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d005      	beq.n	8003ae4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ad8:	4b53      	ldr	r3, [pc, #332]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c8>)
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	4a52      	ldr	r2, [pc, #328]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c8>)
 8003ade:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003ae2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ae4:	4b50      	ldr	r3, [pc, #320]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c8>)
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	494d      	ldr	r1, [pc, #308]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c8>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0301 	and.w	r3, r3, #1
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d040      	beq.n	8003b84 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d107      	bne.n	8003b1a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b0a:	4b47      	ldr	r3, [pc, #284]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c8>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d115      	bne.n	8003b42 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e07f      	b.n	8003c1a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	d107      	bne.n	8003b32 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b22:	4b41      	ldr	r3, [pc, #260]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c8>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d109      	bne.n	8003b42 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e073      	b.n	8003c1a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b32:	4b3d      	ldr	r3, [pc, #244]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c8>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0302 	and.w	r3, r3, #2
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e06b      	b.n	8003c1a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b42:	4b39      	ldr	r3, [pc, #228]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c8>)
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	f023 0203 	bic.w	r2, r3, #3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	4936      	ldr	r1, [pc, #216]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c8>)
 8003b50:	4313      	orrs	r3, r2
 8003b52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b54:	f7fe fbf4 	bl	8002340 <HAL_GetTick>
 8003b58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b5a:	e00a      	b.n	8003b72 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b5c:	f7fe fbf0 	bl	8002340 <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d901      	bls.n	8003b72 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e053      	b.n	8003c1a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b72:	4b2d      	ldr	r3, [pc, #180]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c8>)
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f003 020c 	and.w	r2, r3, #12
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d1eb      	bne.n	8003b5c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b84:	4b27      	ldr	r3, [pc, #156]	@ (8003c24 <HAL_RCC_ClockConfig+0x1c4>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 030f 	and.w	r3, r3, #15
 8003b8c:	683a      	ldr	r2, [r7, #0]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d210      	bcs.n	8003bb4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b92:	4b24      	ldr	r3, [pc, #144]	@ (8003c24 <HAL_RCC_ClockConfig+0x1c4>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f023 020f 	bic.w	r2, r3, #15
 8003b9a:	4922      	ldr	r1, [pc, #136]	@ (8003c24 <HAL_RCC_ClockConfig+0x1c4>)
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ba2:	4b20      	ldr	r3, [pc, #128]	@ (8003c24 <HAL_RCC_ClockConfig+0x1c4>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 030f 	and.w	r3, r3, #15
 8003baa:	683a      	ldr	r2, [r7, #0]
 8003bac:	429a      	cmp	r2, r3
 8003bae:	d001      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e032      	b.n	8003c1a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0304 	and.w	r3, r3, #4
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d008      	beq.n	8003bd2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bc0:	4b19      	ldr	r3, [pc, #100]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c8>)
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	4916      	ldr	r1, [pc, #88]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c8>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f003 0308 	and.w	r3, r3, #8
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d009      	beq.n	8003bf2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003bde:	4b12      	ldr	r3, [pc, #72]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c8>)
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	691b      	ldr	r3, [r3, #16]
 8003bea:	00db      	lsls	r3, r3, #3
 8003bec:	490e      	ldr	r1, [pc, #56]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c8>)
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003bf2:	f000 f821 	bl	8003c38 <HAL_RCC_GetSysClockFreq>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	4b0b      	ldr	r3, [pc, #44]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c8>)
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	091b      	lsrs	r3, r3, #4
 8003bfe:	f003 030f 	and.w	r3, r3, #15
 8003c02:	490a      	ldr	r1, [pc, #40]	@ (8003c2c <HAL_RCC_ClockConfig+0x1cc>)
 8003c04:	5ccb      	ldrb	r3, [r1, r3]
 8003c06:	fa22 f303 	lsr.w	r3, r2, r3
 8003c0a:	4a09      	ldr	r2, [pc, #36]	@ (8003c30 <HAL_RCC_ClockConfig+0x1d0>)
 8003c0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003c0e:	4b09      	ldr	r3, [pc, #36]	@ (8003c34 <HAL_RCC_ClockConfig+0x1d4>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7fe fb50 	bl	80022b8 <HAL_InitTick>

  return HAL_OK;
 8003c18:	2300      	movs	r3, #0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3710      	adds	r7, #16
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	bf00      	nop
 8003c24:	40023c00 	.word	0x40023c00
 8003c28:	40023800 	.word	0x40023800
 8003c2c:	0800b710 	.word	0x0800b710
 8003c30:	20000030 	.word	0x20000030
 8003c34:	20000034 	.word	0x20000034

08003c38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c3c:	b094      	sub	sp, #80	@ 0x50
 8003c3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003c40:	2300      	movs	r3, #0
 8003c42:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c44:	2300      	movs	r3, #0
 8003c46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c48:	2300      	movs	r3, #0
 8003c4a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c50:	4b79      	ldr	r3, [pc, #484]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	f003 030c 	and.w	r3, r3, #12
 8003c58:	2b08      	cmp	r3, #8
 8003c5a:	d00d      	beq.n	8003c78 <HAL_RCC_GetSysClockFreq+0x40>
 8003c5c:	2b08      	cmp	r3, #8
 8003c5e:	f200 80e1 	bhi.w	8003e24 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d002      	beq.n	8003c6c <HAL_RCC_GetSysClockFreq+0x34>
 8003c66:	2b04      	cmp	r3, #4
 8003c68:	d003      	beq.n	8003c72 <HAL_RCC_GetSysClockFreq+0x3a>
 8003c6a:	e0db      	b.n	8003e24 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c6c:	4b73      	ldr	r3, [pc, #460]	@ (8003e3c <HAL_RCC_GetSysClockFreq+0x204>)
 8003c6e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003c70:	e0db      	b.n	8003e2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c72:	4b73      	ldr	r3, [pc, #460]	@ (8003e40 <HAL_RCC_GetSysClockFreq+0x208>)
 8003c74:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003c76:	e0d8      	b.n	8003e2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c78:	4b6f      	ldr	r3, [pc, #444]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c80:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003c82:	4b6d      	ldr	r3, [pc, #436]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d063      	beq.n	8003d56 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c8e:	4b6a      	ldr	r3, [pc, #424]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	099b      	lsrs	r3, r3, #6
 8003c94:	2200      	movs	r2, #0
 8003c96:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c98:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ca0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ca6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003caa:	4622      	mov	r2, r4
 8003cac:	462b      	mov	r3, r5
 8003cae:	f04f 0000 	mov.w	r0, #0
 8003cb2:	f04f 0100 	mov.w	r1, #0
 8003cb6:	0159      	lsls	r1, r3, #5
 8003cb8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cbc:	0150      	lsls	r0, r2, #5
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	460b      	mov	r3, r1
 8003cc2:	4621      	mov	r1, r4
 8003cc4:	1a51      	subs	r1, r2, r1
 8003cc6:	6139      	str	r1, [r7, #16]
 8003cc8:	4629      	mov	r1, r5
 8003cca:	eb63 0301 	sbc.w	r3, r3, r1
 8003cce:	617b      	str	r3, [r7, #20]
 8003cd0:	f04f 0200 	mov.w	r2, #0
 8003cd4:	f04f 0300 	mov.w	r3, #0
 8003cd8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003cdc:	4659      	mov	r1, fp
 8003cde:	018b      	lsls	r3, r1, #6
 8003ce0:	4651      	mov	r1, sl
 8003ce2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ce6:	4651      	mov	r1, sl
 8003ce8:	018a      	lsls	r2, r1, #6
 8003cea:	4651      	mov	r1, sl
 8003cec:	ebb2 0801 	subs.w	r8, r2, r1
 8003cf0:	4659      	mov	r1, fp
 8003cf2:	eb63 0901 	sbc.w	r9, r3, r1
 8003cf6:	f04f 0200 	mov.w	r2, #0
 8003cfa:	f04f 0300 	mov.w	r3, #0
 8003cfe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d0a:	4690      	mov	r8, r2
 8003d0c:	4699      	mov	r9, r3
 8003d0e:	4623      	mov	r3, r4
 8003d10:	eb18 0303 	adds.w	r3, r8, r3
 8003d14:	60bb      	str	r3, [r7, #8]
 8003d16:	462b      	mov	r3, r5
 8003d18:	eb49 0303 	adc.w	r3, r9, r3
 8003d1c:	60fb      	str	r3, [r7, #12]
 8003d1e:	f04f 0200 	mov.w	r2, #0
 8003d22:	f04f 0300 	mov.w	r3, #0
 8003d26:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003d2a:	4629      	mov	r1, r5
 8003d2c:	024b      	lsls	r3, r1, #9
 8003d2e:	4621      	mov	r1, r4
 8003d30:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003d34:	4621      	mov	r1, r4
 8003d36:	024a      	lsls	r2, r1, #9
 8003d38:	4610      	mov	r0, r2
 8003d3a:	4619      	mov	r1, r3
 8003d3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d3e:	2200      	movs	r2, #0
 8003d40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d44:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003d48:	f7fc ffbe 	bl	8000cc8 <__aeabi_uldivmod>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	460b      	mov	r3, r1
 8003d50:	4613      	mov	r3, r2
 8003d52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d54:	e058      	b.n	8003e08 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d56:	4b38      	ldr	r3, [pc, #224]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	099b      	lsrs	r3, r3, #6
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	4618      	mov	r0, r3
 8003d60:	4611      	mov	r1, r2
 8003d62:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003d66:	623b      	str	r3, [r7, #32]
 8003d68:	2300      	movs	r3, #0
 8003d6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d6c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003d70:	4642      	mov	r2, r8
 8003d72:	464b      	mov	r3, r9
 8003d74:	f04f 0000 	mov.w	r0, #0
 8003d78:	f04f 0100 	mov.w	r1, #0
 8003d7c:	0159      	lsls	r1, r3, #5
 8003d7e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d82:	0150      	lsls	r0, r2, #5
 8003d84:	4602      	mov	r2, r0
 8003d86:	460b      	mov	r3, r1
 8003d88:	4641      	mov	r1, r8
 8003d8a:	ebb2 0a01 	subs.w	sl, r2, r1
 8003d8e:	4649      	mov	r1, r9
 8003d90:	eb63 0b01 	sbc.w	fp, r3, r1
 8003d94:	f04f 0200 	mov.w	r2, #0
 8003d98:	f04f 0300 	mov.w	r3, #0
 8003d9c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003da0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003da4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003da8:	ebb2 040a 	subs.w	r4, r2, sl
 8003dac:	eb63 050b 	sbc.w	r5, r3, fp
 8003db0:	f04f 0200 	mov.w	r2, #0
 8003db4:	f04f 0300 	mov.w	r3, #0
 8003db8:	00eb      	lsls	r3, r5, #3
 8003dba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003dbe:	00e2      	lsls	r2, r4, #3
 8003dc0:	4614      	mov	r4, r2
 8003dc2:	461d      	mov	r5, r3
 8003dc4:	4643      	mov	r3, r8
 8003dc6:	18e3      	adds	r3, r4, r3
 8003dc8:	603b      	str	r3, [r7, #0]
 8003dca:	464b      	mov	r3, r9
 8003dcc:	eb45 0303 	adc.w	r3, r5, r3
 8003dd0:	607b      	str	r3, [r7, #4]
 8003dd2:	f04f 0200 	mov.w	r2, #0
 8003dd6:	f04f 0300 	mov.w	r3, #0
 8003dda:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003dde:	4629      	mov	r1, r5
 8003de0:	028b      	lsls	r3, r1, #10
 8003de2:	4621      	mov	r1, r4
 8003de4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003de8:	4621      	mov	r1, r4
 8003dea:	028a      	lsls	r2, r1, #10
 8003dec:	4610      	mov	r0, r2
 8003dee:	4619      	mov	r1, r3
 8003df0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003df2:	2200      	movs	r2, #0
 8003df4:	61bb      	str	r3, [r7, #24]
 8003df6:	61fa      	str	r2, [r7, #28]
 8003df8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003dfc:	f7fc ff64 	bl	8000cc8 <__aeabi_uldivmod>
 8003e00:	4602      	mov	r2, r0
 8003e02:	460b      	mov	r3, r1
 8003e04:	4613      	mov	r3, r2
 8003e06:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003e08:	4b0b      	ldr	r3, [pc, #44]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	0c1b      	lsrs	r3, r3, #16
 8003e0e:	f003 0303 	and.w	r3, r3, #3
 8003e12:	3301      	adds	r3, #1
 8003e14:	005b      	lsls	r3, r3, #1
 8003e16:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003e18:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003e1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e20:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e22:	e002      	b.n	8003e2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e24:	4b05      	ldr	r3, [pc, #20]	@ (8003e3c <HAL_RCC_GetSysClockFreq+0x204>)
 8003e26:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3750      	adds	r7, #80	@ 0x50
 8003e30:	46bd      	mov	sp, r7
 8003e32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e36:	bf00      	nop
 8003e38:	40023800 	.word	0x40023800
 8003e3c:	00f42400 	.word	0x00f42400
 8003e40:	007a1200 	.word	0x007a1200

08003e44 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e44:	b480      	push	{r7}
 8003e46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e48:	4b03      	ldr	r3, [pc, #12]	@ (8003e58 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr
 8003e56:	bf00      	nop
 8003e58:	20000030 	.word	0x20000030

08003e5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e60:	f7ff fff0 	bl	8003e44 <HAL_RCC_GetHCLKFreq>
 8003e64:	4602      	mov	r2, r0
 8003e66:	4b05      	ldr	r3, [pc, #20]	@ (8003e7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	0a9b      	lsrs	r3, r3, #10
 8003e6c:	f003 0307 	and.w	r3, r3, #7
 8003e70:	4903      	ldr	r1, [pc, #12]	@ (8003e80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e72:	5ccb      	ldrb	r3, [r1, r3]
 8003e74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	40023800 	.word	0x40023800
 8003e80:	0800b720 	.word	0x0800b720

08003e84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e88:	f7ff ffdc 	bl	8003e44 <HAL_RCC_GetHCLKFreq>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	4b05      	ldr	r3, [pc, #20]	@ (8003ea4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	0b5b      	lsrs	r3, r3, #13
 8003e94:	f003 0307 	and.w	r3, r3, #7
 8003e98:	4903      	ldr	r1, [pc, #12]	@ (8003ea8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e9a:	5ccb      	ldrb	r3, [r1, r3]
 8003e9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	40023800 	.word	0x40023800
 8003ea8:	0800b720 	.word	0x0800b720

08003eac <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b088      	sub	sp, #32
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0301 	and.w	r3, r3, #1
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d012      	beq.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003ed4:	4b69      	ldr	r3, [pc, #420]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	4a68      	ldr	r2, [pc, #416]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003eda:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003ede:	6093      	str	r3, [r2, #8]
 8003ee0:	4b66      	ldr	r3, [pc, #408]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ee2:	689a      	ldr	r2, [r3, #8]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ee8:	4964      	ldr	r1, [pc, #400]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d101      	bne.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d017      	beq.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f06:	4b5d      	ldr	r3, [pc, #372]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f0c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f14:	4959      	ldr	r1, [pc, #356]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f16:	4313      	orrs	r3, r2
 8003f18:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f20:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f24:	d101      	bne.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003f26:	2301      	movs	r3, #1
 8003f28:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d101      	bne.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003f32:	2301      	movs	r3, #1
 8003f34:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d017      	beq.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003f42:	4b4e      	ldr	r3, [pc, #312]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f48:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f50:	494a      	ldr	r1, [pc, #296]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f52:	4313      	orrs	r3, r2
 8003f54:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f60:	d101      	bne.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003f62:	2301      	movs	r3, #1
 8003f64:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d001      	beq.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0320 	and.w	r3, r3, #32
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	f000 808b 	beq.w	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003f90:	4b3a      	ldr	r3, [pc, #232]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f94:	4a39      	ldr	r2, [pc, #228]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f9c:	4b37      	ldr	r3, [pc, #220]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fa4:	60bb      	str	r3, [r7, #8]
 8003fa6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003fa8:	4b35      	ldr	r3, [pc, #212]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a34      	ldr	r2, [pc, #208]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003fae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fb2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fb4:	f7fe f9c4 	bl	8002340 <HAL_GetTick>
 8003fb8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003fba:	e008      	b.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fbc:	f7fe f9c0 	bl	8002340 <HAL_GetTick>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	2b64      	cmp	r3, #100	@ 0x64
 8003fc8:	d901      	bls.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003fca:	2303      	movs	r3, #3
 8003fcc:	e357      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003fce:	4b2c      	ldr	r3, [pc, #176]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d0f0      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003fda:	4b28      	ldr	r3, [pc, #160]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fe2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d035      	beq.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ff2:	693a      	ldr	r2, [r7, #16]
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d02e      	beq.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ff8:	4b20      	ldr	r3, [pc, #128]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ffa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ffc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004000:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004002:	4b1e      	ldr	r3, [pc, #120]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004004:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004006:	4a1d      	ldr	r2, [pc, #116]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004008:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800400c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800400e:	4b1b      	ldr	r3, [pc, #108]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004010:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004012:	4a1a      	ldr	r2, [pc, #104]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004014:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004018:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800401a:	4a18      	ldr	r2, [pc, #96]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004020:	4b16      	ldr	r3, [pc, #88]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004022:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004024:	f003 0301 	and.w	r3, r3, #1
 8004028:	2b01      	cmp	r3, #1
 800402a:	d114      	bne.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800402c:	f7fe f988 	bl	8002340 <HAL_GetTick>
 8004030:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004032:	e00a      	b.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004034:	f7fe f984 	bl	8002340 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004042:	4293      	cmp	r3, r2
 8004044:	d901      	bls.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e319      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800404a:	4b0c      	ldr	r3, [pc, #48]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800404c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800404e:	f003 0302 	and.w	r3, r3, #2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d0ee      	beq.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800405a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800405e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004062:	d111      	bne.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004064:	4b05      	ldr	r3, [pc, #20]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004070:	4b04      	ldr	r3, [pc, #16]	@ (8004084 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004072:	400b      	ands	r3, r1
 8004074:	4901      	ldr	r1, [pc, #4]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004076:	4313      	orrs	r3, r2
 8004078:	608b      	str	r3, [r1, #8]
 800407a:	e00b      	b.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800407c:	40023800 	.word	0x40023800
 8004080:	40007000 	.word	0x40007000
 8004084:	0ffffcff 	.word	0x0ffffcff
 8004088:	4baa      	ldr	r3, [pc, #680]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	4aa9      	ldr	r2, [pc, #676]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800408e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004092:	6093      	str	r3, [r2, #8]
 8004094:	4ba7      	ldr	r3, [pc, #668]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004096:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800409c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040a0:	49a4      	ldr	r1, [pc, #656]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040a2:	4313      	orrs	r3, r2
 80040a4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0310 	and.w	r3, r3, #16
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d010      	beq.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80040b2:	4ba0      	ldr	r3, [pc, #640]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040b8:	4a9e      	ldr	r2, [pc, #632]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040be:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80040c2:	4b9c      	ldr	r3, [pc, #624]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040c4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040cc:	4999      	ldr	r1, [pc, #612]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040ce:	4313      	orrs	r3, r2
 80040d0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d00a      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80040e0:	4b94      	ldr	r3, [pc, #592]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040e6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80040ee:	4991      	ldr	r1, [pc, #580]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040f0:	4313      	orrs	r3, r2
 80040f2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d00a      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004102:	4b8c      	ldr	r3, [pc, #560]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004104:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004108:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004110:	4988      	ldr	r1, [pc, #544]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004112:	4313      	orrs	r3, r2
 8004114:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004120:	2b00      	cmp	r3, #0
 8004122:	d00a      	beq.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004124:	4b83      	ldr	r3, [pc, #524]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004126:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800412a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004132:	4980      	ldr	r1, [pc, #512]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004134:	4313      	orrs	r3, r2
 8004136:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d00a      	beq.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004146:	4b7b      	ldr	r3, [pc, #492]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004148:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800414c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004154:	4977      	ldr	r1, [pc, #476]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004156:	4313      	orrs	r3, r2
 8004158:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00a      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004168:	4b72      	ldr	r3, [pc, #456]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800416a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800416e:	f023 0203 	bic.w	r2, r3, #3
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004176:	496f      	ldr	r1, [pc, #444]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004178:	4313      	orrs	r3, r2
 800417a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004186:	2b00      	cmp	r3, #0
 8004188:	d00a      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800418a:	4b6a      	ldr	r3, [pc, #424]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800418c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004190:	f023 020c 	bic.w	r2, r3, #12
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004198:	4966      	ldr	r1, [pc, #408]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800419a:	4313      	orrs	r3, r2
 800419c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d00a      	beq.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80041ac:	4b61      	ldr	r3, [pc, #388]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80041ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041b2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041ba:	495e      	ldr	r1, [pc, #376]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80041bc:	4313      	orrs	r3, r2
 80041be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d00a      	beq.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80041ce:	4b59      	ldr	r3, [pc, #356]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80041d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041d4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041dc:	4955      	ldr	r1, [pc, #340]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80041de:	4313      	orrs	r3, r2
 80041e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d00a      	beq.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80041f0:	4b50      	ldr	r3, [pc, #320]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80041f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041f6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041fe:	494d      	ldr	r1, [pc, #308]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004200:	4313      	orrs	r3, r2
 8004202:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800420e:	2b00      	cmp	r3, #0
 8004210:	d00a      	beq.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004212:	4b48      	ldr	r3, [pc, #288]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004214:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004218:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004220:	4944      	ldr	r1, [pc, #272]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004222:	4313      	orrs	r3, r2
 8004224:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004230:	2b00      	cmp	r3, #0
 8004232:	d00a      	beq.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004234:	4b3f      	ldr	r3, [pc, #252]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800423a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004242:	493c      	ldr	r1, [pc, #240]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004244:	4313      	orrs	r3, r2
 8004246:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d00a      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004256:	4b37      	ldr	r3, [pc, #220]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004258:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800425c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004264:	4933      	ldr	r1, [pc, #204]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004266:	4313      	orrs	r3, r2
 8004268:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d00a      	beq.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004278:	4b2e      	ldr	r3, [pc, #184]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800427a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800427e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004286:	492b      	ldr	r1, [pc, #172]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004288:	4313      	orrs	r3, r2
 800428a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d011      	beq.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800429a:	4b26      	ldr	r3, [pc, #152]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800429c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042a0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80042a8:	4922      	ldr	r1, [pc, #136]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042aa:	4313      	orrs	r3, r2
 80042ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80042b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042b8:	d101      	bne.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80042ba:	2301      	movs	r3, #1
 80042bc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0308 	and.w	r3, r3, #8
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d001      	beq.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80042ca:	2301      	movs	r3, #1
 80042cc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00a      	beq.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80042da:	4b16      	ldr	r3, [pc, #88]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042e0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042e8:	4912      	ldr	r1, [pc, #72]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042ea:	4313      	orrs	r3, r2
 80042ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d00b      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80042fc:	4b0d      	ldr	r3, [pc, #52]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004302:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800430c:	4909      	ldr	r1, [pc, #36]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800430e:	4313      	orrs	r3, r2
 8004310:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	2b01      	cmp	r3, #1
 8004318:	d006      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004322:	2b00      	cmp	r3, #0
 8004324:	f000 80d9 	beq.w	80044da <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004328:	4b02      	ldr	r3, [pc, #8]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a01      	ldr	r2, [pc, #4]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800432e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004332:	e001      	b.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004334:	40023800 	.word	0x40023800
 8004338:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800433a:	f7fe f801 	bl	8002340 <HAL_GetTick>
 800433e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004340:	e008      	b.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004342:	f7fd fffd 	bl	8002340 <HAL_GetTick>
 8004346:	4602      	mov	r2, r0
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	2b64      	cmp	r3, #100	@ 0x64
 800434e:	d901      	bls.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004350:	2303      	movs	r3, #3
 8004352:	e194      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004354:	4b6c      	ldr	r3, [pc, #432]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800435c:	2b00      	cmp	r3, #0
 800435e:	d1f0      	bne.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f003 0301 	and.w	r3, r3, #1
 8004368:	2b00      	cmp	r3, #0
 800436a:	d021      	beq.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004370:	2b00      	cmp	r3, #0
 8004372:	d11d      	bne.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004374:	4b64      	ldr	r3, [pc, #400]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004376:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800437a:	0c1b      	lsrs	r3, r3, #16
 800437c:	f003 0303 	and.w	r3, r3, #3
 8004380:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004382:	4b61      	ldr	r3, [pc, #388]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004384:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004388:	0e1b      	lsrs	r3, r3, #24
 800438a:	f003 030f 	and.w	r3, r3, #15
 800438e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	019a      	lsls	r2, r3, #6
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	041b      	lsls	r3, r3, #16
 800439a:	431a      	orrs	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	061b      	lsls	r3, r3, #24
 80043a0:	431a      	orrs	r2, r3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	071b      	lsls	r3, r3, #28
 80043a8:	4957      	ldr	r1, [pc, #348]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043aa:	4313      	orrs	r3, r2
 80043ac:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d004      	beq.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043c4:	d00a      	beq.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d02e      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043da:	d129      	bne.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80043dc:	4b4a      	ldr	r3, [pc, #296]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043e2:	0c1b      	lsrs	r3, r3, #16
 80043e4:	f003 0303 	and.w	r3, r3, #3
 80043e8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80043ea:	4b47      	ldr	r3, [pc, #284]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043f0:	0f1b      	lsrs	r3, r3, #28
 80043f2:	f003 0307 	and.w	r3, r3, #7
 80043f6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	019a      	lsls	r2, r3, #6
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	041b      	lsls	r3, r3, #16
 8004402:	431a      	orrs	r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	68db      	ldr	r3, [r3, #12]
 8004408:	061b      	lsls	r3, r3, #24
 800440a:	431a      	orrs	r2, r3
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	071b      	lsls	r3, r3, #28
 8004410:	493d      	ldr	r1, [pc, #244]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004412:	4313      	orrs	r3, r2
 8004414:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004418:	4b3b      	ldr	r3, [pc, #236]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800441a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800441e:	f023 021f 	bic.w	r2, r3, #31
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004426:	3b01      	subs	r3, #1
 8004428:	4937      	ldr	r1, [pc, #220]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800442a:	4313      	orrs	r3, r2
 800442c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004438:	2b00      	cmp	r3, #0
 800443a:	d01d      	beq.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800443c:	4b32      	ldr	r3, [pc, #200]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800443e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004442:	0e1b      	lsrs	r3, r3, #24
 8004444:	f003 030f 	and.w	r3, r3, #15
 8004448:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800444a:	4b2f      	ldr	r3, [pc, #188]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800444c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004450:	0f1b      	lsrs	r3, r3, #28
 8004452:	f003 0307 	and.w	r3, r3, #7
 8004456:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	019a      	lsls	r2, r3, #6
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	691b      	ldr	r3, [r3, #16]
 8004462:	041b      	lsls	r3, r3, #16
 8004464:	431a      	orrs	r2, r3
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	061b      	lsls	r3, r3, #24
 800446a:	431a      	orrs	r2, r3
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	071b      	lsls	r3, r3, #28
 8004470:	4925      	ldr	r1, [pc, #148]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004472:	4313      	orrs	r3, r2
 8004474:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004480:	2b00      	cmp	r3, #0
 8004482:	d011      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	019a      	lsls	r2, r3, #6
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	691b      	ldr	r3, [r3, #16]
 800448e:	041b      	lsls	r3, r3, #16
 8004490:	431a      	orrs	r2, r3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	061b      	lsls	r3, r3, #24
 8004498:	431a      	orrs	r2, r3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	071b      	lsls	r3, r3, #28
 80044a0:	4919      	ldr	r1, [pc, #100]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80044a8:	4b17      	ldr	r3, [pc, #92]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a16      	ldr	r2, [pc, #88]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80044b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044b4:	f7fd ff44 	bl	8002340 <HAL_GetTick>
 80044b8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80044ba:	e008      	b.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80044bc:	f7fd ff40 	bl	8002340 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	2b64      	cmp	r3, #100	@ 0x64
 80044c8:	d901      	bls.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e0d7      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80044ce:	4b0e      	ldr	r3, [pc, #56]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d0f0      	beq.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	2b01      	cmp	r3, #1
 80044de:	f040 80cd 	bne.w	800467c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80044e2:	4b09      	ldr	r3, [pc, #36]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a08      	ldr	r2, [pc, #32]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044ee:	f7fd ff27 	bl	8002340 <HAL_GetTick>
 80044f2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80044f4:	e00a      	b.n	800450c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80044f6:	f7fd ff23 	bl	8002340 <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	2b64      	cmp	r3, #100	@ 0x64
 8004502:	d903      	bls.n	800450c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004504:	2303      	movs	r3, #3
 8004506:	e0ba      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004508:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800450c:	4b5e      	ldr	r3, [pc, #376]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004514:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004518:	d0ed      	beq.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d003      	beq.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800452a:	2b00      	cmp	r3, #0
 800452c:	d009      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004536:	2b00      	cmp	r3, #0
 8004538:	d02e      	beq.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800453e:	2b00      	cmp	r3, #0
 8004540:	d12a      	bne.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004542:	4b51      	ldr	r3, [pc, #324]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004544:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004548:	0c1b      	lsrs	r3, r3, #16
 800454a:	f003 0303 	and.w	r3, r3, #3
 800454e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004550:	4b4d      	ldr	r3, [pc, #308]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004552:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004556:	0f1b      	lsrs	r3, r3, #28
 8004558:	f003 0307 	and.w	r3, r3, #7
 800455c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	695b      	ldr	r3, [r3, #20]
 8004562:	019a      	lsls	r2, r3, #6
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	041b      	lsls	r3, r3, #16
 8004568:	431a      	orrs	r2, r3
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	699b      	ldr	r3, [r3, #24]
 800456e:	061b      	lsls	r3, r3, #24
 8004570:	431a      	orrs	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	071b      	lsls	r3, r3, #28
 8004576:	4944      	ldr	r1, [pc, #272]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004578:	4313      	orrs	r3, r2
 800457a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800457e:	4b42      	ldr	r3, [pc, #264]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004580:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004584:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800458c:	3b01      	subs	r3, #1
 800458e:	021b      	lsls	r3, r3, #8
 8004590:	493d      	ldr	r1, [pc, #244]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004592:	4313      	orrs	r3, r2
 8004594:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d022      	beq.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045ac:	d11d      	bne.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80045ae:	4b36      	ldr	r3, [pc, #216]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80045b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045b4:	0e1b      	lsrs	r3, r3, #24
 80045b6:	f003 030f 	and.w	r3, r3, #15
 80045ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80045bc:	4b32      	ldr	r3, [pc, #200]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80045be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045c2:	0f1b      	lsrs	r3, r3, #28
 80045c4:	f003 0307 	and.w	r3, r3, #7
 80045c8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	695b      	ldr	r3, [r3, #20]
 80045ce:	019a      	lsls	r2, r3, #6
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a1b      	ldr	r3, [r3, #32]
 80045d4:	041b      	lsls	r3, r3, #16
 80045d6:	431a      	orrs	r2, r3
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	061b      	lsls	r3, r3, #24
 80045dc:	431a      	orrs	r2, r3
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	071b      	lsls	r3, r3, #28
 80045e2:	4929      	ldr	r1, [pc, #164]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80045e4:	4313      	orrs	r3, r2
 80045e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f003 0308 	and.w	r3, r3, #8
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d028      	beq.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80045f6:	4b24      	ldr	r3, [pc, #144]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80045f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045fc:	0e1b      	lsrs	r3, r3, #24
 80045fe:	f003 030f 	and.w	r3, r3, #15
 8004602:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004604:	4b20      	ldr	r3, [pc, #128]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004606:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800460a:	0c1b      	lsrs	r3, r3, #16
 800460c:	f003 0303 	and.w	r3, r3, #3
 8004610:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	695b      	ldr	r3, [r3, #20]
 8004616:	019a      	lsls	r2, r3, #6
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	041b      	lsls	r3, r3, #16
 800461c:	431a      	orrs	r2, r3
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	061b      	lsls	r3, r3, #24
 8004622:	431a      	orrs	r2, r3
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	69db      	ldr	r3, [r3, #28]
 8004628:	071b      	lsls	r3, r3, #28
 800462a:	4917      	ldr	r1, [pc, #92]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800462c:	4313      	orrs	r3, r2
 800462e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004632:	4b15      	ldr	r3, [pc, #84]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004634:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004638:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004640:	4911      	ldr	r1, [pc, #68]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004642:	4313      	orrs	r3, r2
 8004644:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004648:	4b0f      	ldr	r3, [pc, #60]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a0e      	ldr	r2, [pc, #56]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800464e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004652:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004654:	f7fd fe74 	bl	8002340 <HAL_GetTick>
 8004658:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800465a:	e008      	b.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800465c:	f7fd fe70 	bl	8002340 <HAL_GetTick>
 8004660:	4602      	mov	r2, r0
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	1ad3      	subs	r3, r2, r3
 8004666:	2b64      	cmp	r3, #100	@ 0x64
 8004668:	d901      	bls.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800466a:	2303      	movs	r3, #3
 800466c:	e007      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800466e:	4b06      	ldr	r3, [pc, #24]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004676:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800467a:	d1ef      	bne.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800467c:	2300      	movs	r3, #0
}
 800467e:	4618      	mov	r0, r3
 8004680:	3720      	adds	r7, #32
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}
 8004686:	bf00      	nop
 8004688:	40023800 	.word	0x40023800

0800468c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b082      	sub	sp, #8
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d101      	bne.n	800469e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e049      	b.n	8004732 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d106      	bne.n	80046b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f7fd fbd6 	bl	8001e64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2202      	movs	r2, #2
 80046bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	3304      	adds	r3, #4
 80046c8:	4619      	mov	r1, r3
 80046ca:	4610      	mov	r0, r2
 80046cc:	f000 ffa0 	bl	8005610 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	3708      	adds	r7, #8
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
	...

0800473c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800473c:	b480      	push	{r7}
 800473e:	b085      	sub	sp, #20
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800474a:	b2db      	uxtb	r3, r3
 800474c:	2b01      	cmp	r3, #1
 800474e:	d001      	beq.n	8004754 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e054      	b.n	80047fe <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2202      	movs	r2, #2
 8004758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	68da      	ldr	r2, [r3, #12]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f042 0201 	orr.w	r2, r2, #1
 800476a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a26      	ldr	r2, [pc, #152]	@ (800480c <HAL_TIM_Base_Start_IT+0xd0>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d022      	beq.n	80047bc <HAL_TIM_Base_Start_IT+0x80>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800477e:	d01d      	beq.n	80047bc <HAL_TIM_Base_Start_IT+0x80>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a22      	ldr	r2, [pc, #136]	@ (8004810 <HAL_TIM_Base_Start_IT+0xd4>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d018      	beq.n	80047bc <HAL_TIM_Base_Start_IT+0x80>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a21      	ldr	r2, [pc, #132]	@ (8004814 <HAL_TIM_Base_Start_IT+0xd8>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d013      	beq.n	80047bc <HAL_TIM_Base_Start_IT+0x80>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a1f      	ldr	r2, [pc, #124]	@ (8004818 <HAL_TIM_Base_Start_IT+0xdc>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d00e      	beq.n	80047bc <HAL_TIM_Base_Start_IT+0x80>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a1e      	ldr	r2, [pc, #120]	@ (800481c <HAL_TIM_Base_Start_IT+0xe0>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d009      	beq.n	80047bc <HAL_TIM_Base_Start_IT+0x80>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a1c      	ldr	r2, [pc, #112]	@ (8004820 <HAL_TIM_Base_Start_IT+0xe4>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d004      	beq.n	80047bc <HAL_TIM_Base_Start_IT+0x80>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a1b      	ldr	r2, [pc, #108]	@ (8004824 <HAL_TIM_Base_Start_IT+0xe8>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d115      	bne.n	80047e8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	689a      	ldr	r2, [r3, #8]
 80047c2:	4b19      	ldr	r3, [pc, #100]	@ (8004828 <HAL_TIM_Base_Start_IT+0xec>)
 80047c4:	4013      	ands	r3, r2
 80047c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2b06      	cmp	r3, #6
 80047cc:	d015      	beq.n	80047fa <HAL_TIM_Base_Start_IT+0xbe>
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047d4:	d011      	beq.n	80047fa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f042 0201 	orr.w	r2, r2, #1
 80047e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047e6:	e008      	b.n	80047fa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f042 0201 	orr.w	r2, r2, #1
 80047f6:	601a      	str	r2, [r3, #0]
 80047f8:	e000      	b.n	80047fc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047fa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80047fc:	2300      	movs	r3, #0
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3714      	adds	r7, #20
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr
 800480a:	bf00      	nop
 800480c:	40010000 	.word	0x40010000
 8004810:	40000400 	.word	0x40000400
 8004814:	40000800 	.word	0x40000800
 8004818:	40000c00 	.word	0x40000c00
 800481c:	40010400 	.word	0x40010400
 8004820:	40014000 	.word	0x40014000
 8004824:	40001800 	.word	0x40001800
 8004828:	00010007 	.word	0x00010007

0800482c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b082      	sub	sp, #8
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d101      	bne.n	800483e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	e049      	b.n	80048d2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004844:	b2db      	uxtb	r3, r3
 8004846:	2b00      	cmp	r3, #0
 8004848:	d106      	bne.n	8004858 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f000 f841 	bl	80048da <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2202      	movs	r2, #2
 800485c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	3304      	adds	r3, #4
 8004868:	4619      	mov	r1, r3
 800486a:	4610      	mov	r0, r2
 800486c:	f000 fed0 	bl	8005610 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2201      	movs	r2, #1
 8004884:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2201      	movs	r2, #1
 800488c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2201      	movs	r2, #1
 800489c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2201      	movs	r2, #1
 80048ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2201      	movs	r2, #1
 80048b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2201      	movs	r2, #1
 80048bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2201      	movs	r2, #1
 80048cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80048d0:	2300      	movs	r3, #0
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3708      	adds	r7, #8
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}

080048da <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80048da:	b480      	push	{r7}
 80048dc:	b083      	sub	sp, #12
 80048de:	af00      	add	r7, sp, #0
 80048e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80048e2:	bf00      	nop
 80048e4:	370c      	adds	r7, #12
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr
	...

080048f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b084      	sub	sp, #16
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d109      	bne.n	8004914 <HAL_TIM_PWM_Start+0x24>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004906:	b2db      	uxtb	r3, r3
 8004908:	2b01      	cmp	r3, #1
 800490a:	bf14      	ite	ne
 800490c:	2301      	movne	r3, #1
 800490e:	2300      	moveq	r3, #0
 8004910:	b2db      	uxtb	r3, r3
 8004912:	e03c      	b.n	800498e <HAL_TIM_PWM_Start+0x9e>
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	2b04      	cmp	r3, #4
 8004918:	d109      	bne.n	800492e <HAL_TIM_PWM_Start+0x3e>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004920:	b2db      	uxtb	r3, r3
 8004922:	2b01      	cmp	r3, #1
 8004924:	bf14      	ite	ne
 8004926:	2301      	movne	r3, #1
 8004928:	2300      	moveq	r3, #0
 800492a:	b2db      	uxtb	r3, r3
 800492c:	e02f      	b.n	800498e <HAL_TIM_PWM_Start+0x9e>
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	2b08      	cmp	r3, #8
 8004932:	d109      	bne.n	8004948 <HAL_TIM_PWM_Start+0x58>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800493a:	b2db      	uxtb	r3, r3
 800493c:	2b01      	cmp	r3, #1
 800493e:	bf14      	ite	ne
 8004940:	2301      	movne	r3, #1
 8004942:	2300      	moveq	r3, #0
 8004944:	b2db      	uxtb	r3, r3
 8004946:	e022      	b.n	800498e <HAL_TIM_PWM_Start+0x9e>
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	2b0c      	cmp	r3, #12
 800494c:	d109      	bne.n	8004962 <HAL_TIM_PWM_Start+0x72>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004954:	b2db      	uxtb	r3, r3
 8004956:	2b01      	cmp	r3, #1
 8004958:	bf14      	ite	ne
 800495a:	2301      	movne	r3, #1
 800495c:	2300      	moveq	r3, #0
 800495e:	b2db      	uxtb	r3, r3
 8004960:	e015      	b.n	800498e <HAL_TIM_PWM_Start+0x9e>
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	2b10      	cmp	r3, #16
 8004966:	d109      	bne.n	800497c <HAL_TIM_PWM_Start+0x8c>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800496e:	b2db      	uxtb	r3, r3
 8004970:	2b01      	cmp	r3, #1
 8004972:	bf14      	ite	ne
 8004974:	2301      	movne	r3, #1
 8004976:	2300      	moveq	r3, #0
 8004978:	b2db      	uxtb	r3, r3
 800497a:	e008      	b.n	800498e <HAL_TIM_PWM_Start+0x9e>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004982:	b2db      	uxtb	r3, r3
 8004984:	2b01      	cmp	r3, #1
 8004986:	bf14      	ite	ne
 8004988:	2301      	movne	r3, #1
 800498a:	2300      	moveq	r3, #0
 800498c:	b2db      	uxtb	r3, r3
 800498e:	2b00      	cmp	r3, #0
 8004990:	d001      	beq.n	8004996 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e092      	b.n	8004abc <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d104      	bne.n	80049a6 <HAL_TIM_PWM_Start+0xb6>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2202      	movs	r2, #2
 80049a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049a4:	e023      	b.n	80049ee <HAL_TIM_PWM_Start+0xfe>
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	2b04      	cmp	r3, #4
 80049aa:	d104      	bne.n	80049b6 <HAL_TIM_PWM_Start+0xc6>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2202      	movs	r2, #2
 80049b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049b4:	e01b      	b.n	80049ee <HAL_TIM_PWM_Start+0xfe>
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	2b08      	cmp	r3, #8
 80049ba:	d104      	bne.n	80049c6 <HAL_TIM_PWM_Start+0xd6>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2202      	movs	r2, #2
 80049c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049c4:	e013      	b.n	80049ee <HAL_TIM_PWM_Start+0xfe>
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	2b0c      	cmp	r3, #12
 80049ca:	d104      	bne.n	80049d6 <HAL_TIM_PWM_Start+0xe6>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2202      	movs	r2, #2
 80049d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80049d4:	e00b      	b.n	80049ee <HAL_TIM_PWM_Start+0xfe>
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	2b10      	cmp	r3, #16
 80049da:	d104      	bne.n	80049e6 <HAL_TIM_PWM_Start+0xf6>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2202      	movs	r2, #2
 80049e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049e4:	e003      	b.n	80049ee <HAL_TIM_PWM_Start+0xfe>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2202      	movs	r2, #2
 80049ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	2201      	movs	r2, #1
 80049f4:	6839      	ldr	r1, [r7, #0]
 80049f6:	4618      	mov	r0, r3
 80049f8:	f001 fad2 	bl	8005fa0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a30      	ldr	r2, [pc, #192]	@ (8004ac4 <HAL_TIM_PWM_Start+0x1d4>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d004      	beq.n	8004a10 <HAL_TIM_PWM_Start+0x120>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a2f      	ldr	r2, [pc, #188]	@ (8004ac8 <HAL_TIM_PWM_Start+0x1d8>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d101      	bne.n	8004a14 <HAL_TIM_PWM_Start+0x124>
 8004a10:	2301      	movs	r3, #1
 8004a12:	e000      	b.n	8004a16 <HAL_TIM_PWM_Start+0x126>
 8004a14:	2300      	movs	r3, #0
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d007      	beq.n	8004a2a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a28:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a25      	ldr	r2, [pc, #148]	@ (8004ac4 <HAL_TIM_PWM_Start+0x1d4>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d022      	beq.n	8004a7a <HAL_TIM_PWM_Start+0x18a>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a3c:	d01d      	beq.n	8004a7a <HAL_TIM_PWM_Start+0x18a>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a22      	ldr	r2, [pc, #136]	@ (8004acc <HAL_TIM_PWM_Start+0x1dc>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d018      	beq.n	8004a7a <HAL_TIM_PWM_Start+0x18a>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a20      	ldr	r2, [pc, #128]	@ (8004ad0 <HAL_TIM_PWM_Start+0x1e0>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d013      	beq.n	8004a7a <HAL_TIM_PWM_Start+0x18a>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a1f      	ldr	r2, [pc, #124]	@ (8004ad4 <HAL_TIM_PWM_Start+0x1e4>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d00e      	beq.n	8004a7a <HAL_TIM_PWM_Start+0x18a>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a19      	ldr	r2, [pc, #100]	@ (8004ac8 <HAL_TIM_PWM_Start+0x1d8>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d009      	beq.n	8004a7a <HAL_TIM_PWM_Start+0x18a>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a1b      	ldr	r2, [pc, #108]	@ (8004ad8 <HAL_TIM_PWM_Start+0x1e8>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d004      	beq.n	8004a7a <HAL_TIM_PWM_Start+0x18a>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a19      	ldr	r2, [pc, #100]	@ (8004adc <HAL_TIM_PWM_Start+0x1ec>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d115      	bne.n	8004aa6 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	689a      	ldr	r2, [r3, #8]
 8004a80:	4b17      	ldr	r3, [pc, #92]	@ (8004ae0 <HAL_TIM_PWM_Start+0x1f0>)
 8004a82:	4013      	ands	r3, r2
 8004a84:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2b06      	cmp	r3, #6
 8004a8a:	d015      	beq.n	8004ab8 <HAL_TIM_PWM_Start+0x1c8>
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a92:	d011      	beq.n	8004ab8 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f042 0201 	orr.w	r2, r2, #1
 8004aa2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aa4:	e008      	b.n	8004ab8 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f042 0201 	orr.w	r2, r2, #1
 8004ab4:	601a      	str	r2, [r3, #0]
 8004ab6:	e000      	b.n	8004aba <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ab8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004aba:	2300      	movs	r3, #0
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	3710      	adds	r7, #16
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	40010000 	.word	0x40010000
 8004ac8:	40010400 	.word	0x40010400
 8004acc:	40000400 	.word	0x40000400
 8004ad0:	40000800 	.word	0x40000800
 8004ad4:	40000c00 	.word	0x40000c00
 8004ad8:	40014000 	.word	0x40014000
 8004adc:	40001800 	.word	0x40001800
 8004ae0:	00010007 	.word	0x00010007

08004ae4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b082      	sub	sp, #8
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d101      	bne.n	8004af6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e049      	b.n	8004b8a <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d106      	bne.n	8004b10 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f000 f841 	bl	8004b92 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2202      	movs	r2, #2
 8004b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	3304      	adds	r3, #4
 8004b20:	4619      	mov	r1, r3
 8004b22:	4610      	mov	r0, r2
 8004b24:	f000 fd74 	bl	8005610 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2201      	movs	r2, #1
 8004b34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2201      	movs	r2, #1
 8004b44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2201      	movs	r2, #1
 8004b54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2201      	movs	r2, #1
 8004b64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2201      	movs	r2, #1
 8004b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b88:	2300      	movs	r3, #0
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3708      	adds	r7, #8
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}

08004b92 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004b92:	b480      	push	{r7}
 8004b94:	b083      	sub	sp, #12
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004b9a:	bf00      	nop
 8004b9c:	370c      	adds	r7, #12
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr
	...

08004ba8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b084      	sub	sp, #16
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d104      	bne.n	8004bc6 <HAL_TIM_IC_Start_IT+0x1e>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	e023      	b.n	8004c0e <HAL_TIM_IC_Start_IT+0x66>
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	2b04      	cmp	r3, #4
 8004bca:	d104      	bne.n	8004bd6 <HAL_TIM_IC_Start_IT+0x2e>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	e01b      	b.n	8004c0e <HAL_TIM_IC_Start_IT+0x66>
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	2b08      	cmp	r3, #8
 8004bda:	d104      	bne.n	8004be6 <HAL_TIM_IC_Start_IT+0x3e>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	e013      	b.n	8004c0e <HAL_TIM_IC_Start_IT+0x66>
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	2b0c      	cmp	r3, #12
 8004bea:	d104      	bne.n	8004bf6 <HAL_TIM_IC_Start_IT+0x4e>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bf2:	b2db      	uxtb	r3, r3
 8004bf4:	e00b      	b.n	8004c0e <HAL_TIM_IC_Start_IT+0x66>
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	2b10      	cmp	r3, #16
 8004bfa:	d104      	bne.n	8004c06 <HAL_TIM_IC_Start_IT+0x5e>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	e003      	b.n	8004c0e <HAL_TIM_IC_Start_IT+0x66>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004c0c:	b2db      	uxtb	r3, r3
 8004c0e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d104      	bne.n	8004c20 <HAL_TIM_IC_Start_IT+0x78>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	e013      	b.n	8004c48 <HAL_TIM_IC_Start_IT+0xa0>
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	2b04      	cmp	r3, #4
 8004c24:	d104      	bne.n	8004c30 <HAL_TIM_IC_Start_IT+0x88>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	e00b      	b.n	8004c48 <HAL_TIM_IC_Start_IT+0xa0>
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	2b08      	cmp	r3, #8
 8004c34:	d104      	bne.n	8004c40 <HAL_TIM_IC_Start_IT+0x98>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	e003      	b.n	8004c48 <HAL_TIM_IC_Start_IT+0xa0>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c4a:	7bbb      	ldrb	r3, [r7, #14]
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d102      	bne.n	8004c56 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004c50:	7b7b      	ldrb	r3, [r7, #13]
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d001      	beq.n	8004c5a <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e0e2      	b.n	8004e20 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d104      	bne.n	8004c6a <HAL_TIM_IC_Start_IT+0xc2>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2202      	movs	r2, #2
 8004c64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c68:	e023      	b.n	8004cb2 <HAL_TIM_IC_Start_IT+0x10a>
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	2b04      	cmp	r3, #4
 8004c6e:	d104      	bne.n	8004c7a <HAL_TIM_IC_Start_IT+0xd2>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c78:	e01b      	b.n	8004cb2 <HAL_TIM_IC_Start_IT+0x10a>
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	2b08      	cmp	r3, #8
 8004c7e:	d104      	bne.n	8004c8a <HAL_TIM_IC_Start_IT+0xe2>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2202      	movs	r2, #2
 8004c84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c88:	e013      	b.n	8004cb2 <HAL_TIM_IC_Start_IT+0x10a>
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	2b0c      	cmp	r3, #12
 8004c8e:	d104      	bne.n	8004c9a <HAL_TIM_IC_Start_IT+0xf2>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2202      	movs	r2, #2
 8004c94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004c98:	e00b      	b.n	8004cb2 <HAL_TIM_IC_Start_IT+0x10a>
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	2b10      	cmp	r3, #16
 8004c9e:	d104      	bne.n	8004caa <HAL_TIM_IC_Start_IT+0x102>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2202      	movs	r2, #2
 8004ca4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ca8:	e003      	b.n	8004cb2 <HAL_TIM_IC_Start_IT+0x10a>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2202      	movs	r2, #2
 8004cae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d104      	bne.n	8004cc2 <HAL_TIM_IC_Start_IT+0x11a>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2202      	movs	r2, #2
 8004cbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004cc0:	e013      	b.n	8004cea <HAL_TIM_IC_Start_IT+0x142>
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	2b04      	cmp	r3, #4
 8004cc6:	d104      	bne.n	8004cd2 <HAL_TIM_IC_Start_IT+0x12a>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2202      	movs	r2, #2
 8004ccc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004cd0:	e00b      	b.n	8004cea <HAL_TIM_IC_Start_IT+0x142>
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	2b08      	cmp	r3, #8
 8004cd6:	d104      	bne.n	8004ce2 <HAL_TIM_IC_Start_IT+0x13a>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2202      	movs	r2, #2
 8004cdc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004ce0:	e003      	b.n	8004cea <HAL_TIM_IC_Start_IT+0x142>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2202      	movs	r2, #2
 8004ce6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	2b0c      	cmp	r3, #12
 8004cee:	d841      	bhi.n	8004d74 <HAL_TIM_IC_Start_IT+0x1cc>
 8004cf0:	a201      	add	r2, pc, #4	@ (adr r2, 8004cf8 <HAL_TIM_IC_Start_IT+0x150>)
 8004cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cf6:	bf00      	nop
 8004cf8:	08004d2d 	.word	0x08004d2d
 8004cfc:	08004d75 	.word	0x08004d75
 8004d00:	08004d75 	.word	0x08004d75
 8004d04:	08004d75 	.word	0x08004d75
 8004d08:	08004d3f 	.word	0x08004d3f
 8004d0c:	08004d75 	.word	0x08004d75
 8004d10:	08004d75 	.word	0x08004d75
 8004d14:	08004d75 	.word	0x08004d75
 8004d18:	08004d51 	.word	0x08004d51
 8004d1c:	08004d75 	.word	0x08004d75
 8004d20:	08004d75 	.word	0x08004d75
 8004d24:	08004d75 	.word	0x08004d75
 8004d28:	08004d63 	.word	0x08004d63
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	68da      	ldr	r2, [r3, #12]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f042 0202 	orr.w	r2, r2, #2
 8004d3a:	60da      	str	r2, [r3, #12]
      break;
 8004d3c:	e01d      	b.n	8004d7a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	68da      	ldr	r2, [r3, #12]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f042 0204 	orr.w	r2, r2, #4
 8004d4c:	60da      	str	r2, [r3, #12]
      break;
 8004d4e:	e014      	b.n	8004d7a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68da      	ldr	r2, [r3, #12]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f042 0208 	orr.w	r2, r2, #8
 8004d5e:	60da      	str	r2, [r3, #12]
      break;
 8004d60:	e00b      	b.n	8004d7a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68da      	ldr	r2, [r3, #12]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f042 0210 	orr.w	r2, r2, #16
 8004d70:	60da      	str	r2, [r3, #12]
      break;
 8004d72:	e002      	b.n	8004d7a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	73fb      	strb	r3, [r7, #15]
      break;
 8004d78:	bf00      	nop
  }

  if (status == HAL_OK)
 8004d7a:	7bfb      	ldrb	r3, [r7, #15]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d14e      	bne.n	8004e1e <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	2201      	movs	r2, #1
 8004d86:	6839      	ldr	r1, [r7, #0]
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f001 f909 	bl	8005fa0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a25      	ldr	r2, [pc, #148]	@ (8004e28 <HAL_TIM_IC_Start_IT+0x280>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d022      	beq.n	8004dde <HAL_TIM_IC_Start_IT+0x236>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004da0:	d01d      	beq.n	8004dde <HAL_TIM_IC_Start_IT+0x236>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a21      	ldr	r2, [pc, #132]	@ (8004e2c <HAL_TIM_IC_Start_IT+0x284>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d018      	beq.n	8004dde <HAL_TIM_IC_Start_IT+0x236>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a1f      	ldr	r2, [pc, #124]	@ (8004e30 <HAL_TIM_IC_Start_IT+0x288>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d013      	beq.n	8004dde <HAL_TIM_IC_Start_IT+0x236>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a1e      	ldr	r2, [pc, #120]	@ (8004e34 <HAL_TIM_IC_Start_IT+0x28c>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d00e      	beq.n	8004dde <HAL_TIM_IC_Start_IT+0x236>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a1c      	ldr	r2, [pc, #112]	@ (8004e38 <HAL_TIM_IC_Start_IT+0x290>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d009      	beq.n	8004dde <HAL_TIM_IC_Start_IT+0x236>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a1b      	ldr	r2, [pc, #108]	@ (8004e3c <HAL_TIM_IC_Start_IT+0x294>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d004      	beq.n	8004dde <HAL_TIM_IC_Start_IT+0x236>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a19      	ldr	r2, [pc, #100]	@ (8004e40 <HAL_TIM_IC_Start_IT+0x298>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d115      	bne.n	8004e0a <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	689a      	ldr	r2, [r3, #8]
 8004de4:	4b17      	ldr	r3, [pc, #92]	@ (8004e44 <HAL_TIM_IC_Start_IT+0x29c>)
 8004de6:	4013      	ands	r3, r2
 8004de8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	2b06      	cmp	r3, #6
 8004dee:	d015      	beq.n	8004e1c <HAL_TIM_IC_Start_IT+0x274>
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004df6:	d011      	beq.n	8004e1c <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f042 0201 	orr.w	r2, r2, #1
 8004e06:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e08:	e008      	b.n	8004e1c <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f042 0201 	orr.w	r2, r2, #1
 8004e18:	601a      	str	r2, [r3, #0]
 8004e1a:	e000      	b.n	8004e1e <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e1c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3710      	adds	r7, #16
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	40010000 	.word	0x40010000
 8004e2c:	40000400 	.word	0x40000400
 8004e30:	40000800 	.word	0x40000800
 8004e34:	40000c00 	.word	0x40000c00
 8004e38:	40010400 	.word	0x40010400
 8004e3c:	40014000 	.word	0x40014000
 8004e40:	40001800 	.word	0x40001800
 8004e44:	00010007 	.word	0x00010007

08004e48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b084      	sub	sp, #16
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	68db      	ldr	r3, [r3, #12]
 8004e56:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	691b      	ldr	r3, [r3, #16]
 8004e5e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	f003 0302 	and.w	r3, r3, #2
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d020      	beq.n	8004eac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	f003 0302 	and.w	r3, r3, #2
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d01b      	beq.n	8004eac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f06f 0202 	mvn.w	r2, #2
 8004e7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2201      	movs	r2, #1
 8004e82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	699b      	ldr	r3, [r3, #24]
 8004e8a:	f003 0303 	and.w	r3, r3, #3
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d003      	beq.n	8004e9a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	f7fc fb16 	bl	80014c4 <HAL_TIM_IC_CaptureCallback>
 8004e98:	e005      	b.n	8004ea6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f000 fb9a 	bl	80055d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f000 fba1 	bl	80055e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	f003 0304 	and.w	r3, r3, #4
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d020      	beq.n	8004ef8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f003 0304 	and.w	r3, r3, #4
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d01b      	beq.n	8004ef8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f06f 0204 	mvn.w	r2, #4
 8004ec8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2202      	movs	r2, #2
 8004ece:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	699b      	ldr	r3, [r3, #24]
 8004ed6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d003      	beq.n	8004ee6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f7fc faf0 	bl	80014c4 <HAL_TIM_IC_CaptureCallback>
 8004ee4:	e005      	b.n	8004ef2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 fb74 	bl	80055d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	f000 fb7b 	bl	80055e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	f003 0308 	and.w	r3, r3, #8
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d020      	beq.n	8004f44 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f003 0308 	and.w	r3, r3, #8
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d01b      	beq.n	8004f44 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f06f 0208 	mvn.w	r2, #8
 8004f14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2204      	movs	r2, #4
 8004f1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	69db      	ldr	r3, [r3, #28]
 8004f22:	f003 0303 	and.w	r3, r3, #3
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d003      	beq.n	8004f32 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f7fc faca 	bl	80014c4 <HAL_TIM_IC_CaptureCallback>
 8004f30:	e005      	b.n	8004f3e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f000 fb4e 	bl	80055d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f000 fb55 	bl	80055e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	f003 0310 	and.w	r3, r3, #16
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d020      	beq.n	8004f90 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	f003 0310 	and.w	r3, r3, #16
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d01b      	beq.n	8004f90 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f06f 0210 	mvn.w	r2, #16
 8004f60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2208      	movs	r2, #8
 8004f66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	69db      	ldr	r3, [r3, #28]
 8004f6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d003      	beq.n	8004f7e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f7fc faa4 	bl	80014c4 <HAL_TIM_IC_CaptureCallback>
 8004f7c:	e005      	b.n	8004f8a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f000 fb28 	bl	80055d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f000 fb2f 	bl	80055e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	f003 0301 	and.w	r3, r3, #1
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d00c      	beq.n	8004fb4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f003 0301 	and.w	r3, r3, #1
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d007      	beq.n	8004fb4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f06f 0201 	mvn.w	r2, #1
 8004fac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f7fc fafe 	bl	80015b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d104      	bne.n	8004fc8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d00c      	beq.n	8004fe2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d007      	beq.n	8004fe2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004fda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f001 f89d 	bl	800611c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d00c      	beq.n	8005006 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d007      	beq.n	8005006 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004ffe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005000:	6878      	ldr	r0, [r7, #4]
 8005002:	f001 f895 	bl	8006130 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800500c:	2b00      	cmp	r3, #0
 800500e:	d00c      	beq.n	800502a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005016:	2b00      	cmp	r3, #0
 8005018:	d007      	beq.n	800502a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005022:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f000 fae9 	bl	80055fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	f003 0320 	and.w	r3, r3, #32
 8005030:	2b00      	cmp	r3, #0
 8005032:	d00c      	beq.n	800504e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	f003 0320 	and.w	r3, r3, #32
 800503a:	2b00      	cmp	r3, #0
 800503c:	d007      	beq.n	800504e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f06f 0220 	mvn.w	r2, #32
 8005046:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f001 f85d 	bl	8006108 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800504e:	bf00      	nop
 8005050:	3710      	adds	r7, #16
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}

08005056 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005056:	b580      	push	{r7, lr}
 8005058:	b086      	sub	sp, #24
 800505a:	af00      	add	r7, sp, #0
 800505c:	60f8      	str	r0, [r7, #12]
 800505e:	60b9      	str	r1, [r7, #8]
 8005060:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005062:	2300      	movs	r3, #0
 8005064:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800506c:	2b01      	cmp	r3, #1
 800506e:	d101      	bne.n	8005074 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005070:	2302      	movs	r3, #2
 8005072:	e088      	b.n	8005186 <HAL_TIM_IC_ConfigChannel+0x130>
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d11b      	bne.n	80050ba <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005092:	f000 fdc1 	bl	8005c18 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	699a      	ldr	r2, [r3, #24]
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f022 020c 	bic.w	r2, r2, #12
 80050a4:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	6999      	ldr	r1, [r3, #24]
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	689a      	ldr	r2, [r3, #8]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	430a      	orrs	r2, r1
 80050b6:	619a      	str	r2, [r3, #24]
 80050b8:	e060      	b.n	800517c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2b04      	cmp	r3, #4
 80050be:	d11c      	bne.n	80050fa <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80050d0:	f000 fe45 	bl	8005d5e <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	699a      	ldr	r2, [r3, #24]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80050e2:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	6999      	ldr	r1, [r3, #24]
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	021a      	lsls	r2, r3, #8
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	430a      	orrs	r2, r1
 80050f6:	619a      	str	r2, [r3, #24]
 80050f8:	e040      	b.n	800517c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2b08      	cmp	r3, #8
 80050fe:	d11b      	bne.n	8005138 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005110:	f000 fe92 	bl	8005e38 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	69da      	ldr	r2, [r3, #28]
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f022 020c 	bic.w	r2, r2, #12
 8005122:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	69d9      	ldr	r1, [r3, #28]
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	689a      	ldr	r2, [r3, #8]
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	430a      	orrs	r2, r1
 8005134:	61da      	str	r2, [r3, #28]
 8005136:	e021      	b.n	800517c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2b0c      	cmp	r3, #12
 800513c:	d11c      	bne.n	8005178 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800514e:	f000 feaf 	bl	8005eb0 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	69da      	ldr	r2, [r3, #28]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005160:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	69d9      	ldr	r1, [r3, #28]
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	021a      	lsls	r2, r3, #8
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	430a      	orrs	r2, r1
 8005174:	61da      	str	r2, [r3, #28]
 8005176:	e001      	b.n	800517c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2200      	movs	r2, #0
 8005180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005184:	7dfb      	ldrb	r3, [r7, #23]
}
 8005186:	4618      	mov	r0, r3
 8005188:	3718      	adds	r7, #24
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
	...

08005190 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b086      	sub	sp, #24
 8005194:	af00      	add	r7, sp, #0
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	60b9      	str	r1, [r7, #8]
 800519a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800519c:	2300      	movs	r3, #0
 800519e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d101      	bne.n	80051ae <HAL_TIM_PWM_ConfigChannel+0x1e>
 80051aa:	2302      	movs	r3, #2
 80051ac:	e0ff      	b.n	80053ae <HAL_TIM_PWM_ConfigChannel+0x21e>
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2201      	movs	r2, #1
 80051b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2b14      	cmp	r3, #20
 80051ba:	f200 80f0 	bhi.w	800539e <HAL_TIM_PWM_ConfigChannel+0x20e>
 80051be:	a201      	add	r2, pc, #4	@ (adr r2, 80051c4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80051c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051c4:	08005219 	.word	0x08005219
 80051c8:	0800539f 	.word	0x0800539f
 80051cc:	0800539f 	.word	0x0800539f
 80051d0:	0800539f 	.word	0x0800539f
 80051d4:	08005259 	.word	0x08005259
 80051d8:	0800539f 	.word	0x0800539f
 80051dc:	0800539f 	.word	0x0800539f
 80051e0:	0800539f 	.word	0x0800539f
 80051e4:	0800529b 	.word	0x0800529b
 80051e8:	0800539f 	.word	0x0800539f
 80051ec:	0800539f 	.word	0x0800539f
 80051f0:	0800539f 	.word	0x0800539f
 80051f4:	080052db 	.word	0x080052db
 80051f8:	0800539f 	.word	0x0800539f
 80051fc:	0800539f 	.word	0x0800539f
 8005200:	0800539f 	.word	0x0800539f
 8005204:	0800531d 	.word	0x0800531d
 8005208:	0800539f 	.word	0x0800539f
 800520c:	0800539f 	.word	0x0800539f
 8005210:	0800539f 	.word	0x0800539f
 8005214:	0800535d 	.word	0x0800535d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	68b9      	ldr	r1, [r7, #8]
 800521e:	4618      	mov	r0, r3
 8005220:	f000 fa9c 	bl	800575c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	699a      	ldr	r2, [r3, #24]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f042 0208 	orr.w	r2, r2, #8
 8005232:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	699a      	ldr	r2, [r3, #24]
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f022 0204 	bic.w	r2, r2, #4
 8005242:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	6999      	ldr	r1, [r3, #24]
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	691a      	ldr	r2, [r3, #16]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	430a      	orrs	r2, r1
 8005254:	619a      	str	r2, [r3, #24]
      break;
 8005256:	e0a5      	b.n	80053a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68b9      	ldr	r1, [r7, #8]
 800525e:	4618      	mov	r0, r3
 8005260:	f000 faee 	bl	8005840 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	699a      	ldr	r2, [r3, #24]
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005272:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	699a      	ldr	r2, [r3, #24]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005282:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	6999      	ldr	r1, [r3, #24]
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	691b      	ldr	r3, [r3, #16]
 800528e:	021a      	lsls	r2, r3, #8
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	430a      	orrs	r2, r1
 8005296:	619a      	str	r2, [r3, #24]
      break;
 8005298:	e084      	b.n	80053a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	68b9      	ldr	r1, [r7, #8]
 80052a0:	4618      	mov	r0, r3
 80052a2:	f000 fb45 	bl	8005930 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	69da      	ldr	r2, [r3, #28]
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f042 0208 	orr.w	r2, r2, #8
 80052b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	69da      	ldr	r2, [r3, #28]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f022 0204 	bic.w	r2, r2, #4
 80052c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	69d9      	ldr	r1, [r3, #28]
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	691a      	ldr	r2, [r3, #16]
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	430a      	orrs	r2, r1
 80052d6:	61da      	str	r2, [r3, #28]
      break;
 80052d8:	e064      	b.n	80053a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	68b9      	ldr	r1, [r7, #8]
 80052e0:	4618      	mov	r0, r3
 80052e2:	f000 fb9b 	bl	8005a1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	69da      	ldr	r2, [r3, #28]
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	69da      	ldr	r2, [r3, #28]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005304:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	69d9      	ldr	r1, [r3, #28]
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	691b      	ldr	r3, [r3, #16]
 8005310:	021a      	lsls	r2, r3, #8
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	430a      	orrs	r2, r1
 8005318:	61da      	str	r2, [r3, #28]
      break;
 800531a:	e043      	b.n	80053a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68b9      	ldr	r1, [r7, #8]
 8005322:	4618      	mov	r0, r3
 8005324:	f000 fbd2 	bl	8005acc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f042 0208 	orr.w	r2, r2, #8
 8005336:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f022 0204 	bic.w	r2, r2, #4
 8005346:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	691a      	ldr	r2, [r3, #16]
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	430a      	orrs	r2, r1
 8005358:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800535a:	e023      	b.n	80053a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	68b9      	ldr	r1, [r7, #8]
 8005362:	4618      	mov	r0, r3
 8005364:	f000 fc04 	bl	8005b70 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005376:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005386:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	691b      	ldr	r3, [r3, #16]
 8005392:	021a      	lsls	r2, r3, #8
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	430a      	orrs	r2, r1
 800539a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800539c:	e002      	b.n	80053a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	75fb      	strb	r3, [r7, #23]
      break;
 80053a2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2200      	movs	r2, #0
 80053a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80053ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3718      	adds	r7, #24
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop

080053b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b084      	sub	sp, #16
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
 80053c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053c2:	2300      	movs	r3, #0
 80053c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	d101      	bne.n	80053d4 <HAL_TIM_ConfigClockSource+0x1c>
 80053d0:	2302      	movs	r3, #2
 80053d2:	e0b4      	b.n	800553e <HAL_TIM_ConfigClockSource+0x186>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2201      	movs	r2, #1
 80053d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2202      	movs	r2, #2
 80053e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80053ec:	68ba      	ldr	r2, [r7, #8]
 80053ee:	4b56      	ldr	r3, [pc, #344]	@ (8005548 <HAL_TIM_ConfigClockSource+0x190>)
 80053f0:	4013      	ands	r3, r2
 80053f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80053fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	68ba      	ldr	r2, [r7, #8]
 8005402:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800540c:	d03e      	beq.n	800548c <HAL_TIM_ConfigClockSource+0xd4>
 800540e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005412:	f200 8087 	bhi.w	8005524 <HAL_TIM_ConfigClockSource+0x16c>
 8005416:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800541a:	f000 8086 	beq.w	800552a <HAL_TIM_ConfigClockSource+0x172>
 800541e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005422:	d87f      	bhi.n	8005524 <HAL_TIM_ConfigClockSource+0x16c>
 8005424:	2b70      	cmp	r3, #112	@ 0x70
 8005426:	d01a      	beq.n	800545e <HAL_TIM_ConfigClockSource+0xa6>
 8005428:	2b70      	cmp	r3, #112	@ 0x70
 800542a:	d87b      	bhi.n	8005524 <HAL_TIM_ConfigClockSource+0x16c>
 800542c:	2b60      	cmp	r3, #96	@ 0x60
 800542e:	d050      	beq.n	80054d2 <HAL_TIM_ConfigClockSource+0x11a>
 8005430:	2b60      	cmp	r3, #96	@ 0x60
 8005432:	d877      	bhi.n	8005524 <HAL_TIM_ConfigClockSource+0x16c>
 8005434:	2b50      	cmp	r3, #80	@ 0x50
 8005436:	d03c      	beq.n	80054b2 <HAL_TIM_ConfigClockSource+0xfa>
 8005438:	2b50      	cmp	r3, #80	@ 0x50
 800543a:	d873      	bhi.n	8005524 <HAL_TIM_ConfigClockSource+0x16c>
 800543c:	2b40      	cmp	r3, #64	@ 0x40
 800543e:	d058      	beq.n	80054f2 <HAL_TIM_ConfigClockSource+0x13a>
 8005440:	2b40      	cmp	r3, #64	@ 0x40
 8005442:	d86f      	bhi.n	8005524 <HAL_TIM_ConfigClockSource+0x16c>
 8005444:	2b30      	cmp	r3, #48	@ 0x30
 8005446:	d064      	beq.n	8005512 <HAL_TIM_ConfigClockSource+0x15a>
 8005448:	2b30      	cmp	r3, #48	@ 0x30
 800544a:	d86b      	bhi.n	8005524 <HAL_TIM_ConfigClockSource+0x16c>
 800544c:	2b20      	cmp	r3, #32
 800544e:	d060      	beq.n	8005512 <HAL_TIM_ConfigClockSource+0x15a>
 8005450:	2b20      	cmp	r3, #32
 8005452:	d867      	bhi.n	8005524 <HAL_TIM_ConfigClockSource+0x16c>
 8005454:	2b00      	cmp	r3, #0
 8005456:	d05c      	beq.n	8005512 <HAL_TIM_ConfigClockSource+0x15a>
 8005458:	2b10      	cmp	r3, #16
 800545a:	d05a      	beq.n	8005512 <HAL_TIM_ConfigClockSource+0x15a>
 800545c:	e062      	b.n	8005524 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800546e:	f000 fd77 	bl	8005f60 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005480:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	68ba      	ldr	r2, [r7, #8]
 8005488:	609a      	str	r2, [r3, #8]
      break;
 800548a:	e04f      	b.n	800552c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800549c:	f000 fd60 	bl	8005f60 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	689a      	ldr	r2, [r3, #8]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80054ae:	609a      	str	r2, [r3, #8]
      break;
 80054b0:	e03c      	b.n	800552c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054be:	461a      	mov	r2, r3
 80054c0:	f000 fc1e 	bl	8005d00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	2150      	movs	r1, #80	@ 0x50
 80054ca:	4618      	mov	r0, r3
 80054cc:	f000 fd2d 	bl	8005f2a <TIM_ITRx_SetConfig>
      break;
 80054d0:	e02c      	b.n	800552c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80054de:	461a      	mov	r2, r3
 80054e0:	f000 fc7a 	bl	8005dd8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	2160      	movs	r1, #96	@ 0x60
 80054ea:	4618      	mov	r0, r3
 80054ec:	f000 fd1d 	bl	8005f2a <TIM_ITRx_SetConfig>
      break;
 80054f0:	e01c      	b.n	800552c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054fe:	461a      	mov	r2, r3
 8005500:	f000 fbfe 	bl	8005d00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2140      	movs	r1, #64	@ 0x40
 800550a:	4618      	mov	r0, r3
 800550c:	f000 fd0d 	bl	8005f2a <TIM_ITRx_SetConfig>
      break;
 8005510:	e00c      	b.n	800552c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4619      	mov	r1, r3
 800551c:	4610      	mov	r0, r2
 800551e:	f000 fd04 	bl	8005f2a <TIM_ITRx_SetConfig>
      break;
 8005522:	e003      	b.n	800552c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	73fb      	strb	r3, [r7, #15]
      break;
 8005528:	e000      	b.n	800552c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800552a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2200      	movs	r2, #0
 8005538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800553c:	7bfb      	ldrb	r3, [r7, #15]
}
 800553e:	4618      	mov	r0, r3
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
 8005546:	bf00      	nop
 8005548:	fffeff88 	.word	0xfffeff88

0800554c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800554c:	b480      	push	{r7}
 800554e:	b085      	sub	sp, #20
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005556:	2300      	movs	r3, #0
 8005558:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	2b0c      	cmp	r3, #12
 800555e:	d831      	bhi.n	80055c4 <HAL_TIM_ReadCapturedValue+0x78>
 8005560:	a201      	add	r2, pc, #4	@ (adr r2, 8005568 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005566:	bf00      	nop
 8005568:	0800559d 	.word	0x0800559d
 800556c:	080055c5 	.word	0x080055c5
 8005570:	080055c5 	.word	0x080055c5
 8005574:	080055c5 	.word	0x080055c5
 8005578:	080055a7 	.word	0x080055a7
 800557c:	080055c5 	.word	0x080055c5
 8005580:	080055c5 	.word	0x080055c5
 8005584:	080055c5 	.word	0x080055c5
 8005588:	080055b1 	.word	0x080055b1
 800558c:	080055c5 	.word	0x080055c5
 8005590:	080055c5 	.word	0x080055c5
 8005594:	080055c5 	.word	0x080055c5
 8005598:	080055bb 	.word	0x080055bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055a2:	60fb      	str	r3, [r7, #12]

      break;
 80055a4:	e00f      	b.n	80055c6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ac:	60fb      	str	r3, [r7, #12]

      break;
 80055ae:	e00a      	b.n	80055c6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055b6:	60fb      	str	r3, [r7, #12]

      break;
 80055b8:	e005      	b.n	80055c6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055c0:	60fb      	str	r3, [r7, #12]

      break;
 80055c2:	e000      	b.n	80055c6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80055c4:	bf00      	nop
  }

  return tmpreg;
 80055c6:	68fb      	ldr	r3, [r7, #12]
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	3714      	adds	r7, #20
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr

080055d4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b083      	sub	sp, #12
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055dc:	bf00      	nop
 80055de:	370c      	adds	r7, #12
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr

080055e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b083      	sub	sp, #12
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80055f0:	bf00      	nop
 80055f2:	370c      	adds	r7, #12
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr

080055fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b083      	sub	sp, #12
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005604:	bf00      	nop
 8005606:	370c      	adds	r7, #12
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr

08005610 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005610:	b480      	push	{r7}
 8005612:	b085      	sub	sp, #20
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
 8005618:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	4a43      	ldr	r2, [pc, #268]	@ (8005730 <TIM_Base_SetConfig+0x120>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d013      	beq.n	8005650 <TIM_Base_SetConfig+0x40>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800562e:	d00f      	beq.n	8005650 <TIM_Base_SetConfig+0x40>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	4a40      	ldr	r2, [pc, #256]	@ (8005734 <TIM_Base_SetConfig+0x124>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d00b      	beq.n	8005650 <TIM_Base_SetConfig+0x40>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a3f      	ldr	r2, [pc, #252]	@ (8005738 <TIM_Base_SetConfig+0x128>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d007      	beq.n	8005650 <TIM_Base_SetConfig+0x40>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4a3e      	ldr	r2, [pc, #248]	@ (800573c <TIM_Base_SetConfig+0x12c>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d003      	beq.n	8005650 <TIM_Base_SetConfig+0x40>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a3d      	ldr	r2, [pc, #244]	@ (8005740 <TIM_Base_SetConfig+0x130>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d108      	bne.n	8005662 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005656:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	68fa      	ldr	r2, [r7, #12]
 800565e:	4313      	orrs	r3, r2
 8005660:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	4a32      	ldr	r2, [pc, #200]	@ (8005730 <TIM_Base_SetConfig+0x120>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d02b      	beq.n	80056c2 <TIM_Base_SetConfig+0xb2>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005670:	d027      	beq.n	80056c2 <TIM_Base_SetConfig+0xb2>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	4a2f      	ldr	r2, [pc, #188]	@ (8005734 <TIM_Base_SetConfig+0x124>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d023      	beq.n	80056c2 <TIM_Base_SetConfig+0xb2>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4a2e      	ldr	r2, [pc, #184]	@ (8005738 <TIM_Base_SetConfig+0x128>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d01f      	beq.n	80056c2 <TIM_Base_SetConfig+0xb2>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	4a2d      	ldr	r2, [pc, #180]	@ (800573c <TIM_Base_SetConfig+0x12c>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d01b      	beq.n	80056c2 <TIM_Base_SetConfig+0xb2>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4a2c      	ldr	r2, [pc, #176]	@ (8005740 <TIM_Base_SetConfig+0x130>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d017      	beq.n	80056c2 <TIM_Base_SetConfig+0xb2>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	4a2b      	ldr	r2, [pc, #172]	@ (8005744 <TIM_Base_SetConfig+0x134>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d013      	beq.n	80056c2 <TIM_Base_SetConfig+0xb2>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	4a2a      	ldr	r2, [pc, #168]	@ (8005748 <TIM_Base_SetConfig+0x138>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d00f      	beq.n	80056c2 <TIM_Base_SetConfig+0xb2>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4a29      	ldr	r2, [pc, #164]	@ (800574c <TIM_Base_SetConfig+0x13c>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d00b      	beq.n	80056c2 <TIM_Base_SetConfig+0xb2>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a28      	ldr	r2, [pc, #160]	@ (8005750 <TIM_Base_SetConfig+0x140>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d007      	beq.n	80056c2 <TIM_Base_SetConfig+0xb2>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a27      	ldr	r2, [pc, #156]	@ (8005754 <TIM_Base_SetConfig+0x144>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d003      	beq.n	80056c2 <TIM_Base_SetConfig+0xb2>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a26      	ldr	r2, [pc, #152]	@ (8005758 <TIM_Base_SetConfig+0x148>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d108      	bne.n	80056d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	68fa      	ldr	r2, [r7, #12]
 80056d0:	4313      	orrs	r3, r2
 80056d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	695b      	ldr	r3, [r3, #20]
 80056de:	4313      	orrs	r3, r2
 80056e0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	689a      	ldr	r2, [r3, #8]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	4a0e      	ldr	r2, [pc, #56]	@ (8005730 <TIM_Base_SetConfig+0x120>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d003      	beq.n	8005702 <TIM_Base_SetConfig+0xf2>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4a10      	ldr	r2, [pc, #64]	@ (8005740 <TIM_Base_SetConfig+0x130>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d103      	bne.n	800570a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	691a      	ldr	r2, [r3, #16]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f043 0204 	orr.w	r2, r3, #4
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2201      	movs	r2, #1
 800571a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	68fa      	ldr	r2, [r7, #12]
 8005720:	601a      	str	r2, [r3, #0]
}
 8005722:	bf00      	nop
 8005724:	3714      	adds	r7, #20
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr
 800572e:	bf00      	nop
 8005730:	40010000 	.word	0x40010000
 8005734:	40000400 	.word	0x40000400
 8005738:	40000800 	.word	0x40000800
 800573c:	40000c00 	.word	0x40000c00
 8005740:	40010400 	.word	0x40010400
 8005744:	40014000 	.word	0x40014000
 8005748:	40014400 	.word	0x40014400
 800574c:	40014800 	.word	0x40014800
 8005750:	40001800 	.word	0x40001800
 8005754:	40001c00 	.word	0x40001c00
 8005758:	40002000 	.word	0x40002000

0800575c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800575c:	b480      	push	{r7}
 800575e:	b087      	sub	sp, #28
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6a1b      	ldr	r3, [r3, #32]
 800576a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6a1b      	ldr	r3, [r3, #32]
 8005770:	f023 0201 	bic.w	r2, r3, #1
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	699b      	ldr	r3, [r3, #24]
 8005782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005784:	68fa      	ldr	r2, [r7, #12]
 8005786:	4b2b      	ldr	r3, [pc, #172]	@ (8005834 <TIM_OC1_SetConfig+0xd8>)
 8005788:	4013      	ands	r3, r2
 800578a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f023 0303 	bic.w	r3, r3, #3
 8005792:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	68fa      	ldr	r2, [r7, #12]
 800579a:	4313      	orrs	r3, r2
 800579c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	f023 0302 	bic.w	r3, r3, #2
 80057a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	697a      	ldr	r2, [r7, #20]
 80057ac:	4313      	orrs	r3, r2
 80057ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	4a21      	ldr	r2, [pc, #132]	@ (8005838 <TIM_OC1_SetConfig+0xdc>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d003      	beq.n	80057c0 <TIM_OC1_SetConfig+0x64>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	4a20      	ldr	r2, [pc, #128]	@ (800583c <TIM_OC1_SetConfig+0xe0>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d10c      	bne.n	80057da <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80057c0:	697b      	ldr	r3, [r7, #20]
 80057c2:	f023 0308 	bic.w	r3, r3, #8
 80057c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	697a      	ldr	r2, [r7, #20]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	f023 0304 	bic.w	r3, r3, #4
 80057d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	4a16      	ldr	r2, [pc, #88]	@ (8005838 <TIM_OC1_SetConfig+0xdc>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d003      	beq.n	80057ea <TIM_OC1_SetConfig+0x8e>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	4a15      	ldr	r2, [pc, #84]	@ (800583c <TIM_OC1_SetConfig+0xe0>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d111      	bne.n	800580e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80057f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	695b      	ldr	r3, [r3, #20]
 80057fe:	693a      	ldr	r2, [r7, #16]
 8005800:	4313      	orrs	r3, r2
 8005802:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	699b      	ldr	r3, [r3, #24]
 8005808:	693a      	ldr	r2, [r7, #16]
 800580a:	4313      	orrs	r3, r2
 800580c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	693a      	ldr	r2, [r7, #16]
 8005812:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	68fa      	ldr	r2, [r7, #12]
 8005818:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	685a      	ldr	r2, [r3, #4]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	697a      	ldr	r2, [r7, #20]
 8005826:	621a      	str	r2, [r3, #32]
}
 8005828:	bf00      	nop
 800582a:	371c      	adds	r7, #28
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr
 8005834:	fffeff8f 	.word	0xfffeff8f
 8005838:	40010000 	.word	0x40010000
 800583c:	40010400 	.word	0x40010400

08005840 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005840:	b480      	push	{r7}
 8005842:	b087      	sub	sp, #28
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a1b      	ldr	r3, [r3, #32]
 800584e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6a1b      	ldr	r3, [r3, #32]
 8005854:	f023 0210 	bic.w	r2, r3, #16
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	699b      	ldr	r3, [r3, #24]
 8005866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005868:	68fa      	ldr	r2, [r7, #12]
 800586a:	4b2e      	ldr	r3, [pc, #184]	@ (8005924 <TIM_OC2_SetConfig+0xe4>)
 800586c:	4013      	ands	r3, r2
 800586e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005876:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	021b      	lsls	r3, r3, #8
 800587e:	68fa      	ldr	r2, [r7, #12]
 8005880:	4313      	orrs	r3, r2
 8005882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	f023 0320 	bic.w	r3, r3, #32
 800588a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	011b      	lsls	r3, r3, #4
 8005892:	697a      	ldr	r2, [r7, #20]
 8005894:	4313      	orrs	r3, r2
 8005896:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	4a23      	ldr	r2, [pc, #140]	@ (8005928 <TIM_OC2_SetConfig+0xe8>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d003      	beq.n	80058a8 <TIM_OC2_SetConfig+0x68>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	4a22      	ldr	r2, [pc, #136]	@ (800592c <TIM_OC2_SetConfig+0xec>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d10d      	bne.n	80058c4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	011b      	lsls	r3, r3, #4
 80058b6:	697a      	ldr	r2, [r7, #20]
 80058b8:	4313      	orrs	r3, r2
 80058ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058c2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	4a18      	ldr	r2, [pc, #96]	@ (8005928 <TIM_OC2_SetConfig+0xe8>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d003      	beq.n	80058d4 <TIM_OC2_SetConfig+0x94>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a17      	ldr	r2, [pc, #92]	@ (800592c <TIM_OC2_SetConfig+0xec>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d113      	bne.n	80058fc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80058da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80058e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	695b      	ldr	r3, [r3, #20]
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	693a      	ldr	r2, [r7, #16]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	699b      	ldr	r3, [r3, #24]
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	693a      	ldr	r2, [r7, #16]
 80058f8:	4313      	orrs	r3, r2
 80058fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	693a      	ldr	r2, [r7, #16]
 8005900:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	68fa      	ldr	r2, [r7, #12]
 8005906:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	685a      	ldr	r2, [r3, #4]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	697a      	ldr	r2, [r7, #20]
 8005914:	621a      	str	r2, [r3, #32]
}
 8005916:	bf00      	nop
 8005918:	371c      	adds	r7, #28
 800591a:	46bd      	mov	sp, r7
 800591c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005920:	4770      	bx	lr
 8005922:	bf00      	nop
 8005924:	feff8fff 	.word	0xfeff8fff
 8005928:	40010000 	.word	0x40010000
 800592c:	40010400 	.word	0x40010400

08005930 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005930:	b480      	push	{r7}
 8005932:	b087      	sub	sp, #28
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
 8005938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6a1b      	ldr	r3, [r3, #32]
 800593e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6a1b      	ldr	r3, [r3, #32]
 8005944:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	69db      	ldr	r3, [r3, #28]
 8005956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005958:	68fa      	ldr	r2, [r7, #12]
 800595a:	4b2d      	ldr	r3, [pc, #180]	@ (8005a10 <TIM_OC3_SetConfig+0xe0>)
 800595c:	4013      	ands	r3, r2
 800595e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f023 0303 	bic.w	r3, r3, #3
 8005966:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68fa      	ldr	r2, [r7, #12]
 800596e:	4313      	orrs	r3, r2
 8005970:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005978:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	021b      	lsls	r3, r3, #8
 8005980:	697a      	ldr	r2, [r7, #20]
 8005982:	4313      	orrs	r3, r2
 8005984:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	4a22      	ldr	r2, [pc, #136]	@ (8005a14 <TIM_OC3_SetConfig+0xe4>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d003      	beq.n	8005996 <TIM_OC3_SetConfig+0x66>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	4a21      	ldr	r2, [pc, #132]	@ (8005a18 <TIM_OC3_SetConfig+0xe8>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d10d      	bne.n	80059b2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800599c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	68db      	ldr	r3, [r3, #12]
 80059a2:	021b      	lsls	r3, r3, #8
 80059a4:	697a      	ldr	r2, [r7, #20]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80059b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a17      	ldr	r2, [pc, #92]	@ (8005a14 <TIM_OC3_SetConfig+0xe4>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d003      	beq.n	80059c2 <TIM_OC3_SetConfig+0x92>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a16      	ldr	r2, [pc, #88]	@ (8005a18 <TIM_OC3_SetConfig+0xe8>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d113      	bne.n	80059ea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80059c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80059d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	695b      	ldr	r3, [r3, #20]
 80059d6:	011b      	lsls	r3, r3, #4
 80059d8:	693a      	ldr	r2, [r7, #16]
 80059da:	4313      	orrs	r3, r2
 80059dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	699b      	ldr	r3, [r3, #24]
 80059e2:	011b      	lsls	r3, r3, #4
 80059e4:	693a      	ldr	r2, [r7, #16]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	693a      	ldr	r2, [r7, #16]
 80059ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	68fa      	ldr	r2, [r7, #12]
 80059f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	685a      	ldr	r2, [r3, #4]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	697a      	ldr	r2, [r7, #20]
 8005a02:	621a      	str	r2, [r3, #32]
}
 8005a04:	bf00      	nop
 8005a06:	371c      	adds	r7, #28
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr
 8005a10:	fffeff8f 	.word	0xfffeff8f
 8005a14:	40010000 	.word	0x40010000
 8005a18:	40010400 	.word	0x40010400

08005a1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b087      	sub	sp, #28
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
 8005a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6a1b      	ldr	r3, [r3, #32]
 8005a2a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6a1b      	ldr	r3, [r3, #32]
 8005a30:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	69db      	ldr	r3, [r3, #28]
 8005a42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a44:	68fa      	ldr	r2, [r7, #12]
 8005a46:	4b1e      	ldr	r3, [pc, #120]	@ (8005ac0 <TIM_OC4_SetConfig+0xa4>)
 8005a48:	4013      	ands	r3, r2
 8005a4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	021b      	lsls	r3, r3, #8
 8005a5a:	68fa      	ldr	r2, [r7, #12]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005a66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	031b      	lsls	r3, r3, #12
 8005a6e:	693a      	ldr	r2, [r7, #16]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	4a13      	ldr	r2, [pc, #76]	@ (8005ac4 <TIM_OC4_SetConfig+0xa8>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d003      	beq.n	8005a84 <TIM_OC4_SetConfig+0x68>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	4a12      	ldr	r2, [pc, #72]	@ (8005ac8 <TIM_OC4_SetConfig+0xac>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d109      	bne.n	8005a98 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	695b      	ldr	r3, [r3, #20]
 8005a90:	019b      	lsls	r3, r3, #6
 8005a92:	697a      	ldr	r2, [r7, #20]
 8005a94:	4313      	orrs	r3, r2
 8005a96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	697a      	ldr	r2, [r7, #20]
 8005a9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	68fa      	ldr	r2, [r7, #12]
 8005aa2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	685a      	ldr	r2, [r3, #4]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	693a      	ldr	r2, [r7, #16]
 8005ab0:	621a      	str	r2, [r3, #32]
}
 8005ab2:	bf00      	nop
 8005ab4:	371c      	adds	r7, #28
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abc:	4770      	bx	lr
 8005abe:	bf00      	nop
 8005ac0:	feff8fff 	.word	0xfeff8fff
 8005ac4:	40010000 	.word	0x40010000
 8005ac8:	40010400 	.word	0x40010400

08005acc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b087      	sub	sp, #28
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6a1b      	ldr	r3, [r3, #32]
 8005ada:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6a1b      	ldr	r3, [r3, #32]
 8005ae0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	4b1b      	ldr	r3, [pc, #108]	@ (8005b64 <TIM_OC5_SetConfig+0x98>)
 8005af8:	4013      	ands	r3, r2
 8005afa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	68fa      	ldr	r2, [r7, #12]
 8005b02:	4313      	orrs	r3, r2
 8005b04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005b0c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	041b      	lsls	r3, r3, #16
 8005b14:	693a      	ldr	r2, [r7, #16]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4a12      	ldr	r2, [pc, #72]	@ (8005b68 <TIM_OC5_SetConfig+0x9c>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d003      	beq.n	8005b2a <TIM_OC5_SetConfig+0x5e>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a11      	ldr	r2, [pc, #68]	@ (8005b6c <TIM_OC5_SetConfig+0xa0>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d109      	bne.n	8005b3e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b30:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	695b      	ldr	r3, [r3, #20]
 8005b36:	021b      	lsls	r3, r3, #8
 8005b38:	697a      	ldr	r2, [r7, #20]
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	697a      	ldr	r2, [r7, #20]
 8005b42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	68fa      	ldr	r2, [r7, #12]
 8005b48:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	685a      	ldr	r2, [r3, #4]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	693a      	ldr	r2, [r7, #16]
 8005b56:	621a      	str	r2, [r3, #32]
}
 8005b58:	bf00      	nop
 8005b5a:	371c      	adds	r7, #28
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr
 8005b64:	fffeff8f 	.word	0xfffeff8f
 8005b68:	40010000 	.word	0x40010000
 8005b6c:	40010400 	.word	0x40010400

08005b70 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b087      	sub	sp, #28
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a1b      	ldr	r3, [r3, #32]
 8005b7e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6a1b      	ldr	r3, [r3, #32]
 8005b84:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005b98:	68fa      	ldr	r2, [r7, #12]
 8005b9a:	4b1c      	ldr	r3, [pc, #112]	@ (8005c0c <TIM_OC6_SetConfig+0x9c>)
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	021b      	lsls	r3, r3, #8
 8005ba6:	68fa      	ldr	r2, [r7, #12]
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005bb2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	051b      	lsls	r3, r3, #20
 8005bba:	693a      	ldr	r2, [r7, #16]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	4a13      	ldr	r2, [pc, #76]	@ (8005c10 <TIM_OC6_SetConfig+0xa0>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d003      	beq.n	8005bd0 <TIM_OC6_SetConfig+0x60>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	4a12      	ldr	r2, [pc, #72]	@ (8005c14 <TIM_OC6_SetConfig+0xa4>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d109      	bne.n	8005be4 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005bd6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	695b      	ldr	r3, [r3, #20]
 8005bdc:	029b      	lsls	r3, r3, #10
 8005bde:	697a      	ldr	r2, [r7, #20]
 8005be0:	4313      	orrs	r3, r2
 8005be2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	697a      	ldr	r2, [r7, #20]
 8005be8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	685a      	ldr	r2, [r3, #4]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	693a      	ldr	r2, [r7, #16]
 8005bfc:	621a      	str	r2, [r3, #32]
}
 8005bfe:	bf00      	nop
 8005c00:	371c      	adds	r7, #28
 8005c02:	46bd      	mov	sp, r7
 8005c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c08:	4770      	bx	lr
 8005c0a:	bf00      	nop
 8005c0c:	feff8fff 	.word	0xfeff8fff
 8005c10:	40010000 	.word	0x40010000
 8005c14:	40010400 	.word	0x40010400

08005c18 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b087      	sub	sp, #28
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	60f8      	str	r0, [r7, #12]
 8005c20:	60b9      	str	r1, [r7, #8]
 8005c22:	607a      	str	r2, [r7, #4]
 8005c24:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	6a1b      	ldr	r3, [r3, #32]
 8005c2a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6a1b      	ldr	r3, [r3, #32]
 8005c30:	f023 0201 	bic.w	r2, r3, #1
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	699b      	ldr	r3, [r3, #24]
 8005c3c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	4a28      	ldr	r2, [pc, #160]	@ (8005ce4 <TIM_TI1_SetConfig+0xcc>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d01b      	beq.n	8005c7e <TIM_TI1_SetConfig+0x66>
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c4c:	d017      	beq.n	8005c7e <TIM_TI1_SetConfig+0x66>
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	4a25      	ldr	r2, [pc, #148]	@ (8005ce8 <TIM_TI1_SetConfig+0xd0>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d013      	beq.n	8005c7e <TIM_TI1_SetConfig+0x66>
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	4a24      	ldr	r2, [pc, #144]	@ (8005cec <TIM_TI1_SetConfig+0xd4>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d00f      	beq.n	8005c7e <TIM_TI1_SetConfig+0x66>
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	4a23      	ldr	r2, [pc, #140]	@ (8005cf0 <TIM_TI1_SetConfig+0xd8>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d00b      	beq.n	8005c7e <TIM_TI1_SetConfig+0x66>
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	4a22      	ldr	r2, [pc, #136]	@ (8005cf4 <TIM_TI1_SetConfig+0xdc>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d007      	beq.n	8005c7e <TIM_TI1_SetConfig+0x66>
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	4a21      	ldr	r2, [pc, #132]	@ (8005cf8 <TIM_TI1_SetConfig+0xe0>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d003      	beq.n	8005c7e <TIM_TI1_SetConfig+0x66>
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	4a20      	ldr	r2, [pc, #128]	@ (8005cfc <TIM_TI1_SetConfig+0xe4>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d101      	bne.n	8005c82 <TIM_TI1_SetConfig+0x6a>
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e000      	b.n	8005c84 <TIM_TI1_SetConfig+0x6c>
 8005c82:	2300      	movs	r3, #0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d008      	beq.n	8005c9a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	f023 0303 	bic.w	r3, r3, #3
 8005c8e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005c90:	697a      	ldr	r2, [r7, #20]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	617b      	str	r3, [r7, #20]
 8005c98:	e003      	b.n	8005ca2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	f043 0301 	orr.w	r3, r3, #1
 8005ca0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ca8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	011b      	lsls	r3, r3, #4
 8005cae:	b2db      	uxtb	r3, r3
 8005cb0:	697a      	ldr	r2, [r7, #20]
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	f023 030a 	bic.w	r3, r3, #10
 8005cbc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	f003 030a 	and.w	r3, r3, #10
 8005cc4:	693a      	ldr	r2, [r7, #16]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	697a      	ldr	r2, [r7, #20]
 8005cce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	693a      	ldr	r2, [r7, #16]
 8005cd4:	621a      	str	r2, [r3, #32]
}
 8005cd6:	bf00      	nop
 8005cd8:	371c      	adds	r7, #28
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce0:	4770      	bx	lr
 8005ce2:	bf00      	nop
 8005ce4:	40010000 	.word	0x40010000
 8005ce8:	40000400 	.word	0x40000400
 8005cec:	40000800 	.word	0x40000800
 8005cf0:	40000c00 	.word	0x40000c00
 8005cf4:	40010400 	.word	0x40010400
 8005cf8:	40014000 	.word	0x40014000
 8005cfc:	40001800 	.word	0x40001800

08005d00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b087      	sub	sp, #28
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	60f8      	str	r0, [r7, #12]
 8005d08:	60b9      	str	r1, [r7, #8]
 8005d0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	6a1b      	ldr	r3, [r3, #32]
 8005d10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6a1b      	ldr	r3, [r3, #32]
 8005d16:	f023 0201 	bic.w	r2, r3, #1
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	699b      	ldr	r3, [r3, #24]
 8005d22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	011b      	lsls	r3, r3, #4
 8005d30:	693a      	ldr	r2, [r7, #16]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	f023 030a 	bic.w	r3, r3, #10
 8005d3c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d3e:	697a      	ldr	r2, [r7, #20]
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	693a      	ldr	r2, [r7, #16]
 8005d4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	697a      	ldr	r2, [r7, #20]
 8005d50:	621a      	str	r2, [r3, #32]
}
 8005d52:	bf00      	nop
 8005d54:	371c      	adds	r7, #28
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr

08005d5e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005d5e:	b480      	push	{r7}
 8005d60:	b087      	sub	sp, #28
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	60f8      	str	r0, [r7, #12]
 8005d66:	60b9      	str	r1, [r7, #8]
 8005d68:	607a      	str	r2, [r7, #4]
 8005d6a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6a1b      	ldr	r3, [r3, #32]
 8005d70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	6a1b      	ldr	r3, [r3, #32]
 8005d76:	f023 0210 	bic.w	r2, r3, #16
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	699b      	ldr	r3, [r3, #24]
 8005d82:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	021b      	lsls	r3, r3, #8
 8005d90:	693a      	ldr	r2, [r7, #16]
 8005d92:	4313      	orrs	r3, r2
 8005d94:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d9c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	031b      	lsls	r3, r3, #12
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	693a      	ldr	r2, [r7, #16]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005db0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	011b      	lsls	r3, r3, #4
 8005db6:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005dba:	697a      	ldr	r2, [r7, #20]
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	693a      	ldr	r2, [r7, #16]
 8005dc4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	697a      	ldr	r2, [r7, #20]
 8005dca:	621a      	str	r2, [r3, #32]
}
 8005dcc:	bf00      	nop
 8005dce:	371c      	adds	r7, #28
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b087      	sub	sp, #28
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	60f8      	str	r0, [r7, #12]
 8005de0:	60b9      	str	r1, [r7, #8]
 8005de2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	6a1b      	ldr	r3, [r3, #32]
 8005de8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	6a1b      	ldr	r3, [r3, #32]
 8005dee:	f023 0210 	bic.w	r2, r3, #16
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	699b      	ldr	r3, [r3, #24]
 8005dfa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	031b      	lsls	r3, r3, #12
 8005e08:	693a      	ldr	r2, [r7, #16]
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005e14:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	011b      	lsls	r3, r3, #4
 8005e1a:	697a      	ldr	r2, [r7, #20]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	693a      	ldr	r2, [r7, #16]
 8005e24:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	697a      	ldr	r2, [r7, #20]
 8005e2a:	621a      	str	r2, [r3, #32]
}
 8005e2c:	bf00      	nop
 8005e2e:	371c      	adds	r7, #28
 8005e30:	46bd      	mov	sp, r7
 8005e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e36:	4770      	bx	lr

08005e38 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b087      	sub	sp, #28
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	60f8      	str	r0, [r7, #12]
 8005e40:	60b9      	str	r1, [r7, #8]
 8005e42:	607a      	str	r2, [r7, #4]
 8005e44:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6a1b      	ldr	r3, [r3, #32]
 8005e4a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	6a1b      	ldr	r3, [r3, #32]
 8005e50:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	69db      	ldr	r3, [r3, #28]
 8005e5c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005e5e:	693b      	ldr	r3, [r7, #16]
 8005e60:	f023 0303 	bic.w	r3, r3, #3
 8005e64:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005e66:	693a      	ldr	r2, [r7, #16]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e74:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	011b      	lsls	r3, r3, #4
 8005e7a:	b2db      	uxtb	r3, r3
 8005e7c:	693a      	ldr	r2, [r7, #16]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005e88:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	021b      	lsls	r3, r3, #8
 8005e8e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8005e92:	697a      	ldr	r2, [r7, #20]
 8005e94:	4313      	orrs	r3, r2
 8005e96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	693a      	ldr	r2, [r7, #16]
 8005e9c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	697a      	ldr	r2, [r7, #20]
 8005ea2:	621a      	str	r2, [r3, #32]
}
 8005ea4:	bf00      	nop
 8005ea6:	371c      	adds	r7, #28
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr

08005eb0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b087      	sub	sp, #28
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	60f8      	str	r0, [r7, #12]
 8005eb8:	60b9      	str	r1, [r7, #8]
 8005eba:	607a      	str	r2, [r7, #4]
 8005ebc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	6a1b      	ldr	r3, [r3, #32]
 8005ec2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	6a1b      	ldr	r3, [r3, #32]
 8005ec8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	69db      	ldr	r3, [r3, #28]
 8005ed4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005edc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	021b      	lsls	r3, r3, #8
 8005ee2:	693a      	ldr	r2, [r7, #16]
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005eee:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	031b      	lsls	r3, r3, #12
 8005ef4:	b29b      	uxth	r3, r3
 8005ef6:	693a      	ldr	r2, [r7, #16]
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005f02:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	031b      	lsls	r3, r3, #12
 8005f08:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005f0c:	697a      	ldr	r2, [r7, #20]
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	693a      	ldr	r2, [r7, #16]
 8005f16:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	697a      	ldr	r2, [r7, #20]
 8005f1c:	621a      	str	r2, [r3, #32]
}
 8005f1e:	bf00      	nop
 8005f20:	371c      	adds	r7, #28
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr

08005f2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f2a:	b480      	push	{r7}
 8005f2c:	b085      	sub	sp, #20
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	6078      	str	r0, [r7, #4]
 8005f32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f42:	683a      	ldr	r2, [r7, #0]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	4313      	orrs	r3, r2
 8005f48:	f043 0307 	orr.w	r3, r3, #7
 8005f4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	68fa      	ldr	r2, [r7, #12]
 8005f52:	609a      	str	r2, [r3, #8]
}
 8005f54:	bf00      	nop
 8005f56:	3714      	adds	r7, #20
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5e:	4770      	bx	lr

08005f60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b087      	sub	sp, #28
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	60f8      	str	r0, [r7, #12]
 8005f68:	60b9      	str	r1, [r7, #8]
 8005f6a:	607a      	str	r2, [r7, #4]
 8005f6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	021a      	lsls	r2, r3, #8
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	431a      	orrs	r2, r3
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	697a      	ldr	r2, [r7, #20]
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	697a      	ldr	r2, [r7, #20]
 8005f92:	609a      	str	r2, [r3, #8]
}
 8005f94:	bf00      	nop
 8005f96:	371c      	adds	r7, #28
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr

08005fa0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b087      	sub	sp, #28
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	60f8      	str	r0, [r7, #12]
 8005fa8:	60b9      	str	r1, [r7, #8]
 8005faa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	f003 031f 	and.w	r3, r3, #31
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	6a1a      	ldr	r2, [r3, #32]
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	43db      	mvns	r3, r3
 8005fc2:	401a      	ands	r2, r3
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	6a1a      	ldr	r2, [r3, #32]
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	f003 031f 	and.w	r3, r3, #31
 8005fd2:	6879      	ldr	r1, [r7, #4]
 8005fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8005fd8:	431a      	orrs	r2, r3
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	621a      	str	r2, [r3, #32]
}
 8005fde:	bf00      	nop
 8005fe0:	371c      	adds	r7, #28
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe8:	4770      	bx	lr
	...

08005fec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b085      	sub	sp, #20
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
 8005ff4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d101      	bne.n	8006004 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006000:	2302      	movs	r3, #2
 8006002:	e06d      	b.n	80060e0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2201      	movs	r2, #1
 8006008:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2202      	movs	r2, #2
 8006010:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	685b      	ldr	r3, [r3, #4]
 800601a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a30      	ldr	r2, [pc, #192]	@ (80060ec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d004      	beq.n	8006038 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a2f      	ldr	r2, [pc, #188]	@ (80060f0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d108      	bne.n	800604a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800603e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	68fa      	ldr	r2, [r7, #12]
 8006046:	4313      	orrs	r3, r2
 8006048:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006050:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	68fa      	ldr	r2, [r7, #12]
 8006058:	4313      	orrs	r3, r2
 800605a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	68fa      	ldr	r2, [r7, #12]
 8006062:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a20      	ldr	r2, [pc, #128]	@ (80060ec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d022      	beq.n	80060b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006076:	d01d      	beq.n	80060b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a1d      	ldr	r2, [pc, #116]	@ (80060f4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d018      	beq.n	80060b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a1c      	ldr	r2, [pc, #112]	@ (80060f8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d013      	beq.n	80060b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a1a      	ldr	r2, [pc, #104]	@ (80060fc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d00e      	beq.n	80060b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a15      	ldr	r2, [pc, #84]	@ (80060f0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d009      	beq.n	80060b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a16      	ldr	r2, [pc, #88]	@ (8006100 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d004      	beq.n	80060b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a15      	ldr	r2, [pc, #84]	@ (8006104 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d10c      	bne.n	80060ce <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060ba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	68ba      	ldr	r2, [r7, #8]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	68ba      	ldr	r2, [r7, #8]
 80060cc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2201      	movs	r2, #1
 80060d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80060de:	2300      	movs	r3, #0
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3714      	adds	r7, #20
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr
 80060ec:	40010000 	.word	0x40010000
 80060f0:	40010400 	.word	0x40010400
 80060f4:	40000400 	.word	0x40000400
 80060f8:	40000800 	.word	0x40000800
 80060fc:	40000c00 	.word	0x40000c00
 8006100:	40014000 	.word	0x40014000
 8006104:	40001800 	.word	0x40001800

08006108 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006108:	b480      	push	{r7}
 800610a:	b083      	sub	sp, #12
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006110:	bf00      	nop
 8006112:	370c      	adds	r7, #12
 8006114:	46bd      	mov	sp, r7
 8006116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611a:	4770      	bx	lr

0800611c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800611c:	b480      	push	{r7}
 800611e:	b083      	sub	sp, #12
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006124:	bf00      	nop
 8006126:	370c      	adds	r7, #12
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr

08006130 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006130:	b480      	push	{r7}
 8006132:	b083      	sub	sp, #12
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006138:	bf00      	nop
 800613a:	370c      	adds	r7, #12
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr

08006144 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b082      	sub	sp, #8
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d101      	bne.n	8006156 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	e040      	b.n	80061d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800615a:	2b00      	cmp	r3, #0
 800615c:	d106      	bne.n	800616c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f7fb ff68 	bl	800203c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2224      	movs	r2, #36	@ 0x24
 8006170:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f022 0201 	bic.w	r2, r2, #1
 8006180:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006186:	2b00      	cmp	r3, #0
 8006188:	d002      	beq.n	8006190 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f000 fa8c 	bl	80066a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	f000 f825 	bl	80061e0 <UART_SetConfig>
 8006196:	4603      	mov	r3, r0
 8006198:	2b01      	cmp	r3, #1
 800619a:	d101      	bne.n	80061a0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800619c:	2301      	movs	r3, #1
 800619e:	e01b      	b.n	80061d8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	685a      	ldr	r2, [r3, #4]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80061ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	689a      	ldr	r2, [r3, #8]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80061be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f042 0201 	orr.w	r2, r2, #1
 80061ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80061d0:	6878      	ldr	r0, [r7, #4]
 80061d2:	f000 fb0b 	bl	80067ec <UART_CheckIdleState>
 80061d6:	4603      	mov	r3, r0
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3708      	adds	r7, #8
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}

080061e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b088      	sub	sp, #32
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80061e8:	2300      	movs	r3, #0
 80061ea:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	689a      	ldr	r2, [r3, #8]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	691b      	ldr	r3, [r3, #16]
 80061f4:	431a      	orrs	r2, r3
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	695b      	ldr	r3, [r3, #20]
 80061fa:	431a      	orrs	r2, r3
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	69db      	ldr	r3, [r3, #28]
 8006200:	4313      	orrs	r3, r2
 8006202:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	4ba6      	ldr	r3, [pc, #664]	@ (80064a4 <UART_SetConfig+0x2c4>)
 800620c:	4013      	ands	r3, r2
 800620e:	687a      	ldr	r2, [r7, #4]
 8006210:	6812      	ldr	r2, [r2, #0]
 8006212:	6979      	ldr	r1, [r7, #20]
 8006214:	430b      	orrs	r3, r1
 8006216:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	68da      	ldr	r2, [r3, #12]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	430a      	orrs	r2, r1
 800622c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	699b      	ldr	r3, [r3, #24]
 8006232:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6a1b      	ldr	r3, [r3, #32]
 8006238:	697a      	ldr	r2, [r7, #20]
 800623a:	4313      	orrs	r3, r2
 800623c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	697a      	ldr	r2, [r7, #20]
 800624e:	430a      	orrs	r2, r1
 8006250:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a94      	ldr	r2, [pc, #592]	@ (80064a8 <UART_SetConfig+0x2c8>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d120      	bne.n	800629e <UART_SetConfig+0xbe>
 800625c:	4b93      	ldr	r3, [pc, #588]	@ (80064ac <UART_SetConfig+0x2cc>)
 800625e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006262:	f003 0303 	and.w	r3, r3, #3
 8006266:	2b03      	cmp	r3, #3
 8006268:	d816      	bhi.n	8006298 <UART_SetConfig+0xb8>
 800626a:	a201      	add	r2, pc, #4	@ (adr r2, 8006270 <UART_SetConfig+0x90>)
 800626c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006270:	08006281 	.word	0x08006281
 8006274:	0800628d 	.word	0x0800628d
 8006278:	08006287 	.word	0x08006287
 800627c:	08006293 	.word	0x08006293
 8006280:	2301      	movs	r3, #1
 8006282:	77fb      	strb	r3, [r7, #31]
 8006284:	e150      	b.n	8006528 <UART_SetConfig+0x348>
 8006286:	2302      	movs	r3, #2
 8006288:	77fb      	strb	r3, [r7, #31]
 800628a:	e14d      	b.n	8006528 <UART_SetConfig+0x348>
 800628c:	2304      	movs	r3, #4
 800628e:	77fb      	strb	r3, [r7, #31]
 8006290:	e14a      	b.n	8006528 <UART_SetConfig+0x348>
 8006292:	2308      	movs	r3, #8
 8006294:	77fb      	strb	r3, [r7, #31]
 8006296:	e147      	b.n	8006528 <UART_SetConfig+0x348>
 8006298:	2310      	movs	r3, #16
 800629a:	77fb      	strb	r3, [r7, #31]
 800629c:	e144      	b.n	8006528 <UART_SetConfig+0x348>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a83      	ldr	r2, [pc, #524]	@ (80064b0 <UART_SetConfig+0x2d0>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d132      	bne.n	800630e <UART_SetConfig+0x12e>
 80062a8:	4b80      	ldr	r3, [pc, #512]	@ (80064ac <UART_SetConfig+0x2cc>)
 80062aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062ae:	f003 030c 	and.w	r3, r3, #12
 80062b2:	2b0c      	cmp	r3, #12
 80062b4:	d828      	bhi.n	8006308 <UART_SetConfig+0x128>
 80062b6:	a201      	add	r2, pc, #4	@ (adr r2, 80062bc <UART_SetConfig+0xdc>)
 80062b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062bc:	080062f1 	.word	0x080062f1
 80062c0:	08006309 	.word	0x08006309
 80062c4:	08006309 	.word	0x08006309
 80062c8:	08006309 	.word	0x08006309
 80062cc:	080062fd 	.word	0x080062fd
 80062d0:	08006309 	.word	0x08006309
 80062d4:	08006309 	.word	0x08006309
 80062d8:	08006309 	.word	0x08006309
 80062dc:	080062f7 	.word	0x080062f7
 80062e0:	08006309 	.word	0x08006309
 80062e4:	08006309 	.word	0x08006309
 80062e8:	08006309 	.word	0x08006309
 80062ec:	08006303 	.word	0x08006303
 80062f0:	2300      	movs	r3, #0
 80062f2:	77fb      	strb	r3, [r7, #31]
 80062f4:	e118      	b.n	8006528 <UART_SetConfig+0x348>
 80062f6:	2302      	movs	r3, #2
 80062f8:	77fb      	strb	r3, [r7, #31]
 80062fa:	e115      	b.n	8006528 <UART_SetConfig+0x348>
 80062fc:	2304      	movs	r3, #4
 80062fe:	77fb      	strb	r3, [r7, #31]
 8006300:	e112      	b.n	8006528 <UART_SetConfig+0x348>
 8006302:	2308      	movs	r3, #8
 8006304:	77fb      	strb	r3, [r7, #31]
 8006306:	e10f      	b.n	8006528 <UART_SetConfig+0x348>
 8006308:	2310      	movs	r3, #16
 800630a:	77fb      	strb	r3, [r7, #31]
 800630c:	e10c      	b.n	8006528 <UART_SetConfig+0x348>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a68      	ldr	r2, [pc, #416]	@ (80064b4 <UART_SetConfig+0x2d4>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d120      	bne.n	800635a <UART_SetConfig+0x17a>
 8006318:	4b64      	ldr	r3, [pc, #400]	@ (80064ac <UART_SetConfig+0x2cc>)
 800631a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800631e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006322:	2b30      	cmp	r3, #48	@ 0x30
 8006324:	d013      	beq.n	800634e <UART_SetConfig+0x16e>
 8006326:	2b30      	cmp	r3, #48	@ 0x30
 8006328:	d814      	bhi.n	8006354 <UART_SetConfig+0x174>
 800632a:	2b20      	cmp	r3, #32
 800632c:	d009      	beq.n	8006342 <UART_SetConfig+0x162>
 800632e:	2b20      	cmp	r3, #32
 8006330:	d810      	bhi.n	8006354 <UART_SetConfig+0x174>
 8006332:	2b00      	cmp	r3, #0
 8006334:	d002      	beq.n	800633c <UART_SetConfig+0x15c>
 8006336:	2b10      	cmp	r3, #16
 8006338:	d006      	beq.n	8006348 <UART_SetConfig+0x168>
 800633a:	e00b      	b.n	8006354 <UART_SetConfig+0x174>
 800633c:	2300      	movs	r3, #0
 800633e:	77fb      	strb	r3, [r7, #31]
 8006340:	e0f2      	b.n	8006528 <UART_SetConfig+0x348>
 8006342:	2302      	movs	r3, #2
 8006344:	77fb      	strb	r3, [r7, #31]
 8006346:	e0ef      	b.n	8006528 <UART_SetConfig+0x348>
 8006348:	2304      	movs	r3, #4
 800634a:	77fb      	strb	r3, [r7, #31]
 800634c:	e0ec      	b.n	8006528 <UART_SetConfig+0x348>
 800634e:	2308      	movs	r3, #8
 8006350:	77fb      	strb	r3, [r7, #31]
 8006352:	e0e9      	b.n	8006528 <UART_SetConfig+0x348>
 8006354:	2310      	movs	r3, #16
 8006356:	77fb      	strb	r3, [r7, #31]
 8006358:	e0e6      	b.n	8006528 <UART_SetConfig+0x348>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a56      	ldr	r2, [pc, #344]	@ (80064b8 <UART_SetConfig+0x2d8>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d120      	bne.n	80063a6 <UART_SetConfig+0x1c6>
 8006364:	4b51      	ldr	r3, [pc, #324]	@ (80064ac <UART_SetConfig+0x2cc>)
 8006366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800636a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800636e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006370:	d013      	beq.n	800639a <UART_SetConfig+0x1ba>
 8006372:	2bc0      	cmp	r3, #192	@ 0xc0
 8006374:	d814      	bhi.n	80063a0 <UART_SetConfig+0x1c0>
 8006376:	2b80      	cmp	r3, #128	@ 0x80
 8006378:	d009      	beq.n	800638e <UART_SetConfig+0x1ae>
 800637a:	2b80      	cmp	r3, #128	@ 0x80
 800637c:	d810      	bhi.n	80063a0 <UART_SetConfig+0x1c0>
 800637e:	2b00      	cmp	r3, #0
 8006380:	d002      	beq.n	8006388 <UART_SetConfig+0x1a8>
 8006382:	2b40      	cmp	r3, #64	@ 0x40
 8006384:	d006      	beq.n	8006394 <UART_SetConfig+0x1b4>
 8006386:	e00b      	b.n	80063a0 <UART_SetConfig+0x1c0>
 8006388:	2300      	movs	r3, #0
 800638a:	77fb      	strb	r3, [r7, #31]
 800638c:	e0cc      	b.n	8006528 <UART_SetConfig+0x348>
 800638e:	2302      	movs	r3, #2
 8006390:	77fb      	strb	r3, [r7, #31]
 8006392:	e0c9      	b.n	8006528 <UART_SetConfig+0x348>
 8006394:	2304      	movs	r3, #4
 8006396:	77fb      	strb	r3, [r7, #31]
 8006398:	e0c6      	b.n	8006528 <UART_SetConfig+0x348>
 800639a:	2308      	movs	r3, #8
 800639c:	77fb      	strb	r3, [r7, #31]
 800639e:	e0c3      	b.n	8006528 <UART_SetConfig+0x348>
 80063a0:	2310      	movs	r3, #16
 80063a2:	77fb      	strb	r3, [r7, #31]
 80063a4:	e0c0      	b.n	8006528 <UART_SetConfig+0x348>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a44      	ldr	r2, [pc, #272]	@ (80064bc <UART_SetConfig+0x2dc>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d125      	bne.n	80063fc <UART_SetConfig+0x21c>
 80063b0:	4b3e      	ldr	r3, [pc, #248]	@ (80064ac <UART_SetConfig+0x2cc>)
 80063b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063be:	d017      	beq.n	80063f0 <UART_SetConfig+0x210>
 80063c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063c4:	d817      	bhi.n	80063f6 <UART_SetConfig+0x216>
 80063c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063ca:	d00b      	beq.n	80063e4 <UART_SetConfig+0x204>
 80063cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063d0:	d811      	bhi.n	80063f6 <UART_SetConfig+0x216>
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d003      	beq.n	80063de <UART_SetConfig+0x1fe>
 80063d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063da:	d006      	beq.n	80063ea <UART_SetConfig+0x20a>
 80063dc:	e00b      	b.n	80063f6 <UART_SetConfig+0x216>
 80063de:	2300      	movs	r3, #0
 80063e0:	77fb      	strb	r3, [r7, #31]
 80063e2:	e0a1      	b.n	8006528 <UART_SetConfig+0x348>
 80063e4:	2302      	movs	r3, #2
 80063e6:	77fb      	strb	r3, [r7, #31]
 80063e8:	e09e      	b.n	8006528 <UART_SetConfig+0x348>
 80063ea:	2304      	movs	r3, #4
 80063ec:	77fb      	strb	r3, [r7, #31]
 80063ee:	e09b      	b.n	8006528 <UART_SetConfig+0x348>
 80063f0:	2308      	movs	r3, #8
 80063f2:	77fb      	strb	r3, [r7, #31]
 80063f4:	e098      	b.n	8006528 <UART_SetConfig+0x348>
 80063f6:	2310      	movs	r3, #16
 80063f8:	77fb      	strb	r3, [r7, #31]
 80063fa:	e095      	b.n	8006528 <UART_SetConfig+0x348>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a2f      	ldr	r2, [pc, #188]	@ (80064c0 <UART_SetConfig+0x2e0>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d125      	bne.n	8006452 <UART_SetConfig+0x272>
 8006406:	4b29      	ldr	r3, [pc, #164]	@ (80064ac <UART_SetConfig+0x2cc>)
 8006408:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800640c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006410:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006414:	d017      	beq.n	8006446 <UART_SetConfig+0x266>
 8006416:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800641a:	d817      	bhi.n	800644c <UART_SetConfig+0x26c>
 800641c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006420:	d00b      	beq.n	800643a <UART_SetConfig+0x25a>
 8006422:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006426:	d811      	bhi.n	800644c <UART_SetConfig+0x26c>
 8006428:	2b00      	cmp	r3, #0
 800642a:	d003      	beq.n	8006434 <UART_SetConfig+0x254>
 800642c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006430:	d006      	beq.n	8006440 <UART_SetConfig+0x260>
 8006432:	e00b      	b.n	800644c <UART_SetConfig+0x26c>
 8006434:	2301      	movs	r3, #1
 8006436:	77fb      	strb	r3, [r7, #31]
 8006438:	e076      	b.n	8006528 <UART_SetConfig+0x348>
 800643a:	2302      	movs	r3, #2
 800643c:	77fb      	strb	r3, [r7, #31]
 800643e:	e073      	b.n	8006528 <UART_SetConfig+0x348>
 8006440:	2304      	movs	r3, #4
 8006442:	77fb      	strb	r3, [r7, #31]
 8006444:	e070      	b.n	8006528 <UART_SetConfig+0x348>
 8006446:	2308      	movs	r3, #8
 8006448:	77fb      	strb	r3, [r7, #31]
 800644a:	e06d      	b.n	8006528 <UART_SetConfig+0x348>
 800644c:	2310      	movs	r3, #16
 800644e:	77fb      	strb	r3, [r7, #31]
 8006450:	e06a      	b.n	8006528 <UART_SetConfig+0x348>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a1b      	ldr	r2, [pc, #108]	@ (80064c4 <UART_SetConfig+0x2e4>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d138      	bne.n	80064ce <UART_SetConfig+0x2ee>
 800645c:	4b13      	ldr	r3, [pc, #76]	@ (80064ac <UART_SetConfig+0x2cc>)
 800645e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006462:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006466:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800646a:	d017      	beq.n	800649c <UART_SetConfig+0x2bc>
 800646c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006470:	d82a      	bhi.n	80064c8 <UART_SetConfig+0x2e8>
 8006472:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006476:	d00b      	beq.n	8006490 <UART_SetConfig+0x2b0>
 8006478:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800647c:	d824      	bhi.n	80064c8 <UART_SetConfig+0x2e8>
 800647e:	2b00      	cmp	r3, #0
 8006480:	d003      	beq.n	800648a <UART_SetConfig+0x2aa>
 8006482:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006486:	d006      	beq.n	8006496 <UART_SetConfig+0x2b6>
 8006488:	e01e      	b.n	80064c8 <UART_SetConfig+0x2e8>
 800648a:	2300      	movs	r3, #0
 800648c:	77fb      	strb	r3, [r7, #31]
 800648e:	e04b      	b.n	8006528 <UART_SetConfig+0x348>
 8006490:	2302      	movs	r3, #2
 8006492:	77fb      	strb	r3, [r7, #31]
 8006494:	e048      	b.n	8006528 <UART_SetConfig+0x348>
 8006496:	2304      	movs	r3, #4
 8006498:	77fb      	strb	r3, [r7, #31]
 800649a:	e045      	b.n	8006528 <UART_SetConfig+0x348>
 800649c:	2308      	movs	r3, #8
 800649e:	77fb      	strb	r3, [r7, #31]
 80064a0:	e042      	b.n	8006528 <UART_SetConfig+0x348>
 80064a2:	bf00      	nop
 80064a4:	efff69f3 	.word	0xefff69f3
 80064a8:	40011000 	.word	0x40011000
 80064ac:	40023800 	.word	0x40023800
 80064b0:	40004400 	.word	0x40004400
 80064b4:	40004800 	.word	0x40004800
 80064b8:	40004c00 	.word	0x40004c00
 80064bc:	40005000 	.word	0x40005000
 80064c0:	40011400 	.word	0x40011400
 80064c4:	40007800 	.word	0x40007800
 80064c8:	2310      	movs	r3, #16
 80064ca:	77fb      	strb	r3, [r7, #31]
 80064cc:	e02c      	b.n	8006528 <UART_SetConfig+0x348>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a72      	ldr	r2, [pc, #456]	@ (800669c <UART_SetConfig+0x4bc>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d125      	bne.n	8006524 <UART_SetConfig+0x344>
 80064d8:	4b71      	ldr	r3, [pc, #452]	@ (80066a0 <UART_SetConfig+0x4c0>)
 80064da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064de:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80064e2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80064e6:	d017      	beq.n	8006518 <UART_SetConfig+0x338>
 80064e8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80064ec:	d817      	bhi.n	800651e <UART_SetConfig+0x33e>
 80064ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064f2:	d00b      	beq.n	800650c <UART_SetConfig+0x32c>
 80064f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064f8:	d811      	bhi.n	800651e <UART_SetConfig+0x33e>
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d003      	beq.n	8006506 <UART_SetConfig+0x326>
 80064fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006502:	d006      	beq.n	8006512 <UART_SetConfig+0x332>
 8006504:	e00b      	b.n	800651e <UART_SetConfig+0x33e>
 8006506:	2300      	movs	r3, #0
 8006508:	77fb      	strb	r3, [r7, #31]
 800650a:	e00d      	b.n	8006528 <UART_SetConfig+0x348>
 800650c:	2302      	movs	r3, #2
 800650e:	77fb      	strb	r3, [r7, #31]
 8006510:	e00a      	b.n	8006528 <UART_SetConfig+0x348>
 8006512:	2304      	movs	r3, #4
 8006514:	77fb      	strb	r3, [r7, #31]
 8006516:	e007      	b.n	8006528 <UART_SetConfig+0x348>
 8006518:	2308      	movs	r3, #8
 800651a:	77fb      	strb	r3, [r7, #31]
 800651c:	e004      	b.n	8006528 <UART_SetConfig+0x348>
 800651e:	2310      	movs	r3, #16
 8006520:	77fb      	strb	r3, [r7, #31]
 8006522:	e001      	b.n	8006528 <UART_SetConfig+0x348>
 8006524:	2310      	movs	r3, #16
 8006526:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	69db      	ldr	r3, [r3, #28]
 800652c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006530:	d15b      	bne.n	80065ea <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006532:	7ffb      	ldrb	r3, [r7, #31]
 8006534:	2b08      	cmp	r3, #8
 8006536:	d828      	bhi.n	800658a <UART_SetConfig+0x3aa>
 8006538:	a201      	add	r2, pc, #4	@ (adr r2, 8006540 <UART_SetConfig+0x360>)
 800653a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800653e:	bf00      	nop
 8006540:	08006565 	.word	0x08006565
 8006544:	0800656d 	.word	0x0800656d
 8006548:	08006575 	.word	0x08006575
 800654c:	0800658b 	.word	0x0800658b
 8006550:	0800657b 	.word	0x0800657b
 8006554:	0800658b 	.word	0x0800658b
 8006558:	0800658b 	.word	0x0800658b
 800655c:	0800658b 	.word	0x0800658b
 8006560:	08006583 	.word	0x08006583
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006564:	f7fd fc7a 	bl	8003e5c <HAL_RCC_GetPCLK1Freq>
 8006568:	61b8      	str	r0, [r7, #24]
        break;
 800656a:	e013      	b.n	8006594 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800656c:	f7fd fc8a 	bl	8003e84 <HAL_RCC_GetPCLK2Freq>
 8006570:	61b8      	str	r0, [r7, #24]
        break;
 8006572:	e00f      	b.n	8006594 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006574:	4b4b      	ldr	r3, [pc, #300]	@ (80066a4 <UART_SetConfig+0x4c4>)
 8006576:	61bb      	str	r3, [r7, #24]
        break;
 8006578:	e00c      	b.n	8006594 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800657a:	f7fd fb5d 	bl	8003c38 <HAL_RCC_GetSysClockFreq>
 800657e:	61b8      	str	r0, [r7, #24]
        break;
 8006580:	e008      	b.n	8006594 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006582:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006586:	61bb      	str	r3, [r7, #24]
        break;
 8006588:	e004      	b.n	8006594 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800658a:	2300      	movs	r3, #0
 800658c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800658e:	2301      	movs	r3, #1
 8006590:	77bb      	strb	r3, [r7, #30]
        break;
 8006592:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006594:	69bb      	ldr	r3, [r7, #24]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d074      	beq.n	8006684 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800659a:	69bb      	ldr	r3, [r7, #24]
 800659c:	005a      	lsls	r2, r3, #1
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	085b      	lsrs	r3, r3, #1
 80065a4:	441a      	add	r2, r3
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80065ae:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	2b0f      	cmp	r3, #15
 80065b4:	d916      	bls.n	80065e4 <UART_SetConfig+0x404>
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065bc:	d212      	bcs.n	80065e4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	f023 030f 	bic.w	r3, r3, #15
 80065c6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	085b      	lsrs	r3, r3, #1
 80065cc:	b29b      	uxth	r3, r3
 80065ce:	f003 0307 	and.w	r3, r3, #7
 80065d2:	b29a      	uxth	r2, r3
 80065d4:	89fb      	ldrh	r3, [r7, #14]
 80065d6:	4313      	orrs	r3, r2
 80065d8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	89fa      	ldrh	r2, [r7, #14]
 80065e0:	60da      	str	r2, [r3, #12]
 80065e2:	e04f      	b.n	8006684 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80065e4:	2301      	movs	r3, #1
 80065e6:	77bb      	strb	r3, [r7, #30]
 80065e8:	e04c      	b.n	8006684 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80065ea:	7ffb      	ldrb	r3, [r7, #31]
 80065ec:	2b08      	cmp	r3, #8
 80065ee:	d828      	bhi.n	8006642 <UART_SetConfig+0x462>
 80065f0:	a201      	add	r2, pc, #4	@ (adr r2, 80065f8 <UART_SetConfig+0x418>)
 80065f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065f6:	bf00      	nop
 80065f8:	0800661d 	.word	0x0800661d
 80065fc:	08006625 	.word	0x08006625
 8006600:	0800662d 	.word	0x0800662d
 8006604:	08006643 	.word	0x08006643
 8006608:	08006633 	.word	0x08006633
 800660c:	08006643 	.word	0x08006643
 8006610:	08006643 	.word	0x08006643
 8006614:	08006643 	.word	0x08006643
 8006618:	0800663b 	.word	0x0800663b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800661c:	f7fd fc1e 	bl	8003e5c <HAL_RCC_GetPCLK1Freq>
 8006620:	61b8      	str	r0, [r7, #24]
        break;
 8006622:	e013      	b.n	800664c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006624:	f7fd fc2e 	bl	8003e84 <HAL_RCC_GetPCLK2Freq>
 8006628:	61b8      	str	r0, [r7, #24]
        break;
 800662a:	e00f      	b.n	800664c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800662c:	4b1d      	ldr	r3, [pc, #116]	@ (80066a4 <UART_SetConfig+0x4c4>)
 800662e:	61bb      	str	r3, [r7, #24]
        break;
 8006630:	e00c      	b.n	800664c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006632:	f7fd fb01 	bl	8003c38 <HAL_RCC_GetSysClockFreq>
 8006636:	61b8      	str	r0, [r7, #24]
        break;
 8006638:	e008      	b.n	800664c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800663a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800663e:	61bb      	str	r3, [r7, #24]
        break;
 8006640:	e004      	b.n	800664c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006642:	2300      	movs	r3, #0
 8006644:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	77bb      	strb	r3, [r7, #30]
        break;
 800664a:	bf00      	nop
    }

    if (pclk != 0U)
 800664c:	69bb      	ldr	r3, [r7, #24]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d018      	beq.n	8006684 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	085a      	lsrs	r2, r3, #1
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	441a      	add	r2, r3
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	fbb2 f3f3 	udiv	r3, r2, r3
 8006664:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	2b0f      	cmp	r3, #15
 800666a:	d909      	bls.n	8006680 <UART_SetConfig+0x4a0>
 800666c:	693b      	ldr	r3, [r7, #16]
 800666e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006672:	d205      	bcs.n	8006680 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	b29a      	uxth	r2, r3
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	60da      	str	r2, [r3, #12]
 800667e:	e001      	b.n	8006684 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006680:	2301      	movs	r3, #1
 8006682:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2200      	movs	r2, #0
 800668e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006690:	7fbb      	ldrb	r3, [r7, #30]
}
 8006692:	4618      	mov	r0, r3
 8006694:	3720      	adds	r7, #32
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
 800669a:	bf00      	nop
 800669c:	40007c00 	.word	0x40007c00
 80066a0:	40023800 	.word	0x40023800
 80066a4:	00f42400 	.word	0x00f42400

080066a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b083      	sub	sp, #12
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066b4:	f003 0308 	and.w	r3, r3, #8
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d00a      	beq.n	80066d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	430a      	orrs	r2, r1
 80066d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066d6:	f003 0301 	and.w	r3, r3, #1
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d00a      	beq.n	80066f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	430a      	orrs	r2, r1
 80066f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066f8:	f003 0302 	and.w	r3, r3, #2
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d00a      	beq.n	8006716 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	430a      	orrs	r2, r1
 8006714:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800671a:	f003 0304 	and.w	r3, r3, #4
 800671e:	2b00      	cmp	r3, #0
 8006720:	d00a      	beq.n	8006738 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	430a      	orrs	r2, r1
 8006736:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800673c:	f003 0310 	and.w	r3, r3, #16
 8006740:	2b00      	cmp	r3, #0
 8006742:	d00a      	beq.n	800675a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	430a      	orrs	r2, r1
 8006758:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800675e:	f003 0320 	and.w	r3, r3, #32
 8006762:	2b00      	cmp	r3, #0
 8006764:	d00a      	beq.n	800677c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	689b      	ldr	r3, [r3, #8]
 800676c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	430a      	orrs	r2, r1
 800677a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006784:	2b00      	cmp	r3, #0
 8006786:	d01a      	beq.n	80067be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	430a      	orrs	r2, r1
 800679c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80067a6:	d10a      	bne.n	80067be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	430a      	orrs	r2, r1
 80067bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d00a      	beq.n	80067e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	430a      	orrs	r2, r1
 80067de:	605a      	str	r2, [r3, #4]
  }
}
 80067e0:	bf00      	nop
 80067e2:	370c      	adds	r7, #12
 80067e4:	46bd      	mov	sp, r7
 80067e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ea:	4770      	bx	lr

080067ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b08c      	sub	sp, #48	@ 0x30
 80067f0:	af02      	add	r7, sp, #8
 80067f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80067fc:	f7fb fda0 	bl	8002340 <HAL_GetTick>
 8006800:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f003 0308 	and.w	r3, r3, #8
 800680c:	2b08      	cmp	r3, #8
 800680e:	d12e      	bne.n	800686e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006810:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006814:	9300      	str	r3, [sp, #0]
 8006816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006818:	2200      	movs	r2, #0
 800681a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f000 f83b 	bl	800689a <UART_WaitOnFlagUntilTimeout>
 8006824:	4603      	mov	r3, r0
 8006826:	2b00      	cmp	r3, #0
 8006828:	d021      	beq.n	800686e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	e853 3f00 	ldrex	r3, [r3]
 8006836:	60fb      	str	r3, [r7, #12]
   return(result);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800683e:	623b      	str	r3, [r7, #32]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	461a      	mov	r2, r3
 8006846:	6a3b      	ldr	r3, [r7, #32]
 8006848:	61fb      	str	r3, [r7, #28]
 800684a:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800684c:	69b9      	ldr	r1, [r7, #24]
 800684e:	69fa      	ldr	r2, [r7, #28]
 8006850:	e841 2300 	strex	r3, r2, [r1]
 8006854:	617b      	str	r3, [r7, #20]
   return(result);
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d1e6      	bne.n	800682a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2220      	movs	r2, #32
 8006860:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2200      	movs	r2, #0
 8006866:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800686a:	2303      	movs	r3, #3
 800686c:	e011      	b.n	8006892 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2220      	movs	r2, #32
 8006872:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2220      	movs	r2, #32
 8006878:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2200      	movs	r2, #0
 8006880:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2200      	movs	r2, #0
 8006886:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2200      	movs	r2, #0
 800688c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006890:	2300      	movs	r3, #0
}
 8006892:	4618      	mov	r0, r3
 8006894:	3728      	adds	r7, #40	@ 0x28
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}

0800689a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800689a:	b580      	push	{r7, lr}
 800689c:	b084      	sub	sp, #16
 800689e:	af00      	add	r7, sp, #0
 80068a0:	60f8      	str	r0, [r7, #12]
 80068a2:	60b9      	str	r1, [r7, #8]
 80068a4:	603b      	str	r3, [r7, #0]
 80068a6:	4613      	mov	r3, r2
 80068a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068aa:	e04f      	b.n	800694c <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068ac:	69bb      	ldr	r3, [r7, #24]
 80068ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068b2:	d04b      	beq.n	800694c <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068b4:	f7fb fd44 	bl	8002340 <HAL_GetTick>
 80068b8:	4602      	mov	r2, r0
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	1ad3      	subs	r3, r2, r3
 80068be:	69ba      	ldr	r2, [r7, #24]
 80068c0:	429a      	cmp	r2, r3
 80068c2:	d302      	bcc.n	80068ca <UART_WaitOnFlagUntilTimeout+0x30>
 80068c4:	69bb      	ldr	r3, [r7, #24]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d101      	bne.n	80068ce <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80068ca:	2303      	movs	r3, #3
 80068cc:	e04e      	b.n	800696c <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 0304 	and.w	r3, r3, #4
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d037      	beq.n	800694c <UART_WaitOnFlagUntilTimeout+0xb2>
 80068dc:	68bb      	ldr	r3, [r7, #8]
 80068de:	2b80      	cmp	r3, #128	@ 0x80
 80068e0:	d034      	beq.n	800694c <UART_WaitOnFlagUntilTimeout+0xb2>
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	2b40      	cmp	r3, #64	@ 0x40
 80068e6:	d031      	beq.n	800694c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	69db      	ldr	r3, [r3, #28]
 80068ee:	f003 0308 	and.w	r3, r3, #8
 80068f2:	2b08      	cmp	r3, #8
 80068f4:	d110      	bne.n	8006918 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	2208      	movs	r2, #8
 80068fc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80068fe:	68f8      	ldr	r0, [r7, #12]
 8006900:	f000 f838 	bl	8006974 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2208      	movs	r2, #8
 8006908:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2200      	movs	r2, #0
 8006910:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006914:	2301      	movs	r3, #1
 8006916:	e029      	b.n	800696c <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	69db      	ldr	r3, [r3, #28]
 800691e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006922:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006926:	d111      	bne.n	800694c <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006930:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006932:	68f8      	ldr	r0, [r7, #12]
 8006934:	f000 f81e 	bl	8006974 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2220      	movs	r2, #32
 800693c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2200      	movs	r2, #0
 8006944:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006948:	2303      	movs	r3, #3
 800694a:	e00f      	b.n	800696c <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	69da      	ldr	r2, [r3, #28]
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	4013      	ands	r3, r2
 8006956:	68ba      	ldr	r2, [r7, #8]
 8006958:	429a      	cmp	r2, r3
 800695a:	bf0c      	ite	eq
 800695c:	2301      	moveq	r3, #1
 800695e:	2300      	movne	r3, #0
 8006960:	b2db      	uxtb	r3, r3
 8006962:	461a      	mov	r2, r3
 8006964:	79fb      	ldrb	r3, [r7, #7]
 8006966:	429a      	cmp	r2, r3
 8006968:	d0a0      	beq.n	80068ac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800696a:	2300      	movs	r3, #0
}
 800696c:	4618      	mov	r0, r3
 800696e:	3710      	adds	r7, #16
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}

08006974 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006974:	b480      	push	{r7}
 8006976:	b095      	sub	sp, #84	@ 0x54
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006982:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006984:	e853 3f00 	ldrex	r3, [r3]
 8006988:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800698a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800698c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006990:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	461a      	mov	r2, r3
 8006998:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800699a:	643b      	str	r3, [r7, #64]	@ 0x40
 800699c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800699e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80069a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80069a2:	e841 2300 	strex	r3, r2, [r1]
 80069a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80069a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d1e6      	bne.n	800697c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	3308      	adds	r3, #8
 80069b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b6:	6a3b      	ldr	r3, [r7, #32]
 80069b8:	e853 3f00 	ldrex	r3, [r3]
 80069bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80069be:	69fb      	ldr	r3, [r7, #28]
 80069c0:	f023 0301 	bic.w	r3, r3, #1
 80069c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	3308      	adds	r3, #8
 80069cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80069ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80069d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80069d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069d6:	e841 2300 	strex	r3, r2, [r1]
 80069da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80069dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d1e5      	bne.n	80069ae <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	d118      	bne.n	8006a1c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	e853 3f00 	ldrex	r3, [r3]
 80069f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	f023 0310 	bic.w	r3, r3, #16
 80069fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	461a      	mov	r2, r3
 8006a06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a08:	61bb      	str	r3, [r7, #24]
 8006a0a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a0c:	6979      	ldr	r1, [r7, #20]
 8006a0e:	69ba      	ldr	r2, [r7, #24]
 8006a10:	e841 2300 	strex	r3, r2, [r1]
 8006a14:	613b      	str	r3, [r7, #16]
   return(result);
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d1e6      	bne.n	80069ea <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2220      	movs	r2, #32
 8006a20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2200      	movs	r2, #0
 8006a28:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006a30:	bf00      	nop
 8006a32:	3754      	adds	r7, #84	@ 0x54
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr

08006a3c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006a3c:	b084      	sub	sp, #16
 8006a3e:	b580      	push	{r7, lr}
 8006a40:	b084      	sub	sp, #16
 8006a42:	af00      	add	r7, sp, #0
 8006a44:	6078      	str	r0, [r7, #4]
 8006a46:	f107 001c 	add.w	r0, r7, #28
 8006a4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006a4e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	d121      	bne.n	8006a9a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a5a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	68da      	ldr	r2, [r3, #12]
 8006a66:	4b21      	ldr	r3, [pc, #132]	@ (8006aec <USB_CoreInit+0xb0>)
 8006a68:	4013      	ands	r3, r2
 8006a6a:	687a      	ldr	r2, [r7, #4]
 8006a6c:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	68db      	ldr	r3, [r3, #12]
 8006a72:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006a7a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006a7e:	2b01      	cmp	r3, #1
 8006a80:	d105      	bne.n	8006a8e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f000 fa92 	bl	8006fb8 <USB_CoreReset>
 8006a94:	4603      	mov	r3, r0
 8006a96:	73fb      	strb	r3, [r7, #15]
 8006a98:	e010      	b.n	8006abc <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	68db      	ldr	r3, [r3, #12]
 8006a9e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 fa86 	bl	8006fb8 <USB_CoreReset>
 8006aac:	4603      	mov	r3, r0
 8006aae:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ab4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8006abc:	7fbb      	ldrb	r3, [r7, #30]
 8006abe:	2b01      	cmp	r3, #1
 8006ac0:	d10b      	bne.n	8006ada <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	689b      	ldr	r3, [r3, #8]
 8006ac6:	f043 0206 	orr.w	r2, r3, #6
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	689b      	ldr	r3, [r3, #8]
 8006ad2:	f043 0220 	orr.w	r2, r3, #32
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006ada:	7bfb      	ldrb	r3, [r7, #15]
}
 8006adc:	4618      	mov	r0, r3
 8006ade:	3710      	adds	r7, #16
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006ae6:	b004      	add	sp, #16
 8006ae8:	4770      	bx	lr
 8006aea:	bf00      	nop
 8006aec:	ffbdffbf 	.word	0xffbdffbf

08006af0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b083      	sub	sp, #12
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	f023 0201 	bic.w	r2, r3, #1
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006b04:	2300      	movs	r3, #0
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	370c      	adds	r7, #12
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b10:	4770      	bx	lr

08006b12 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006b12:	b580      	push	{r7, lr}
 8006b14:	b084      	sub	sp, #16
 8006b16:	af00      	add	r7, sp, #0
 8006b18:	6078      	str	r0, [r7, #4]
 8006b1a:	460b      	mov	r3, r1
 8006b1c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006b1e:	2300      	movs	r3, #0
 8006b20:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	68db      	ldr	r3, [r3, #12]
 8006b26:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006b2e:	78fb      	ldrb	r3, [r7, #3]
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	d115      	bne.n	8006b60 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	68db      	ldr	r3, [r3, #12]
 8006b38:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006b40:	200a      	movs	r0, #10
 8006b42:	f7fb fc09 	bl	8002358 <HAL_Delay>
      ms += 10U;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	330a      	adds	r3, #10
 8006b4a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006b4c:	6878      	ldr	r0, [r7, #4]
 8006b4e:	f000 fa25 	bl	8006f9c <USB_GetMode>
 8006b52:	4603      	mov	r3, r0
 8006b54:	2b01      	cmp	r3, #1
 8006b56:	d01e      	beq.n	8006b96 <USB_SetCurrentMode+0x84>
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	2bc7      	cmp	r3, #199	@ 0xc7
 8006b5c:	d9f0      	bls.n	8006b40 <USB_SetCurrentMode+0x2e>
 8006b5e:	e01a      	b.n	8006b96 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006b60:	78fb      	ldrb	r3, [r7, #3]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d115      	bne.n	8006b92 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	68db      	ldr	r3, [r3, #12]
 8006b6a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006b72:	200a      	movs	r0, #10
 8006b74:	f7fb fbf0 	bl	8002358 <HAL_Delay>
      ms += 10U;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	330a      	adds	r3, #10
 8006b7c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 fa0c 	bl	8006f9c <USB_GetMode>
 8006b84:	4603      	mov	r3, r0
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d005      	beq.n	8006b96 <USB_SetCurrentMode+0x84>
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2bc7      	cmp	r3, #199	@ 0xc7
 8006b8e:	d9f0      	bls.n	8006b72 <USB_SetCurrentMode+0x60>
 8006b90:	e001      	b.n	8006b96 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	e005      	b.n	8006ba2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2bc8      	cmp	r3, #200	@ 0xc8
 8006b9a:	d101      	bne.n	8006ba0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	e000      	b.n	8006ba2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006ba0:	2300      	movs	r3, #0
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3710      	adds	r7, #16
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}
	...

08006bac <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006bac:	b084      	sub	sp, #16
 8006bae:	b580      	push	{r7, lr}
 8006bb0:	b086      	sub	sp, #24
 8006bb2:	af00      	add	r7, sp, #0
 8006bb4:	6078      	str	r0, [r7, #4]
 8006bb6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006bba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	613b      	str	r3, [r7, #16]
 8006bca:	e009      	b.n	8006be0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006bcc:	687a      	ldr	r2, [r7, #4]
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	3340      	adds	r3, #64	@ 0x40
 8006bd2:	009b      	lsls	r3, r3, #2
 8006bd4:	4413      	add	r3, r2
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006bda:	693b      	ldr	r3, [r7, #16]
 8006bdc:	3301      	adds	r3, #1
 8006bde:	613b      	str	r3, [r7, #16]
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	2b0e      	cmp	r3, #14
 8006be4:	d9f2      	bls.n	8006bcc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006be6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d11c      	bne.n	8006c28 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bf4:	685b      	ldr	r3, [r3, #4]
 8006bf6:	68fa      	ldr	r2, [r7, #12]
 8006bf8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006bfc:	f043 0302 	orr.w	r3, r3, #2
 8006c00:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c06:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	601a      	str	r2, [r3, #0]
 8006c26:	e005      	b.n	8006c34 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c2c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006c3a:	461a      	mov	r2, r3
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006c40:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d10d      	bne.n	8006c64 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006c48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d104      	bne.n	8006c5a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006c50:	2100      	movs	r1, #0
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f000 f968 	bl	8006f28 <USB_SetDevSpeed>
 8006c58:	e008      	b.n	8006c6c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006c5a:	2101      	movs	r1, #1
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f000 f963 	bl	8006f28 <USB_SetDevSpeed>
 8006c62:	e003      	b.n	8006c6c <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006c64:	2103      	movs	r1, #3
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	f000 f95e 	bl	8006f28 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006c6c:	2110      	movs	r1, #16
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f000 f8fa 	bl	8006e68 <USB_FlushTxFifo>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d001      	beq.n	8006c7e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	f000 f924 	bl	8006ecc <USB_FlushRxFifo>
 8006c84:	4603      	mov	r3, r0
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d001      	beq.n	8006c8e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c94:	461a      	mov	r2, r3
 8006c96:	2300      	movs	r3, #0
 8006c98:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cac:	461a      	mov	r2, r3
 8006cae:	2300      	movs	r3, #0
 8006cb0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	613b      	str	r3, [r7, #16]
 8006cb6:	e043      	b.n	8006d40 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	015a      	lsls	r2, r3, #5
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	4413      	add	r3, r2
 8006cc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006cca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006cce:	d118      	bne.n	8006d02 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8006cd0:	693b      	ldr	r3, [r7, #16]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d10a      	bne.n	8006cec <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	015a      	lsls	r2, r3, #5
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	4413      	add	r3, r2
 8006cde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ce2:	461a      	mov	r2, r3
 8006ce4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006ce8:	6013      	str	r3, [r2, #0]
 8006cea:	e013      	b.n	8006d14 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	015a      	lsls	r2, r3, #5
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	4413      	add	r3, r2
 8006cf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cf8:	461a      	mov	r2, r3
 8006cfa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006cfe:	6013      	str	r3, [r2, #0]
 8006d00:	e008      	b.n	8006d14 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	015a      	lsls	r2, r3, #5
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	4413      	add	r3, r2
 8006d0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d0e:	461a      	mov	r2, r3
 8006d10:	2300      	movs	r3, #0
 8006d12:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006d14:	693b      	ldr	r3, [r7, #16]
 8006d16:	015a      	lsls	r2, r3, #5
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	4413      	add	r3, r2
 8006d1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d20:	461a      	mov	r2, r3
 8006d22:	2300      	movs	r3, #0
 8006d24:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006d26:	693b      	ldr	r3, [r7, #16]
 8006d28:	015a      	lsls	r2, r3, #5
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	4413      	add	r3, r2
 8006d2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d32:	461a      	mov	r2, r3
 8006d34:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006d38:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	3301      	adds	r3, #1
 8006d3e:	613b      	str	r3, [r7, #16]
 8006d40:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006d44:	461a      	mov	r2, r3
 8006d46:	693b      	ldr	r3, [r7, #16]
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d3b5      	bcc.n	8006cb8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	613b      	str	r3, [r7, #16]
 8006d50:	e043      	b.n	8006dda <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006d52:	693b      	ldr	r3, [r7, #16]
 8006d54:	015a      	lsls	r2, r3, #5
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	4413      	add	r3, r2
 8006d5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006d64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006d68:	d118      	bne.n	8006d9c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d10a      	bne.n	8006d86 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006d70:	693b      	ldr	r3, [r7, #16]
 8006d72:	015a      	lsls	r2, r3, #5
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	4413      	add	r3, r2
 8006d78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d7c:	461a      	mov	r2, r3
 8006d7e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006d82:	6013      	str	r3, [r2, #0]
 8006d84:	e013      	b.n	8006dae <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006d86:	693b      	ldr	r3, [r7, #16]
 8006d88:	015a      	lsls	r2, r3, #5
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	4413      	add	r3, r2
 8006d8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d92:	461a      	mov	r2, r3
 8006d94:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006d98:	6013      	str	r3, [r2, #0]
 8006d9a:	e008      	b.n	8006dae <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006d9c:	693b      	ldr	r3, [r7, #16]
 8006d9e:	015a      	lsls	r2, r3, #5
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	4413      	add	r3, r2
 8006da4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006da8:	461a      	mov	r2, r3
 8006daa:	2300      	movs	r3, #0
 8006dac:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	015a      	lsls	r2, r3, #5
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	4413      	add	r3, r2
 8006db6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dba:	461a      	mov	r2, r3
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	015a      	lsls	r2, r3, #5
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	4413      	add	r3, r2
 8006dc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dcc:	461a      	mov	r2, r3
 8006dce:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006dd2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	3301      	adds	r3, #1
 8006dd8:	613b      	str	r3, [r7, #16]
 8006dda:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006dde:	461a      	mov	r2, r3
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d3b5      	bcc.n	8006d52 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006dec:	691b      	ldr	r3, [r3, #16]
 8006dee:	68fa      	ldr	r2, [r7, #12]
 8006df0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006df4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006df8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006e06:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006e08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d105      	bne.n	8006e1c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	699b      	ldr	r3, [r3, #24]
 8006e14:	f043 0210 	orr.w	r2, r3, #16
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	699a      	ldr	r2, [r3, #24]
 8006e20:	4b0f      	ldr	r3, [pc, #60]	@ (8006e60 <USB_DevInit+0x2b4>)
 8006e22:	4313      	orrs	r3, r2
 8006e24:	687a      	ldr	r2, [r7, #4]
 8006e26:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006e28:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d005      	beq.n	8006e3c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	699b      	ldr	r3, [r3, #24]
 8006e34:	f043 0208 	orr.w	r2, r3, #8
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006e3c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006e40:	2b01      	cmp	r3, #1
 8006e42:	d105      	bne.n	8006e50 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	699a      	ldr	r2, [r3, #24]
 8006e48:	4b06      	ldr	r3, [pc, #24]	@ (8006e64 <USB_DevInit+0x2b8>)
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	687a      	ldr	r2, [r7, #4]
 8006e4e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006e50:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	3718      	adds	r7, #24
 8006e56:	46bd      	mov	sp, r7
 8006e58:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006e5c:	b004      	add	sp, #16
 8006e5e:	4770      	bx	lr
 8006e60:	803c3800 	.word	0x803c3800
 8006e64:	40000004 	.word	0x40000004

08006e68 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b085      	sub	sp, #20
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
 8006e70:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006e72:	2300      	movs	r3, #0
 8006e74:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	3301      	adds	r3, #1
 8006e7a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e82:	d901      	bls.n	8006e88 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006e84:	2303      	movs	r3, #3
 8006e86:	e01b      	b.n	8006ec0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	691b      	ldr	r3, [r3, #16]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	daf2      	bge.n	8006e76 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006e90:	2300      	movs	r3, #0
 8006e92:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	019b      	lsls	r3, r3, #6
 8006e98:	f043 0220 	orr.w	r2, r3, #32
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	3301      	adds	r3, #1
 8006ea4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006eac:	d901      	bls.n	8006eb2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006eae:	2303      	movs	r3, #3
 8006eb0:	e006      	b.n	8006ec0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	691b      	ldr	r3, [r3, #16]
 8006eb6:	f003 0320 	and.w	r3, r3, #32
 8006eba:	2b20      	cmp	r3, #32
 8006ebc:	d0f0      	beq.n	8006ea0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006ebe:	2300      	movs	r3, #0
}
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	3714      	adds	r7, #20
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eca:	4770      	bx	lr

08006ecc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b085      	sub	sp, #20
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	3301      	adds	r3, #1
 8006edc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006ee4:	d901      	bls.n	8006eea <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006ee6:	2303      	movs	r3, #3
 8006ee8:	e018      	b.n	8006f1c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	691b      	ldr	r3, [r3, #16]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	daf2      	bge.n	8006ed8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2210      	movs	r2, #16
 8006efa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	3301      	adds	r3, #1
 8006f00:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006f08:	d901      	bls.n	8006f0e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006f0a:	2303      	movs	r3, #3
 8006f0c:	e006      	b.n	8006f1c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	691b      	ldr	r3, [r3, #16]
 8006f12:	f003 0310 	and.w	r3, r3, #16
 8006f16:	2b10      	cmp	r3, #16
 8006f18:	d0f0      	beq.n	8006efc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006f1a:	2300      	movs	r3, #0
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	3714      	adds	r7, #20
 8006f20:	46bd      	mov	sp, r7
 8006f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f26:	4770      	bx	lr

08006f28 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006f28:	b480      	push	{r7}
 8006f2a:	b085      	sub	sp, #20
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
 8006f30:	460b      	mov	r3, r1
 8006f32:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f3e:	681a      	ldr	r2, [r3, #0]
 8006f40:	78fb      	ldrb	r3, [r7, #3]
 8006f42:	68f9      	ldr	r1, [r7, #12]
 8006f44:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006f4c:	2300      	movs	r3, #0
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3714      	adds	r7, #20
 8006f52:	46bd      	mov	sp, r7
 8006f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f58:	4770      	bx	lr

08006f5a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006f5a:	b480      	push	{r7}
 8006f5c:	b085      	sub	sp, #20
 8006f5e:	af00      	add	r7, sp, #0
 8006f60:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	68fa      	ldr	r2, [r7, #12]
 8006f70:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006f74:	f023 0303 	bic.w	r3, r3, #3
 8006f78:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	68fa      	ldr	r2, [r7, #12]
 8006f84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006f88:	f043 0302 	orr.w	r3, r3, #2
 8006f8c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006f8e:	2300      	movs	r3, #0
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	3714      	adds	r7, #20
 8006f94:	46bd      	mov	sp, r7
 8006f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9a:	4770      	bx	lr

08006f9c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b083      	sub	sp, #12
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	695b      	ldr	r3, [r3, #20]
 8006fa8:	f003 0301 	and.w	r3, r3, #1
}
 8006fac:	4618      	mov	r0, r3
 8006fae:	370c      	adds	r7, #12
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb6:	4770      	bx	lr

08006fb8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b085      	sub	sp, #20
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	3301      	adds	r3, #1
 8006fc8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006fd0:	d901      	bls.n	8006fd6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006fd2:	2303      	movs	r3, #3
 8006fd4:	e022      	b.n	800701c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	691b      	ldr	r3, [r3, #16]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	daf2      	bge.n	8006fc4 <USB_CoreReset+0xc>

  count = 10U;
 8006fde:	230a      	movs	r3, #10
 8006fe0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006fe2:	e002      	b.n	8006fea <USB_CoreReset+0x32>
  {
    count--;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	3b01      	subs	r3, #1
 8006fe8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d1f9      	bne.n	8006fe4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	691b      	ldr	r3, [r3, #16]
 8006ff4:	f043 0201 	orr.w	r2, r3, #1
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	3301      	adds	r3, #1
 8007000:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007008:	d901      	bls.n	800700e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800700a:	2303      	movs	r3, #3
 800700c:	e006      	b.n	800701c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	691b      	ldr	r3, [r3, #16]
 8007012:	f003 0301 	and.w	r3, r3, #1
 8007016:	2b01      	cmp	r3, #1
 8007018:	d0f0      	beq.n	8006ffc <USB_CoreReset+0x44>

  return HAL_OK;
 800701a:	2300      	movs	r3, #0
}
 800701c:	4618      	mov	r0, r3
 800701e:	3714      	adds	r7, #20
 8007020:	46bd      	mov	sp, r7
 8007022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007026:	4770      	bx	lr

08007028 <__cvt>:
 8007028:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800702c:	ec57 6b10 	vmov	r6, r7, d0
 8007030:	2f00      	cmp	r7, #0
 8007032:	460c      	mov	r4, r1
 8007034:	4619      	mov	r1, r3
 8007036:	463b      	mov	r3, r7
 8007038:	bfbb      	ittet	lt
 800703a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800703e:	461f      	movlt	r7, r3
 8007040:	2300      	movge	r3, #0
 8007042:	232d      	movlt	r3, #45	@ 0x2d
 8007044:	700b      	strb	r3, [r1, #0]
 8007046:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007048:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800704c:	4691      	mov	r9, r2
 800704e:	f023 0820 	bic.w	r8, r3, #32
 8007052:	bfbc      	itt	lt
 8007054:	4632      	movlt	r2, r6
 8007056:	4616      	movlt	r6, r2
 8007058:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800705c:	d005      	beq.n	800706a <__cvt+0x42>
 800705e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007062:	d100      	bne.n	8007066 <__cvt+0x3e>
 8007064:	3401      	adds	r4, #1
 8007066:	2102      	movs	r1, #2
 8007068:	e000      	b.n	800706c <__cvt+0x44>
 800706a:	2103      	movs	r1, #3
 800706c:	ab03      	add	r3, sp, #12
 800706e:	9301      	str	r3, [sp, #4]
 8007070:	ab02      	add	r3, sp, #8
 8007072:	9300      	str	r3, [sp, #0]
 8007074:	ec47 6b10 	vmov	d0, r6, r7
 8007078:	4653      	mov	r3, sl
 800707a:	4622      	mov	r2, r4
 800707c:	f001 f874 	bl	8008168 <_dtoa_r>
 8007080:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007084:	4605      	mov	r5, r0
 8007086:	d119      	bne.n	80070bc <__cvt+0x94>
 8007088:	f019 0f01 	tst.w	r9, #1
 800708c:	d00e      	beq.n	80070ac <__cvt+0x84>
 800708e:	eb00 0904 	add.w	r9, r0, r4
 8007092:	2200      	movs	r2, #0
 8007094:	2300      	movs	r3, #0
 8007096:	4630      	mov	r0, r6
 8007098:	4639      	mov	r1, r7
 800709a:	f7f9 fd35 	bl	8000b08 <__aeabi_dcmpeq>
 800709e:	b108      	cbz	r0, 80070a4 <__cvt+0x7c>
 80070a0:	f8cd 900c 	str.w	r9, [sp, #12]
 80070a4:	2230      	movs	r2, #48	@ 0x30
 80070a6:	9b03      	ldr	r3, [sp, #12]
 80070a8:	454b      	cmp	r3, r9
 80070aa:	d31e      	bcc.n	80070ea <__cvt+0xc2>
 80070ac:	9b03      	ldr	r3, [sp, #12]
 80070ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80070b0:	1b5b      	subs	r3, r3, r5
 80070b2:	4628      	mov	r0, r5
 80070b4:	6013      	str	r3, [r2, #0]
 80070b6:	b004      	add	sp, #16
 80070b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80070c0:	eb00 0904 	add.w	r9, r0, r4
 80070c4:	d1e5      	bne.n	8007092 <__cvt+0x6a>
 80070c6:	7803      	ldrb	r3, [r0, #0]
 80070c8:	2b30      	cmp	r3, #48	@ 0x30
 80070ca:	d10a      	bne.n	80070e2 <__cvt+0xba>
 80070cc:	2200      	movs	r2, #0
 80070ce:	2300      	movs	r3, #0
 80070d0:	4630      	mov	r0, r6
 80070d2:	4639      	mov	r1, r7
 80070d4:	f7f9 fd18 	bl	8000b08 <__aeabi_dcmpeq>
 80070d8:	b918      	cbnz	r0, 80070e2 <__cvt+0xba>
 80070da:	f1c4 0401 	rsb	r4, r4, #1
 80070de:	f8ca 4000 	str.w	r4, [sl]
 80070e2:	f8da 3000 	ldr.w	r3, [sl]
 80070e6:	4499      	add	r9, r3
 80070e8:	e7d3      	b.n	8007092 <__cvt+0x6a>
 80070ea:	1c59      	adds	r1, r3, #1
 80070ec:	9103      	str	r1, [sp, #12]
 80070ee:	701a      	strb	r2, [r3, #0]
 80070f0:	e7d9      	b.n	80070a6 <__cvt+0x7e>

080070f2 <__exponent>:
 80070f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80070f4:	2900      	cmp	r1, #0
 80070f6:	bfba      	itte	lt
 80070f8:	4249      	neglt	r1, r1
 80070fa:	232d      	movlt	r3, #45	@ 0x2d
 80070fc:	232b      	movge	r3, #43	@ 0x2b
 80070fe:	2909      	cmp	r1, #9
 8007100:	7002      	strb	r2, [r0, #0]
 8007102:	7043      	strb	r3, [r0, #1]
 8007104:	dd29      	ble.n	800715a <__exponent+0x68>
 8007106:	f10d 0307 	add.w	r3, sp, #7
 800710a:	461d      	mov	r5, r3
 800710c:	270a      	movs	r7, #10
 800710e:	461a      	mov	r2, r3
 8007110:	fbb1 f6f7 	udiv	r6, r1, r7
 8007114:	fb07 1416 	mls	r4, r7, r6, r1
 8007118:	3430      	adds	r4, #48	@ 0x30
 800711a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800711e:	460c      	mov	r4, r1
 8007120:	2c63      	cmp	r4, #99	@ 0x63
 8007122:	f103 33ff 	add.w	r3, r3, #4294967295
 8007126:	4631      	mov	r1, r6
 8007128:	dcf1      	bgt.n	800710e <__exponent+0x1c>
 800712a:	3130      	adds	r1, #48	@ 0x30
 800712c:	1e94      	subs	r4, r2, #2
 800712e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007132:	1c41      	adds	r1, r0, #1
 8007134:	4623      	mov	r3, r4
 8007136:	42ab      	cmp	r3, r5
 8007138:	d30a      	bcc.n	8007150 <__exponent+0x5e>
 800713a:	f10d 0309 	add.w	r3, sp, #9
 800713e:	1a9b      	subs	r3, r3, r2
 8007140:	42ac      	cmp	r4, r5
 8007142:	bf88      	it	hi
 8007144:	2300      	movhi	r3, #0
 8007146:	3302      	adds	r3, #2
 8007148:	4403      	add	r3, r0
 800714a:	1a18      	subs	r0, r3, r0
 800714c:	b003      	add	sp, #12
 800714e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007150:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007154:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007158:	e7ed      	b.n	8007136 <__exponent+0x44>
 800715a:	2330      	movs	r3, #48	@ 0x30
 800715c:	3130      	adds	r1, #48	@ 0x30
 800715e:	7083      	strb	r3, [r0, #2]
 8007160:	70c1      	strb	r1, [r0, #3]
 8007162:	1d03      	adds	r3, r0, #4
 8007164:	e7f1      	b.n	800714a <__exponent+0x58>
	...

08007168 <_printf_float>:
 8007168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800716c:	b08d      	sub	sp, #52	@ 0x34
 800716e:	460c      	mov	r4, r1
 8007170:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007174:	4616      	mov	r6, r2
 8007176:	461f      	mov	r7, r3
 8007178:	4605      	mov	r5, r0
 800717a:	f000 feef 	bl	8007f5c <_localeconv_r>
 800717e:	6803      	ldr	r3, [r0, #0]
 8007180:	9304      	str	r3, [sp, #16]
 8007182:	4618      	mov	r0, r3
 8007184:	f7f9 f894 	bl	80002b0 <strlen>
 8007188:	2300      	movs	r3, #0
 800718a:	930a      	str	r3, [sp, #40]	@ 0x28
 800718c:	f8d8 3000 	ldr.w	r3, [r8]
 8007190:	9005      	str	r0, [sp, #20]
 8007192:	3307      	adds	r3, #7
 8007194:	f023 0307 	bic.w	r3, r3, #7
 8007198:	f103 0208 	add.w	r2, r3, #8
 800719c:	f894 a018 	ldrb.w	sl, [r4, #24]
 80071a0:	f8d4 b000 	ldr.w	fp, [r4]
 80071a4:	f8c8 2000 	str.w	r2, [r8]
 80071a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80071ac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80071b0:	9307      	str	r3, [sp, #28]
 80071b2:	f8cd 8018 	str.w	r8, [sp, #24]
 80071b6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80071ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071be:	4b9c      	ldr	r3, [pc, #624]	@ (8007430 <_printf_float+0x2c8>)
 80071c0:	f04f 32ff 	mov.w	r2, #4294967295
 80071c4:	f7f9 fcd2 	bl	8000b6c <__aeabi_dcmpun>
 80071c8:	bb70      	cbnz	r0, 8007228 <_printf_float+0xc0>
 80071ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071ce:	4b98      	ldr	r3, [pc, #608]	@ (8007430 <_printf_float+0x2c8>)
 80071d0:	f04f 32ff 	mov.w	r2, #4294967295
 80071d4:	f7f9 fcac 	bl	8000b30 <__aeabi_dcmple>
 80071d8:	bb30      	cbnz	r0, 8007228 <_printf_float+0xc0>
 80071da:	2200      	movs	r2, #0
 80071dc:	2300      	movs	r3, #0
 80071de:	4640      	mov	r0, r8
 80071e0:	4649      	mov	r1, r9
 80071e2:	f7f9 fc9b 	bl	8000b1c <__aeabi_dcmplt>
 80071e6:	b110      	cbz	r0, 80071ee <_printf_float+0x86>
 80071e8:	232d      	movs	r3, #45	@ 0x2d
 80071ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80071ee:	4a91      	ldr	r2, [pc, #580]	@ (8007434 <_printf_float+0x2cc>)
 80071f0:	4b91      	ldr	r3, [pc, #580]	@ (8007438 <_printf_float+0x2d0>)
 80071f2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80071f6:	bf94      	ite	ls
 80071f8:	4690      	movls	r8, r2
 80071fa:	4698      	movhi	r8, r3
 80071fc:	2303      	movs	r3, #3
 80071fe:	6123      	str	r3, [r4, #16]
 8007200:	f02b 0304 	bic.w	r3, fp, #4
 8007204:	6023      	str	r3, [r4, #0]
 8007206:	f04f 0900 	mov.w	r9, #0
 800720a:	9700      	str	r7, [sp, #0]
 800720c:	4633      	mov	r3, r6
 800720e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007210:	4621      	mov	r1, r4
 8007212:	4628      	mov	r0, r5
 8007214:	f000 f9d2 	bl	80075bc <_printf_common>
 8007218:	3001      	adds	r0, #1
 800721a:	f040 808d 	bne.w	8007338 <_printf_float+0x1d0>
 800721e:	f04f 30ff 	mov.w	r0, #4294967295
 8007222:	b00d      	add	sp, #52	@ 0x34
 8007224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007228:	4642      	mov	r2, r8
 800722a:	464b      	mov	r3, r9
 800722c:	4640      	mov	r0, r8
 800722e:	4649      	mov	r1, r9
 8007230:	f7f9 fc9c 	bl	8000b6c <__aeabi_dcmpun>
 8007234:	b140      	cbz	r0, 8007248 <_printf_float+0xe0>
 8007236:	464b      	mov	r3, r9
 8007238:	2b00      	cmp	r3, #0
 800723a:	bfbc      	itt	lt
 800723c:	232d      	movlt	r3, #45	@ 0x2d
 800723e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007242:	4a7e      	ldr	r2, [pc, #504]	@ (800743c <_printf_float+0x2d4>)
 8007244:	4b7e      	ldr	r3, [pc, #504]	@ (8007440 <_printf_float+0x2d8>)
 8007246:	e7d4      	b.n	80071f2 <_printf_float+0x8a>
 8007248:	6863      	ldr	r3, [r4, #4]
 800724a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800724e:	9206      	str	r2, [sp, #24]
 8007250:	1c5a      	adds	r2, r3, #1
 8007252:	d13b      	bne.n	80072cc <_printf_float+0x164>
 8007254:	2306      	movs	r3, #6
 8007256:	6063      	str	r3, [r4, #4]
 8007258:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800725c:	2300      	movs	r3, #0
 800725e:	6022      	str	r2, [r4, #0]
 8007260:	9303      	str	r3, [sp, #12]
 8007262:	ab0a      	add	r3, sp, #40	@ 0x28
 8007264:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007268:	ab09      	add	r3, sp, #36	@ 0x24
 800726a:	9300      	str	r3, [sp, #0]
 800726c:	6861      	ldr	r1, [r4, #4]
 800726e:	ec49 8b10 	vmov	d0, r8, r9
 8007272:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007276:	4628      	mov	r0, r5
 8007278:	f7ff fed6 	bl	8007028 <__cvt>
 800727c:	9b06      	ldr	r3, [sp, #24]
 800727e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007280:	2b47      	cmp	r3, #71	@ 0x47
 8007282:	4680      	mov	r8, r0
 8007284:	d129      	bne.n	80072da <_printf_float+0x172>
 8007286:	1cc8      	adds	r0, r1, #3
 8007288:	db02      	blt.n	8007290 <_printf_float+0x128>
 800728a:	6863      	ldr	r3, [r4, #4]
 800728c:	4299      	cmp	r1, r3
 800728e:	dd41      	ble.n	8007314 <_printf_float+0x1ac>
 8007290:	f1aa 0a02 	sub.w	sl, sl, #2
 8007294:	fa5f fa8a 	uxtb.w	sl, sl
 8007298:	3901      	subs	r1, #1
 800729a:	4652      	mov	r2, sl
 800729c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80072a0:	9109      	str	r1, [sp, #36]	@ 0x24
 80072a2:	f7ff ff26 	bl	80070f2 <__exponent>
 80072a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80072a8:	1813      	adds	r3, r2, r0
 80072aa:	2a01      	cmp	r2, #1
 80072ac:	4681      	mov	r9, r0
 80072ae:	6123      	str	r3, [r4, #16]
 80072b0:	dc02      	bgt.n	80072b8 <_printf_float+0x150>
 80072b2:	6822      	ldr	r2, [r4, #0]
 80072b4:	07d2      	lsls	r2, r2, #31
 80072b6:	d501      	bpl.n	80072bc <_printf_float+0x154>
 80072b8:	3301      	adds	r3, #1
 80072ba:	6123      	str	r3, [r4, #16]
 80072bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d0a2      	beq.n	800720a <_printf_float+0xa2>
 80072c4:	232d      	movs	r3, #45	@ 0x2d
 80072c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072ca:	e79e      	b.n	800720a <_printf_float+0xa2>
 80072cc:	9a06      	ldr	r2, [sp, #24]
 80072ce:	2a47      	cmp	r2, #71	@ 0x47
 80072d0:	d1c2      	bne.n	8007258 <_printf_float+0xf0>
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d1c0      	bne.n	8007258 <_printf_float+0xf0>
 80072d6:	2301      	movs	r3, #1
 80072d8:	e7bd      	b.n	8007256 <_printf_float+0xee>
 80072da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80072de:	d9db      	bls.n	8007298 <_printf_float+0x130>
 80072e0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80072e4:	d118      	bne.n	8007318 <_printf_float+0x1b0>
 80072e6:	2900      	cmp	r1, #0
 80072e8:	6863      	ldr	r3, [r4, #4]
 80072ea:	dd0b      	ble.n	8007304 <_printf_float+0x19c>
 80072ec:	6121      	str	r1, [r4, #16]
 80072ee:	b913      	cbnz	r3, 80072f6 <_printf_float+0x18e>
 80072f0:	6822      	ldr	r2, [r4, #0]
 80072f2:	07d0      	lsls	r0, r2, #31
 80072f4:	d502      	bpl.n	80072fc <_printf_float+0x194>
 80072f6:	3301      	adds	r3, #1
 80072f8:	440b      	add	r3, r1
 80072fa:	6123      	str	r3, [r4, #16]
 80072fc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80072fe:	f04f 0900 	mov.w	r9, #0
 8007302:	e7db      	b.n	80072bc <_printf_float+0x154>
 8007304:	b913      	cbnz	r3, 800730c <_printf_float+0x1a4>
 8007306:	6822      	ldr	r2, [r4, #0]
 8007308:	07d2      	lsls	r2, r2, #31
 800730a:	d501      	bpl.n	8007310 <_printf_float+0x1a8>
 800730c:	3302      	adds	r3, #2
 800730e:	e7f4      	b.n	80072fa <_printf_float+0x192>
 8007310:	2301      	movs	r3, #1
 8007312:	e7f2      	b.n	80072fa <_printf_float+0x192>
 8007314:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007318:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800731a:	4299      	cmp	r1, r3
 800731c:	db05      	blt.n	800732a <_printf_float+0x1c2>
 800731e:	6823      	ldr	r3, [r4, #0]
 8007320:	6121      	str	r1, [r4, #16]
 8007322:	07d8      	lsls	r0, r3, #31
 8007324:	d5ea      	bpl.n	80072fc <_printf_float+0x194>
 8007326:	1c4b      	adds	r3, r1, #1
 8007328:	e7e7      	b.n	80072fa <_printf_float+0x192>
 800732a:	2900      	cmp	r1, #0
 800732c:	bfd4      	ite	le
 800732e:	f1c1 0202 	rsble	r2, r1, #2
 8007332:	2201      	movgt	r2, #1
 8007334:	4413      	add	r3, r2
 8007336:	e7e0      	b.n	80072fa <_printf_float+0x192>
 8007338:	6823      	ldr	r3, [r4, #0]
 800733a:	055a      	lsls	r2, r3, #21
 800733c:	d407      	bmi.n	800734e <_printf_float+0x1e6>
 800733e:	6923      	ldr	r3, [r4, #16]
 8007340:	4642      	mov	r2, r8
 8007342:	4631      	mov	r1, r6
 8007344:	4628      	mov	r0, r5
 8007346:	47b8      	blx	r7
 8007348:	3001      	adds	r0, #1
 800734a:	d12b      	bne.n	80073a4 <_printf_float+0x23c>
 800734c:	e767      	b.n	800721e <_printf_float+0xb6>
 800734e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007352:	f240 80dd 	bls.w	8007510 <_printf_float+0x3a8>
 8007356:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800735a:	2200      	movs	r2, #0
 800735c:	2300      	movs	r3, #0
 800735e:	f7f9 fbd3 	bl	8000b08 <__aeabi_dcmpeq>
 8007362:	2800      	cmp	r0, #0
 8007364:	d033      	beq.n	80073ce <_printf_float+0x266>
 8007366:	4a37      	ldr	r2, [pc, #220]	@ (8007444 <_printf_float+0x2dc>)
 8007368:	2301      	movs	r3, #1
 800736a:	4631      	mov	r1, r6
 800736c:	4628      	mov	r0, r5
 800736e:	47b8      	blx	r7
 8007370:	3001      	adds	r0, #1
 8007372:	f43f af54 	beq.w	800721e <_printf_float+0xb6>
 8007376:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800737a:	4543      	cmp	r3, r8
 800737c:	db02      	blt.n	8007384 <_printf_float+0x21c>
 800737e:	6823      	ldr	r3, [r4, #0]
 8007380:	07d8      	lsls	r0, r3, #31
 8007382:	d50f      	bpl.n	80073a4 <_printf_float+0x23c>
 8007384:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007388:	4631      	mov	r1, r6
 800738a:	4628      	mov	r0, r5
 800738c:	47b8      	blx	r7
 800738e:	3001      	adds	r0, #1
 8007390:	f43f af45 	beq.w	800721e <_printf_float+0xb6>
 8007394:	f04f 0900 	mov.w	r9, #0
 8007398:	f108 38ff 	add.w	r8, r8, #4294967295
 800739c:	f104 0a1a 	add.w	sl, r4, #26
 80073a0:	45c8      	cmp	r8, r9
 80073a2:	dc09      	bgt.n	80073b8 <_printf_float+0x250>
 80073a4:	6823      	ldr	r3, [r4, #0]
 80073a6:	079b      	lsls	r3, r3, #30
 80073a8:	f100 8103 	bmi.w	80075b2 <_printf_float+0x44a>
 80073ac:	68e0      	ldr	r0, [r4, #12]
 80073ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073b0:	4298      	cmp	r0, r3
 80073b2:	bfb8      	it	lt
 80073b4:	4618      	movlt	r0, r3
 80073b6:	e734      	b.n	8007222 <_printf_float+0xba>
 80073b8:	2301      	movs	r3, #1
 80073ba:	4652      	mov	r2, sl
 80073bc:	4631      	mov	r1, r6
 80073be:	4628      	mov	r0, r5
 80073c0:	47b8      	blx	r7
 80073c2:	3001      	adds	r0, #1
 80073c4:	f43f af2b 	beq.w	800721e <_printf_float+0xb6>
 80073c8:	f109 0901 	add.w	r9, r9, #1
 80073cc:	e7e8      	b.n	80073a0 <_printf_float+0x238>
 80073ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	dc39      	bgt.n	8007448 <_printf_float+0x2e0>
 80073d4:	4a1b      	ldr	r2, [pc, #108]	@ (8007444 <_printf_float+0x2dc>)
 80073d6:	2301      	movs	r3, #1
 80073d8:	4631      	mov	r1, r6
 80073da:	4628      	mov	r0, r5
 80073dc:	47b8      	blx	r7
 80073de:	3001      	adds	r0, #1
 80073e0:	f43f af1d 	beq.w	800721e <_printf_float+0xb6>
 80073e4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80073e8:	ea59 0303 	orrs.w	r3, r9, r3
 80073ec:	d102      	bne.n	80073f4 <_printf_float+0x28c>
 80073ee:	6823      	ldr	r3, [r4, #0]
 80073f0:	07d9      	lsls	r1, r3, #31
 80073f2:	d5d7      	bpl.n	80073a4 <_printf_float+0x23c>
 80073f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073f8:	4631      	mov	r1, r6
 80073fa:	4628      	mov	r0, r5
 80073fc:	47b8      	blx	r7
 80073fe:	3001      	adds	r0, #1
 8007400:	f43f af0d 	beq.w	800721e <_printf_float+0xb6>
 8007404:	f04f 0a00 	mov.w	sl, #0
 8007408:	f104 0b1a 	add.w	fp, r4, #26
 800740c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800740e:	425b      	negs	r3, r3
 8007410:	4553      	cmp	r3, sl
 8007412:	dc01      	bgt.n	8007418 <_printf_float+0x2b0>
 8007414:	464b      	mov	r3, r9
 8007416:	e793      	b.n	8007340 <_printf_float+0x1d8>
 8007418:	2301      	movs	r3, #1
 800741a:	465a      	mov	r2, fp
 800741c:	4631      	mov	r1, r6
 800741e:	4628      	mov	r0, r5
 8007420:	47b8      	blx	r7
 8007422:	3001      	adds	r0, #1
 8007424:	f43f aefb 	beq.w	800721e <_printf_float+0xb6>
 8007428:	f10a 0a01 	add.w	sl, sl, #1
 800742c:	e7ee      	b.n	800740c <_printf_float+0x2a4>
 800742e:	bf00      	nop
 8007430:	7fefffff 	.word	0x7fefffff
 8007434:	0800b728 	.word	0x0800b728
 8007438:	0800b72c 	.word	0x0800b72c
 800743c:	0800b730 	.word	0x0800b730
 8007440:	0800b734 	.word	0x0800b734
 8007444:	0800b738 	.word	0x0800b738
 8007448:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800744a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800744e:	4553      	cmp	r3, sl
 8007450:	bfa8      	it	ge
 8007452:	4653      	movge	r3, sl
 8007454:	2b00      	cmp	r3, #0
 8007456:	4699      	mov	r9, r3
 8007458:	dc36      	bgt.n	80074c8 <_printf_float+0x360>
 800745a:	f04f 0b00 	mov.w	fp, #0
 800745e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007462:	f104 021a 	add.w	r2, r4, #26
 8007466:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007468:	9306      	str	r3, [sp, #24]
 800746a:	eba3 0309 	sub.w	r3, r3, r9
 800746e:	455b      	cmp	r3, fp
 8007470:	dc31      	bgt.n	80074d6 <_printf_float+0x36e>
 8007472:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007474:	459a      	cmp	sl, r3
 8007476:	dc3a      	bgt.n	80074ee <_printf_float+0x386>
 8007478:	6823      	ldr	r3, [r4, #0]
 800747a:	07da      	lsls	r2, r3, #31
 800747c:	d437      	bmi.n	80074ee <_printf_float+0x386>
 800747e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007480:	ebaa 0903 	sub.w	r9, sl, r3
 8007484:	9b06      	ldr	r3, [sp, #24]
 8007486:	ebaa 0303 	sub.w	r3, sl, r3
 800748a:	4599      	cmp	r9, r3
 800748c:	bfa8      	it	ge
 800748e:	4699      	movge	r9, r3
 8007490:	f1b9 0f00 	cmp.w	r9, #0
 8007494:	dc33      	bgt.n	80074fe <_printf_float+0x396>
 8007496:	f04f 0800 	mov.w	r8, #0
 800749a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800749e:	f104 0b1a 	add.w	fp, r4, #26
 80074a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074a4:	ebaa 0303 	sub.w	r3, sl, r3
 80074a8:	eba3 0309 	sub.w	r3, r3, r9
 80074ac:	4543      	cmp	r3, r8
 80074ae:	f77f af79 	ble.w	80073a4 <_printf_float+0x23c>
 80074b2:	2301      	movs	r3, #1
 80074b4:	465a      	mov	r2, fp
 80074b6:	4631      	mov	r1, r6
 80074b8:	4628      	mov	r0, r5
 80074ba:	47b8      	blx	r7
 80074bc:	3001      	adds	r0, #1
 80074be:	f43f aeae 	beq.w	800721e <_printf_float+0xb6>
 80074c2:	f108 0801 	add.w	r8, r8, #1
 80074c6:	e7ec      	b.n	80074a2 <_printf_float+0x33a>
 80074c8:	4642      	mov	r2, r8
 80074ca:	4631      	mov	r1, r6
 80074cc:	4628      	mov	r0, r5
 80074ce:	47b8      	blx	r7
 80074d0:	3001      	adds	r0, #1
 80074d2:	d1c2      	bne.n	800745a <_printf_float+0x2f2>
 80074d4:	e6a3      	b.n	800721e <_printf_float+0xb6>
 80074d6:	2301      	movs	r3, #1
 80074d8:	4631      	mov	r1, r6
 80074da:	4628      	mov	r0, r5
 80074dc:	9206      	str	r2, [sp, #24]
 80074de:	47b8      	blx	r7
 80074e0:	3001      	adds	r0, #1
 80074e2:	f43f ae9c 	beq.w	800721e <_printf_float+0xb6>
 80074e6:	9a06      	ldr	r2, [sp, #24]
 80074e8:	f10b 0b01 	add.w	fp, fp, #1
 80074ec:	e7bb      	b.n	8007466 <_printf_float+0x2fe>
 80074ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074f2:	4631      	mov	r1, r6
 80074f4:	4628      	mov	r0, r5
 80074f6:	47b8      	blx	r7
 80074f8:	3001      	adds	r0, #1
 80074fa:	d1c0      	bne.n	800747e <_printf_float+0x316>
 80074fc:	e68f      	b.n	800721e <_printf_float+0xb6>
 80074fe:	9a06      	ldr	r2, [sp, #24]
 8007500:	464b      	mov	r3, r9
 8007502:	4442      	add	r2, r8
 8007504:	4631      	mov	r1, r6
 8007506:	4628      	mov	r0, r5
 8007508:	47b8      	blx	r7
 800750a:	3001      	adds	r0, #1
 800750c:	d1c3      	bne.n	8007496 <_printf_float+0x32e>
 800750e:	e686      	b.n	800721e <_printf_float+0xb6>
 8007510:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007514:	f1ba 0f01 	cmp.w	sl, #1
 8007518:	dc01      	bgt.n	800751e <_printf_float+0x3b6>
 800751a:	07db      	lsls	r3, r3, #31
 800751c:	d536      	bpl.n	800758c <_printf_float+0x424>
 800751e:	2301      	movs	r3, #1
 8007520:	4642      	mov	r2, r8
 8007522:	4631      	mov	r1, r6
 8007524:	4628      	mov	r0, r5
 8007526:	47b8      	blx	r7
 8007528:	3001      	adds	r0, #1
 800752a:	f43f ae78 	beq.w	800721e <_printf_float+0xb6>
 800752e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007532:	4631      	mov	r1, r6
 8007534:	4628      	mov	r0, r5
 8007536:	47b8      	blx	r7
 8007538:	3001      	adds	r0, #1
 800753a:	f43f ae70 	beq.w	800721e <_printf_float+0xb6>
 800753e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007542:	2200      	movs	r2, #0
 8007544:	2300      	movs	r3, #0
 8007546:	f10a 3aff 	add.w	sl, sl, #4294967295
 800754a:	f7f9 fadd 	bl	8000b08 <__aeabi_dcmpeq>
 800754e:	b9c0      	cbnz	r0, 8007582 <_printf_float+0x41a>
 8007550:	4653      	mov	r3, sl
 8007552:	f108 0201 	add.w	r2, r8, #1
 8007556:	4631      	mov	r1, r6
 8007558:	4628      	mov	r0, r5
 800755a:	47b8      	blx	r7
 800755c:	3001      	adds	r0, #1
 800755e:	d10c      	bne.n	800757a <_printf_float+0x412>
 8007560:	e65d      	b.n	800721e <_printf_float+0xb6>
 8007562:	2301      	movs	r3, #1
 8007564:	465a      	mov	r2, fp
 8007566:	4631      	mov	r1, r6
 8007568:	4628      	mov	r0, r5
 800756a:	47b8      	blx	r7
 800756c:	3001      	adds	r0, #1
 800756e:	f43f ae56 	beq.w	800721e <_printf_float+0xb6>
 8007572:	f108 0801 	add.w	r8, r8, #1
 8007576:	45d0      	cmp	r8, sl
 8007578:	dbf3      	blt.n	8007562 <_printf_float+0x3fa>
 800757a:	464b      	mov	r3, r9
 800757c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007580:	e6df      	b.n	8007342 <_printf_float+0x1da>
 8007582:	f04f 0800 	mov.w	r8, #0
 8007586:	f104 0b1a 	add.w	fp, r4, #26
 800758a:	e7f4      	b.n	8007576 <_printf_float+0x40e>
 800758c:	2301      	movs	r3, #1
 800758e:	4642      	mov	r2, r8
 8007590:	e7e1      	b.n	8007556 <_printf_float+0x3ee>
 8007592:	2301      	movs	r3, #1
 8007594:	464a      	mov	r2, r9
 8007596:	4631      	mov	r1, r6
 8007598:	4628      	mov	r0, r5
 800759a:	47b8      	blx	r7
 800759c:	3001      	adds	r0, #1
 800759e:	f43f ae3e 	beq.w	800721e <_printf_float+0xb6>
 80075a2:	f108 0801 	add.w	r8, r8, #1
 80075a6:	68e3      	ldr	r3, [r4, #12]
 80075a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80075aa:	1a5b      	subs	r3, r3, r1
 80075ac:	4543      	cmp	r3, r8
 80075ae:	dcf0      	bgt.n	8007592 <_printf_float+0x42a>
 80075b0:	e6fc      	b.n	80073ac <_printf_float+0x244>
 80075b2:	f04f 0800 	mov.w	r8, #0
 80075b6:	f104 0919 	add.w	r9, r4, #25
 80075ba:	e7f4      	b.n	80075a6 <_printf_float+0x43e>

080075bc <_printf_common>:
 80075bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075c0:	4616      	mov	r6, r2
 80075c2:	4698      	mov	r8, r3
 80075c4:	688a      	ldr	r2, [r1, #8]
 80075c6:	690b      	ldr	r3, [r1, #16]
 80075c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80075cc:	4293      	cmp	r3, r2
 80075ce:	bfb8      	it	lt
 80075d0:	4613      	movlt	r3, r2
 80075d2:	6033      	str	r3, [r6, #0]
 80075d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80075d8:	4607      	mov	r7, r0
 80075da:	460c      	mov	r4, r1
 80075dc:	b10a      	cbz	r2, 80075e2 <_printf_common+0x26>
 80075de:	3301      	adds	r3, #1
 80075e0:	6033      	str	r3, [r6, #0]
 80075e2:	6823      	ldr	r3, [r4, #0]
 80075e4:	0699      	lsls	r1, r3, #26
 80075e6:	bf42      	ittt	mi
 80075e8:	6833      	ldrmi	r3, [r6, #0]
 80075ea:	3302      	addmi	r3, #2
 80075ec:	6033      	strmi	r3, [r6, #0]
 80075ee:	6825      	ldr	r5, [r4, #0]
 80075f0:	f015 0506 	ands.w	r5, r5, #6
 80075f4:	d106      	bne.n	8007604 <_printf_common+0x48>
 80075f6:	f104 0a19 	add.w	sl, r4, #25
 80075fa:	68e3      	ldr	r3, [r4, #12]
 80075fc:	6832      	ldr	r2, [r6, #0]
 80075fe:	1a9b      	subs	r3, r3, r2
 8007600:	42ab      	cmp	r3, r5
 8007602:	dc26      	bgt.n	8007652 <_printf_common+0x96>
 8007604:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007608:	6822      	ldr	r2, [r4, #0]
 800760a:	3b00      	subs	r3, #0
 800760c:	bf18      	it	ne
 800760e:	2301      	movne	r3, #1
 8007610:	0692      	lsls	r2, r2, #26
 8007612:	d42b      	bmi.n	800766c <_printf_common+0xb0>
 8007614:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007618:	4641      	mov	r1, r8
 800761a:	4638      	mov	r0, r7
 800761c:	47c8      	blx	r9
 800761e:	3001      	adds	r0, #1
 8007620:	d01e      	beq.n	8007660 <_printf_common+0xa4>
 8007622:	6823      	ldr	r3, [r4, #0]
 8007624:	6922      	ldr	r2, [r4, #16]
 8007626:	f003 0306 	and.w	r3, r3, #6
 800762a:	2b04      	cmp	r3, #4
 800762c:	bf02      	ittt	eq
 800762e:	68e5      	ldreq	r5, [r4, #12]
 8007630:	6833      	ldreq	r3, [r6, #0]
 8007632:	1aed      	subeq	r5, r5, r3
 8007634:	68a3      	ldr	r3, [r4, #8]
 8007636:	bf0c      	ite	eq
 8007638:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800763c:	2500      	movne	r5, #0
 800763e:	4293      	cmp	r3, r2
 8007640:	bfc4      	itt	gt
 8007642:	1a9b      	subgt	r3, r3, r2
 8007644:	18ed      	addgt	r5, r5, r3
 8007646:	2600      	movs	r6, #0
 8007648:	341a      	adds	r4, #26
 800764a:	42b5      	cmp	r5, r6
 800764c:	d11a      	bne.n	8007684 <_printf_common+0xc8>
 800764e:	2000      	movs	r0, #0
 8007650:	e008      	b.n	8007664 <_printf_common+0xa8>
 8007652:	2301      	movs	r3, #1
 8007654:	4652      	mov	r2, sl
 8007656:	4641      	mov	r1, r8
 8007658:	4638      	mov	r0, r7
 800765a:	47c8      	blx	r9
 800765c:	3001      	adds	r0, #1
 800765e:	d103      	bne.n	8007668 <_printf_common+0xac>
 8007660:	f04f 30ff 	mov.w	r0, #4294967295
 8007664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007668:	3501      	adds	r5, #1
 800766a:	e7c6      	b.n	80075fa <_printf_common+0x3e>
 800766c:	18e1      	adds	r1, r4, r3
 800766e:	1c5a      	adds	r2, r3, #1
 8007670:	2030      	movs	r0, #48	@ 0x30
 8007672:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007676:	4422      	add	r2, r4
 8007678:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800767c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007680:	3302      	adds	r3, #2
 8007682:	e7c7      	b.n	8007614 <_printf_common+0x58>
 8007684:	2301      	movs	r3, #1
 8007686:	4622      	mov	r2, r4
 8007688:	4641      	mov	r1, r8
 800768a:	4638      	mov	r0, r7
 800768c:	47c8      	blx	r9
 800768e:	3001      	adds	r0, #1
 8007690:	d0e6      	beq.n	8007660 <_printf_common+0xa4>
 8007692:	3601      	adds	r6, #1
 8007694:	e7d9      	b.n	800764a <_printf_common+0x8e>
	...

08007698 <_printf_i>:
 8007698:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800769c:	7e0f      	ldrb	r7, [r1, #24]
 800769e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80076a0:	2f78      	cmp	r7, #120	@ 0x78
 80076a2:	4691      	mov	r9, r2
 80076a4:	4680      	mov	r8, r0
 80076a6:	460c      	mov	r4, r1
 80076a8:	469a      	mov	sl, r3
 80076aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80076ae:	d807      	bhi.n	80076c0 <_printf_i+0x28>
 80076b0:	2f62      	cmp	r7, #98	@ 0x62
 80076b2:	d80a      	bhi.n	80076ca <_printf_i+0x32>
 80076b4:	2f00      	cmp	r7, #0
 80076b6:	f000 80d2 	beq.w	800785e <_printf_i+0x1c6>
 80076ba:	2f58      	cmp	r7, #88	@ 0x58
 80076bc:	f000 80b9 	beq.w	8007832 <_printf_i+0x19a>
 80076c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80076c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80076c8:	e03a      	b.n	8007740 <_printf_i+0xa8>
 80076ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80076ce:	2b15      	cmp	r3, #21
 80076d0:	d8f6      	bhi.n	80076c0 <_printf_i+0x28>
 80076d2:	a101      	add	r1, pc, #4	@ (adr r1, 80076d8 <_printf_i+0x40>)
 80076d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80076d8:	08007731 	.word	0x08007731
 80076dc:	08007745 	.word	0x08007745
 80076e0:	080076c1 	.word	0x080076c1
 80076e4:	080076c1 	.word	0x080076c1
 80076e8:	080076c1 	.word	0x080076c1
 80076ec:	080076c1 	.word	0x080076c1
 80076f0:	08007745 	.word	0x08007745
 80076f4:	080076c1 	.word	0x080076c1
 80076f8:	080076c1 	.word	0x080076c1
 80076fc:	080076c1 	.word	0x080076c1
 8007700:	080076c1 	.word	0x080076c1
 8007704:	08007845 	.word	0x08007845
 8007708:	0800776f 	.word	0x0800776f
 800770c:	080077ff 	.word	0x080077ff
 8007710:	080076c1 	.word	0x080076c1
 8007714:	080076c1 	.word	0x080076c1
 8007718:	08007867 	.word	0x08007867
 800771c:	080076c1 	.word	0x080076c1
 8007720:	0800776f 	.word	0x0800776f
 8007724:	080076c1 	.word	0x080076c1
 8007728:	080076c1 	.word	0x080076c1
 800772c:	08007807 	.word	0x08007807
 8007730:	6833      	ldr	r3, [r6, #0]
 8007732:	1d1a      	adds	r2, r3, #4
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	6032      	str	r2, [r6, #0]
 8007738:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800773c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007740:	2301      	movs	r3, #1
 8007742:	e09d      	b.n	8007880 <_printf_i+0x1e8>
 8007744:	6833      	ldr	r3, [r6, #0]
 8007746:	6820      	ldr	r0, [r4, #0]
 8007748:	1d19      	adds	r1, r3, #4
 800774a:	6031      	str	r1, [r6, #0]
 800774c:	0606      	lsls	r6, r0, #24
 800774e:	d501      	bpl.n	8007754 <_printf_i+0xbc>
 8007750:	681d      	ldr	r5, [r3, #0]
 8007752:	e003      	b.n	800775c <_printf_i+0xc4>
 8007754:	0645      	lsls	r5, r0, #25
 8007756:	d5fb      	bpl.n	8007750 <_printf_i+0xb8>
 8007758:	f9b3 5000 	ldrsh.w	r5, [r3]
 800775c:	2d00      	cmp	r5, #0
 800775e:	da03      	bge.n	8007768 <_printf_i+0xd0>
 8007760:	232d      	movs	r3, #45	@ 0x2d
 8007762:	426d      	negs	r5, r5
 8007764:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007768:	4859      	ldr	r0, [pc, #356]	@ (80078d0 <_printf_i+0x238>)
 800776a:	230a      	movs	r3, #10
 800776c:	e011      	b.n	8007792 <_printf_i+0xfa>
 800776e:	6821      	ldr	r1, [r4, #0]
 8007770:	6833      	ldr	r3, [r6, #0]
 8007772:	0608      	lsls	r0, r1, #24
 8007774:	f853 5b04 	ldr.w	r5, [r3], #4
 8007778:	d402      	bmi.n	8007780 <_printf_i+0xe8>
 800777a:	0649      	lsls	r1, r1, #25
 800777c:	bf48      	it	mi
 800777e:	b2ad      	uxthmi	r5, r5
 8007780:	2f6f      	cmp	r7, #111	@ 0x6f
 8007782:	4853      	ldr	r0, [pc, #332]	@ (80078d0 <_printf_i+0x238>)
 8007784:	6033      	str	r3, [r6, #0]
 8007786:	bf14      	ite	ne
 8007788:	230a      	movne	r3, #10
 800778a:	2308      	moveq	r3, #8
 800778c:	2100      	movs	r1, #0
 800778e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007792:	6866      	ldr	r6, [r4, #4]
 8007794:	60a6      	str	r6, [r4, #8]
 8007796:	2e00      	cmp	r6, #0
 8007798:	bfa2      	ittt	ge
 800779a:	6821      	ldrge	r1, [r4, #0]
 800779c:	f021 0104 	bicge.w	r1, r1, #4
 80077a0:	6021      	strge	r1, [r4, #0]
 80077a2:	b90d      	cbnz	r5, 80077a8 <_printf_i+0x110>
 80077a4:	2e00      	cmp	r6, #0
 80077a6:	d04b      	beq.n	8007840 <_printf_i+0x1a8>
 80077a8:	4616      	mov	r6, r2
 80077aa:	fbb5 f1f3 	udiv	r1, r5, r3
 80077ae:	fb03 5711 	mls	r7, r3, r1, r5
 80077b2:	5dc7      	ldrb	r7, [r0, r7]
 80077b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80077b8:	462f      	mov	r7, r5
 80077ba:	42bb      	cmp	r3, r7
 80077bc:	460d      	mov	r5, r1
 80077be:	d9f4      	bls.n	80077aa <_printf_i+0x112>
 80077c0:	2b08      	cmp	r3, #8
 80077c2:	d10b      	bne.n	80077dc <_printf_i+0x144>
 80077c4:	6823      	ldr	r3, [r4, #0]
 80077c6:	07df      	lsls	r7, r3, #31
 80077c8:	d508      	bpl.n	80077dc <_printf_i+0x144>
 80077ca:	6923      	ldr	r3, [r4, #16]
 80077cc:	6861      	ldr	r1, [r4, #4]
 80077ce:	4299      	cmp	r1, r3
 80077d0:	bfde      	ittt	le
 80077d2:	2330      	movle	r3, #48	@ 0x30
 80077d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80077d8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80077dc:	1b92      	subs	r2, r2, r6
 80077de:	6122      	str	r2, [r4, #16]
 80077e0:	f8cd a000 	str.w	sl, [sp]
 80077e4:	464b      	mov	r3, r9
 80077e6:	aa03      	add	r2, sp, #12
 80077e8:	4621      	mov	r1, r4
 80077ea:	4640      	mov	r0, r8
 80077ec:	f7ff fee6 	bl	80075bc <_printf_common>
 80077f0:	3001      	adds	r0, #1
 80077f2:	d14a      	bne.n	800788a <_printf_i+0x1f2>
 80077f4:	f04f 30ff 	mov.w	r0, #4294967295
 80077f8:	b004      	add	sp, #16
 80077fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077fe:	6823      	ldr	r3, [r4, #0]
 8007800:	f043 0320 	orr.w	r3, r3, #32
 8007804:	6023      	str	r3, [r4, #0]
 8007806:	4833      	ldr	r0, [pc, #204]	@ (80078d4 <_printf_i+0x23c>)
 8007808:	2778      	movs	r7, #120	@ 0x78
 800780a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800780e:	6823      	ldr	r3, [r4, #0]
 8007810:	6831      	ldr	r1, [r6, #0]
 8007812:	061f      	lsls	r7, r3, #24
 8007814:	f851 5b04 	ldr.w	r5, [r1], #4
 8007818:	d402      	bmi.n	8007820 <_printf_i+0x188>
 800781a:	065f      	lsls	r7, r3, #25
 800781c:	bf48      	it	mi
 800781e:	b2ad      	uxthmi	r5, r5
 8007820:	6031      	str	r1, [r6, #0]
 8007822:	07d9      	lsls	r1, r3, #31
 8007824:	bf44      	itt	mi
 8007826:	f043 0320 	orrmi.w	r3, r3, #32
 800782a:	6023      	strmi	r3, [r4, #0]
 800782c:	b11d      	cbz	r5, 8007836 <_printf_i+0x19e>
 800782e:	2310      	movs	r3, #16
 8007830:	e7ac      	b.n	800778c <_printf_i+0xf4>
 8007832:	4827      	ldr	r0, [pc, #156]	@ (80078d0 <_printf_i+0x238>)
 8007834:	e7e9      	b.n	800780a <_printf_i+0x172>
 8007836:	6823      	ldr	r3, [r4, #0]
 8007838:	f023 0320 	bic.w	r3, r3, #32
 800783c:	6023      	str	r3, [r4, #0]
 800783e:	e7f6      	b.n	800782e <_printf_i+0x196>
 8007840:	4616      	mov	r6, r2
 8007842:	e7bd      	b.n	80077c0 <_printf_i+0x128>
 8007844:	6833      	ldr	r3, [r6, #0]
 8007846:	6825      	ldr	r5, [r4, #0]
 8007848:	6961      	ldr	r1, [r4, #20]
 800784a:	1d18      	adds	r0, r3, #4
 800784c:	6030      	str	r0, [r6, #0]
 800784e:	062e      	lsls	r6, r5, #24
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	d501      	bpl.n	8007858 <_printf_i+0x1c0>
 8007854:	6019      	str	r1, [r3, #0]
 8007856:	e002      	b.n	800785e <_printf_i+0x1c6>
 8007858:	0668      	lsls	r0, r5, #25
 800785a:	d5fb      	bpl.n	8007854 <_printf_i+0x1bc>
 800785c:	8019      	strh	r1, [r3, #0]
 800785e:	2300      	movs	r3, #0
 8007860:	6123      	str	r3, [r4, #16]
 8007862:	4616      	mov	r6, r2
 8007864:	e7bc      	b.n	80077e0 <_printf_i+0x148>
 8007866:	6833      	ldr	r3, [r6, #0]
 8007868:	1d1a      	adds	r2, r3, #4
 800786a:	6032      	str	r2, [r6, #0]
 800786c:	681e      	ldr	r6, [r3, #0]
 800786e:	6862      	ldr	r2, [r4, #4]
 8007870:	2100      	movs	r1, #0
 8007872:	4630      	mov	r0, r6
 8007874:	f7f8 fccc 	bl	8000210 <memchr>
 8007878:	b108      	cbz	r0, 800787e <_printf_i+0x1e6>
 800787a:	1b80      	subs	r0, r0, r6
 800787c:	6060      	str	r0, [r4, #4]
 800787e:	6863      	ldr	r3, [r4, #4]
 8007880:	6123      	str	r3, [r4, #16]
 8007882:	2300      	movs	r3, #0
 8007884:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007888:	e7aa      	b.n	80077e0 <_printf_i+0x148>
 800788a:	6923      	ldr	r3, [r4, #16]
 800788c:	4632      	mov	r2, r6
 800788e:	4649      	mov	r1, r9
 8007890:	4640      	mov	r0, r8
 8007892:	47d0      	blx	sl
 8007894:	3001      	adds	r0, #1
 8007896:	d0ad      	beq.n	80077f4 <_printf_i+0x15c>
 8007898:	6823      	ldr	r3, [r4, #0]
 800789a:	079b      	lsls	r3, r3, #30
 800789c:	d413      	bmi.n	80078c6 <_printf_i+0x22e>
 800789e:	68e0      	ldr	r0, [r4, #12]
 80078a0:	9b03      	ldr	r3, [sp, #12]
 80078a2:	4298      	cmp	r0, r3
 80078a4:	bfb8      	it	lt
 80078a6:	4618      	movlt	r0, r3
 80078a8:	e7a6      	b.n	80077f8 <_printf_i+0x160>
 80078aa:	2301      	movs	r3, #1
 80078ac:	4632      	mov	r2, r6
 80078ae:	4649      	mov	r1, r9
 80078b0:	4640      	mov	r0, r8
 80078b2:	47d0      	blx	sl
 80078b4:	3001      	adds	r0, #1
 80078b6:	d09d      	beq.n	80077f4 <_printf_i+0x15c>
 80078b8:	3501      	adds	r5, #1
 80078ba:	68e3      	ldr	r3, [r4, #12]
 80078bc:	9903      	ldr	r1, [sp, #12]
 80078be:	1a5b      	subs	r3, r3, r1
 80078c0:	42ab      	cmp	r3, r5
 80078c2:	dcf2      	bgt.n	80078aa <_printf_i+0x212>
 80078c4:	e7eb      	b.n	800789e <_printf_i+0x206>
 80078c6:	2500      	movs	r5, #0
 80078c8:	f104 0619 	add.w	r6, r4, #25
 80078cc:	e7f5      	b.n	80078ba <_printf_i+0x222>
 80078ce:	bf00      	nop
 80078d0:	0800b73a 	.word	0x0800b73a
 80078d4:	0800b74b 	.word	0x0800b74b

080078d8 <_scanf_float>:
 80078d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078dc:	b087      	sub	sp, #28
 80078de:	4617      	mov	r7, r2
 80078e0:	9303      	str	r3, [sp, #12]
 80078e2:	688b      	ldr	r3, [r1, #8]
 80078e4:	1e5a      	subs	r2, r3, #1
 80078e6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80078ea:	bf81      	itttt	hi
 80078ec:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80078f0:	eb03 0b05 	addhi.w	fp, r3, r5
 80078f4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80078f8:	608b      	strhi	r3, [r1, #8]
 80078fa:	680b      	ldr	r3, [r1, #0]
 80078fc:	460a      	mov	r2, r1
 80078fe:	f04f 0500 	mov.w	r5, #0
 8007902:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007906:	f842 3b1c 	str.w	r3, [r2], #28
 800790a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800790e:	4680      	mov	r8, r0
 8007910:	460c      	mov	r4, r1
 8007912:	bf98      	it	ls
 8007914:	f04f 0b00 	movls.w	fp, #0
 8007918:	9201      	str	r2, [sp, #4]
 800791a:	4616      	mov	r6, r2
 800791c:	46aa      	mov	sl, r5
 800791e:	46a9      	mov	r9, r5
 8007920:	9502      	str	r5, [sp, #8]
 8007922:	68a2      	ldr	r2, [r4, #8]
 8007924:	b152      	cbz	r2, 800793c <_scanf_float+0x64>
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	781b      	ldrb	r3, [r3, #0]
 800792a:	2b4e      	cmp	r3, #78	@ 0x4e
 800792c:	d864      	bhi.n	80079f8 <_scanf_float+0x120>
 800792e:	2b40      	cmp	r3, #64	@ 0x40
 8007930:	d83c      	bhi.n	80079ac <_scanf_float+0xd4>
 8007932:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007936:	b2c8      	uxtb	r0, r1
 8007938:	280e      	cmp	r0, #14
 800793a:	d93a      	bls.n	80079b2 <_scanf_float+0xda>
 800793c:	f1b9 0f00 	cmp.w	r9, #0
 8007940:	d003      	beq.n	800794a <_scanf_float+0x72>
 8007942:	6823      	ldr	r3, [r4, #0]
 8007944:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007948:	6023      	str	r3, [r4, #0]
 800794a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800794e:	f1ba 0f01 	cmp.w	sl, #1
 8007952:	f200 8117 	bhi.w	8007b84 <_scanf_float+0x2ac>
 8007956:	9b01      	ldr	r3, [sp, #4]
 8007958:	429e      	cmp	r6, r3
 800795a:	f200 8108 	bhi.w	8007b6e <_scanf_float+0x296>
 800795e:	2001      	movs	r0, #1
 8007960:	b007      	add	sp, #28
 8007962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007966:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800796a:	2a0d      	cmp	r2, #13
 800796c:	d8e6      	bhi.n	800793c <_scanf_float+0x64>
 800796e:	a101      	add	r1, pc, #4	@ (adr r1, 8007974 <_scanf_float+0x9c>)
 8007970:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007974:	08007abb 	.word	0x08007abb
 8007978:	0800793d 	.word	0x0800793d
 800797c:	0800793d 	.word	0x0800793d
 8007980:	0800793d 	.word	0x0800793d
 8007984:	08007b1b 	.word	0x08007b1b
 8007988:	08007af3 	.word	0x08007af3
 800798c:	0800793d 	.word	0x0800793d
 8007990:	0800793d 	.word	0x0800793d
 8007994:	08007ac9 	.word	0x08007ac9
 8007998:	0800793d 	.word	0x0800793d
 800799c:	0800793d 	.word	0x0800793d
 80079a0:	0800793d 	.word	0x0800793d
 80079a4:	0800793d 	.word	0x0800793d
 80079a8:	08007a81 	.word	0x08007a81
 80079ac:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80079b0:	e7db      	b.n	800796a <_scanf_float+0x92>
 80079b2:	290e      	cmp	r1, #14
 80079b4:	d8c2      	bhi.n	800793c <_scanf_float+0x64>
 80079b6:	a001      	add	r0, pc, #4	@ (adr r0, 80079bc <_scanf_float+0xe4>)
 80079b8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80079bc:	08007a71 	.word	0x08007a71
 80079c0:	0800793d 	.word	0x0800793d
 80079c4:	08007a71 	.word	0x08007a71
 80079c8:	08007b07 	.word	0x08007b07
 80079cc:	0800793d 	.word	0x0800793d
 80079d0:	08007a19 	.word	0x08007a19
 80079d4:	08007a57 	.word	0x08007a57
 80079d8:	08007a57 	.word	0x08007a57
 80079dc:	08007a57 	.word	0x08007a57
 80079e0:	08007a57 	.word	0x08007a57
 80079e4:	08007a57 	.word	0x08007a57
 80079e8:	08007a57 	.word	0x08007a57
 80079ec:	08007a57 	.word	0x08007a57
 80079f0:	08007a57 	.word	0x08007a57
 80079f4:	08007a57 	.word	0x08007a57
 80079f8:	2b6e      	cmp	r3, #110	@ 0x6e
 80079fa:	d809      	bhi.n	8007a10 <_scanf_float+0x138>
 80079fc:	2b60      	cmp	r3, #96	@ 0x60
 80079fe:	d8b2      	bhi.n	8007966 <_scanf_float+0x8e>
 8007a00:	2b54      	cmp	r3, #84	@ 0x54
 8007a02:	d07b      	beq.n	8007afc <_scanf_float+0x224>
 8007a04:	2b59      	cmp	r3, #89	@ 0x59
 8007a06:	d199      	bne.n	800793c <_scanf_float+0x64>
 8007a08:	2d07      	cmp	r5, #7
 8007a0a:	d197      	bne.n	800793c <_scanf_float+0x64>
 8007a0c:	2508      	movs	r5, #8
 8007a0e:	e02c      	b.n	8007a6a <_scanf_float+0x192>
 8007a10:	2b74      	cmp	r3, #116	@ 0x74
 8007a12:	d073      	beq.n	8007afc <_scanf_float+0x224>
 8007a14:	2b79      	cmp	r3, #121	@ 0x79
 8007a16:	e7f6      	b.n	8007a06 <_scanf_float+0x12e>
 8007a18:	6821      	ldr	r1, [r4, #0]
 8007a1a:	05c8      	lsls	r0, r1, #23
 8007a1c:	d51b      	bpl.n	8007a56 <_scanf_float+0x17e>
 8007a1e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007a22:	6021      	str	r1, [r4, #0]
 8007a24:	f109 0901 	add.w	r9, r9, #1
 8007a28:	f1bb 0f00 	cmp.w	fp, #0
 8007a2c:	d003      	beq.n	8007a36 <_scanf_float+0x15e>
 8007a2e:	3201      	adds	r2, #1
 8007a30:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007a34:	60a2      	str	r2, [r4, #8]
 8007a36:	68a3      	ldr	r3, [r4, #8]
 8007a38:	3b01      	subs	r3, #1
 8007a3a:	60a3      	str	r3, [r4, #8]
 8007a3c:	6923      	ldr	r3, [r4, #16]
 8007a3e:	3301      	adds	r3, #1
 8007a40:	6123      	str	r3, [r4, #16]
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	3b01      	subs	r3, #1
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	607b      	str	r3, [r7, #4]
 8007a4a:	f340 8087 	ble.w	8007b5c <_scanf_float+0x284>
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	3301      	adds	r3, #1
 8007a52:	603b      	str	r3, [r7, #0]
 8007a54:	e765      	b.n	8007922 <_scanf_float+0x4a>
 8007a56:	eb1a 0105 	adds.w	r1, sl, r5
 8007a5a:	f47f af6f 	bne.w	800793c <_scanf_float+0x64>
 8007a5e:	6822      	ldr	r2, [r4, #0]
 8007a60:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007a64:	6022      	str	r2, [r4, #0]
 8007a66:	460d      	mov	r5, r1
 8007a68:	468a      	mov	sl, r1
 8007a6a:	f806 3b01 	strb.w	r3, [r6], #1
 8007a6e:	e7e2      	b.n	8007a36 <_scanf_float+0x15e>
 8007a70:	6822      	ldr	r2, [r4, #0]
 8007a72:	0610      	lsls	r0, r2, #24
 8007a74:	f57f af62 	bpl.w	800793c <_scanf_float+0x64>
 8007a78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007a7c:	6022      	str	r2, [r4, #0]
 8007a7e:	e7f4      	b.n	8007a6a <_scanf_float+0x192>
 8007a80:	f1ba 0f00 	cmp.w	sl, #0
 8007a84:	d10e      	bne.n	8007aa4 <_scanf_float+0x1cc>
 8007a86:	f1b9 0f00 	cmp.w	r9, #0
 8007a8a:	d10e      	bne.n	8007aaa <_scanf_float+0x1d2>
 8007a8c:	6822      	ldr	r2, [r4, #0]
 8007a8e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007a92:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007a96:	d108      	bne.n	8007aaa <_scanf_float+0x1d2>
 8007a98:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007a9c:	6022      	str	r2, [r4, #0]
 8007a9e:	f04f 0a01 	mov.w	sl, #1
 8007aa2:	e7e2      	b.n	8007a6a <_scanf_float+0x192>
 8007aa4:	f1ba 0f02 	cmp.w	sl, #2
 8007aa8:	d055      	beq.n	8007b56 <_scanf_float+0x27e>
 8007aaa:	2d01      	cmp	r5, #1
 8007aac:	d002      	beq.n	8007ab4 <_scanf_float+0x1dc>
 8007aae:	2d04      	cmp	r5, #4
 8007ab0:	f47f af44 	bne.w	800793c <_scanf_float+0x64>
 8007ab4:	3501      	adds	r5, #1
 8007ab6:	b2ed      	uxtb	r5, r5
 8007ab8:	e7d7      	b.n	8007a6a <_scanf_float+0x192>
 8007aba:	f1ba 0f01 	cmp.w	sl, #1
 8007abe:	f47f af3d 	bne.w	800793c <_scanf_float+0x64>
 8007ac2:	f04f 0a02 	mov.w	sl, #2
 8007ac6:	e7d0      	b.n	8007a6a <_scanf_float+0x192>
 8007ac8:	b97d      	cbnz	r5, 8007aea <_scanf_float+0x212>
 8007aca:	f1b9 0f00 	cmp.w	r9, #0
 8007ace:	f47f af38 	bne.w	8007942 <_scanf_float+0x6a>
 8007ad2:	6822      	ldr	r2, [r4, #0]
 8007ad4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007ad8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007adc:	f040 8108 	bne.w	8007cf0 <_scanf_float+0x418>
 8007ae0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007ae4:	6022      	str	r2, [r4, #0]
 8007ae6:	2501      	movs	r5, #1
 8007ae8:	e7bf      	b.n	8007a6a <_scanf_float+0x192>
 8007aea:	2d03      	cmp	r5, #3
 8007aec:	d0e2      	beq.n	8007ab4 <_scanf_float+0x1dc>
 8007aee:	2d05      	cmp	r5, #5
 8007af0:	e7de      	b.n	8007ab0 <_scanf_float+0x1d8>
 8007af2:	2d02      	cmp	r5, #2
 8007af4:	f47f af22 	bne.w	800793c <_scanf_float+0x64>
 8007af8:	2503      	movs	r5, #3
 8007afa:	e7b6      	b.n	8007a6a <_scanf_float+0x192>
 8007afc:	2d06      	cmp	r5, #6
 8007afe:	f47f af1d 	bne.w	800793c <_scanf_float+0x64>
 8007b02:	2507      	movs	r5, #7
 8007b04:	e7b1      	b.n	8007a6a <_scanf_float+0x192>
 8007b06:	6822      	ldr	r2, [r4, #0]
 8007b08:	0591      	lsls	r1, r2, #22
 8007b0a:	f57f af17 	bpl.w	800793c <_scanf_float+0x64>
 8007b0e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007b12:	6022      	str	r2, [r4, #0]
 8007b14:	f8cd 9008 	str.w	r9, [sp, #8]
 8007b18:	e7a7      	b.n	8007a6a <_scanf_float+0x192>
 8007b1a:	6822      	ldr	r2, [r4, #0]
 8007b1c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007b20:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007b24:	d006      	beq.n	8007b34 <_scanf_float+0x25c>
 8007b26:	0550      	lsls	r0, r2, #21
 8007b28:	f57f af08 	bpl.w	800793c <_scanf_float+0x64>
 8007b2c:	f1b9 0f00 	cmp.w	r9, #0
 8007b30:	f000 80de 	beq.w	8007cf0 <_scanf_float+0x418>
 8007b34:	0591      	lsls	r1, r2, #22
 8007b36:	bf58      	it	pl
 8007b38:	9902      	ldrpl	r1, [sp, #8]
 8007b3a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007b3e:	bf58      	it	pl
 8007b40:	eba9 0101 	subpl.w	r1, r9, r1
 8007b44:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007b48:	bf58      	it	pl
 8007b4a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007b4e:	6022      	str	r2, [r4, #0]
 8007b50:	f04f 0900 	mov.w	r9, #0
 8007b54:	e789      	b.n	8007a6a <_scanf_float+0x192>
 8007b56:	f04f 0a03 	mov.w	sl, #3
 8007b5a:	e786      	b.n	8007a6a <_scanf_float+0x192>
 8007b5c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007b60:	4639      	mov	r1, r7
 8007b62:	4640      	mov	r0, r8
 8007b64:	4798      	blx	r3
 8007b66:	2800      	cmp	r0, #0
 8007b68:	f43f aedb 	beq.w	8007922 <_scanf_float+0x4a>
 8007b6c:	e6e6      	b.n	800793c <_scanf_float+0x64>
 8007b6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007b72:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007b76:	463a      	mov	r2, r7
 8007b78:	4640      	mov	r0, r8
 8007b7a:	4798      	blx	r3
 8007b7c:	6923      	ldr	r3, [r4, #16]
 8007b7e:	3b01      	subs	r3, #1
 8007b80:	6123      	str	r3, [r4, #16]
 8007b82:	e6e8      	b.n	8007956 <_scanf_float+0x7e>
 8007b84:	1e6b      	subs	r3, r5, #1
 8007b86:	2b06      	cmp	r3, #6
 8007b88:	d824      	bhi.n	8007bd4 <_scanf_float+0x2fc>
 8007b8a:	2d02      	cmp	r5, #2
 8007b8c:	d836      	bhi.n	8007bfc <_scanf_float+0x324>
 8007b8e:	9b01      	ldr	r3, [sp, #4]
 8007b90:	429e      	cmp	r6, r3
 8007b92:	f67f aee4 	bls.w	800795e <_scanf_float+0x86>
 8007b96:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007b9a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007b9e:	463a      	mov	r2, r7
 8007ba0:	4640      	mov	r0, r8
 8007ba2:	4798      	blx	r3
 8007ba4:	6923      	ldr	r3, [r4, #16]
 8007ba6:	3b01      	subs	r3, #1
 8007ba8:	6123      	str	r3, [r4, #16]
 8007baa:	e7f0      	b.n	8007b8e <_scanf_float+0x2b6>
 8007bac:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007bb0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007bb4:	463a      	mov	r2, r7
 8007bb6:	4640      	mov	r0, r8
 8007bb8:	4798      	blx	r3
 8007bba:	6923      	ldr	r3, [r4, #16]
 8007bbc:	3b01      	subs	r3, #1
 8007bbe:	6123      	str	r3, [r4, #16]
 8007bc0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007bc4:	fa5f fa8a 	uxtb.w	sl, sl
 8007bc8:	f1ba 0f02 	cmp.w	sl, #2
 8007bcc:	d1ee      	bne.n	8007bac <_scanf_float+0x2d4>
 8007bce:	3d03      	subs	r5, #3
 8007bd0:	b2ed      	uxtb	r5, r5
 8007bd2:	1b76      	subs	r6, r6, r5
 8007bd4:	6823      	ldr	r3, [r4, #0]
 8007bd6:	05da      	lsls	r2, r3, #23
 8007bd8:	d530      	bpl.n	8007c3c <_scanf_float+0x364>
 8007bda:	055b      	lsls	r3, r3, #21
 8007bdc:	d511      	bpl.n	8007c02 <_scanf_float+0x32a>
 8007bde:	9b01      	ldr	r3, [sp, #4]
 8007be0:	429e      	cmp	r6, r3
 8007be2:	f67f aebc 	bls.w	800795e <_scanf_float+0x86>
 8007be6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007bea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007bee:	463a      	mov	r2, r7
 8007bf0:	4640      	mov	r0, r8
 8007bf2:	4798      	blx	r3
 8007bf4:	6923      	ldr	r3, [r4, #16]
 8007bf6:	3b01      	subs	r3, #1
 8007bf8:	6123      	str	r3, [r4, #16]
 8007bfa:	e7f0      	b.n	8007bde <_scanf_float+0x306>
 8007bfc:	46aa      	mov	sl, r5
 8007bfe:	46b3      	mov	fp, r6
 8007c00:	e7de      	b.n	8007bc0 <_scanf_float+0x2e8>
 8007c02:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007c06:	6923      	ldr	r3, [r4, #16]
 8007c08:	2965      	cmp	r1, #101	@ 0x65
 8007c0a:	f103 33ff 	add.w	r3, r3, #4294967295
 8007c0e:	f106 35ff 	add.w	r5, r6, #4294967295
 8007c12:	6123      	str	r3, [r4, #16]
 8007c14:	d00c      	beq.n	8007c30 <_scanf_float+0x358>
 8007c16:	2945      	cmp	r1, #69	@ 0x45
 8007c18:	d00a      	beq.n	8007c30 <_scanf_float+0x358>
 8007c1a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007c1e:	463a      	mov	r2, r7
 8007c20:	4640      	mov	r0, r8
 8007c22:	4798      	blx	r3
 8007c24:	6923      	ldr	r3, [r4, #16]
 8007c26:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007c2a:	3b01      	subs	r3, #1
 8007c2c:	1eb5      	subs	r5, r6, #2
 8007c2e:	6123      	str	r3, [r4, #16]
 8007c30:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007c34:	463a      	mov	r2, r7
 8007c36:	4640      	mov	r0, r8
 8007c38:	4798      	blx	r3
 8007c3a:	462e      	mov	r6, r5
 8007c3c:	6822      	ldr	r2, [r4, #0]
 8007c3e:	f012 0210 	ands.w	r2, r2, #16
 8007c42:	d001      	beq.n	8007c48 <_scanf_float+0x370>
 8007c44:	2000      	movs	r0, #0
 8007c46:	e68b      	b.n	8007960 <_scanf_float+0x88>
 8007c48:	7032      	strb	r2, [r6, #0]
 8007c4a:	6823      	ldr	r3, [r4, #0]
 8007c4c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007c50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c54:	d11c      	bne.n	8007c90 <_scanf_float+0x3b8>
 8007c56:	9b02      	ldr	r3, [sp, #8]
 8007c58:	454b      	cmp	r3, r9
 8007c5a:	eba3 0209 	sub.w	r2, r3, r9
 8007c5e:	d123      	bne.n	8007ca8 <_scanf_float+0x3d0>
 8007c60:	9901      	ldr	r1, [sp, #4]
 8007c62:	2200      	movs	r2, #0
 8007c64:	4640      	mov	r0, r8
 8007c66:	f002 fbf7 	bl	800a458 <_strtod_r>
 8007c6a:	9b03      	ldr	r3, [sp, #12]
 8007c6c:	6821      	ldr	r1, [r4, #0]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f011 0f02 	tst.w	r1, #2
 8007c74:	ec57 6b10 	vmov	r6, r7, d0
 8007c78:	f103 0204 	add.w	r2, r3, #4
 8007c7c:	d01f      	beq.n	8007cbe <_scanf_float+0x3e6>
 8007c7e:	9903      	ldr	r1, [sp, #12]
 8007c80:	600a      	str	r2, [r1, #0]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	e9c3 6700 	strd	r6, r7, [r3]
 8007c88:	68e3      	ldr	r3, [r4, #12]
 8007c8a:	3301      	adds	r3, #1
 8007c8c:	60e3      	str	r3, [r4, #12]
 8007c8e:	e7d9      	b.n	8007c44 <_scanf_float+0x36c>
 8007c90:	9b04      	ldr	r3, [sp, #16]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d0e4      	beq.n	8007c60 <_scanf_float+0x388>
 8007c96:	9905      	ldr	r1, [sp, #20]
 8007c98:	230a      	movs	r3, #10
 8007c9a:	3101      	adds	r1, #1
 8007c9c:	4640      	mov	r0, r8
 8007c9e:	f002 fc5b 	bl	800a558 <_strtol_r>
 8007ca2:	9b04      	ldr	r3, [sp, #16]
 8007ca4:	9e05      	ldr	r6, [sp, #20]
 8007ca6:	1ac2      	subs	r2, r0, r3
 8007ca8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007cac:	429e      	cmp	r6, r3
 8007cae:	bf28      	it	cs
 8007cb0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007cb4:	4910      	ldr	r1, [pc, #64]	@ (8007cf8 <_scanf_float+0x420>)
 8007cb6:	4630      	mov	r0, r6
 8007cb8:	f000 f8e4 	bl	8007e84 <siprintf>
 8007cbc:	e7d0      	b.n	8007c60 <_scanf_float+0x388>
 8007cbe:	f011 0f04 	tst.w	r1, #4
 8007cc2:	9903      	ldr	r1, [sp, #12]
 8007cc4:	600a      	str	r2, [r1, #0]
 8007cc6:	d1dc      	bne.n	8007c82 <_scanf_float+0x3aa>
 8007cc8:	681d      	ldr	r5, [r3, #0]
 8007cca:	4632      	mov	r2, r6
 8007ccc:	463b      	mov	r3, r7
 8007cce:	4630      	mov	r0, r6
 8007cd0:	4639      	mov	r1, r7
 8007cd2:	f7f8 ff4b 	bl	8000b6c <__aeabi_dcmpun>
 8007cd6:	b128      	cbz	r0, 8007ce4 <_scanf_float+0x40c>
 8007cd8:	4808      	ldr	r0, [pc, #32]	@ (8007cfc <_scanf_float+0x424>)
 8007cda:	f000 f9b7 	bl	800804c <nanf>
 8007cde:	ed85 0a00 	vstr	s0, [r5]
 8007ce2:	e7d1      	b.n	8007c88 <_scanf_float+0x3b0>
 8007ce4:	4630      	mov	r0, r6
 8007ce6:	4639      	mov	r1, r7
 8007ce8:	f7f8 ff9e 	bl	8000c28 <__aeabi_d2f>
 8007cec:	6028      	str	r0, [r5, #0]
 8007cee:	e7cb      	b.n	8007c88 <_scanf_float+0x3b0>
 8007cf0:	f04f 0900 	mov.w	r9, #0
 8007cf4:	e629      	b.n	800794a <_scanf_float+0x72>
 8007cf6:	bf00      	nop
 8007cf8:	0800b75c 	.word	0x0800b75c
 8007cfc:	0800baf5 	.word	0x0800baf5

08007d00 <std>:
 8007d00:	2300      	movs	r3, #0
 8007d02:	b510      	push	{r4, lr}
 8007d04:	4604      	mov	r4, r0
 8007d06:	e9c0 3300 	strd	r3, r3, [r0]
 8007d0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d0e:	6083      	str	r3, [r0, #8]
 8007d10:	8181      	strh	r1, [r0, #12]
 8007d12:	6643      	str	r3, [r0, #100]	@ 0x64
 8007d14:	81c2      	strh	r2, [r0, #14]
 8007d16:	6183      	str	r3, [r0, #24]
 8007d18:	4619      	mov	r1, r3
 8007d1a:	2208      	movs	r2, #8
 8007d1c:	305c      	adds	r0, #92	@ 0x5c
 8007d1e:	f000 f914 	bl	8007f4a <memset>
 8007d22:	4b0d      	ldr	r3, [pc, #52]	@ (8007d58 <std+0x58>)
 8007d24:	6263      	str	r3, [r4, #36]	@ 0x24
 8007d26:	4b0d      	ldr	r3, [pc, #52]	@ (8007d5c <std+0x5c>)
 8007d28:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8007d60 <std+0x60>)
 8007d2c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8007d64 <std+0x64>)
 8007d30:	6323      	str	r3, [r4, #48]	@ 0x30
 8007d32:	4b0d      	ldr	r3, [pc, #52]	@ (8007d68 <std+0x68>)
 8007d34:	6224      	str	r4, [r4, #32]
 8007d36:	429c      	cmp	r4, r3
 8007d38:	d006      	beq.n	8007d48 <std+0x48>
 8007d3a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007d3e:	4294      	cmp	r4, r2
 8007d40:	d002      	beq.n	8007d48 <std+0x48>
 8007d42:	33d0      	adds	r3, #208	@ 0xd0
 8007d44:	429c      	cmp	r4, r3
 8007d46:	d105      	bne.n	8007d54 <std+0x54>
 8007d48:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007d4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d50:	f000 b978 	b.w	8008044 <__retarget_lock_init_recursive>
 8007d54:	bd10      	pop	{r4, pc}
 8007d56:	bf00      	nop
 8007d58:	08007ec5 	.word	0x08007ec5
 8007d5c:	08007ee7 	.word	0x08007ee7
 8007d60:	08007f1f 	.word	0x08007f1f
 8007d64:	08007f43 	.word	0x08007f43
 8007d68:	20000b0c 	.word	0x20000b0c

08007d6c <stdio_exit_handler>:
 8007d6c:	4a02      	ldr	r2, [pc, #8]	@ (8007d78 <stdio_exit_handler+0xc>)
 8007d6e:	4903      	ldr	r1, [pc, #12]	@ (8007d7c <stdio_exit_handler+0x10>)
 8007d70:	4803      	ldr	r0, [pc, #12]	@ (8007d80 <stdio_exit_handler+0x14>)
 8007d72:	f000 b869 	b.w	8007e48 <_fwalk_sglue>
 8007d76:	bf00      	nop
 8007d78:	2000003c 	.word	0x2000003c
 8007d7c:	0800a915 	.word	0x0800a915
 8007d80:	2000004c 	.word	0x2000004c

08007d84 <cleanup_stdio>:
 8007d84:	6841      	ldr	r1, [r0, #4]
 8007d86:	4b0c      	ldr	r3, [pc, #48]	@ (8007db8 <cleanup_stdio+0x34>)
 8007d88:	4299      	cmp	r1, r3
 8007d8a:	b510      	push	{r4, lr}
 8007d8c:	4604      	mov	r4, r0
 8007d8e:	d001      	beq.n	8007d94 <cleanup_stdio+0x10>
 8007d90:	f002 fdc0 	bl	800a914 <_fflush_r>
 8007d94:	68a1      	ldr	r1, [r4, #8]
 8007d96:	4b09      	ldr	r3, [pc, #36]	@ (8007dbc <cleanup_stdio+0x38>)
 8007d98:	4299      	cmp	r1, r3
 8007d9a:	d002      	beq.n	8007da2 <cleanup_stdio+0x1e>
 8007d9c:	4620      	mov	r0, r4
 8007d9e:	f002 fdb9 	bl	800a914 <_fflush_r>
 8007da2:	68e1      	ldr	r1, [r4, #12]
 8007da4:	4b06      	ldr	r3, [pc, #24]	@ (8007dc0 <cleanup_stdio+0x3c>)
 8007da6:	4299      	cmp	r1, r3
 8007da8:	d004      	beq.n	8007db4 <cleanup_stdio+0x30>
 8007daa:	4620      	mov	r0, r4
 8007dac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007db0:	f002 bdb0 	b.w	800a914 <_fflush_r>
 8007db4:	bd10      	pop	{r4, pc}
 8007db6:	bf00      	nop
 8007db8:	20000b0c 	.word	0x20000b0c
 8007dbc:	20000b74 	.word	0x20000b74
 8007dc0:	20000bdc 	.word	0x20000bdc

08007dc4 <global_stdio_init.part.0>:
 8007dc4:	b510      	push	{r4, lr}
 8007dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8007df4 <global_stdio_init.part.0+0x30>)
 8007dc8:	4c0b      	ldr	r4, [pc, #44]	@ (8007df8 <global_stdio_init.part.0+0x34>)
 8007dca:	4a0c      	ldr	r2, [pc, #48]	@ (8007dfc <global_stdio_init.part.0+0x38>)
 8007dcc:	601a      	str	r2, [r3, #0]
 8007dce:	4620      	mov	r0, r4
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	2104      	movs	r1, #4
 8007dd4:	f7ff ff94 	bl	8007d00 <std>
 8007dd8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007ddc:	2201      	movs	r2, #1
 8007dde:	2109      	movs	r1, #9
 8007de0:	f7ff ff8e 	bl	8007d00 <std>
 8007de4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007de8:	2202      	movs	r2, #2
 8007dea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dee:	2112      	movs	r1, #18
 8007df0:	f7ff bf86 	b.w	8007d00 <std>
 8007df4:	20000c44 	.word	0x20000c44
 8007df8:	20000b0c 	.word	0x20000b0c
 8007dfc:	08007d6d 	.word	0x08007d6d

08007e00 <__sfp_lock_acquire>:
 8007e00:	4801      	ldr	r0, [pc, #4]	@ (8007e08 <__sfp_lock_acquire+0x8>)
 8007e02:	f000 b920 	b.w	8008046 <__retarget_lock_acquire_recursive>
 8007e06:	bf00      	nop
 8007e08:	20000c4d 	.word	0x20000c4d

08007e0c <__sfp_lock_release>:
 8007e0c:	4801      	ldr	r0, [pc, #4]	@ (8007e14 <__sfp_lock_release+0x8>)
 8007e0e:	f000 b91b 	b.w	8008048 <__retarget_lock_release_recursive>
 8007e12:	bf00      	nop
 8007e14:	20000c4d 	.word	0x20000c4d

08007e18 <__sinit>:
 8007e18:	b510      	push	{r4, lr}
 8007e1a:	4604      	mov	r4, r0
 8007e1c:	f7ff fff0 	bl	8007e00 <__sfp_lock_acquire>
 8007e20:	6a23      	ldr	r3, [r4, #32]
 8007e22:	b11b      	cbz	r3, 8007e2c <__sinit+0x14>
 8007e24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e28:	f7ff bff0 	b.w	8007e0c <__sfp_lock_release>
 8007e2c:	4b04      	ldr	r3, [pc, #16]	@ (8007e40 <__sinit+0x28>)
 8007e2e:	6223      	str	r3, [r4, #32]
 8007e30:	4b04      	ldr	r3, [pc, #16]	@ (8007e44 <__sinit+0x2c>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d1f5      	bne.n	8007e24 <__sinit+0xc>
 8007e38:	f7ff ffc4 	bl	8007dc4 <global_stdio_init.part.0>
 8007e3c:	e7f2      	b.n	8007e24 <__sinit+0xc>
 8007e3e:	bf00      	nop
 8007e40:	08007d85 	.word	0x08007d85
 8007e44:	20000c44 	.word	0x20000c44

08007e48 <_fwalk_sglue>:
 8007e48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e4c:	4607      	mov	r7, r0
 8007e4e:	4688      	mov	r8, r1
 8007e50:	4614      	mov	r4, r2
 8007e52:	2600      	movs	r6, #0
 8007e54:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007e58:	f1b9 0901 	subs.w	r9, r9, #1
 8007e5c:	d505      	bpl.n	8007e6a <_fwalk_sglue+0x22>
 8007e5e:	6824      	ldr	r4, [r4, #0]
 8007e60:	2c00      	cmp	r4, #0
 8007e62:	d1f7      	bne.n	8007e54 <_fwalk_sglue+0xc>
 8007e64:	4630      	mov	r0, r6
 8007e66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e6a:	89ab      	ldrh	r3, [r5, #12]
 8007e6c:	2b01      	cmp	r3, #1
 8007e6e:	d907      	bls.n	8007e80 <_fwalk_sglue+0x38>
 8007e70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007e74:	3301      	adds	r3, #1
 8007e76:	d003      	beq.n	8007e80 <_fwalk_sglue+0x38>
 8007e78:	4629      	mov	r1, r5
 8007e7a:	4638      	mov	r0, r7
 8007e7c:	47c0      	blx	r8
 8007e7e:	4306      	orrs	r6, r0
 8007e80:	3568      	adds	r5, #104	@ 0x68
 8007e82:	e7e9      	b.n	8007e58 <_fwalk_sglue+0x10>

08007e84 <siprintf>:
 8007e84:	b40e      	push	{r1, r2, r3}
 8007e86:	b500      	push	{lr}
 8007e88:	b09c      	sub	sp, #112	@ 0x70
 8007e8a:	ab1d      	add	r3, sp, #116	@ 0x74
 8007e8c:	9002      	str	r0, [sp, #8]
 8007e8e:	9006      	str	r0, [sp, #24]
 8007e90:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007e94:	4809      	ldr	r0, [pc, #36]	@ (8007ebc <siprintf+0x38>)
 8007e96:	9107      	str	r1, [sp, #28]
 8007e98:	9104      	str	r1, [sp, #16]
 8007e9a:	4909      	ldr	r1, [pc, #36]	@ (8007ec0 <siprintf+0x3c>)
 8007e9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ea0:	9105      	str	r1, [sp, #20]
 8007ea2:	6800      	ldr	r0, [r0, #0]
 8007ea4:	9301      	str	r3, [sp, #4]
 8007ea6:	a902      	add	r1, sp, #8
 8007ea8:	f002 fbb4 	bl	800a614 <_svfiprintf_r>
 8007eac:	9b02      	ldr	r3, [sp, #8]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	701a      	strb	r2, [r3, #0]
 8007eb2:	b01c      	add	sp, #112	@ 0x70
 8007eb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007eb8:	b003      	add	sp, #12
 8007eba:	4770      	bx	lr
 8007ebc:	20000048 	.word	0x20000048
 8007ec0:	ffff0208 	.word	0xffff0208

08007ec4 <__sread>:
 8007ec4:	b510      	push	{r4, lr}
 8007ec6:	460c      	mov	r4, r1
 8007ec8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ecc:	f000 f86c 	bl	8007fa8 <_read_r>
 8007ed0:	2800      	cmp	r0, #0
 8007ed2:	bfab      	itete	ge
 8007ed4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007ed6:	89a3      	ldrhlt	r3, [r4, #12]
 8007ed8:	181b      	addge	r3, r3, r0
 8007eda:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007ede:	bfac      	ite	ge
 8007ee0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007ee2:	81a3      	strhlt	r3, [r4, #12]
 8007ee4:	bd10      	pop	{r4, pc}

08007ee6 <__swrite>:
 8007ee6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007eea:	461f      	mov	r7, r3
 8007eec:	898b      	ldrh	r3, [r1, #12]
 8007eee:	05db      	lsls	r3, r3, #23
 8007ef0:	4605      	mov	r5, r0
 8007ef2:	460c      	mov	r4, r1
 8007ef4:	4616      	mov	r6, r2
 8007ef6:	d505      	bpl.n	8007f04 <__swrite+0x1e>
 8007ef8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007efc:	2302      	movs	r3, #2
 8007efe:	2200      	movs	r2, #0
 8007f00:	f000 f840 	bl	8007f84 <_lseek_r>
 8007f04:	89a3      	ldrh	r3, [r4, #12]
 8007f06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f0a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007f0e:	81a3      	strh	r3, [r4, #12]
 8007f10:	4632      	mov	r2, r6
 8007f12:	463b      	mov	r3, r7
 8007f14:	4628      	mov	r0, r5
 8007f16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f1a:	f000 b857 	b.w	8007fcc <_write_r>

08007f1e <__sseek>:
 8007f1e:	b510      	push	{r4, lr}
 8007f20:	460c      	mov	r4, r1
 8007f22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f26:	f000 f82d 	bl	8007f84 <_lseek_r>
 8007f2a:	1c43      	adds	r3, r0, #1
 8007f2c:	89a3      	ldrh	r3, [r4, #12]
 8007f2e:	bf15      	itete	ne
 8007f30:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007f32:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007f36:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007f3a:	81a3      	strheq	r3, [r4, #12]
 8007f3c:	bf18      	it	ne
 8007f3e:	81a3      	strhne	r3, [r4, #12]
 8007f40:	bd10      	pop	{r4, pc}

08007f42 <__sclose>:
 8007f42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f46:	f000 b80d 	b.w	8007f64 <_close_r>

08007f4a <memset>:
 8007f4a:	4402      	add	r2, r0
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d100      	bne.n	8007f54 <memset+0xa>
 8007f52:	4770      	bx	lr
 8007f54:	f803 1b01 	strb.w	r1, [r3], #1
 8007f58:	e7f9      	b.n	8007f4e <memset+0x4>
	...

08007f5c <_localeconv_r>:
 8007f5c:	4800      	ldr	r0, [pc, #0]	@ (8007f60 <_localeconv_r+0x4>)
 8007f5e:	4770      	bx	lr
 8007f60:	20000188 	.word	0x20000188

08007f64 <_close_r>:
 8007f64:	b538      	push	{r3, r4, r5, lr}
 8007f66:	4d06      	ldr	r5, [pc, #24]	@ (8007f80 <_close_r+0x1c>)
 8007f68:	2300      	movs	r3, #0
 8007f6a:	4604      	mov	r4, r0
 8007f6c:	4608      	mov	r0, r1
 8007f6e:	602b      	str	r3, [r5, #0]
 8007f70:	f7f9 fddc 	bl	8001b2c <_close>
 8007f74:	1c43      	adds	r3, r0, #1
 8007f76:	d102      	bne.n	8007f7e <_close_r+0x1a>
 8007f78:	682b      	ldr	r3, [r5, #0]
 8007f7a:	b103      	cbz	r3, 8007f7e <_close_r+0x1a>
 8007f7c:	6023      	str	r3, [r4, #0]
 8007f7e:	bd38      	pop	{r3, r4, r5, pc}
 8007f80:	20000c48 	.word	0x20000c48

08007f84 <_lseek_r>:
 8007f84:	b538      	push	{r3, r4, r5, lr}
 8007f86:	4d07      	ldr	r5, [pc, #28]	@ (8007fa4 <_lseek_r+0x20>)
 8007f88:	4604      	mov	r4, r0
 8007f8a:	4608      	mov	r0, r1
 8007f8c:	4611      	mov	r1, r2
 8007f8e:	2200      	movs	r2, #0
 8007f90:	602a      	str	r2, [r5, #0]
 8007f92:	461a      	mov	r2, r3
 8007f94:	f7f9 fdf1 	bl	8001b7a <_lseek>
 8007f98:	1c43      	adds	r3, r0, #1
 8007f9a:	d102      	bne.n	8007fa2 <_lseek_r+0x1e>
 8007f9c:	682b      	ldr	r3, [r5, #0]
 8007f9e:	b103      	cbz	r3, 8007fa2 <_lseek_r+0x1e>
 8007fa0:	6023      	str	r3, [r4, #0]
 8007fa2:	bd38      	pop	{r3, r4, r5, pc}
 8007fa4:	20000c48 	.word	0x20000c48

08007fa8 <_read_r>:
 8007fa8:	b538      	push	{r3, r4, r5, lr}
 8007faa:	4d07      	ldr	r5, [pc, #28]	@ (8007fc8 <_read_r+0x20>)
 8007fac:	4604      	mov	r4, r0
 8007fae:	4608      	mov	r0, r1
 8007fb0:	4611      	mov	r1, r2
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	602a      	str	r2, [r5, #0]
 8007fb6:	461a      	mov	r2, r3
 8007fb8:	f7f9 fd7f 	bl	8001aba <_read>
 8007fbc:	1c43      	adds	r3, r0, #1
 8007fbe:	d102      	bne.n	8007fc6 <_read_r+0x1e>
 8007fc0:	682b      	ldr	r3, [r5, #0]
 8007fc2:	b103      	cbz	r3, 8007fc6 <_read_r+0x1e>
 8007fc4:	6023      	str	r3, [r4, #0]
 8007fc6:	bd38      	pop	{r3, r4, r5, pc}
 8007fc8:	20000c48 	.word	0x20000c48

08007fcc <_write_r>:
 8007fcc:	b538      	push	{r3, r4, r5, lr}
 8007fce:	4d07      	ldr	r5, [pc, #28]	@ (8007fec <_write_r+0x20>)
 8007fd0:	4604      	mov	r4, r0
 8007fd2:	4608      	mov	r0, r1
 8007fd4:	4611      	mov	r1, r2
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	602a      	str	r2, [r5, #0]
 8007fda:	461a      	mov	r2, r3
 8007fdc:	f7f9 fd8a 	bl	8001af4 <_write>
 8007fe0:	1c43      	adds	r3, r0, #1
 8007fe2:	d102      	bne.n	8007fea <_write_r+0x1e>
 8007fe4:	682b      	ldr	r3, [r5, #0]
 8007fe6:	b103      	cbz	r3, 8007fea <_write_r+0x1e>
 8007fe8:	6023      	str	r3, [r4, #0]
 8007fea:	bd38      	pop	{r3, r4, r5, pc}
 8007fec:	20000c48 	.word	0x20000c48

08007ff0 <__errno>:
 8007ff0:	4b01      	ldr	r3, [pc, #4]	@ (8007ff8 <__errno+0x8>)
 8007ff2:	6818      	ldr	r0, [r3, #0]
 8007ff4:	4770      	bx	lr
 8007ff6:	bf00      	nop
 8007ff8:	20000048 	.word	0x20000048

08007ffc <__libc_init_array>:
 8007ffc:	b570      	push	{r4, r5, r6, lr}
 8007ffe:	4d0d      	ldr	r5, [pc, #52]	@ (8008034 <__libc_init_array+0x38>)
 8008000:	4c0d      	ldr	r4, [pc, #52]	@ (8008038 <__libc_init_array+0x3c>)
 8008002:	1b64      	subs	r4, r4, r5
 8008004:	10a4      	asrs	r4, r4, #2
 8008006:	2600      	movs	r6, #0
 8008008:	42a6      	cmp	r6, r4
 800800a:	d109      	bne.n	8008020 <__libc_init_array+0x24>
 800800c:	4d0b      	ldr	r5, [pc, #44]	@ (800803c <__libc_init_array+0x40>)
 800800e:	4c0c      	ldr	r4, [pc, #48]	@ (8008040 <__libc_init_array+0x44>)
 8008010:	f003 fb70 	bl	800b6f4 <_init>
 8008014:	1b64      	subs	r4, r4, r5
 8008016:	10a4      	asrs	r4, r4, #2
 8008018:	2600      	movs	r6, #0
 800801a:	42a6      	cmp	r6, r4
 800801c:	d105      	bne.n	800802a <__libc_init_array+0x2e>
 800801e:	bd70      	pop	{r4, r5, r6, pc}
 8008020:	f855 3b04 	ldr.w	r3, [r5], #4
 8008024:	4798      	blx	r3
 8008026:	3601      	adds	r6, #1
 8008028:	e7ee      	b.n	8008008 <__libc_init_array+0xc>
 800802a:	f855 3b04 	ldr.w	r3, [r5], #4
 800802e:	4798      	blx	r3
 8008030:	3601      	adds	r6, #1
 8008032:	e7f2      	b.n	800801a <__libc_init_array+0x1e>
 8008034:	0800bb60 	.word	0x0800bb60
 8008038:	0800bb60 	.word	0x0800bb60
 800803c:	0800bb60 	.word	0x0800bb60
 8008040:	0800bb64 	.word	0x0800bb64

08008044 <__retarget_lock_init_recursive>:
 8008044:	4770      	bx	lr

08008046 <__retarget_lock_acquire_recursive>:
 8008046:	4770      	bx	lr

08008048 <__retarget_lock_release_recursive>:
 8008048:	4770      	bx	lr
	...

0800804c <nanf>:
 800804c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008054 <nanf+0x8>
 8008050:	4770      	bx	lr
 8008052:	bf00      	nop
 8008054:	7fc00000 	.word	0x7fc00000

08008058 <quorem>:
 8008058:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800805c:	6903      	ldr	r3, [r0, #16]
 800805e:	690c      	ldr	r4, [r1, #16]
 8008060:	42a3      	cmp	r3, r4
 8008062:	4607      	mov	r7, r0
 8008064:	db7e      	blt.n	8008164 <quorem+0x10c>
 8008066:	3c01      	subs	r4, #1
 8008068:	f101 0814 	add.w	r8, r1, #20
 800806c:	00a3      	lsls	r3, r4, #2
 800806e:	f100 0514 	add.w	r5, r0, #20
 8008072:	9300      	str	r3, [sp, #0]
 8008074:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008078:	9301      	str	r3, [sp, #4]
 800807a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800807e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008082:	3301      	adds	r3, #1
 8008084:	429a      	cmp	r2, r3
 8008086:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800808a:	fbb2 f6f3 	udiv	r6, r2, r3
 800808e:	d32e      	bcc.n	80080ee <quorem+0x96>
 8008090:	f04f 0a00 	mov.w	sl, #0
 8008094:	46c4      	mov	ip, r8
 8008096:	46ae      	mov	lr, r5
 8008098:	46d3      	mov	fp, sl
 800809a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800809e:	b298      	uxth	r0, r3
 80080a0:	fb06 a000 	mla	r0, r6, r0, sl
 80080a4:	0c02      	lsrs	r2, r0, #16
 80080a6:	0c1b      	lsrs	r3, r3, #16
 80080a8:	fb06 2303 	mla	r3, r6, r3, r2
 80080ac:	f8de 2000 	ldr.w	r2, [lr]
 80080b0:	b280      	uxth	r0, r0
 80080b2:	b292      	uxth	r2, r2
 80080b4:	1a12      	subs	r2, r2, r0
 80080b6:	445a      	add	r2, fp
 80080b8:	f8de 0000 	ldr.w	r0, [lr]
 80080bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80080c0:	b29b      	uxth	r3, r3
 80080c2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80080c6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80080ca:	b292      	uxth	r2, r2
 80080cc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80080d0:	45e1      	cmp	r9, ip
 80080d2:	f84e 2b04 	str.w	r2, [lr], #4
 80080d6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80080da:	d2de      	bcs.n	800809a <quorem+0x42>
 80080dc:	9b00      	ldr	r3, [sp, #0]
 80080de:	58eb      	ldr	r3, [r5, r3]
 80080e0:	b92b      	cbnz	r3, 80080ee <quorem+0x96>
 80080e2:	9b01      	ldr	r3, [sp, #4]
 80080e4:	3b04      	subs	r3, #4
 80080e6:	429d      	cmp	r5, r3
 80080e8:	461a      	mov	r2, r3
 80080ea:	d32f      	bcc.n	800814c <quorem+0xf4>
 80080ec:	613c      	str	r4, [r7, #16]
 80080ee:	4638      	mov	r0, r7
 80080f0:	f001 f9c2 	bl	8009478 <__mcmp>
 80080f4:	2800      	cmp	r0, #0
 80080f6:	db25      	blt.n	8008144 <quorem+0xec>
 80080f8:	4629      	mov	r1, r5
 80080fa:	2000      	movs	r0, #0
 80080fc:	f858 2b04 	ldr.w	r2, [r8], #4
 8008100:	f8d1 c000 	ldr.w	ip, [r1]
 8008104:	fa1f fe82 	uxth.w	lr, r2
 8008108:	fa1f f38c 	uxth.w	r3, ip
 800810c:	eba3 030e 	sub.w	r3, r3, lr
 8008110:	4403      	add	r3, r0
 8008112:	0c12      	lsrs	r2, r2, #16
 8008114:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008118:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800811c:	b29b      	uxth	r3, r3
 800811e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008122:	45c1      	cmp	r9, r8
 8008124:	f841 3b04 	str.w	r3, [r1], #4
 8008128:	ea4f 4022 	mov.w	r0, r2, asr #16
 800812c:	d2e6      	bcs.n	80080fc <quorem+0xa4>
 800812e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008132:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008136:	b922      	cbnz	r2, 8008142 <quorem+0xea>
 8008138:	3b04      	subs	r3, #4
 800813a:	429d      	cmp	r5, r3
 800813c:	461a      	mov	r2, r3
 800813e:	d30b      	bcc.n	8008158 <quorem+0x100>
 8008140:	613c      	str	r4, [r7, #16]
 8008142:	3601      	adds	r6, #1
 8008144:	4630      	mov	r0, r6
 8008146:	b003      	add	sp, #12
 8008148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800814c:	6812      	ldr	r2, [r2, #0]
 800814e:	3b04      	subs	r3, #4
 8008150:	2a00      	cmp	r2, #0
 8008152:	d1cb      	bne.n	80080ec <quorem+0x94>
 8008154:	3c01      	subs	r4, #1
 8008156:	e7c6      	b.n	80080e6 <quorem+0x8e>
 8008158:	6812      	ldr	r2, [r2, #0]
 800815a:	3b04      	subs	r3, #4
 800815c:	2a00      	cmp	r2, #0
 800815e:	d1ef      	bne.n	8008140 <quorem+0xe8>
 8008160:	3c01      	subs	r4, #1
 8008162:	e7ea      	b.n	800813a <quorem+0xe2>
 8008164:	2000      	movs	r0, #0
 8008166:	e7ee      	b.n	8008146 <quorem+0xee>

08008168 <_dtoa_r>:
 8008168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800816c:	69c7      	ldr	r7, [r0, #28]
 800816e:	b099      	sub	sp, #100	@ 0x64
 8008170:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008174:	ec55 4b10 	vmov	r4, r5, d0
 8008178:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800817a:	9109      	str	r1, [sp, #36]	@ 0x24
 800817c:	4683      	mov	fp, r0
 800817e:	920e      	str	r2, [sp, #56]	@ 0x38
 8008180:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008182:	b97f      	cbnz	r7, 80081a4 <_dtoa_r+0x3c>
 8008184:	2010      	movs	r0, #16
 8008186:	f000 fdfd 	bl	8008d84 <malloc>
 800818a:	4602      	mov	r2, r0
 800818c:	f8cb 001c 	str.w	r0, [fp, #28]
 8008190:	b920      	cbnz	r0, 800819c <_dtoa_r+0x34>
 8008192:	4ba7      	ldr	r3, [pc, #668]	@ (8008430 <_dtoa_r+0x2c8>)
 8008194:	21ef      	movs	r1, #239	@ 0xef
 8008196:	48a7      	ldr	r0, [pc, #668]	@ (8008434 <_dtoa_r+0x2cc>)
 8008198:	f002 fc36 	bl	800aa08 <__assert_func>
 800819c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80081a0:	6007      	str	r7, [r0, #0]
 80081a2:	60c7      	str	r7, [r0, #12]
 80081a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80081a8:	6819      	ldr	r1, [r3, #0]
 80081aa:	b159      	cbz	r1, 80081c4 <_dtoa_r+0x5c>
 80081ac:	685a      	ldr	r2, [r3, #4]
 80081ae:	604a      	str	r2, [r1, #4]
 80081b0:	2301      	movs	r3, #1
 80081b2:	4093      	lsls	r3, r2
 80081b4:	608b      	str	r3, [r1, #8]
 80081b6:	4658      	mov	r0, fp
 80081b8:	f000 feda 	bl	8008f70 <_Bfree>
 80081bc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80081c0:	2200      	movs	r2, #0
 80081c2:	601a      	str	r2, [r3, #0]
 80081c4:	1e2b      	subs	r3, r5, #0
 80081c6:	bfb9      	ittee	lt
 80081c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80081cc:	9303      	strlt	r3, [sp, #12]
 80081ce:	2300      	movge	r3, #0
 80081d0:	6033      	strge	r3, [r6, #0]
 80081d2:	9f03      	ldr	r7, [sp, #12]
 80081d4:	4b98      	ldr	r3, [pc, #608]	@ (8008438 <_dtoa_r+0x2d0>)
 80081d6:	bfbc      	itt	lt
 80081d8:	2201      	movlt	r2, #1
 80081da:	6032      	strlt	r2, [r6, #0]
 80081dc:	43bb      	bics	r3, r7
 80081de:	d112      	bne.n	8008206 <_dtoa_r+0x9e>
 80081e0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80081e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80081e6:	6013      	str	r3, [r2, #0]
 80081e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80081ec:	4323      	orrs	r3, r4
 80081ee:	f000 854d 	beq.w	8008c8c <_dtoa_r+0xb24>
 80081f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80081f4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800844c <_dtoa_r+0x2e4>
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	f000 854f 	beq.w	8008c9c <_dtoa_r+0xb34>
 80081fe:	f10a 0303 	add.w	r3, sl, #3
 8008202:	f000 bd49 	b.w	8008c98 <_dtoa_r+0xb30>
 8008206:	ed9d 7b02 	vldr	d7, [sp, #8]
 800820a:	2200      	movs	r2, #0
 800820c:	ec51 0b17 	vmov	r0, r1, d7
 8008210:	2300      	movs	r3, #0
 8008212:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008216:	f7f8 fc77 	bl	8000b08 <__aeabi_dcmpeq>
 800821a:	4680      	mov	r8, r0
 800821c:	b158      	cbz	r0, 8008236 <_dtoa_r+0xce>
 800821e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008220:	2301      	movs	r3, #1
 8008222:	6013      	str	r3, [r2, #0]
 8008224:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008226:	b113      	cbz	r3, 800822e <_dtoa_r+0xc6>
 8008228:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800822a:	4b84      	ldr	r3, [pc, #528]	@ (800843c <_dtoa_r+0x2d4>)
 800822c:	6013      	str	r3, [r2, #0]
 800822e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008450 <_dtoa_r+0x2e8>
 8008232:	f000 bd33 	b.w	8008c9c <_dtoa_r+0xb34>
 8008236:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800823a:	aa16      	add	r2, sp, #88	@ 0x58
 800823c:	a917      	add	r1, sp, #92	@ 0x5c
 800823e:	4658      	mov	r0, fp
 8008240:	f001 fa3a 	bl	80096b8 <__d2b>
 8008244:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008248:	4681      	mov	r9, r0
 800824a:	2e00      	cmp	r6, #0
 800824c:	d077      	beq.n	800833e <_dtoa_r+0x1d6>
 800824e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008250:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008254:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008258:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800825c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008260:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008264:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008268:	4619      	mov	r1, r3
 800826a:	2200      	movs	r2, #0
 800826c:	4b74      	ldr	r3, [pc, #464]	@ (8008440 <_dtoa_r+0x2d8>)
 800826e:	f7f8 f82b 	bl	80002c8 <__aeabi_dsub>
 8008272:	a369      	add	r3, pc, #420	@ (adr r3, 8008418 <_dtoa_r+0x2b0>)
 8008274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008278:	f7f8 f9de 	bl	8000638 <__aeabi_dmul>
 800827c:	a368      	add	r3, pc, #416	@ (adr r3, 8008420 <_dtoa_r+0x2b8>)
 800827e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008282:	f7f8 f823 	bl	80002cc <__adddf3>
 8008286:	4604      	mov	r4, r0
 8008288:	4630      	mov	r0, r6
 800828a:	460d      	mov	r5, r1
 800828c:	f7f8 f96a 	bl	8000564 <__aeabi_i2d>
 8008290:	a365      	add	r3, pc, #404	@ (adr r3, 8008428 <_dtoa_r+0x2c0>)
 8008292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008296:	f7f8 f9cf 	bl	8000638 <__aeabi_dmul>
 800829a:	4602      	mov	r2, r0
 800829c:	460b      	mov	r3, r1
 800829e:	4620      	mov	r0, r4
 80082a0:	4629      	mov	r1, r5
 80082a2:	f7f8 f813 	bl	80002cc <__adddf3>
 80082a6:	4604      	mov	r4, r0
 80082a8:	460d      	mov	r5, r1
 80082aa:	f7f8 fc75 	bl	8000b98 <__aeabi_d2iz>
 80082ae:	2200      	movs	r2, #0
 80082b0:	4607      	mov	r7, r0
 80082b2:	2300      	movs	r3, #0
 80082b4:	4620      	mov	r0, r4
 80082b6:	4629      	mov	r1, r5
 80082b8:	f7f8 fc30 	bl	8000b1c <__aeabi_dcmplt>
 80082bc:	b140      	cbz	r0, 80082d0 <_dtoa_r+0x168>
 80082be:	4638      	mov	r0, r7
 80082c0:	f7f8 f950 	bl	8000564 <__aeabi_i2d>
 80082c4:	4622      	mov	r2, r4
 80082c6:	462b      	mov	r3, r5
 80082c8:	f7f8 fc1e 	bl	8000b08 <__aeabi_dcmpeq>
 80082cc:	b900      	cbnz	r0, 80082d0 <_dtoa_r+0x168>
 80082ce:	3f01      	subs	r7, #1
 80082d0:	2f16      	cmp	r7, #22
 80082d2:	d851      	bhi.n	8008378 <_dtoa_r+0x210>
 80082d4:	4b5b      	ldr	r3, [pc, #364]	@ (8008444 <_dtoa_r+0x2dc>)
 80082d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80082da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80082e2:	f7f8 fc1b 	bl	8000b1c <__aeabi_dcmplt>
 80082e6:	2800      	cmp	r0, #0
 80082e8:	d048      	beq.n	800837c <_dtoa_r+0x214>
 80082ea:	3f01      	subs	r7, #1
 80082ec:	2300      	movs	r3, #0
 80082ee:	9312      	str	r3, [sp, #72]	@ 0x48
 80082f0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80082f2:	1b9b      	subs	r3, r3, r6
 80082f4:	1e5a      	subs	r2, r3, #1
 80082f6:	bf44      	itt	mi
 80082f8:	f1c3 0801 	rsbmi	r8, r3, #1
 80082fc:	2300      	movmi	r3, #0
 80082fe:	9208      	str	r2, [sp, #32]
 8008300:	bf54      	ite	pl
 8008302:	f04f 0800 	movpl.w	r8, #0
 8008306:	9308      	strmi	r3, [sp, #32]
 8008308:	2f00      	cmp	r7, #0
 800830a:	db39      	blt.n	8008380 <_dtoa_r+0x218>
 800830c:	9b08      	ldr	r3, [sp, #32]
 800830e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008310:	443b      	add	r3, r7
 8008312:	9308      	str	r3, [sp, #32]
 8008314:	2300      	movs	r3, #0
 8008316:	930a      	str	r3, [sp, #40]	@ 0x28
 8008318:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800831a:	2b09      	cmp	r3, #9
 800831c:	d864      	bhi.n	80083e8 <_dtoa_r+0x280>
 800831e:	2b05      	cmp	r3, #5
 8008320:	bfc4      	itt	gt
 8008322:	3b04      	subgt	r3, #4
 8008324:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008326:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008328:	f1a3 0302 	sub.w	r3, r3, #2
 800832c:	bfcc      	ite	gt
 800832e:	2400      	movgt	r4, #0
 8008330:	2401      	movle	r4, #1
 8008332:	2b03      	cmp	r3, #3
 8008334:	d863      	bhi.n	80083fe <_dtoa_r+0x296>
 8008336:	e8df f003 	tbb	[pc, r3]
 800833a:	372a      	.short	0x372a
 800833c:	5535      	.short	0x5535
 800833e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008342:	441e      	add	r6, r3
 8008344:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008348:	2b20      	cmp	r3, #32
 800834a:	bfc1      	itttt	gt
 800834c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008350:	409f      	lslgt	r7, r3
 8008352:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008356:	fa24 f303 	lsrgt.w	r3, r4, r3
 800835a:	bfd6      	itet	le
 800835c:	f1c3 0320 	rsble	r3, r3, #32
 8008360:	ea47 0003 	orrgt.w	r0, r7, r3
 8008364:	fa04 f003 	lslle.w	r0, r4, r3
 8008368:	f7f8 f8ec 	bl	8000544 <__aeabi_ui2d>
 800836c:	2201      	movs	r2, #1
 800836e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008372:	3e01      	subs	r6, #1
 8008374:	9214      	str	r2, [sp, #80]	@ 0x50
 8008376:	e777      	b.n	8008268 <_dtoa_r+0x100>
 8008378:	2301      	movs	r3, #1
 800837a:	e7b8      	b.n	80082ee <_dtoa_r+0x186>
 800837c:	9012      	str	r0, [sp, #72]	@ 0x48
 800837e:	e7b7      	b.n	80082f0 <_dtoa_r+0x188>
 8008380:	427b      	negs	r3, r7
 8008382:	930a      	str	r3, [sp, #40]	@ 0x28
 8008384:	2300      	movs	r3, #0
 8008386:	eba8 0807 	sub.w	r8, r8, r7
 800838a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800838c:	e7c4      	b.n	8008318 <_dtoa_r+0x1b0>
 800838e:	2300      	movs	r3, #0
 8008390:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008392:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008394:	2b00      	cmp	r3, #0
 8008396:	dc35      	bgt.n	8008404 <_dtoa_r+0x29c>
 8008398:	2301      	movs	r3, #1
 800839a:	9300      	str	r3, [sp, #0]
 800839c:	9307      	str	r3, [sp, #28]
 800839e:	461a      	mov	r2, r3
 80083a0:	920e      	str	r2, [sp, #56]	@ 0x38
 80083a2:	e00b      	b.n	80083bc <_dtoa_r+0x254>
 80083a4:	2301      	movs	r3, #1
 80083a6:	e7f3      	b.n	8008390 <_dtoa_r+0x228>
 80083a8:	2300      	movs	r3, #0
 80083aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80083ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083ae:	18fb      	adds	r3, r7, r3
 80083b0:	9300      	str	r3, [sp, #0]
 80083b2:	3301      	adds	r3, #1
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	9307      	str	r3, [sp, #28]
 80083b8:	bfb8      	it	lt
 80083ba:	2301      	movlt	r3, #1
 80083bc:	f8db 001c 	ldr.w	r0, [fp, #28]
 80083c0:	2100      	movs	r1, #0
 80083c2:	2204      	movs	r2, #4
 80083c4:	f102 0514 	add.w	r5, r2, #20
 80083c8:	429d      	cmp	r5, r3
 80083ca:	d91f      	bls.n	800840c <_dtoa_r+0x2a4>
 80083cc:	6041      	str	r1, [r0, #4]
 80083ce:	4658      	mov	r0, fp
 80083d0:	f000 fd8e 	bl	8008ef0 <_Balloc>
 80083d4:	4682      	mov	sl, r0
 80083d6:	2800      	cmp	r0, #0
 80083d8:	d13c      	bne.n	8008454 <_dtoa_r+0x2ec>
 80083da:	4b1b      	ldr	r3, [pc, #108]	@ (8008448 <_dtoa_r+0x2e0>)
 80083dc:	4602      	mov	r2, r0
 80083de:	f240 11af 	movw	r1, #431	@ 0x1af
 80083e2:	e6d8      	b.n	8008196 <_dtoa_r+0x2e>
 80083e4:	2301      	movs	r3, #1
 80083e6:	e7e0      	b.n	80083aa <_dtoa_r+0x242>
 80083e8:	2401      	movs	r4, #1
 80083ea:	2300      	movs	r3, #0
 80083ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80083ee:	940b      	str	r4, [sp, #44]	@ 0x2c
 80083f0:	f04f 33ff 	mov.w	r3, #4294967295
 80083f4:	9300      	str	r3, [sp, #0]
 80083f6:	9307      	str	r3, [sp, #28]
 80083f8:	2200      	movs	r2, #0
 80083fa:	2312      	movs	r3, #18
 80083fc:	e7d0      	b.n	80083a0 <_dtoa_r+0x238>
 80083fe:	2301      	movs	r3, #1
 8008400:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008402:	e7f5      	b.n	80083f0 <_dtoa_r+0x288>
 8008404:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008406:	9300      	str	r3, [sp, #0]
 8008408:	9307      	str	r3, [sp, #28]
 800840a:	e7d7      	b.n	80083bc <_dtoa_r+0x254>
 800840c:	3101      	adds	r1, #1
 800840e:	0052      	lsls	r2, r2, #1
 8008410:	e7d8      	b.n	80083c4 <_dtoa_r+0x25c>
 8008412:	bf00      	nop
 8008414:	f3af 8000 	nop.w
 8008418:	636f4361 	.word	0x636f4361
 800841c:	3fd287a7 	.word	0x3fd287a7
 8008420:	8b60c8b3 	.word	0x8b60c8b3
 8008424:	3fc68a28 	.word	0x3fc68a28
 8008428:	509f79fb 	.word	0x509f79fb
 800842c:	3fd34413 	.word	0x3fd34413
 8008430:	0800b76e 	.word	0x0800b76e
 8008434:	0800b785 	.word	0x0800b785
 8008438:	7ff00000 	.word	0x7ff00000
 800843c:	0800b739 	.word	0x0800b739
 8008440:	3ff80000 	.word	0x3ff80000
 8008444:	0800b880 	.word	0x0800b880
 8008448:	0800b7dd 	.word	0x0800b7dd
 800844c:	0800b76a 	.word	0x0800b76a
 8008450:	0800b738 	.word	0x0800b738
 8008454:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008458:	6018      	str	r0, [r3, #0]
 800845a:	9b07      	ldr	r3, [sp, #28]
 800845c:	2b0e      	cmp	r3, #14
 800845e:	f200 80a4 	bhi.w	80085aa <_dtoa_r+0x442>
 8008462:	2c00      	cmp	r4, #0
 8008464:	f000 80a1 	beq.w	80085aa <_dtoa_r+0x442>
 8008468:	2f00      	cmp	r7, #0
 800846a:	dd33      	ble.n	80084d4 <_dtoa_r+0x36c>
 800846c:	4bad      	ldr	r3, [pc, #692]	@ (8008724 <_dtoa_r+0x5bc>)
 800846e:	f007 020f 	and.w	r2, r7, #15
 8008472:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008476:	ed93 7b00 	vldr	d7, [r3]
 800847a:	05f8      	lsls	r0, r7, #23
 800847c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008480:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008484:	d516      	bpl.n	80084b4 <_dtoa_r+0x34c>
 8008486:	4ba8      	ldr	r3, [pc, #672]	@ (8008728 <_dtoa_r+0x5c0>)
 8008488:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800848c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008490:	f7f8 f9fc 	bl	800088c <__aeabi_ddiv>
 8008494:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008498:	f004 040f 	and.w	r4, r4, #15
 800849c:	2603      	movs	r6, #3
 800849e:	4da2      	ldr	r5, [pc, #648]	@ (8008728 <_dtoa_r+0x5c0>)
 80084a0:	b954      	cbnz	r4, 80084b8 <_dtoa_r+0x350>
 80084a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80084aa:	f7f8 f9ef 	bl	800088c <__aeabi_ddiv>
 80084ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084b2:	e028      	b.n	8008506 <_dtoa_r+0x39e>
 80084b4:	2602      	movs	r6, #2
 80084b6:	e7f2      	b.n	800849e <_dtoa_r+0x336>
 80084b8:	07e1      	lsls	r1, r4, #31
 80084ba:	d508      	bpl.n	80084ce <_dtoa_r+0x366>
 80084bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084c0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80084c4:	f7f8 f8b8 	bl	8000638 <__aeabi_dmul>
 80084c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084cc:	3601      	adds	r6, #1
 80084ce:	1064      	asrs	r4, r4, #1
 80084d0:	3508      	adds	r5, #8
 80084d2:	e7e5      	b.n	80084a0 <_dtoa_r+0x338>
 80084d4:	f000 80d2 	beq.w	800867c <_dtoa_r+0x514>
 80084d8:	427c      	negs	r4, r7
 80084da:	4b92      	ldr	r3, [pc, #584]	@ (8008724 <_dtoa_r+0x5bc>)
 80084dc:	4d92      	ldr	r5, [pc, #584]	@ (8008728 <_dtoa_r+0x5c0>)
 80084de:	f004 020f 	and.w	r2, r4, #15
 80084e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80084ee:	f7f8 f8a3 	bl	8000638 <__aeabi_dmul>
 80084f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084f6:	1124      	asrs	r4, r4, #4
 80084f8:	2300      	movs	r3, #0
 80084fa:	2602      	movs	r6, #2
 80084fc:	2c00      	cmp	r4, #0
 80084fe:	f040 80b2 	bne.w	8008666 <_dtoa_r+0x4fe>
 8008502:	2b00      	cmp	r3, #0
 8008504:	d1d3      	bne.n	80084ae <_dtoa_r+0x346>
 8008506:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008508:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800850c:	2b00      	cmp	r3, #0
 800850e:	f000 80b7 	beq.w	8008680 <_dtoa_r+0x518>
 8008512:	4b86      	ldr	r3, [pc, #536]	@ (800872c <_dtoa_r+0x5c4>)
 8008514:	2200      	movs	r2, #0
 8008516:	4620      	mov	r0, r4
 8008518:	4629      	mov	r1, r5
 800851a:	f7f8 faff 	bl	8000b1c <__aeabi_dcmplt>
 800851e:	2800      	cmp	r0, #0
 8008520:	f000 80ae 	beq.w	8008680 <_dtoa_r+0x518>
 8008524:	9b07      	ldr	r3, [sp, #28]
 8008526:	2b00      	cmp	r3, #0
 8008528:	f000 80aa 	beq.w	8008680 <_dtoa_r+0x518>
 800852c:	9b00      	ldr	r3, [sp, #0]
 800852e:	2b00      	cmp	r3, #0
 8008530:	dd37      	ble.n	80085a2 <_dtoa_r+0x43a>
 8008532:	1e7b      	subs	r3, r7, #1
 8008534:	9304      	str	r3, [sp, #16]
 8008536:	4620      	mov	r0, r4
 8008538:	4b7d      	ldr	r3, [pc, #500]	@ (8008730 <_dtoa_r+0x5c8>)
 800853a:	2200      	movs	r2, #0
 800853c:	4629      	mov	r1, r5
 800853e:	f7f8 f87b 	bl	8000638 <__aeabi_dmul>
 8008542:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008546:	9c00      	ldr	r4, [sp, #0]
 8008548:	3601      	adds	r6, #1
 800854a:	4630      	mov	r0, r6
 800854c:	f7f8 f80a 	bl	8000564 <__aeabi_i2d>
 8008550:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008554:	f7f8 f870 	bl	8000638 <__aeabi_dmul>
 8008558:	4b76      	ldr	r3, [pc, #472]	@ (8008734 <_dtoa_r+0x5cc>)
 800855a:	2200      	movs	r2, #0
 800855c:	f7f7 feb6 	bl	80002cc <__adddf3>
 8008560:	4605      	mov	r5, r0
 8008562:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008566:	2c00      	cmp	r4, #0
 8008568:	f040 808d 	bne.w	8008686 <_dtoa_r+0x51e>
 800856c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008570:	4b71      	ldr	r3, [pc, #452]	@ (8008738 <_dtoa_r+0x5d0>)
 8008572:	2200      	movs	r2, #0
 8008574:	f7f7 fea8 	bl	80002c8 <__aeabi_dsub>
 8008578:	4602      	mov	r2, r0
 800857a:	460b      	mov	r3, r1
 800857c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008580:	462a      	mov	r2, r5
 8008582:	4633      	mov	r3, r6
 8008584:	f7f8 fae8 	bl	8000b58 <__aeabi_dcmpgt>
 8008588:	2800      	cmp	r0, #0
 800858a:	f040 828b 	bne.w	8008aa4 <_dtoa_r+0x93c>
 800858e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008592:	462a      	mov	r2, r5
 8008594:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008598:	f7f8 fac0 	bl	8000b1c <__aeabi_dcmplt>
 800859c:	2800      	cmp	r0, #0
 800859e:	f040 8128 	bne.w	80087f2 <_dtoa_r+0x68a>
 80085a2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80085a6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80085aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	f2c0 815a 	blt.w	8008866 <_dtoa_r+0x6fe>
 80085b2:	2f0e      	cmp	r7, #14
 80085b4:	f300 8157 	bgt.w	8008866 <_dtoa_r+0x6fe>
 80085b8:	4b5a      	ldr	r3, [pc, #360]	@ (8008724 <_dtoa_r+0x5bc>)
 80085ba:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80085be:	ed93 7b00 	vldr	d7, [r3]
 80085c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	ed8d 7b00 	vstr	d7, [sp]
 80085ca:	da03      	bge.n	80085d4 <_dtoa_r+0x46c>
 80085cc:	9b07      	ldr	r3, [sp, #28]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	f340 8101 	ble.w	80087d6 <_dtoa_r+0x66e>
 80085d4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80085d8:	4656      	mov	r6, sl
 80085da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085de:	4620      	mov	r0, r4
 80085e0:	4629      	mov	r1, r5
 80085e2:	f7f8 f953 	bl	800088c <__aeabi_ddiv>
 80085e6:	f7f8 fad7 	bl	8000b98 <__aeabi_d2iz>
 80085ea:	4680      	mov	r8, r0
 80085ec:	f7f7 ffba 	bl	8000564 <__aeabi_i2d>
 80085f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085f4:	f7f8 f820 	bl	8000638 <__aeabi_dmul>
 80085f8:	4602      	mov	r2, r0
 80085fa:	460b      	mov	r3, r1
 80085fc:	4620      	mov	r0, r4
 80085fe:	4629      	mov	r1, r5
 8008600:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008604:	f7f7 fe60 	bl	80002c8 <__aeabi_dsub>
 8008608:	f806 4b01 	strb.w	r4, [r6], #1
 800860c:	9d07      	ldr	r5, [sp, #28]
 800860e:	eba6 040a 	sub.w	r4, r6, sl
 8008612:	42a5      	cmp	r5, r4
 8008614:	4602      	mov	r2, r0
 8008616:	460b      	mov	r3, r1
 8008618:	f040 8117 	bne.w	800884a <_dtoa_r+0x6e2>
 800861c:	f7f7 fe56 	bl	80002cc <__adddf3>
 8008620:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008624:	4604      	mov	r4, r0
 8008626:	460d      	mov	r5, r1
 8008628:	f7f8 fa96 	bl	8000b58 <__aeabi_dcmpgt>
 800862c:	2800      	cmp	r0, #0
 800862e:	f040 80f9 	bne.w	8008824 <_dtoa_r+0x6bc>
 8008632:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008636:	4620      	mov	r0, r4
 8008638:	4629      	mov	r1, r5
 800863a:	f7f8 fa65 	bl	8000b08 <__aeabi_dcmpeq>
 800863e:	b118      	cbz	r0, 8008648 <_dtoa_r+0x4e0>
 8008640:	f018 0f01 	tst.w	r8, #1
 8008644:	f040 80ee 	bne.w	8008824 <_dtoa_r+0x6bc>
 8008648:	4649      	mov	r1, r9
 800864a:	4658      	mov	r0, fp
 800864c:	f000 fc90 	bl	8008f70 <_Bfree>
 8008650:	2300      	movs	r3, #0
 8008652:	7033      	strb	r3, [r6, #0]
 8008654:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008656:	3701      	adds	r7, #1
 8008658:	601f      	str	r7, [r3, #0]
 800865a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800865c:	2b00      	cmp	r3, #0
 800865e:	f000 831d 	beq.w	8008c9c <_dtoa_r+0xb34>
 8008662:	601e      	str	r6, [r3, #0]
 8008664:	e31a      	b.n	8008c9c <_dtoa_r+0xb34>
 8008666:	07e2      	lsls	r2, r4, #31
 8008668:	d505      	bpl.n	8008676 <_dtoa_r+0x50e>
 800866a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800866e:	f7f7 ffe3 	bl	8000638 <__aeabi_dmul>
 8008672:	3601      	adds	r6, #1
 8008674:	2301      	movs	r3, #1
 8008676:	1064      	asrs	r4, r4, #1
 8008678:	3508      	adds	r5, #8
 800867a:	e73f      	b.n	80084fc <_dtoa_r+0x394>
 800867c:	2602      	movs	r6, #2
 800867e:	e742      	b.n	8008506 <_dtoa_r+0x39e>
 8008680:	9c07      	ldr	r4, [sp, #28]
 8008682:	9704      	str	r7, [sp, #16]
 8008684:	e761      	b.n	800854a <_dtoa_r+0x3e2>
 8008686:	4b27      	ldr	r3, [pc, #156]	@ (8008724 <_dtoa_r+0x5bc>)
 8008688:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800868a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800868e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008692:	4454      	add	r4, sl
 8008694:	2900      	cmp	r1, #0
 8008696:	d053      	beq.n	8008740 <_dtoa_r+0x5d8>
 8008698:	4928      	ldr	r1, [pc, #160]	@ (800873c <_dtoa_r+0x5d4>)
 800869a:	2000      	movs	r0, #0
 800869c:	f7f8 f8f6 	bl	800088c <__aeabi_ddiv>
 80086a0:	4633      	mov	r3, r6
 80086a2:	462a      	mov	r2, r5
 80086a4:	f7f7 fe10 	bl	80002c8 <__aeabi_dsub>
 80086a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80086ac:	4656      	mov	r6, sl
 80086ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086b2:	f7f8 fa71 	bl	8000b98 <__aeabi_d2iz>
 80086b6:	4605      	mov	r5, r0
 80086b8:	f7f7 ff54 	bl	8000564 <__aeabi_i2d>
 80086bc:	4602      	mov	r2, r0
 80086be:	460b      	mov	r3, r1
 80086c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086c4:	f7f7 fe00 	bl	80002c8 <__aeabi_dsub>
 80086c8:	3530      	adds	r5, #48	@ 0x30
 80086ca:	4602      	mov	r2, r0
 80086cc:	460b      	mov	r3, r1
 80086ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80086d2:	f806 5b01 	strb.w	r5, [r6], #1
 80086d6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80086da:	f7f8 fa1f 	bl	8000b1c <__aeabi_dcmplt>
 80086de:	2800      	cmp	r0, #0
 80086e0:	d171      	bne.n	80087c6 <_dtoa_r+0x65e>
 80086e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80086e6:	4911      	ldr	r1, [pc, #68]	@ (800872c <_dtoa_r+0x5c4>)
 80086e8:	2000      	movs	r0, #0
 80086ea:	f7f7 fded 	bl	80002c8 <__aeabi_dsub>
 80086ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80086f2:	f7f8 fa13 	bl	8000b1c <__aeabi_dcmplt>
 80086f6:	2800      	cmp	r0, #0
 80086f8:	f040 8095 	bne.w	8008826 <_dtoa_r+0x6be>
 80086fc:	42a6      	cmp	r6, r4
 80086fe:	f43f af50 	beq.w	80085a2 <_dtoa_r+0x43a>
 8008702:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008706:	4b0a      	ldr	r3, [pc, #40]	@ (8008730 <_dtoa_r+0x5c8>)
 8008708:	2200      	movs	r2, #0
 800870a:	f7f7 ff95 	bl	8000638 <__aeabi_dmul>
 800870e:	4b08      	ldr	r3, [pc, #32]	@ (8008730 <_dtoa_r+0x5c8>)
 8008710:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008714:	2200      	movs	r2, #0
 8008716:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800871a:	f7f7 ff8d 	bl	8000638 <__aeabi_dmul>
 800871e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008722:	e7c4      	b.n	80086ae <_dtoa_r+0x546>
 8008724:	0800b880 	.word	0x0800b880
 8008728:	0800b858 	.word	0x0800b858
 800872c:	3ff00000 	.word	0x3ff00000
 8008730:	40240000 	.word	0x40240000
 8008734:	401c0000 	.word	0x401c0000
 8008738:	40140000 	.word	0x40140000
 800873c:	3fe00000 	.word	0x3fe00000
 8008740:	4631      	mov	r1, r6
 8008742:	4628      	mov	r0, r5
 8008744:	f7f7 ff78 	bl	8000638 <__aeabi_dmul>
 8008748:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800874c:	9415      	str	r4, [sp, #84]	@ 0x54
 800874e:	4656      	mov	r6, sl
 8008750:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008754:	f7f8 fa20 	bl	8000b98 <__aeabi_d2iz>
 8008758:	4605      	mov	r5, r0
 800875a:	f7f7 ff03 	bl	8000564 <__aeabi_i2d>
 800875e:	4602      	mov	r2, r0
 8008760:	460b      	mov	r3, r1
 8008762:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008766:	f7f7 fdaf 	bl	80002c8 <__aeabi_dsub>
 800876a:	3530      	adds	r5, #48	@ 0x30
 800876c:	f806 5b01 	strb.w	r5, [r6], #1
 8008770:	4602      	mov	r2, r0
 8008772:	460b      	mov	r3, r1
 8008774:	42a6      	cmp	r6, r4
 8008776:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800877a:	f04f 0200 	mov.w	r2, #0
 800877e:	d124      	bne.n	80087ca <_dtoa_r+0x662>
 8008780:	4bac      	ldr	r3, [pc, #688]	@ (8008a34 <_dtoa_r+0x8cc>)
 8008782:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008786:	f7f7 fda1 	bl	80002cc <__adddf3>
 800878a:	4602      	mov	r2, r0
 800878c:	460b      	mov	r3, r1
 800878e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008792:	f7f8 f9e1 	bl	8000b58 <__aeabi_dcmpgt>
 8008796:	2800      	cmp	r0, #0
 8008798:	d145      	bne.n	8008826 <_dtoa_r+0x6be>
 800879a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800879e:	49a5      	ldr	r1, [pc, #660]	@ (8008a34 <_dtoa_r+0x8cc>)
 80087a0:	2000      	movs	r0, #0
 80087a2:	f7f7 fd91 	bl	80002c8 <__aeabi_dsub>
 80087a6:	4602      	mov	r2, r0
 80087a8:	460b      	mov	r3, r1
 80087aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087ae:	f7f8 f9b5 	bl	8000b1c <__aeabi_dcmplt>
 80087b2:	2800      	cmp	r0, #0
 80087b4:	f43f aef5 	beq.w	80085a2 <_dtoa_r+0x43a>
 80087b8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80087ba:	1e73      	subs	r3, r6, #1
 80087bc:	9315      	str	r3, [sp, #84]	@ 0x54
 80087be:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80087c2:	2b30      	cmp	r3, #48	@ 0x30
 80087c4:	d0f8      	beq.n	80087b8 <_dtoa_r+0x650>
 80087c6:	9f04      	ldr	r7, [sp, #16]
 80087c8:	e73e      	b.n	8008648 <_dtoa_r+0x4e0>
 80087ca:	4b9b      	ldr	r3, [pc, #620]	@ (8008a38 <_dtoa_r+0x8d0>)
 80087cc:	f7f7 ff34 	bl	8000638 <__aeabi_dmul>
 80087d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80087d4:	e7bc      	b.n	8008750 <_dtoa_r+0x5e8>
 80087d6:	d10c      	bne.n	80087f2 <_dtoa_r+0x68a>
 80087d8:	4b98      	ldr	r3, [pc, #608]	@ (8008a3c <_dtoa_r+0x8d4>)
 80087da:	2200      	movs	r2, #0
 80087dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80087e0:	f7f7 ff2a 	bl	8000638 <__aeabi_dmul>
 80087e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80087e8:	f7f8 f9ac 	bl	8000b44 <__aeabi_dcmpge>
 80087ec:	2800      	cmp	r0, #0
 80087ee:	f000 8157 	beq.w	8008aa0 <_dtoa_r+0x938>
 80087f2:	2400      	movs	r4, #0
 80087f4:	4625      	mov	r5, r4
 80087f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087f8:	43db      	mvns	r3, r3
 80087fa:	9304      	str	r3, [sp, #16]
 80087fc:	4656      	mov	r6, sl
 80087fe:	2700      	movs	r7, #0
 8008800:	4621      	mov	r1, r4
 8008802:	4658      	mov	r0, fp
 8008804:	f000 fbb4 	bl	8008f70 <_Bfree>
 8008808:	2d00      	cmp	r5, #0
 800880a:	d0dc      	beq.n	80087c6 <_dtoa_r+0x65e>
 800880c:	b12f      	cbz	r7, 800881a <_dtoa_r+0x6b2>
 800880e:	42af      	cmp	r7, r5
 8008810:	d003      	beq.n	800881a <_dtoa_r+0x6b2>
 8008812:	4639      	mov	r1, r7
 8008814:	4658      	mov	r0, fp
 8008816:	f000 fbab 	bl	8008f70 <_Bfree>
 800881a:	4629      	mov	r1, r5
 800881c:	4658      	mov	r0, fp
 800881e:	f000 fba7 	bl	8008f70 <_Bfree>
 8008822:	e7d0      	b.n	80087c6 <_dtoa_r+0x65e>
 8008824:	9704      	str	r7, [sp, #16]
 8008826:	4633      	mov	r3, r6
 8008828:	461e      	mov	r6, r3
 800882a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800882e:	2a39      	cmp	r2, #57	@ 0x39
 8008830:	d107      	bne.n	8008842 <_dtoa_r+0x6da>
 8008832:	459a      	cmp	sl, r3
 8008834:	d1f8      	bne.n	8008828 <_dtoa_r+0x6c0>
 8008836:	9a04      	ldr	r2, [sp, #16]
 8008838:	3201      	adds	r2, #1
 800883a:	9204      	str	r2, [sp, #16]
 800883c:	2230      	movs	r2, #48	@ 0x30
 800883e:	f88a 2000 	strb.w	r2, [sl]
 8008842:	781a      	ldrb	r2, [r3, #0]
 8008844:	3201      	adds	r2, #1
 8008846:	701a      	strb	r2, [r3, #0]
 8008848:	e7bd      	b.n	80087c6 <_dtoa_r+0x65e>
 800884a:	4b7b      	ldr	r3, [pc, #492]	@ (8008a38 <_dtoa_r+0x8d0>)
 800884c:	2200      	movs	r2, #0
 800884e:	f7f7 fef3 	bl	8000638 <__aeabi_dmul>
 8008852:	2200      	movs	r2, #0
 8008854:	2300      	movs	r3, #0
 8008856:	4604      	mov	r4, r0
 8008858:	460d      	mov	r5, r1
 800885a:	f7f8 f955 	bl	8000b08 <__aeabi_dcmpeq>
 800885e:	2800      	cmp	r0, #0
 8008860:	f43f aebb 	beq.w	80085da <_dtoa_r+0x472>
 8008864:	e6f0      	b.n	8008648 <_dtoa_r+0x4e0>
 8008866:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008868:	2a00      	cmp	r2, #0
 800886a:	f000 80db 	beq.w	8008a24 <_dtoa_r+0x8bc>
 800886e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008870:	2a01      	cmp	r2, #1
 8008872:	f300 80bf 	bgt.w	80089f4 <_dtoa_r+0x88c>
 8008876:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008878:	2a00      	cmp	r2, #0
 800887a:	f000 80b7 	beq.w	80089ec <_dtoa_r+0x884>
 800887e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008882:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008884:	4646      	mov	r6, r8
 8008886:	9a08      	ldr	r2, [sp, #32]
 8008888:	2101      	movs	r1, #1
 800888a:	441a      	add	r2, r3
 800888c:	4658      	mov	r0, fp
 800888e:	4498      	add	r8, r3
 8008890:	9208      	str	r2, [sp, #32]
 8008892:	f000 fc6b 	bl	800916c <__i2b>
 8008896:	4605      	mov	r5, r0
 8008898:	b15e      	cbz	r6, 80088b2 <_dtoa_r+0x74a>
 800889a:	9b08      	ldr	r3, [sp, #32]
 800889c:	2b00      	cmp	r3, #0
 800889e:	dd08      	ble.n	80088b2 <_dtoa_r+0x74a>
 80088a0:	42b3      	cmp	r3, r6
 80088a2:	9a08      	ldr	r2, [sp, #32]
 80088a4:	bfa8      	it	ge
 80088a6:	4633      	movge	r3, r6
 80088a8:	eba8 0803 	sub.w	r8, r8, r3
 80088ac:	1af6      	subs	r6, r6, r3
 80088ae:	1ad3      	subs	r3, r2, r3
 80088b0:	9308      	str	r3, [sp, #32]
 80088b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088b4:	b1f3      	cbz	r3, 80088f4 <_dtoa_r+0x78c>
 80088b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	f000 80b7 	beq.w	8008a2c <_dtoa_r+0x8c4>
 80088be:	b18c      	cbz	r4, 80088e4 <_dtoa_r+0x77c>
 80088c0:	4629      	mov	r1, r5
 80088c2:	4622      	mov	r2, r4
 80088c4:	4658      	mov	r0, fp
 80088c6:	f000 fd11 	bl	80092ec <__pow5mult>
 80088ca:	464a      	mov	r2, r9
 80088cc:	4601      	mov	r1, r0
 80088ce:	4605      	mov	r5, r0
 80088d0:	4658      	mov	r0, fp
 80088d2:	f000 fc61 	bl	8009198 <__multiply>
 80088d6:	4649      	mov	r1, r9
 80088d8:	9004      	str	r0, [sp, #16]
 80088da:	4658      	mov	r0, fp
 80088dc:	f000 fb48 	bl	8008f70 <_Bfree>
 80088e0:	9b04      	ldr	r3, [sp, #16]
 80088e2:	4699      	mov	r9, r3
 80088e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088e6:	1b1a      	subs	r2, r3, r4
 80088e8:	d004      	beq.n	80088f4 <_dtoa_r+0x78c>
 80088ea:	4649      	mov	r1, r9
 80088ec:	4658      	mov	r0, fp
 80088ee:	f000 fcfd 	bl	80092ec <__pow5mult>
 80088f2:	4681      	mov	r9, r0
 80088f4:	2101      	movs	r1, #1
 80088f6:	4658      	mov	r0, fp
 80088f8:	f000 fc38 	bl	800916c <__i2b>
 80088fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088fe:	4604      	mov	r4, r0
 8008900:	2b00      	cmp	r3, #0
 8008902:	f000 81cf 	beq.w	8008ca4 <_dtoa_r+0xb3c>
 8008906:	461a      	mov	r2, r3
 8008908:	4601      	mov	r1, r0
 800890a:	4658      	mov	r0, fp
 800890c:	f000 fcee 	bl	80092ec <__pow5mult>
 8008910:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008912:	2b01      	cmp	r3, #1
 8008914:	4604      	mov	r4, r0
 8008916:	f300 8095 	bgt.w	8008a44 <_dtoa_r+0x8dc>
 800891a:	9b02      	ldr	r3, [sp, #8]
 800891c:	2b00      	cmp	r3, #0
 800891e:	f040 8087 	bne.w	8008a30 <_dtoa_r+0x8c8>
 8008922:	9b03      	ldr	r3, [sp, #12]
 8008924:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008928:	2b00      	cmp	r3, #0
 800892a:	f040 8089 	bne.w	8008a40 <_dtoa_r+0x8d8>
 800892e:	9b03      	ldr	r3, [sp, #12]
 8008930:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008934:	0d1b      	lsrs	r3, r3, #20
 8008936:	051b      	lsls	r3, r3, #20
 8008938:	b12b      	cbz	r3, 8008946 <_dtoa_r+0x7de>
 800893a:	9b08      	ldr	r3, [sp, #32]
 800893c:	3301      	adds	r3, #1
 800893e:	9308      	str	r3, [sp, #32]
 8008940:	f108 0801 	add.w	r8, r8, #1
 8008944:	2301      	movs	r3, #1
 8008946:	930a      	str	r3, [sp, #40]	@ 0x28
 8008948:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800894a:	2b00      	cmp	r3, #0
 800894c:	f000 81b0 	beq.w	8008cb0 <_dtoa_r+0xb48>
 8008950:	6923      	ldr	r3, [r4, #16]
 8008952:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008956:	6918      	ldr	r0, [r3, #16]
 8008958:	f000 fbbc 	bl	80090d4 <__hi0bits>
 800895c:	f1c0 0020 	rsb	r0, r0, #32
 8008960:	9b08      	ldr	r3, [sp, #32]
 8008962:	4418      	add	r0, r3
 8008964:	f010 001f 	ands.w	r0, r0, #31
 8008968:	d077      	beq.n	8008a5a <_dtoa_r+0x8f2>
 800896a:	f1c0 0320 	rsb	r3, r0, #32
 800896e:	2b04      	cmp	r3, #4
 8008970:	dd6b      	ble.n	8008a4a <_dtoa_r+0x8e2>
 8008972:	9b08      	ldr	r3, [sp, #32]
 8008974:	f1c0 001c 	rsb	r0, r0, #28
 8008978:	4403      	add	r3, r0
 800897a:	4480      	add	r8, r0
 800897c:	4406      	add	r6, r0
 800897e:	9308      	str	r3, [sp, #32]
 8008980:	f1b8 0f00 	cmp.w	r8, #0
 8008984:	dd05      	ble.n	8008992 <_dtoa_r+0x82a>
 8008986:	4649      	mov	r1, r9
 8008988:	4642      	mov	r2, r8
 800898a:	4658      	mov	r0, fp
 800898c:	f000 fd08 	bl	80093a0 <__lshift>
 8008990:	4681      	mov	r9, r0
 8008992:	9b08      	ldr	r3, [sp, #32]
 8008994:	2b00      	cmp	r3, #0
 8008996:	dd05      	ble.n	80089a4 <_dtoa_r+0x83c>
 8008998:	4621      	mov	r1, r4
 800899a:	461a      	mov	r2, r3
 800899c:	4658      	mov	r0, fp
 800899e:	f000 fcff 	bl	80093a0 <__lshift>
 80089a2:	4604      	mov	r4, r0
 80089a4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d059      	beq.n	8008a5e <_dtoa_r+0x8f6>
 80089aa:	4621      	mov	r1, r4
 80089ac:	4648      	mov	r0, r9
 80089ae:	f000 fd63 	bl	8009478 <__mcmp>
 80089b2:	2800      	cmp	r0, #0
 80089b4:	da53      	bge.n	8008a5e <_dtoa_r+0x8f6>
 80089b6:	1e7b      	subs	r3, r7, #1
 80089b8:	9304      	str	r3, [sp, #16]
 80089ba:	4649      	mov	r1, r9
 80089bc:	2300      	movs	r3, #0
 80089be:	220a      	movs	r2, #10
 80089c0:	4658      	mov	r0, fp
 80089c2:	f000 faf7 	bl	8008fb4 <__multadd>
 80089c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089c8:	4681      	mov	r9, r0
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	f000 8172 	beq.w	8008cb4 <_dtoa_r+0xb4c>
 80089d0:	2300      	movs	r3, #0
 80089d2:	4629      	mov	r1, r5
 80089d4:	220a      	movs	r2, #10
 80089d6:	4658      	mov	r0, fp
 80089d8:	f000 faec 	bl	8008fb4 <__multadd>
 80089dc:	9b00      	ldr	r3, [sp, #0]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	4605      	mov	r5, r0
 80089e2:	dc67      	bgt.n	8008ab4 <_dtoa_r+0x94c>
 80089e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089e6:	2b02      	cmp	r3, #2
 80089e8:	dc41      	bgt.n	8008a6e <_dtoa_r+0x906>
 80089ea:	e063      	b.n	8008ab4 <_dtoa_r+0x94c>
 80089ec:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80089ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80089f2:	e746      	b.n	8008882 <_dtoa_r+0x71a>
 80089f4:	9b07      	ldr	r3, [sp, #28]
 80089f6:	1e5c      	subs	r4, r3, #1
 80089f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80089fa:	42a3      	cmp	r3, r4
 80089fc:	bfbf      	itttt	lt
 80089fe:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008a00:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008a02:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008a04:	1ae3      	sublt	r3, r4, r3
 8008a06:	bfb4      	ite	lt
 8008a08:	18d2      	addlt	r2, r2, r3
 8008a0a:	1b1c      	subge	r4, r3, r4
 8008a0c:	9b07      	ldr	r3, [sp, #28]
 8008a0e:	bfbc      	itt	lt
 8008a10:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008a12:	2400      	movlt	r4, #0
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	bfb5      	itete	lt
 8008a18:	eba8 0603 	sublt.w	r6, r8, r3
 8008a1c:	9b07      	ldrge	r3, [sp, #28]
 8008a1e:	2300      	movlt	r3, #0
 8008a20:	4646      	movge	r6, r8
 8008a22:	e730      	b.n	8008886 <_dtoa_r+0x71e>
 8008a24:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008a26:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008a28:	4646      	mov	r6, r8
 8008a2a:	e735      	b.n	8008898 <_dtoa_r+0x730>
 8008a2c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a2e:	e75c      	b.n	80088ea <_dtoa_r+0x782>
 8008a30:	2300      	movs	r3, #0
 8008a32:	e788      	b.n	8008946 <_dtoa_r+0x7de>
 8008a34:	3fe00000 	.word	0x3fe00000
 8008a38:	40240000 	.word	0x40240000
 8008a3c:	40140000 	.word	0x40140000
 8008a40:	9b02      	ldr	r3, [sp, #8]
 8008a42:	e780      	b.n	8008946 <_dtoa_r+0x7de>
 8008a44:	2300      	movs	r3, #0
 8008a46:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a48:	e782      	b.n	8008950 <_dtoa_r+0x7e8>
 8008a4a:	d099      	beq.n	8008980 <_dtoa_r+0x818>
 8008a4c:	9a08      	ldr	r2, [sp, #32]
 8008a4e:	331c      	adds	r3, #28
 8008a50:	441a      	add	r2, r3
 8008a52:	4498      	add	r8, r3
 8008a54:	441e      	add	r6, r3
 8008a56:	9208      	str	r2, [sp, #32]
 8008a58:	e792      	b.n	8008980 <_dtoa_r+0x818>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	e7f6      	b.n	8008a4c <_dtoa_r+0x8e4>
 8008a5e:	9b07      	ldr	r3, [sp, #28]
 8008a60:	9704      	str	r7, [sp, #16]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	dc20      	bgt.n	8008aa8 <_dtoa_r+0x940>
 8008a66:	9300      	str	r3, [sp, #0]
 8008a68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a6a:	2b02      	cmp	r3, #2
 8008a6c:	dd1e      	ble.n	8008aac <_dtoa_r+0x944>
 8008a6e:	9b00      	ldr	r3, [sp, #0]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	f47f aec0 	bne.w	80087f6 <_dtoa_r+0x68e>
 8008a76:	4621      	mov	r1, r4
 8008a78:	2205      	movs	r2, #5
 8008a7a:	4658      	mov	r0, fp
 8008a7c:	f000 fa9a 	bl	8008fb4 <__multadd>
 8008a80:	4601      	mov	r1, r0
 8008a82:	4604      	mov	r4, r0
 8008a84:	4648      	mov	r0, r9
 8008a86:	f000 fcf7 	bl	8009478 <__mcmp>
 8008a8a:	2800      	cmp	r0, #0
 8008a8c:	f77f aeb3 	ble.w	80087f6 <_dtoa_r+0x68e>
 8008a90:	4656      	mov	r6, sl
 8008a92:	2331      	movs	r3, #49	@ 0x31
 8008a94:	f806 3b01 	strb.w	r3, [r6], #1
 8008a98:	9b04      	ldr	r3, [sp, #16]
 8008a9a:	3301      	adds	r3, #1
 8008a9c:	9304      	str	r3, [sp, #16]
 8008a9e:	e6ae      	b.n	80087fe <_dtoa_r+0x696>
 8008aa0:	9c07      	ldr	r4, [sp, #28]
 8008aa2:	9704      	str	r7, [sp, #16]
 8008aa4:	4625      	mov	r5, r4
 8008aa6:	e7f3      	b.n	8008a90 <_dtoa_r+0x928>
 8008aa8:	9b07      	ldr	r3, [sp, #28]
 8008aaa:	9300      	str	r3, [sp, #0]
 8008aac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	f000 8104 	beq.w	8008cbc <_dtoa_r+0xb54>
 8008ab4:	2e00      	cmp	r6, #0
 8008ab6:	dd05      	ble.n	8008ac4 <_dtoa_r+0x95c>
 8008ab8:	4629      	mov	r1, r5
 8008aba:	4632      	mov	r2, r6
 8008abc:	4658      	mov	r0, fp
 8008abe:	f000 fc6f 	bl	80093a0 <__lshift>
 8008ac2:	4605      	mov	r5, r0
 8008ac4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d05a      	beq.n	8008b80 <_dtoa_r+0xa18>
 8008aca:	6869      	ldr	r1, [r5, #4]
 8008acc:	4658      	mov	r0, fp
 8008ace:	f000 fa0f 	bl	8008ef0 <_Balloc>
 8008ad2:	4606      	mov	r6, r0
 8008ad4:	b928      	cbnz	r0, 8008ae2 <_dtoa_r+0x97a>
 8008ad6:	4b84      	ldr	r3, [pc, #528]	@ (8008ce8 <_dtoa_r+0xb80>)
 8008ad8:	4602      	mov	r2, r0
 8008ada:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008ade:	f7ff bb5a 	b.w	8008196 <_dtoa_r+0x2e>
 8008ae2:	692a      	ldr	r2, [r5, #16]
 8008ae4:	3202      	adds	r2, #2
 8008ae6:	0092      	lsls	r2, r2, #2
 8008ae8:	f105 010c 	add.w	r1, r5, #12
 8008aec:	300c      	adds	r0, #12
 8008aee:	f001 ff75 	bl	800a9dc <memcpy>
 8008af2:	2201      	movs	r2, #1
 8008af4:	4631      	mov	r1, r6
 8008af6:	4658      	mov	r0, fp
 8008af8:	f000 fc52 	bl	80093a0 <__lshift>
 8008afc:	f10a 0301 	add.w	r3, sl, #1
 8008b00:	9307      	str	r3, [sp, #28]
 8008b02:	9b00      	ldr	r3, [sp, #0]
 8008b04:	4453      	add	r3, sl
 8008b06:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b08:	9b02      	ldr	r3, [sp, #8]
 8008b0a:	f003 0301 	and.w	r3, r3, #1
 8008b0e:	462f      	mov	r7, r5
 8008b10:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b12:	4605      	mov	r5, r0
 8008b14:	9b07      	ldr	r3, [sp, #28]
 8008b16:	4621      	mov	r1, r4
 8008b18:	3b01      	subs	r3, #1
 8008b1a:	4648      	mov	r0, r9
 8008b1c:	9300      	str	r3, [sp, #0]
 8008b1e:	f7ff fa9b 	bl	8008058 <quorem>
 8008b22:	4639      	mov	r1, r7
 8008b24:	9002      	str	r0, [sp, #8]
 8008b26:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008b2a:	4648      	mov	r0, r9
 8008b2c:	f000 fca4 	bl	8009478 <__mcmp>
 8008b30:	462a      	mov	r2, r5
 8008b32:	9008      	str	r0, [sp, #32]
 8008b34:	4621      	mov	r1, r4
 8008b36:	4658      	mov	r0, fp
 8008b38:	f000 fcba 	bl	80094b0 <__mdiff>
 8008b3c:	68c2      	ldr	r2, [r0, #12]
 8008b3e:	4606      	mov	r6, r0
 8008b40:	bb02      	cbnz	r2, 8008b84 <_dtoa_r+0xa1c>
 8008b42:	4601      	mov	r1, r0
 8008b44:	4648      	mov	r0, r9
 8008b46:	f000 fc97 	bl	8009478 <__mcmp>
 8008b4a:	4602      	mov	r2, r0
 8008b4c:	4631      	mov	r1, r6
 8008b4e:	4658      	mov	r0, fp
 8008b50:	920e      	str	r2, [sp, #56]	@ 0x38
 8008b52:	f000 fa0d 	bl	8008f70 <_Bfree>
 8008b56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b58:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008b5a:	9e07      	ldr	r6, [sp, #28]
 8008b5c:	ea43 0102 	orr.w	r1, r3, r2
 8008b60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b62:	4319      	orrs	r1, r3
 8008b64:	d110      	bne.n	8008b88 <_dtoa_r+0xa20>
 8008b66:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008b6a:	d029      	beq.n	8008bc0 <_dtoa_r+0xa58>
 8008b6c:	9b08      	ldr	r3, [sp, #32]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	dd02      	ble.n	8008b78 <_dtoa_r+0xa10>
 8008b72:	9b02      	ldr	r3, [sp, #8]
 8008b74:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008b78:	9b00      	ldr	r3, [sp, #0]
 8008b7a:	f883 8000 	strb.w	r8, [r3]
 8008b7e:	e63f      	b.n	8008800 <_dtoa_r+0x698>
 8008b80:	4628      	mov	r0, r5
 8008b82:	e7bb      	b.n	8008afc <_dtoa_r+0x994>
 8008b84:	2201      	movs	r2, #1
 8008b86:	e7e1      	b.n	8008b4c <_dtoa_r+0x9e4>
 8008b88:	9b08      	ldr	r3, [sp, #32]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	db04      	blt.n	8008b98 <_dtoa_r+0xa30>
 8008b8e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008b90:	430b      	orrs	r3, r1
 8008b92:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008b94:	430b      	orrs	r3, r1
 8008b96:	d120      	bne.n	8008bda <_dtoa_r+0xa72>
 8008b98:	2a00      	cmp	r2, #0
 8008b9a:	dded      	ble.n	8008b78 <_dtoa_r+0xa10>
 8008b9c:	4649      	mov	r1, r9
 8008b9e:	2201      	movs	r2, #1
 8008ba0:	4658      	mov	r0, fp
 8008ba2:	f000 fbfd 	bl	80093a0 <__lshift>
 8008ba6:	4621      	mov	r1, r4
 8008ba8:	4681      	mov	r9, r0
 8008baa:	f000 fc65 	bl	8009478 <__mcmp>
 8008bae:	2800      	cmp	r0, #0
 8008bb0:	dc03      	bgt.n	8008bba <_dtoa_r+0xa52>
 8008bb2:	d1e1      	bne.n	8008b78 <_dtoa_r+0xa10>
 8008bb4:	f018 0f01 	tst.w	r8, #1
 8008bb8:	d0de      	beq.n	8008b78 <_dtoa_r+0xa10>
 8008bba:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008bbe:	d1d8      	bne.n	8008b72 <_dtoa_r+0xa0a>
 8008bc0:	9a00      	ldr	r2, [sp, #0]
 8008bc2:	2339      	movs	r3, #57	@ 0x39
 8008bc4:	7013      	strb	r3, [r2, #0]
 8008bc6:	4633      	mov	r3, r6
 8008bc8:	461e      	mov	r6, r3
 8008bca:	3b01      	subs	r3, #1
 8008bcc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008bd0:	2a39      	cmp	r2, #57	@ 0x39
 8008bd2:	d052      	beq.n	8008c7a <_dtoa_r+0xb12>
 8008bd4:	3201      	adds	r2, #1
 8008bd6:	701a      	strb	r2, [r3, #0]
 8008bd8:	e612      	b.n	8008800 <_dtoa_r+0x698>
 8008bda:	2a00      	cmp	r2, #0
 8008bdc:	dd07      	ble.n	8008bee <_dtoa_r+0xa86>
 8008bde:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008be2:	d0ed      	beq.n	8008bc0 <_dtoa_r+0xa58>
 8008be4:	9a00      	ldr	r2, [sp, #0]
 8008be6:	f108 0301 	add.w	r3, r8, #1
 8008bea:	7013      	strb	r3, [r2, #0]
 8008bec:	e608      	b.n	8008800 <_dtoa_r+0x698>
 8008bee:	9b07      	ldr	r3, [sp, #28]
 8008bf0:	9a07      	ldr	r2, [sp, #28]
 8008bf2:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008bf6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d028      	beq.n	8008c4e <_dtoa_r+0xae6>
 8008bfc:	4649      	mov	r1, r9
 8008bfe:	2300      	movs	r3, #0
 8008c00:	220a      	movs	r2, #10
 8008c02:	4658      	mov	r0, fp
 8008c04:	f000 f9d6 	bl	8008fb4 <__multadd>
 8008c08:	42af      	cmp	r7, r5
 8008c0a:	4681      	mov	r9, r0
 8008c0c:	f04f 0300 	mov.w	r3, #0
 8008c10:	f04f 020a 	mov.w	r2, #10
 8008c14:	4639      	mov	r1, r7
 8008c16:	4658      	mov	r0, fp
 8008c18:	d107      	bne.n	8008c2a <_dtoa_r+0xac2>
 8008c1a:	f000 f9cb 	bl	8008fb4 <__multadd>
 8008c1e:	4607      	mov	r7, r0
 8008c20:	4605      	mov	r5, r0
 8008c22:	9b07      	ldr	r3, [sp, #28]
 8008c24:	3301      	adds	r3, #1
 8008c26:	9307      	str	r3, [sp, #28]
 8008c28:	e774      	b.n	8008b14 <_dtoa_r+0x9ac>
 8008c2a:	f000 f9c3 	bl	8008fb4 <__multadd>
 8008c2e:	4629      	mov	r1, r5
 8008c30:	4607      	mov	r7, r0
 8008c32:	2300      	movs	r3, #0
 8008c34:	220a      	movs	r2, #10
 8008c36:	4658      	mov	r0, fp
 8008c38:	f000 f9bc 	bl	8008fb4 <__multadd>
 8008c3c:	4605      	mov	r5, r0
 8008c3e:	e7f0      	b.n	8008c22 <_dtoa_r+0xaba>
 8008c40:	9b00      	ldr	r3, [sp, #0]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	bfcc      	ite	gt
 8008c46:	461e      	movgt	r6, r3
 8008c48:	2601      	movle	r6, #1
 8008c4a:	4456      	add	r6, sl
 8008c4c:	2700      	movs	r7, #0
 8008c4e:	4649      	mov	r1, r9
 8008c50:	2201      	movs	r2, #1
 8008c52:	4658      	mov	r0, fp
 8008c54:	f000 fba4 	bl	80093a0 <__lshift>
 8008c58:	4621      	mov	r1, r4
 8008c5a:	4681      	mov	r9, r0
 8008c5c:	f000 fc0c 	bl	8009478 <__mcmp>
 8008c60:	2800      	cmp	r0, #0
 8008c62:	dcb0      	bgt.n	8008bc6 <_dtoa_r+0xa5e>
 8008c64:	d102      	bne.n	8008c6c <_dtoa_r+0xb04>
 8008c66:	f018 0f01 	tst.w	r8, #1
 8008c6a:	d1ac      	bne.n	8008bc6 <_dtoa_r+0xa5e>
 8008c6c:	4633      	mov	r3, r6
 8008c6e:	461e      	mov	r6, r3
 8008c70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c74:	2a30      	cmp	r2, #48	@ 0x30
 8008c76:	d0fa      	beq.n	8008c6e <_dtoa_r+0xb06>
 8008c78:	e5c2      	b.n	8008800 <_dtoa_r+0x698>
 8008c7a:	459a      	cmp	sl, r3
 8008c7c:	d1a4      	bne.n	8008bc8 <_dtoa_r+0xa60>
 8008c7e:	9b04      	ldr	r3, [sp, #16]
 8008c80:	3301      	adds	r3, #1
 8008c82:	9304      	str	r3, [sp, #16]
 8008c84:	2331      	movs	r3, #49	@ 0x31
 8008c86:	f88a 3000 	strb.w	r3, [sl]
 8008c8a:	e5b9      	b.n	8008800 <_dtoa_r+0x698>
 8008c8c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008c8e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008cec <_dtoa_r+0xb84>
 8008c92:	b11b      	cbz	r3, 8008c9c <_dtoa_r+0xb34>
 8008c94:	f10a 0308 	add.w	r3, sl, #8
 8008c98:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008c9a:	6013      	str	r3, [r2, #0]
 8008c9c:	4650      	mov	r0, sl
 8008c9e:	b019      	add	sp, #100	@ 0x64
 8008ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ca4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ca6:	2b01      	cmp	r3, #1
 8008ca8:	f77f ae37 	ble.w	800891a <_dtoa_r+0x7b2>
 8008cac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008cae:	930a      	str	r3, [sp, #40]	@ 0x28
 8008cb0:	2001      	movs	r0, #1
 8008cb2:	e655      	b.n	8008960 <_dtoa_r+0x7f8>
 8008cb4:	9b00      	ldr	r3, [sp, #0]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	f77f aed6 	ble.w	8008a68 <_dtoa_r+0x900>
 8008cbc:	4656      	mov	r6, sl
 8008cbe:	4621      	mov	r1, r4
 8008cc0:	4648      	mov	r0, r9
 8008cc2:	f7ff f9c9 	bl	8008058 <quorem>
 8008cc6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008cca:	f806 8b01 	strb.w	r8, [r6], #1
 8008cce:	9b00      	ldr	r3, [sp, #0]
 8008cd0:	eba6 020a 	sub.w	r2, r6, sl
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	ddb3      	ble.n	8008c40 <_dtoa_r+0xad8>
 8008cd8:	4649      	mov	r1, r9
 8008cda:	2300      	movs	r3, #0
 8008cdc:	220a      	movs	r2, #10
 8008cde:	4658      	mov	r0, fp
 8008ce0:	f000 f968 	bl	8008fb4 <__multadd>
 8008ce4:	4681      	mov	r9, r0
 8008ce6:	e7ea      	b.n	8008cbe <_dtoa_r+0xb56>
 8008ce8:	0800b7dd 	.word	0x0800b7dd
 8008cec:	0800b761 	.word	0x0800b761

08008cf0 <_free_r>:
 8008cf0:	b538      	push	{r3, r4, r5, lr}
 8008cf2:	4605      	mov	r5, r0
 8008cf4:	2900      	cmp	r1, #0
 8008cf6:	d041      	beq.n	8008d7c <_free_r+0x8c>
 8008cf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008cfc:	1f0c      	subs	r4, r1, #4
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	bfb8      	it	lt
 8008d02:	18e4      	addlt	r4, r4, r3
 8008d04:	f000 f8e8 	bl	8008ed8 <__malloc_lock>
 8008d08:	4a1d      	ldr	r2, [pc, #116]	@ (8008d80 <_free_r+0x90>)
 8008d0a:	6813      	ldr	r3, [r2, #0]
 8008d0c:	b933      	cbnz	r3, 8008d1c <_free_r+0x2c>
 8008d0e:	6063      	str	r3, [r4, #4]
 8008d10:	6014      	str	r4, [r2, #0]
 8008d12:	4628      	mov	r0, r5
 8008d14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d18:	f000 b8e4 	b.w	8008ee4 <__malloc_unlock>
 8008d1c:	42a3      	cmp	r3, r4
 8008d1e:	d908      	bls.n	8008d32 <_free_r+0x42>
 8008d20:	6820      	ldr	r0, [r4, #0]
 8008d22:	1821      	adds	r1, r4, r0
 8008d24:	428b      	cmp	r3, r1
 8008d26:	bf01      	itttt	eq
 8008d28:	6819      	ldreq	r1, [r3, #0]
 8008d2a:	685b      	ldreq	r3, [r3, #4]
 8008d2c:	1809      	addeq	r1, r1, r0
 8008d2e:	6021      	streq	r1, [r4, #0]
 8008d30:	e7ed      	b.n	8008d0e <_free_r+0x1e>
 8008d32:	461a      	mov	r2, r3
 8008d34:	685b      	ldr	r3, [r3, #4]
 8008d36:	b10b      	cbz	r3, 8008d3c <_free_r+0x4c>
 8008d38:	42a3      	cmp	r3, r4
 8008d3a:	d9fa      	bls.n	8008d32 <_free_r+0x42>
 8008d3c:	6811      	ldr	r1, [r2, #0]
 8008d3e:	1850      	adds	r0, r2, r1
 8008d40:	42a0      	cmp	r0, r4
 8008d42:	d10b      	bne.n	8008d5c <_free_r+0x6c>
 8008d44:	6820      	ldr	r0, [r4, #0]
 8008d46:	4401      	add	r1, r0
 8008d48:	1850      	adds	r0, r2, r1
 8008d4a:	4283      	cmp	r3, r0
 8008d4c:	6011      	str	r1, [r2, #0]
 8008d4e:	d1e0      	bne.n	8008d12 <_free_r+0x22>
 8008d50:	6818      	ldr	r0, [r3, #0]
 8008d52:	685b      	ldr	r3, [r3, #4]
 8008d54:	6053      	str	r3, [r2, #4]
 8008d56:	4408      	add	r0, r1
 8008d58:	6010      	str	r0, [r2, #0]
 8008d5a:	e7da      	b.n	8008d12 <_free_r+0x22>
 8008d5c:	d902      	bls.n	8008d64 <_free_r+0x74>
 8008d5e:	230c      	movs	r3, #12
 8008d60:	602b      	str	r3, [r5, #0]
 8008d62:	e7d6      	b.n	8008d12 <_free_r+0x22>
 8008d64:	6820      	ldr	r0, [r4, #0]
 8008d66:	1821      	adds	r1, r4, r0
 8008d68:	428b      	cmp	r3, r1
 8008d6a:	bf04      	itt	eq
 8008d6c:	6819      	ldreq	r1, [r3, #0]
 8008d6e:	685b      	ldreq	r3, [r3, #4]
 8008d70:	6063      	str	r3, [r4, #4]
 8008d72:	bf04      	itt	eq
 8008d74:	1809      	addeq	r1, r1, r0
 8008d76:	6021      	streq	r1, [r4, #0]
 8008d78:	6054      	str	r4, [r2, #4]
 8008d7a:	e7ca      	b.n	8008d12 <_free_r+0x22>
 8008d7c:	bd38      	pop	{r3, r4, r5, pc}
 8008d7e:	bf00      	nop
 8008d80:	20000c54 	.word	0x20000c54

08008d84 <malloc>:
 8008d84:	4b02      	ldr	r3, [pc, #8]	@ (8008d90 <malloc+0xc>)
 8008d86:	4601      	mov	r1, r0
 8008d88:	6818      	ldr	r0, [r3, #0]
 8008d8a:	f000 b825 	b.w	8008dd8 <_malloc_r>
 8008d8e:	bf00      	nop
 8008d90:	20000048 	.word	0x20000048

08008d94 <sbrk_aligned>:
 8008d94:	b570      	push	{r4, r5, r6, lr}
 8008d96:	4e0f      	ldr	r6, [pc, #60]	@ (8008dd4 <sbrk_aligned+0x40>)
 8008d98:	460c      	mov	r4, r1
 8008d9a:	6831      	ldr	r1, [r6, #0]
 8008d9c:	4605      	mov	r5, r0
 8008d9e:	b911      	cbnz	r1, 8008da6 <sbrk_aligned+0x12>
 8008da0:	f001 fe0c 	bl	800a9bc <_sbrk_r>
 8008da4:	6030      	str	r0, [r6, #0]
 8008da6:	4621      	mov	r1, r4
 8008da8:	4628      	mov	r0, r5
 8008daa:	f001 fe07 	bl	800a9bc <_sbrk_r>
 8008dae:	1c43      	adds	r3, r0, #1
 8008db0:	d103      	bne.n	8008dba <sbrk_aligned+0x26>
 8008db2:	f04f 34ff 	mov.w	r4, #4294967295
 8008db6:	4620      	mov	r0, r4
 8008db8:	bd70      	pop	{r4, r5, r6, pc}
 8008dba:	1cc4      	adds	r4, r0, #3
 8008dbc:	f024 0403 	bic.w	r4, r4, #3
 8008dc0:	42a0      	cmp	r0, r4
 8008dc2:	d0f8      	beq.n	8008db6 <sbrk_aligned+0x22>
 8008dc4:	1a21      	subs	r1, r4, r0
 8008dc6:	4628      	mov	r0, r5
 8008dc8:	f001 fdf8 	bl	800a9bc <_sbrk_r>
 8008dcc:	3001      	adds	r0, #1
 8008dce:	d1f2      	bne.n	8008db6 <sbrk_aligned+0x22>
 8008dd0:	e7ef      	b.n	8008db2 <sbrk_aligned+0x1e>
 8008dd2:	bf00      	nop
 8008dd4:	20000c50 	.word	0x20000c50

08008dd8 <_malloc_r>:
 8008dd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ddc:	1ccd      	adds	r5, r1, #3
 8008dde:	f025 0503 	bic.w	r5, r5, #3
 8008de2:	3508      	adds	r5, #8
 8008de4:	2d0c      	cmp	r5, #12
 8008de6:	bf38      	it	cc
 8008de8:	250c      	movcc	r5, #12
 8008dea:	2d00      	cmp	r5, #0
 8008dec:	4606      	mov	r6, r0
 8008dee:	db01      	blt.n	8008df4 <_malloc_r+0x1c>
 8008df0:	42a9      	cmp	r1, r5
 8008df2:	d904      	bls.n	8008dfe <_malloc_r+0x26>
 8008df4:	230c      	movs	r3, #12
 8008df6:	6033      	str	r3, [r6, #0]
 8008df8:	2000      	movs	r0, #0
 8008dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008ed4 <_malloc_r+0xfc>
 8008e02:	f000 f869 	bl	8008ed8 <__malloc_lock>
 8008e06:	f8d8 3000 	ldr.w	r3, [r8]
 8008e0a:	461c      	mov	r4, r3
 8008e0c:	bb44      	cbnz	r4, 8008e60 <_malloc_r+0x88>
 8008e0e:	4629      	mov	r1, r5
 8008e10:	4630      	mov	r0, r6
 8008e12:	f7ff ffbf 	bl	8008d94 <sbrk_aligned>
 8008e16:	1c43      	adds	r3, r0, #1
 8008e18:	4604      	mov	r4, r0
 8008e1a:	d158      	bne.n	8008ece <_malloc_r+0xf6>
 8008e1c:	f8d8 4000 	ldr.w	r4, [r8]
 8008e20:	4627      	mov	r7, r4
 8008e22:	2f00      	cmp	r7, #0
 8008e24:	d143      	bne.n	8008eae <_malloc_r+0xd6>
 8008e26:	2c00      	cmp	r4, #0
 8008e28:	d04b      	beq.n	8008ec2 <_malloc_r+0xea>
 8008e2a:	6823      	ldr	r3, [r4, #0]
 8008e2c:	4639      	mov	r1, r7
 8008e2e:	4630      	mov	r0, r6
 8008e30:	eb04 0903 	add.w	r9, r4, r3
 8008e34:	f001 fdc2 	bl	800a9bc <_sbrk_r>
 8008e38:	4581      	cmp	r9, r0
 8008e3a:	d142      	bne.n	8008ec2 <_malloc_r+0xea>
 8008e3c:	6821      	ldr	r1, [r4, #0]
 8008e3e:	1a6d      	subs	r5, r5, r1
 8008e40:	4629      	mov	r1, r5
 8008e42:	4630      	mov	r0, r6
 8008e44:	f7ff ffa6 	bl	8008d94 <sbrk_aligned>
 8008e48:	3001      	adds	r0, #1
 8008e4a:	d03a      	beq.n	8008ec2 <_malloc_r+0xea>
 8008e4c:	6823      	ldr	r3, [r4, #0]
 8008e4e:	442b      	add	r3, r5
 8008e50:	6023      	str	r3, [r4, #0]
 8008e52:	f8d8 3000 	ldr.w	r3, [r8]
 8008e56:	685a      	ldr	r2, [r3, #4]
 8008e58:	bb62      	cbnz	r2, 8008eb4 <_malloc_r+0xdc>
 8008e5a:	f8c8 7000 	str.w	r7, [r8]
 8008e5e:	e00f      	b.n	8008e80 <_malloc_r+0xa8>
 8008e60:	6822      	ldr	r2, [r4, #0]
 8008e62:	1b52      	subs	r2, r2, r5
 8008e64:	d420      	bmi.n	8008ea8 <_malloc_r+0xd0>
 8008e66:	2a0b      	cmp	r2, #11
 8008e68:	d917      	bls.n	8008e9a <_malloc_r+0xc2>
 8008e6a:	1961      	adds	r1, r4, r5
 8008e6c:	42a3      	cmp	r3, r4
 8008e6e:	6025      	str	r5, [r4, #0]
 8008e70:	bf18      	it	ne
 8008e72:	6059      	strne	r1, [r3, #4]
 8008e74:	6863      	ldr	r3, [r4, #4]
 8008e76:	bf08      	it	eq
 8008e78:	f8c8 1000 	streq.w	r1, [r8]
 8008e7c:	5162      	str	r2, [r4, r5]
 8008e7e:	604b      	str	r3, [r1, #4]
 8008e80:	4630      	mov	r0, r6
 8008e82:	f000 f82f 	bl	8008ee4 <__malloc_unlock>
 8008e86:	f104 000b 	add.w	r0, r4, #11
 8008e8a:	1d23      	adds	r3, r4, #4
 8008e8c:	f020 0007 	bic.w	r0, r0, #7
 8008e90:	1ac2      	subs	r2, r0, r3
 8008e92:	bf1c      	itt	ne
 8008e94:	1a1b      	subne	r3, r3, r0
 8008e96:	50a3      	strne	r3, [r4, r2]
 8008e98:	e7af      	b.n	8008dfa <_malloc_r+0x22>
 8008e9a:	6862      	ldr	r2, [r4, #4]
 8008e9c:	42a3      	cmp	r3, r4
 8008e9e:	bf0c      	ite	eq
 8008ea0:	f8c8 2000 	streq.w	r2, [r8]
 8008ea4:	605a      	strne	r2, [r3, #4]
 8008ea6:	e7eb      	b.n	8008e80 <_malloc_r+0xa8>
 8008ea8:	4623      	mov	r3, r4
 8008eaa:	6864      	ldr	r4, [r4, #4]
 8008eac:	e7ae      	b.n	8008e0c <_malloc_r+0x34>
 8008eae:	463c      	mov	r4, r7
 8008eb0:	687f      	ldr	r7, [r7, #4]
 8008eb2:	e7b6      	b.n	8008e22 <_malloc_r+0x4a>
 8008eb4:	461a      	mov	r2, r3
 8008eb6:	685b      	ldr	r3, [r3, #4]
 8008eb8:	42a3      	cmp	r3, r4
 8008eba:	d1fb      	bne.n	8008eb4 <_malloc_r+0xdc>
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	6053      	str	r3, [r2, #4]
 8008ec0:	e7de      	b.n	8008e80 <_malloc_r+0xa8>
 8008ec2:	230c      	movs	r3, #12
 8008ec4:	6033      	str	r3, [r6, #0]
 8008ec6:	4630      	mov	r0, r6
 8008ec8:	f000 f80c 	bl	8008ee4 <__malloc_unlock>
 8008ecc:	e794      	b.n	8008df8 <_malloc_r+0x20>
 8008ece:	6005      	str	r5, [r0, #0]
 8008ed0:	e7d6      	b.n	8008e80 <_malloc_r+0xa8>
 8008ed2:	bf00      	nop
 8008ed4:	20000c54 	.word	0x20000c54

08008ed8 <__malloc_lock>:
 8008ed8:	4801      	ldr	r0, [pc, #4]	@ (8008ee0 <__malloc_lock+0x8>)
 8008eda:	f7ff b8b4 	b.w	8008046 <__retarget_lock_acquire_recursive>
 8008ede:	bf00      	nop
 8008ee0:	20000c4c 	.word	0x20000c4c

08008ee4 <__malloc_unlock>:
 8008ee4:	4801      	ldr	r0, [pc, #4]	@ (8008eec <__malloc_unlock+0x8>)
 8008ee6:	f7ff b8af 	b.w	8008048 <__retarget_lock_release_recursive>
 8008eea:	bf00      	nop
 8008eec:	20000c4c 	.word	0x20000c4c

08008ef0 <_Balloc>:
 8008ef0:	b570      	push	{r4, r5, r6, lr}
 8008ef2:	69c6      	ldr	r6, [r0, #28]
 8008ef4:	4604      	mov	r4, r0
 8008ef6:	460d      	mov	r5, r1
 8008ef8:	b976      	cbnz	r6, 8008f18 <_Balloc+0x28>
 8008efa:	2010      	movs	r0, #16
 8008efc:	f7ff ff42 	bl	8008d84 <malloc>
 8008f00:	4602      	mov	r2, r0
 8008f02:	61e0      	str	r0, [r4, #28]
 8008f04:	b920      	cbnz	r0, 8008f10 <_Balloc+0x20>
 8008f06:	4b18      	ldr	r3, [pc, #96]	@ (8008f68 <_Balloc+0x78>)
 8008f08:	4818      	ldr	r0, [pc, #96]	@ (8008f6c <_Balloc+0x7c>)
 8008f0a:	216b      	movs	r1, #107	@ 0x6b
 8008f0c:	f001 fd7c 	bl	800aa08 <__assert_func>
 8008f10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f14:	6006      	str	r6, [r0, #0]
 8008f16:	60c6      	str	r6, [r0, #12]
 8008f18:	69e6      	ldr	r6, [r4, #28]
 8008f1a:	68f3      	ldr	r3, [r6, #12]
 8008f1c:	b183      	cbz	r3, 8008f40 <_Balloc+0x50>
 8008f1e:	69e3      	ldr	r3, [r4, #28]
 8008f20:	68db      	ldr	r3, [r3, #12]
 8008f22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008f26:	b9b8      	cbnz	r0, 8008f58 <_Balloc+0x68>
 8008f28:	2101      	movs	r1, #1
 8008f2a:	fa01 f605 	lsl.w	r6, r1, r5
 8008f2e:	1d72      	adds	r2, r6, #5
 8008f30:	0092      	lsls	r2, r2, #2
 8008f32:	4620      	mov	r0, r4
 8008f34:	f001 fd86 	bl	800aa44 <_calloc_r>
 8008f38:	b160      	cbz	r0, 8008f54 <_Balloc+0x64>
 8008f3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008f3e:	e00e      	b.n	8008f5e <_Balloc+0x6e>
 8008f40:	2221      	movs	r2, #33	@ 0x21
 8008f42:	2104      	movs	r1, #4
 8008f44:	4620      	mov	r0, r4
 8008f46:	f001 fd7d 	bl	800aa44 <_calloc_r>
 8008f4a:	69e3      	ldr	r3, [r4, #28]
 8008f4c:	60f0      	str	r0, [r6, #12]
 8008f4e:	68db      	ldr	r3, [r3, #12]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d1e4      	bne.n	8008f1e <_Balloc+0x2e>
 8008f54:	2000      	movs	r0, #0
 8008f56:	bd70      	pop	{r4, r5, r6, pc}
 8008f58:	6802      	ldr	r2, [r0, #0]
 8008f5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008f5e:	2300      	movs	r3, #0
 8008f60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f64:	e7f7      	b.n	8008f56 <_Balloc+0x66>
 8008f66:	bf00      	nop
 8008f68:	0800b76e 	.word	0x0800b76e
 8008f6c:	0800b7ee 	.word	0x0800b7ee

08008f70 <_Bfree>:
 8008f70:	b570      	push	{r4, r5, r6, lr}
 8008f72:	69c6      	ldr	r6, [r0, #28]
 8008f74:	4605      	mov	r5, r0
 8008f76:	460c      	mov	r4, r1
 8008f78:	b976      	cbnz	r6, 8008f98 <_Bfree+0x28>
 8008f7a:	2010      	movs	r0, #16
 8008f7c:	f7ff ff02 	bl	8008d84 <malloc>
 8008f80:	4602      	mov	r2, r0
 8008f82:	61e8      	str	r0, [r5, #28]
 8008f84:	b920      	cbnz	r0, 8008f90 <_Bfree+0x20>
 8008f86:	4b09      	ldr	r3, [pc, #36]	@ (8008fac <_Bfree+0x3c>)
 8008f88:	4809      	ldr	r0, [pc, #36]	@ (8008fb0 <_Bfree+0x40>)
 8008f8a:	218f      	movs	r1, #143	@ 0x8f
 8008f8c:	f001 fd3c 	bl	800aa08 <__assert_func>
 8008f90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f94:	6006      	str	r6, [r0, #0]
 8008f96:	60c6      	str	r6, [r0, #12]
 8008f98:	b13c      	cbz	r4, 8008faa <_Bfree+0x3a>
 8008f9a:	69eb      	ldr	r3, [r5, #28]
 8008f9c:	6862      	ldr	r2, [r4, #4]
 8008f9e:	68db      	ldr	r3, [r3, #12]
 8008fa0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008fa4:	6021      	str	r1, [r4, #0]
 8008fa6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008faa:	bd70      	pop	{r4, r5, r6, pc}
 8008fac:	0800b76e 	.word	0x0800b76e
 8008fb0:	0800b7ee 	.word	0x0800b7ee

08008fb4 <__multadd>:
 8008fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fb8:	690d      	ldr	r5, [r1, #16]
 8008fba:	4607      	mov	r7, r0
 8008fbc:	460c      	mov	r4, r1
 8008fbe:	461e      	mov	r6, r3
 8008fc0:	f101 0c14 	add.w	ip, r1, #20
 8008fc4:	2000      	movs	r0, #0
 8008fc6:	f8dc 3000 	ldr.w	r3, [ip]
 8008fca:	b299      	uxth	r1, r3
 8008fcc:	fb02 6101 	mla	r1, r2, r1, r6
 8008fd0:	0c1e      	lsrs	r6, r3, #16
 8008fd2:	0c0b      	lsrs	r3, r1, #16
 8008fd4:	fb02 3306 	mla	r3, r2, r6, r3
 8008fd8:	b289      	uxth	r1, r1
 8008fda:	3001      	adds	r0, #1
 8008fdc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008fe0:	4285      	cmp	r5, r0
 8008fe2:	f84c 1b04 	str.w	r1, [ip], #4
 8008fe6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008fea:	dcec      	bgt.n	8008fc6 <__multadd+0x12>
 8008fec:	b30e      	cbz	r6, 8009032 <__multadd+0x7e>
 8008fee:	68a3      	ldr	r3, [r4, #8]
 8008ff0:	42ab      	cmp	r3, r5
 8008ff2:	dc19      	bgt.n	8009028 <__multadd+0x74>
 8008ff4:	6861      	ldr	r1, [r4, #4]
 8008ff6:	4638      	mov	r0, r7
 8008ff8:	3101      	adds	r1, #1
 8008ffa:	f7ff ff79 	bl	8008ef0 <_Balloc>
 8008ffe:	4680      	mov	r8, r0
 8009000:	b928      	cbnz	r0, 800900e <__multadd+0x5a>
 8009002:	4602      	mov	r2, r0
 8009004:	4b0c      	ldr	r3, [pc, #48]	@ (8009038 <__multadd+0x84>)
 8009006:	480d      	ldr	r0, [pc, #52]	@ (800903c <__multadd+0x88>)
 8009008:	21ba      	movs	r1, #186	@ 0xba
 800900a:	f001 fcfd 	bl	800aa08 <__assert_func>
 800900e:	6922      	ldr	r2, [r4, #16]
 8009010:	3202      	adds	r2, #2
 8009012:	f104 010c 	add.w	r1, r4, #12
 8009016:	0092      	lsls	r2, r2, #2
 8009018:	300c      	adds	r0, #12
 800901a:	f001 fcdf 	bl	800a9dc <memcpy>
 800901e:	4621      	mov	r1, r4
 8009020:	4638      	mov	r0, r7
 8009022:	f7ff ffa5 	bl	8008f70 <_Bfree>
 8009026:	4644      	mov	r4, r8
 8009028:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800902c:	3501      	adds	r5, #1
 800902e:	615e      	str	r6, [r3, #20]
 8009030:	6125      	str	r5, [r4, #16]
 8009032:	4620      	mov	r0, r4
 8009034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009038:	0800b7dd 	.word	0x0800b7dd
 800903c:	0800b7ee 	.word	0x0800b7ee

08009040 <__s2b>:
 8009040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009044:	460c      	mov	r4, r1
 8009046:	4615      	mov	r5, r2
 8009048:	461f      	mov	r7, r3
 800904a:	2209      	movs	r2, #9
 800904c:	3308      	adds	r3, #8
 800904e:	4606      	mov	r6, r0
 8009050:	fb93 f3f2 	sdiv	r3, r3, r2
 8009054:	2100      	movs	r1, #0
 8009056:	2201      	movs	r2, #1
 8009058:	429a      	cmp	r2, r3
 800905a:	db09      	blt.n	8009070 <__s2b+0x30>
 800905c:	4630      	mov	r0, r6
 800905e:	f7ff ff47 	bl	8008ef0 <_Balloc>
 8009062:	b940      	cbnz	r0, 8009076 <__s2b+0x36>
 8009064:	4602      	mov	r2, r0
 8009066:	4b19      	ldr	r3, [pc, #100]	@ (80090cc <__s2b+0x8c>)
 8009068:	4819      	ldr	r0, [pc, #100]	@ (80090d0 <__s2b+0x90>)
 800906a:	21d3      	movs	r1, #211	@ 0xd3
 800906c:	f001 fccc 	bl	800aa08 <__assert_func>
 8009070:	0052      	lsls	r2, r2, #1
 8009072:	3101      	adds	r1, #1
 8009074:	e7f0      	b.n	8009058 <__s2b+0x18>
 8009076:	9b08      	ldr	r3, [sp, #32]
 8009078:	6143      	str	r3, [r0, #20]
 800907a:	2d09      	cmp	r5, #9
 800907c:	f04f 0301 	mov.w	r3, #1
 8009080:	6103      	str	r3, [r0, #16]
 8009082:	dd16      	ble.n	80090b2 <__s2b+0x72>
 8009084:	f104 0909 	add.w	r9, r4, #9
 8009088:	46c8      	mov	r8, r9
 800908a:	442c      	add	r4, r5
 800908c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009090:	4601      	mov	r1, r0
 8009092:	3b30      	subs	r3, #48	@ 0x30
 8009094:	220a      	movs	r2, #10
 8009096:	4630      	mov	r0, r6
 8009098:	f7ff ff8c 	bl	8008fb4 <__multadd>
 800909c:	45a0      	cmp	r8, r4
 800909e:	d1f5      	bne.n	800908c <__s2b+0x4c>
 80090a0:	f1a5 0408 	sub.w	r4, r5, #8
 80090a4:	444c      	add	r4, r9
 80090a6:	1b2d      	subs	r5, r5, r4
 80090a8:	1963      	adds	r3, r4, r5
 80090aa:	42bb      	cmp	r3, r7
 80090ac:	db04      	blt.n	80090b8 <__s2b+0x78>
 80090ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090b2:	340a      	adds	r4, #10
 80090b4:	2509      	movs	r5, #9
 80090b6:	e7f6      	b.n	80090a6 <__s2b+0x66>
 80090b8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80090bc:	4601      	mov	r1, r0
 80090be:	3b30      	subs	r3, #48	@ 0x30
 80090c0:	220a      	movs	r2, #10
 80090c2:	4630      	mov	r0, r6
 80090c4:	f7ff ff76 	bl	8008fb4 <__multadd>
 80090c8:	e7ee      	b.n	80090a8 <__s2b+0x68>
 80090ca:	bf00      	nop
 80090cc:	0800b7dd 	.word	0x0800b7dd
 80090d0:	0800b7ee 	.word	0x0800b7ee

080090d4 <__hi0bits>:
 80090d4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80090d8:	4603      	mov	r3, r0
 80090da:	bf36      	itet	cc
 80090dc:	0403      	lslcc	r3, r0, #16
 80090de:	2000      	movcs	r0, #0
 80090e0:	2010      	movcc	r0, #16
 80090e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80090e6:	bf3c      	itt	cc
 80090e8:	021b      	lslcc	r3, r3, #8
 80090ea:	3008      	addcc	r0, #8
 80090ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80090f0:	bf3c      	itt	cc
 80090f2:	011b      	lslcc	r3, r3, #4
 80090f4:	3004      	addcc	r0, #4
 80090f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80090fa:	bf3c      	itt	cc
 80090fc:	009b      	lslcc	r3, r3, #2
 80090fe:	3002      	addcc	r0, #2
 8009100:	2b00      	cmp	r3, #0
 8009102:	db05      	blt.n	8009110 <__hi0bits+0x3c>
 8009104:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009108:	f100 0001 	add.w	r0, r0, #1
 800910c:	bf08      	it	eq
 800910e:	2020      	moveq	r0, #32
 8009110:	4770      	bx	lr

08009112 <__lo0bits>:
 8009112:	6803      	ldr	r3, [r0, #0]
 8009114:	4602      	mov	r2, r0
 8009116:	f013 0007 	ands.w	r0, r3, #7
 800911a:	d00b      	beq.n	8009134 <__lo0bits+0x22>
 800911c:	07d9      	lsls	r1, r3, #31
 800911e:	d421      	bmi.n	8009164 <__lo0bits+0x52>
 8009120:	0798      	lsls	r0, r3, #30
 8009122:	bf49      	itett	mi
 8009124:	085b      	lsrmi	r3, r3, #1
 8009126:	089b      	lsrpl	r3, r3, #2
 8009128:	2001      	movmi	r0, #1
 800912a:	6013      	strmi	r3, [r2, #0]
 800912c:	bf5c      	itt	pl
 800912e:	6013      	strpl	r3, [r2, #0]
 8009130:	2002      	movpl	r0, #2
 8009132:	4770      	bx	lr
 8009134:	b299      	uxth	r1, r3
 8009136:	b909      	cbnz	r1, 800913c <__lo0bits+0x2a>
 8009138:	0c1b      	lsrs	r3, r3, #16
 800913a:	2010      	movs	r0, #16
 800913c:	b2d9      	uxtb	r1, r3
 800913e:	b909      	cbnz	r1, 8009144 <__lo0bits+0x32>
 8009140:	3008      	adds	r0, #8
 8009142:	0a1b      	lsrs	r3, r3, #8
 8009144:	0719      	lsls	r1, r3, #28
 8009146:	bf04      	itt	eq
 8009148:	091b      	lsreq	r3, r3, #4
 800914a:	3004      	addeq	r0, #4
 800914c:	0799      	lsls	r1, r3, #30
 800914e:	bf04      	itt	eq
 8009150:	089b      	lsreq	r3, r3, #2
 8009152:	3002      	addeq	r0, #2
 8009154:	07d9      	lsls	r1, r3, #31
 8009156:	d403      	bmi.n	8009160 <__lo0bits+0x4e>
 8009158:	085b      	lsrs	r3, r3, #1
 800915a:	f100 0001 	add.w	r0, r0, #1
 800915e:	d003      	beq.n	8009168 <__lo0bits+0x56>
 8009160:	6013      	str	r3, [r2, #0]
 8009162:	4770      	bx	lr
 8009164:	2000      	movs	r0, #0
 8009166:	4770      	bx	lr
 8009168:	2020      	movs	r0, #32
 800916a:	4770      	bx	lr

0800916c <__i2b>:
 800916c:	b510      	push	{r4, lr}
 800916e:	460c      	mov	r4, r1
 8009170:	2101      	movs	r1, #1
 8009172:	f7ff febd 	bl	8008ef0 <_Balloc>
 8009176:	4602      	mov	r2, r0
 8009178:	b928      	cbnz	r0, 8009186 <__i2b+0x1a>
 800917a:	4b05      	ldr	r3, [pc, #20]	@ (8009190 <__i2b+0x24>)
 800917c:	4805      	ldr	r0, [pc, #20]	@ (8009194 <__i2b+0x28>)
 800917e:	f240 1145 	movw	r1, #325	@ 0x145
 8009182:	f001 fc41 	bl	800aa08 <__assert_func>
 8009186:	2301      	movs	r3, #1
 8009188:	6144      	str	r4, [r0, #20]
 800918a:	6103      	str	r3, [r0, #16]
 800918c:	bd10      	pop	{r4, pc}
 800918e:	bf00      	nop
 8009190:	0800b7dd 	.word	0x0800b7dd
 8009194:	0800b7ee 	.word	0x0800b7ee

08009198 <__multiply>:
 8009198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800919c:	4614      	mov	r4, r2
 800919e:	690a      	ldr	r2, [r1, #16]
 80091a0:	6923      	ldr	r3, [r4, #16]
 80091a2:	429a      	cmp	r2, r3
 80091a4:	bfa8      	it	ge
 80091a6:	4623      	movge	r3, r4
 80091a8:	460f      	mov	r7, r1
 80091aa:	bfa4      	itt	ge
 80091ac:	460c      	movge	r4, r1
 80091ae:	461f      	movge	r7, r3
 80091b0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80091b4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80091b8:	68a3      	ldr	r3, [r4, #8]
 80091ba:	6861      	ldr	r1, [r4, #4]
 80091bc:	eb0a 0609 	add.w	r6, sl, r9
 80091c0:	42b3      	cmp	r3, r6
 80091c2:	b085      	sub	sp, #20
 80091c4:	bfb8      	it	lt
 80091c6:	3101      	addlt	r1, #1
 80091c8:	f7ff fe92 	bl	8008ef0 <_Balloc>
 80091cc:	b930      	cbnz	r0, 80091dc <__multiply+0x44>
 80091ce:	4602      	mov	r2, r0
 80091d0:	4b44      	ldr	r3, [pc, #272]	@ (80092e4 <__multiply+0x14c>)
 80091d2:	4845      	ldr	r0, [pc, #276]	@ (80092e8 <__multiply+0x150>)
 80091d4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80091d8:	f001 fc16 	bl	800aa08 <__assert_func>
 80091dc:	f100 0514 	add.w	r5, r0, #20
 80091e0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80091e4:	462b      	mov	r3, r5
 80091e6:	2200      	movs	r2, #0
 80091e8:	4543      	cmp	r3, r8
 80091ea:	d321      	bcc.n	8009230 <__multiply+0x98>
 80091ec:	f107 0114 	add.w	r1, r7, #20
 80091f0:	f104 0214 	add.w	r2, r4, #20
 80091f4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80091f8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80091fc:	9302      	str	r3, [sp, #8]
 80091fe:	1b13      	subs	r3, r2, r4
 8009200:	3b15      	subs	r3, #21
 8009202:	f023 0303 	bic.w	r3, r3, #3
 8009206:	3304      	adds	r3, #4
 8009208:	f104 0715 	add.w	r7, r4, #21
 800920c:	42ba      	cmp	r2, r7
 800920e:	bf38      	it	cc
 8009210:	2304      	movcc	r3, #4
 8009212:	9301      	str	r3, [sp, #4]
 8009214:	9b02      	ldr	r3, [sp, #8]
 8009216:	9103      	str	r1, [sp, #12]
 8009218:	428b      	cmp	r3, r1
 800921a:	d80c      	bhi.n	8009236 <__multiply+0x9e>
 800921c:	2e00      	cmp	r6, #0
 800921e:	dd03      	ble.n	8009228 <__multiply+0x90>
 8009220:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009224:	2b00      	cmp	r3, #0
 8009226:	d05b      	beq.n	80092e0 <__multiply+0x148>
 8009228:	6106      	str	r6, [r0, #16]
 800922a:	b005      	add	sp, #20
 800922c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009230:	f843 2b04 	str.w	r2, [r3], #4
 8009234:	e7d8      	b.n	80091e8 <__multiply+0x50>
 8009236:	f8b1 a000 	ldrh.w	sl, [r1]
 800923a:	f1ba 0f00 	cmp.w	sl, #0
 800923e:	d024      	beq.n	800928a <__multiply+0xf2>
 8009240:	f104 0e14 	add.w	lr, r4, #20
 8009244:	46a9      	mov	r9, r5
 8009246:	f04f 0c00 	mov.w	ip, #0
 800924a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800924e:	f8d9 3000 	ldr.w	r3, [r9]
 8009252:	fa1f fb87 	uxth.w	fp, r7
 8009256:	b29b      	uxth	r3, r3
 8009258:	fb0a 330b 	mla	r3, sl, fp, r3
 800925c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009260:	f8d9 7000 	ldr.w	r7, [r9]
 8009264:	4463      	add	r3, ip
 8009266:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800926a:	fb0a c70b 	mla	r7, sl, fp, ip
 800926e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009272:	b29b      	uxth	r3, r3
 8009274:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009278:	4572      	cmp	r2, lr
 800927a:	f849 3b04 	str.w	r3, [r9], #4
 800927e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009282:	d8e2      	bhi.n	800924a <__multiply+0xb2>
 8009284:	9b01      	ldr	r3, [sp, #4]
 8009286:	f845 c003 	str.w	ip, [r5, r3]
 800928a:	9b03      	ldr	r3, [sp, #12]
 800928c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009290:	3104      	adds	r1, #4
 8009292:	f1b9 0f00 	cmp.w	r9, #0
 8009296:	d021      	beq.n	80092dc <__multiply+0x144>
 8009298:	682b      	ldr	r3, [r5, #0]
 800929a:	f104 0c14 	add.w	ip, r4, #20
 800929e:	46ae      	mov	lr, r5
 80092a0:	f04f 0a00 	mov.w	sl, #0
 80092a4:	f8bc b000 	ldrh.w	fp, [ip]
 80092a8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80092ac:	fb09 770b 	mla	r7, r9, fp, r7
 80092b0:	4457      	add	r7, sl
 80092b2:	b29b      	uxth	r3, r3
 80092b4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80092b8:	f84e 3b04 	str.w	r3, [lr], #4
 80092bc:	f85c 3b04 	ldr.w	r3, [ip], #4
 80092c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80092c4:	f8be 3000 	ldrh.w	r3, [lr]
 80092c8:	fb09 330a 	mla	r3, r9, sl, r3
 80092cc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80092d0:	4562      	cmp	r2, ip
 80092d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80092d6:	d8e5      	bhi.n	80092a4 <__multiply+0x10c>
 80092d8:	9f01      	ldr	r7, [sp, #4]
 80092da:	51eb      	str	r3, [r5, r7]
 80092dc:	3504      	adds	r5, #4
 80092de:	e799      	b.n	8009214 <__multiply+0x7c>
 80092e0:	3e01      	subs	r6, #1
 80092e2:	e79b      	b.n	800921c <__multiply+0x84>
 80092e4:	0800b7dd 	.word	0x0800b7dd
 80092e8:	0800b7ee 	.word	0x0800b7ee

080092ec <__pow5mult>:
 80092ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092f0:	4615      	mov	r5, r2
 80092f2:	f012 0203 	ands.w	r2, r2, #3
 80092f6:	4607      	mov	r7, r0
 80092f8:	460e      	mov	r6, r1
 80092fa:	d007      	beq.n	800930c <__pow5mult+0x20>
 80092fc:	4c25      	ldr	r4, [pc, #148]	@ (8009394 <__pow5mult+0xa8>)
 80092fe:	3a01      	subs	r2, #1
 8009300:	2300      	movs	r3, #0
 8009302:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009306:	f7ff fe55 	bl	8008fb4 <__multadd>
 800930a:	4606      	mov	r6, r0
 800930c:	10ad      	asrs	r5, r5, #2
 800930e:	d03d      	beq.n	800938c <__pow5mult+0xa0>
 8009310:	69fc      	ldr	r4, [r7, #28]
 8009312:	b97c      	cbnz	r4, 8009334 <__pow5mult+0x48>
 8009314:	2010      	movs	r0, #16
 8009316:	f7ff fd35 	bl	8008d84 <malloc>
 800931a:	4602      	mov	r2, r0
 800931c:	61f8      	str	r0, [r7, #28]
 800931e:	b928      	cbnz	r0, 800932c <__pow5mult+0x40>
 8009320:	4b1d      	ldr	r3, [pc, #116]	@ (8009398 <__pow5mult+0xac>)
 8009322:	481e      	ldr	r0, [pc, #120]	@ (800939c <__pow5mult+0xb0>)
 8009324:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009328:	f001 fb6e 	bl	800aa08 <__assert_func>
 800932c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009330:	6004      	str	r4, [r0, #0]
 8009332:	60c4      	str	r4, [r0, #12]
 8009334:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009338:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800933c:	b94c      	cbnz	r4, 8009352 <__pow5mult+0x66>
 800933e:	f240 2171 	movw	r1, #625	@ 0x271
 8009342:	4638      	mov	r0, r7
 8009344:	f7ff ff12 	bl	800916c <__i2b>
 8009348:	2300      	movs	r3, #0
 800934a:	f8c8 0008 	str.w	r0, [r8, #8]
 800934e:	4604      	mov	r4, r0
 8009350:	6003      	str	r3, [r0, #0]
 8009352:	f04f 0900 	mov.w	r9, #0
 8009356:	07eb      	lsls	r3, r5, #31
 8009358:	d50a      	bpl.n	8009370 <__pow5mult+0x84>
 800935a:	4631      	mov	r1, r6
 800935c:	4622      	mov	r2, r4
 800935e:	4638      	mov	r0, r7
 8009360:	f7ff ff1a 	bl	8009198 <__multiply>
 8009364:	4631      	mov	r1, r6
 8009366:	4680      	mov	r8, r0
 8009368:	4638      	mov	r0, r7
 800936a:	f7ff fe01 	bl	8008f70 <_Bfree>
 800936e:	4646      	mov	r6, r8
 8009370:	106d      	asrs	r5, r5, #1
 8009372:	d00b      	beq.n	800938c <__pow5mult+0xa0>
 8009374:	6820      	ldr	r0, [r4, #0]
 8009376:	b938      	cbnz	r0, 8009388 <__pow5mult+0x9c>
 8009378:	4622      	mov	r2, r4
 800937a:	4621      	mov	r1, r4
 800937c:	4638      	mov	r0, r7
 800937e:	f7ff ff0b 	bl	8009198 <__multiply>
 8009382:	6020      	str	r0, [r4, #0]
 8009384:	f8c0 9000 	str.w	r9, [r0]
 8009388:	4604      	mov	r4, r0
 800938a:	e7e4      	b.n	8009356 <__pow5mult+0x6a>
 800938c:	4630      	mov	r0, r6
 800938e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009392:	bf00      	nop
 8009394:	0800b848 	.word	0x0800b848
 8009398:	0800b76e 	.word	0x0800b76e
 800939c:	0800b7ee 	.word	0x0800b7ee

080093a0 <__lshift>:
 80093a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093a4:	460c      	mov	r4, r1
 80093a6:	6849      	ldr	r1, [r1, #4]
 80093a8:	6923      	ldr	r3, [r4, #16]
 80093aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80093ae:	68a3      	ldr	r3, [r4, #8]
 80093b0:	4607      	mov	r7, r0
 80093b2:	4691      	mov	r9, r2
 80093b4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80093b8:	f108 0601 	add.w	r6, r8, #1
 80093bc:	42b3      	cmp	r3, r6
 80093be:	db0b      	blt.n	80093d8 <__lshift+0x38>
 80093c0:	4638      	mov	r0, r7
 80093c2:	f7ff fd95 	bl	8008ef0 <_Balloc>
 80093c6:	4605      	mov	r5, r0
 80093c8:	b948      	cbnz	r0, 80093de <__lshift+0x3e>
 80093ca:	4602      	mov	r2, r0
 80093cc:	4b28      	ldr	r3, [pc, #160]	@ (8009470 <__lshift+0xd0>)
 80093ce:	4829      	ldr	r0, [pc, #164]	@ (8009474 <__lshift+0xd4>)
 80093d0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80093d4:	f001 fb18 	bl	800aa08 <__assert_func>
 80093d8:	3101      	adds	r1, #1
 80093da:	005b      	lsls	r3, r3, #1
 80093dc:	e7ee      	b.n	80093bc <__lshift+0x1c>
 80093de:	2300      	movs	r3, #0
 80093e0:	f100 0114 	add.w	r1, r0, #20
 80093e4:	f100 0210 	add.w	r2, r0, #16
 80093e8:	4618      	mov	r0, r3
 80093ea:	4553      	cmp	r3, sl
 80093ec:	db33      	blt.n	8009456 <__lshift+0xb6>
 80093ee:	6920      	ldr	r0, [r4, #16]
 80093f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80093f4:	f104 0314 	add.w	r3, r4, #20
 80093f8:	f019 091f 	ands.w	r9, r9, #31
 80093fc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009400:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009404:	d02b      	beq.n	800945e <__lshift+0xbe>
 8009406:	f1c9 0e20 	rsb	lr, r9, #32
 800940a:	468a      	mov	sl, r1
 800940c:	2200      	movs	r2, #0
 800940e:	6818      	ldr	r0, [r3, #0]
 8009410:	fa00 f009 	lsl.w	r0, r0, r9
 8009414:	4310      	orrs	r0, r2
 8009416:	f84a 0b04 	str.w	r0, [sl], #4
 800941a:	f853 2b04 	ldr.w	r2, [r3], #4
 800941e:	459c      	cmp	ip, r3
 8009420:	fa22 f20e 	lsr.w	r2, r2, lr
 8009424:	d8f3      	bhi.n	800940e <__lshift+0x6e>
 8009426:	ebac 0304 	sub.w	r3, ip, r4
 800942a:	3b15      	subs	r3, #21
 800942c:	f023 0303 	bic.w	r3, r3, #3
 8009430:	3304      	adds	r3, #4
 8009432:	f104 0015 	add.w	r0, r4, #21
 8009436:	4584      	cmp	ip, r0
 8009438:	bf38      	it	cc
 800943a:	2304      	movcc	r3, #4
 800943c:	50ca      	str	r2, [r1, r3]
 800943e:	b10a      	cbz	r2, 8009444 <__lshift+0xa4>
 8009440:	f108 0602 	add.w	r6, r8, #2
 8009444:	3e01      	subs	r6, #1
 8009446:	4638      	mov	r0, r7
 8009448:	612e      	str	r6, [r5, #16]
 800944a:	4621      	mov	r1, r4
 800944c:	f7ff fd90 	bl	8008f70 <_Bfree>
 8009450:	4628      	mov	r0, r5
 8009452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009456:	f842 0f04 	str.w	r0, [r2, #4]!
 800945a:	3301      	adds	r3, #1
 800945c:	e7c5      	b.n	80093ea <__lshift+0x4a>
 800945e:	3904      	subs	r1, #4
 8009460:	f853 2b04 	ldr.w	r2, [r3], #4
 8009464:	f841 2f04 	str.w	r2, [r1, #4]!
 8009468:	459c      	cmp	ip, r3
 800946a:	d8f9      	bhi.n	8009460 <__lshift+0xc0>
 800946c:	e7ea      	b.n	8009444 <__lshift+0xa4>
 800946e:	bf00      	nop
 8009470:	0800b7dd 	.word	0x0800b7dd
 8009474:	0800b7ee 	.word	0x0800b7ee

08009478 <__mcmp>:
 8009478:	690a      	ldr	r2, [r1, #16]
 800947a:	4603      	mov	r3, r0
 800947c:	6900      	ldr	r0, [r0, #16]
 800947e:	1a80      	subs	r0, r0, r2
 8009480:	b530      	push	{r4, r5, lr}
 8009482:	d10e      	bne.n	80094a2 <__mcmp+0x2a>
 8009484:	3314      	adds	r3, #20
 8009486:	3114      	adds	r1, #20
 8009488:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800948c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009490:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009494:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009498:	4295      	cmp	r5, r2
 800949a:	d003      	beq.n	80094a4 <__mcmp+0x2c>
 800949c:	d205      	bcs.n	80094aa <__mcmp+0x32>
 800949e:	f04f 30ff 	mov.w	r0, #4294967295
 80094a2:	bd30      	pop	{r4, r5, pc}
 80094a4:	42a3      	cmp	r3, r4
 80094a6:	d3f3      	bcc.n	8009490 <__mcmp+0x18>
 80094a8:	e7fb      	b.n	80094a2 <__mcmp+0x2a>
 80094aa:	2001      	movs	r0, #1
 80094ac:	e7f9      	b.n	80094a2 <__mcmp+0x2a>
	...

080094b0 <__mdiff>:
 80094b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094b4:	4689      	mov	r9, r1
 80094b6:	4606      	mov	r6, r0
 80094b8:	4611      	mov	r1, r2
 80094ba:	4648      	mov	r0, r9
 80094bc:	4614      	mov	r4, r2
 80094be:	f7ff ffdb 	bl	8009478 <__mcmp>
 80094c2:	1e05      	subs	r5, r0, #0
 80094c4:	d112      	bne.n	80094ec <__mdiff+0x3c>
 80094c6:	4629      	mov	r1, r5
 80094c8:	4630      	mov	r0, r6
 80094ca:	f7ff fd11 	bl	8008ef0 <_Balloc>
 80094ce:	4602      	mov	r2, r0
 80094d0:	b928      	cbnz	r0, 80094de <__mdiff+0x2e>
 80094d2:	4b3f      	ldr	r3, [pc, #252]	@ (80095d0 <__mdiff+0x120>)
 80094d4:	f240 2137 	movw	r1, #567	@ 0x237
 80094d8:	483e      	ldr	r0, [pc, #248]	@ (80095d4 <__mdiff+0x124>)
 80094da:	f001 fa95 	bl	800aa08 <__assert_func>
 80094de:	2301      	movs	r3, #1
 80094e0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80094e4:	4610      	mov	r0, r2
 80094e6:	b003      	add	sp, #12
 80094e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094ec:	bfbc      	itt	lt
 80094ee:	464b      	movlt	r3, r9
 80094f0:	46a1      	movlt	r9, r4
 80094f2:	4630      	mov	r0, r6
 80094f4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80094f8:	bfba      	itte	lt
 80094fa:	461c      	movlt	r4, r3
 80094fc:	2501      	movlt	r5, #1
 80094fe:	2500      	movge	r5, #0
 8009500:	f7ff fcf6 	bl	8008ef0 <_Balloc>
 8009504:	4602      	mov	r2, r0
 8009506:	b918      	cbnz	r0, 8009510 <__mdiff+0x60>
 8009508:	4b31      	ldr	r3, [pc, #196]	@ (80095d0 <__mdiff+0x120>)
 800950a:	f240 2145 	movw	r1, #581	@ 0x245
 800950e:	e7e3      	b.n	80094d8 <__mdiff+0x28>
 8009510:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009514:	6926      	ldr	r6, [r4, #16]
 8009516:	60c5      	str	r5, [r0, #12]
 8009518:	f109 0310 	add.w	r3, r9, #16
 800951c:	f109 0514 	add.w	r5, r9, #20
 8009520:	f104 0e14 	add.w	lr, r4, #20
 8009524:	f100 0b14 	add.w	fp, r0, #20
 8009528:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800952c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009530:	9301      	str	r3, [sp, #4]
 8009532:	46d9      	mov	r9, fp
 8009534:	f04f 0c00 	mov.w	ip, #0
 8009538:	9b01      	ldr	r3, [sp, #4]
 800953a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800953e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009542:	9301      	str	r3, [sp, #4]
 8009544:	fa1f f38a 	uxth.w	r3, sl
 8009548:	4619      	mov	r1, r3
 800954a:	b283      	uxth	r3, r0
 800954c:	1acb      	subs	r3, r1, r3
 800954e:	0c00      	lsrs	r0, r0, #16
 8009550:	4463      	add	r3, ip
 8009552:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009556:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800955a:	b29b      	uxth	r3, r3
 800955c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009560:	4576      	cmp	r6, lr
 8009562:	f849 3b04 	str.w	r3, [r9], #4
 8009566:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800956a:	d8e5      	bhi.n	8009538 <__mdiff+0x88>
 800956c:	1b33      	subs	r3, r6, r4
 800956e:	3b15      	subs	r3, #21
 8009570:	f023 0303 	bic.w	r3, r3, #3
 8009574:	3415      	adds	r4, #21
 8009576:	3304      	adds	r3, #4
 8009578:	42a6      	cmp	r6, r4
 800957a:	bf38      	it	cc
 800957c:	2304      	movcc	r3, #4
 800957e:	441d      	add	r5, r3
 8009580:	445b      	add	r3, fp
 8009582:	461e      	mov	r6, r3
 8009584:	462c      	mov	r4, r5
 8009586:	4544      	cmp	r4, r8
 8009588:	d30e      	bcc.n	80095a8 <__mdiff+0xf8>
 800958a:	f108 0103 	add.w	r1, r8, #3
 800958e:	1b49      	subs	r1, r1, r5
 8009590:	f021 0103 	bic.w	r1, r1, #3
 8009594:	3d03      	subs	r5, #3
 8009596:	45a8      	cmp	r8, r5
 8009598:	bf38      	it	cc
 800959a:	2100      	movcc	r1, #0
 800959c:	440b      	add	r3, r1
 800959e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80095a2:	b191      	cbz	r1, 80095ca <__mdiff+0x11a>
 80095a4:	6117      	str	r7, [r2, #16]
 80095a6:	e79d      	b.n	80094e4 <__mdiff+0x34>
 80095a8:	f854 1b04 	ldr.w	r1, [r4], #4
 80095ac:	46e6      	mov	lr, ip
 80095ae:	0c08      	lsrs	r0, r1, #16
 80095b0:	fa1c fc81 	uxtah	ip, ip, r1
 80095b4:	4471      	add	r1, lr
 80095b6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80095ba:	b289      	uxth	r1, r1
 80095bc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80095c0:	f846 1b04 	str.w	r1, [r6], #4
 80095c4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80095c8:	e7dd      	b.n	8009586 <__mdiff+0xd6>
 80095ca:	3f01      	subs	r7, #1
 80095cc:	e7e7      	b.n	800959e <__mdiff+0xee>
 80095ce:	bf00      	nop
 80095d0:	0800b7dd 	.word	0x0800b7dd
 80095d4:	0800b7ee 	.word	0x0800b7ee

080095d8 <__ulp>:
 80095d8:	b082      	sub	sp, #8
 80095da:	ed8d 0b00 	vstr	d0, [sp]
 80095de:	9a01      	ldr	r2, [sp, #4]
 80095e0:	4b0f      	ldr	r3, [pc, #60]	@ (8009620 <__ulp+0x48>)
 80095e2:	4013      	ands	r3, r2
 80095e4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	dc08      	bgt.n	80095fe <__ulp+0x26>
 80095ec:	425b      	negs	r3, r3
 80095ee:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80095f2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80095f6:	da04      	bge.n	8009602 <__ulp+0x2a>
 80095f8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80095fc:	4113      	asrs	r3, r2
 80095fe:	2200      	movs	r2, #0
 8009600:	e008      	b.n	8009614 <__ulp+0x3c>
 8009602:	f1a2 0314 	sub.w	r3, r2, #20
 8009606:	2b1e      	cmp	r3, #30
 8009608:	bfda      	itte	le
 800960a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800960e:	40da      	lsrle	r2, r3
 8009610:	2201      	movgt	r2, #1
 8009612:	2300      	movs	r3, #0
 8009614:	4619      	mov	r1, r3
 8009616:	4610      	mov	r0, r2
 8009618:	ec41 0b10 	vmov	d0, r0, r1
 800961c:	b002      	add	sp, #8
 800961e:	4770      	bx	lr
 8009620:	7ff00000 	.word	0x7ff00000

08009624 <__b2d>:
 8009624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009628:	6906      	ldr	r6, [r0, #16]
 800962a:	f100 0814 	add.w	r8, r0, #20
 800962e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009632:	1f37      	subs	r7, r6, #4
 8009634:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009638:	4610      	mov	r0, r2
 800963a:	f7ff fd4b 	bl	80090d4 <__hi0bits>
 800963e:	f1c0 0320 	rsb	r3, r0, #32
 8009642:	280a      	cmp	r0, #10
 8009644:	600b      	str	r3, [r1, #0]
 8009646:	491b      	ldr	r1, [pc, #108]	@ (80096b4 <__b2d+0x90>)
 8009648:	dc15      	bgt.n	8009676 <__b2d+0x52>
 800964a:	f1c0 0c0b 	rsb	ip, r0, #11
 800964e:	fa22 f30c 	lsr.w	r3, r2, ip
 8009652:	45b8      	cmp	r8, r7
 8009654:	ea43 0501 	orr.w	r5, r3, r1
 8009658:	bf34      	ite	cc
 800965a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800965e:	2300      	movcs	r3, #0
 8009660:	3015      	adds	r0, #21
 8009662:	fa02 f000 	lsl.w	r0, r2, r0
 8009666:	fa23 f30c 	lsr.w	r3, r3, ip
 800966a:	4303      	orrs	r3, r0
 800966c:	461c      	mov	r4, r3
 800966e:	ec45 4b10 	vmov	d0, r4, r5
 8009672:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009676:	45b8      	cmp	r8, r7
 8009678:	bf3a      	itte	cc
 800967a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800967e:	f1a6 0708 	subcc.w	r7, r6, #8
 8009682:	2300      	movcs	r3, #0
 8009684:	380b      	subs	r0, #11
 8009686:	d012      	beq.n	80096ae <__b2d+0x8a>
 8009688:	f1c0 0120 	rsb	r1, r0, #32
 800968c:	fa23 f401 	lsr.w	r4, r3, r1
 8009690:	4082      	lsls	r2, r0
 8009692:	4322      	orrs	r2, r4
 8009694:	4547      	cmp	r7, r8
 8009696:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800969a:	bf8c      	ite	hi
 800969c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80096a0:	2200      	movls	r2, #0
 80096a2:	4083      	lsls	r3, r0
 80096a4:	40ca      	lsrs	r2, r1
 80096a6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80096aa:	4313      	orrs	r3, r2
 80096ac:	e7de      	b.n	800966c <__b2d+0x48>
 80096ae:	ea42 0501 	orr.w	r5, r2, r1
 80096b2:	e7db      	b.n	800966c <__b2d+0x48>
 80096b4:	3ff00000 	.word	0x3ff00000

080096b8 <__d2b>:
 80096b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80096bc:	460f      	mov	r7, r1
 80096be:	2101      	movs	r1, #1
 80096c0:	ec59 8b10 	vmov	r8, r9, d0
 80096c4:	4616      	mov	r6, r2
 80096c6:	f7ff fc13 	bl	8008ef0 <_Balloc>
 80096ca:	4604      	mov	r4, r0
 80096cc:	b930      	cbnz	r0, 80096dc <__d2b+0x24>
 80096ce:	4602      	mov	r2, r0
 80096d0:	4b23      	ldr	r3, [pc, #140]	@ (8009760 <__d2b+0xa8>)
 80096d2:	4824      	ldr	r0, [pc, #144]	@ (8009764 <__d2b+0xac>)
 80096d4:	f240 310f 	movw	r1, #783	@ 0x30f
 80096d8:	f001 f996 	bl	800aa08 <__assert_func>
 80096dc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80096e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80096e4:	b10d      	cbz	r5, 80096ea <__d2b+0x32>
 80096e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80096ea:	9301      	str	r3, [sp, #4]
 80096ec:	f1b8 0300 	subs.w	r3, r8, #0
 80096f0:	d023      	beq.n	800973a <__d2b+0x82>
 80096f2:	4668      	mov	r0, sp
 80096f4:	9300      	str	r3, [sp, #0]
 80096f6:	f7ff fd0c 	bl	8009112 <__lo0bits>
 80096fa:	e9dd 1200 	ldrd	r1, r2, [sp]
 80096fe:	b1d0      	cbz	r0, 8009736 <__d2b+0x7e>
 8009700:	f1c0 0320 	rsb	r3, r0, #32
 8009704:	fa02 f303 	lsl.w	r3, r2, r3
 8009708:	430b      	orrs	r3, r1
 800970a:	40c2      	lsrs	r2, r0
 800970c:	6163      	str	r3, [r4, #20]
 800970e:	9201      	str	r2, [sp, #4]
 8009710:	9b01      	ldr	r3, [sp, #4]
 8009712:	61a3      	str	r3, [r4, #24]
 8009714:	2b00      	cmp	r3, #0
 8009716:	bf0c      	ite	eq
 8009718:	2201      	moveq	r2, #1
 800971a:	2202      	movne	r2, #2
 800971c:	6122      	str	r2, [r4, #16]
 800971e:	b1a5      	cbz	r5, 800974a <__d2b+0x92>
 8009720:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009724:	4405      	add	r5, r0
 8009726:	603d      	str	r5, [r7, #0]
 8009728:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800972c:	6030      	str	r0, [r6, #0]
 800972e:	4620      	mov	r0, r4
 8009730:	b003      	add	sp, #12
 8009732:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009736:	6161      	str	r1, [r4, #20]
 8009738:	e7ea      	b.n	8009710 <__d2b+0x58>
 800973a:	a801      	add	r0, sp, #4
 800973c:	f7ff fce9 	bl	8009112 <__lo0bits>
 8009740:	9b01      	ldr	r3, [sp, #4]
 8009742:	6163      	str	r3, [r4, #20]
 8009744:	3020      	adds	r0, #32
 8009746:	2201      	movs	r2, #1
 8009748:	e7e8      	b.n	800971c <__d2b+0x64>
 800974a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800974e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009752:	6038      	str	r0, [r7, #0]
 8009754:	6918      	ldr	r0, [r3, #16]
 8009756:	f7ff fcbd 	bl	80090d4 <__hi0bits>
 800975a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800975e:	e7e5      	b.n	800972c <__d2b+0x74>
 8009760:	0800b7dd 	.word	0x0800b7dd
 8009764:	0800b7ee 	.word	0x0800b7ee

08009768 <__ratio>:
 8009768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800976c:	b085      	sub	sp, #20
 800976e:	e9cd 1000 	strd	r1, r0, [sp]
 8009772:	a902      	add	r1, sp, #8
 8009774:	f7ff ff56 	bl	8009624 <__b2d>
 8009778:	9800      	ldr	r0, [sp, #0]
 800977a:	a903      	add	r1, sp, #12
 800977c:	ec55 4b10 	vmov	r4, r5, d0
 8009780:	f7ff ff50 	bl	8009624 <__b2d>
 8009784:	9b01      	ldr	r3, [sp, #4]
 8009786:	6919      	ldr	r1, [r3, #16]
 8009788:	9b00      	ldr	r3, [sp, #0]
 800978a:	691b      	ldr	r3, [r3, #16]
 800978c:	1ac9      	subs	r1, r1, r3
 800978e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009792:	1a9b      	subs	r3, r3, r2
 8009794:	ec5b ab10 	vmov	sl, fp, d0
 8009798:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800979c:	2b00      	cmp	r3, #0
 800979e:	bfce      	itee	gt
 80097a0:	462a      	movgt	r2, r5
 80097a2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80097a6:	465a      	movle	r2, fp
 80097a8:	462f      	mov	r7, r5
 80097aa:	46d9      	mov	r9, fp
 80097ac:	bfcc      	ite	gt
 80097ae:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80097b2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80097b6:	464b      	mov	r3, r9
 80097b8:	4652      	mov	r2, sl
 80097ba:	4620      	mov	r0, r4
 80097bc:	4639      	mov	r1, r7
 80097be:	f7f7 f865 	bl	800088c <__aeabi_ddiv>
 80097c2:	ec41 0b10 	vmov	d0, r0, r1
 80097c6:	b005      	add	sp, #20
 80097c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080097cc <__copybits>:
 80097cc:	3901      	subs	r1, #1
 80097ce:	b570      	push	{r4, r5, r6, lr}
 80097d0:	1149      	asrs	r1, r1, #5
 80097d2:	6914      	ldr	r4, [r2, #16]
 80097d4:	3101      	adds	r1, #1
 80097d6:	f102 0314 	add.w	r3, r2, #20
 80097da:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80097de:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80097e2:	1f05      	subs	r5, r0, #4
 80097e4:	42a3      	cmp	r3, r4
 80097e6:	d30c      	bcc.n	8009802 <__copybits+0x36>
 80097e8:	1aa3      	subs	r3, r4, r2
 80097ea:	3b11      	subs	r3, #17
 80097ec:	f023 0303 	bic.w	r3, r3, #3
 80097f0:	3211      	adds	r2, #17
 80097f2:	42a2      	cmp	r2, r4
 80097f4:	bf88      	it	hi
 80097f6:	2300      	movhi	r3, #0
 80097f8:	4418      	add	r0, r3
 80097fa:	2300      	movs	r3, #0
 80097fc:	4288      	cmp	r0, r1
 80097fe:	d305      	bcc.n	800980c <__copybits+0x40>
 8009800:	bd70      	pop	{r4, r5, r6, pc}
 8009802:	f853 6b04 	ldr.w	r6, [r3], #4
 8009806:	f845 6f04 	str.w	r6, [r5, #4]!
 800980a:	e7eb      	b.n	80097e4 <__copybits+0x18>
 800980c:	f840 3b04 	str.w	r3, [r0], #4
 8009810:	e7f4      	b.n	80097fc <__copybits+0x30>

08009812 <__any_on>:
 8009812:	f100 0214 	add.w	r2, r0, #20
 8009816:	6900      	ldr	r0, [r0, #16]
 8009818:	114b      	asrs	r3, r1, #5
 800981a:	4298      	cmp	r0, r3
 800981c:	b510      	push	{r4, lr}
 800981e:	db11      	blt.n	8009844 <__any_on+0x32>
 8009820:	dd0a      	ble.n	8009838 <__any_on+0x26>
 8009822:	f011 011f 	ands.w	r1, r1, #31
 8009826:	d007      	beq.n	8009838 <__any_on+0x26>
 8009828:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800982c:	fa24 f001 	lsr.w	r0, r4, r1
 8009830:	fa00 f101 	lsl.w	r1, r0, r1
 8009834:	428c      	cmp	r4, r1
 8009836:	d10b      	bne.n	8009850 <__any_on+0x3e>
 8009838:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800983c:	4293      	cmp	r3, r2
 800983e:	d803      	bhi.n	8009848 <__any_on+0x36>
 8009840:	2000      	movs	r0, #0
 8009842:	bd10      	pop	{r4, pc}
 8009844:	4603      	mov	r3, r0
 8009846:	e7f7      	b.n	8009838 <__any_on+0x26>
 8009848:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800984c:	2900      	cmp	r1, #0
 800984e:	d0f5      	beq.n	800983c <__any_on+0x2a>
 8009850:	2001      	movs	r0, #1
 8009852:	e7f6      	b.n	8009842 <__any_on+0x30>

08009854 <sulp>:
 8009854:	b570      	push	{r4, r5, r6, lr}
 8009856:	4604      	mov	r4, r0
 8009858:	460d      	mov	r5, r1
 800985a:	ec45 4b10 	vmov	d0, r4, r5
 800985e:	4616      	mov	r6, r2
 8009860:	f7ff feba 	bl	80095d8 <__ulp>
 8009864:	ec51 0b10 	vmov	r0, r1, d0
 8009868:	b17e      	cbz	r6, 800988a <sulp+0x36>
 800986a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800986e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009872:	2b00      	cmp	r3, #0
 8009874:	dd09      	ble.n	800988a <sulp+0x36>
 8009876:	051b      	lsls	r3, r3, #20
 8009878:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800987c:	2400      	movs	r4, #0
 800987e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009882:	4622      	mov	r2, r4
 8009884:	462b      	mov	r3, r5
 8009886:	f7f6 fed7 	bl	8000638 <__aeabi_dmul>
 800988a:	ec41 0b10 	vmov	d0, r0, r1
 800988e:	bd70      	pop	{r4, r5, r6, pc}

08009890 <_strtod_l>:
 8009890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009894:	b09f      	sub	sp, #124	@ 0x7c
 8009896:	460c      	mov	r4, r1
 8009898:	9217      	str	r2, [sp, #92]	@ 0x5c
 800989a:	2200      	movs	r2, #0
 800989c:	921a      	str	r2, [sp, #104]	@ 0x68
 800989e:	9005      	str	r0, [sp, #20]
 80098a0:	f04f 0a00 	mov.w	sl, #0
 80098a4:	f04f 0b00 	mov.w	fp, #0
 80098a8:	460a      	mov	r2, r1
 80098aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80098ac:	7811      	ldrb	r1, [r2, #0]
 80098ae:	292b      	cmp	r1, #43	@ 0x2b
 80098b0:	d04a      	beq.n	8009948 <_strtod_l+0xb8>
 80098b2:	d838      	bhi.n	8009926 <_strtod_l+0x96>
 80098b4:	290d      	cmp	r1, #13
 80098b6:	d832      	bhi.n	800991e <_strtod_l+0x8e>
 80098b8:	2908      	cmp	r1, #8
 80098ba:	d832      	bhi.n	8009922 <_strtod_l+0x92>
 80098bc:	2900      	cmp	r1, #0
 80098be:	d03b      	beq.n	8009938 <_strtod_l+0xa8>
 80098c0:	2200      	movs	r2, #0
 80098c2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80098c4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80098c6:	782a      	ldrb	r2, [r5, #0]
 80098c8:	2a30      	cmp	r2, #48	@ 0x30
 80098ca:	f040 80b3 	bne.w	8009a34 <_strtod_l+0x1a4>
 80098ce:	786a      	ldrb	r2, [r5, #1]
 80098d0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80098d4:	2a58      	cmp	r2, #88	@ 0x58
 80098d6:	d16e      	bne.n	80099b6 <_strtod_l+0x126>
 80098d8:	9302      	str	r3, [sp, #8]
 80098da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80098dc:	9301      	str	r3, [sp, #4]
 80098de:	ab1a      	add	r3, sp, #104	@ 0x68
 80098e0:	9300      	str	r3, [sp, #0]
 80098e2:	4a8e      	ldr	r2, [pc, #568]	@ (8009b1c <_strtod_l+0x28c>)
 80098e4:	9805      	ldr	r0, [sp, #20]
 80098e6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80098e8:	a919      	add	r1, sp, #100	@ 0x64
 80098ea:	f001 f927 	bl	800ab3c <__gethex>
 80098ee:	f010 060f 	ands.w	r6, r0, #15
 80098f2:	4604      	mov	r4, r0
 80098f4:	d005      	beq.n	8009902 <_strtod_l+0x72>
 80098f6:	2e06      	cmp	r6, #6
 80098f8:	d128      	bne.n	800994c <_strtod_l+0xbc>
 80098fa:	3501      	adds	r5, #1
 80098fc:	2300      	movs	r3, #0
 80098fe:	9519      	str	r5, [sp, #100]	@ 0x64
 8009900:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009902:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009904:	2b00      	cmp	r3, #0
 8009906:	f040 858e 	bne.w	800a426 <_strtod_l+0xb96>
 800990a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800990c:	b1cb      	cbz	r3, 8009942 <_strtod_l+0xb2>
 800990e:	4652      	mov	r2, sl
 8009910:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009914:	ec43 2b10 	vmov	d0, r2, r3
 8009918:	b01f      	add	sp, #124	@ 0x7c
 800991a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800991e:	2920      	cmp	r1, #32
 8009920:	d1ce      	bne.n	80098c0 <_strtod_l+0x30>
 8009922:	3201      	adds	r2, #1
 8009924:	e7c1      	b.n	80098aa <_strtod_l+0x1a>
 8009926:	292d      	cmp	r1, #45	@ 0x2d
 8009928:	d1ca      	bne.n	80098c0 <_strtod_l+0x30>
 800992a:	2101      	movs	r1, #1
 800992c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800992e:	1c51      	adds	r1, r2, #1
 8009930:	9119      	str	r1, [sp, #100]	@ 0x64
 8009932:	7852      	ldrb	r2, [r2, #1]
 8009934:	2a00      	cmp	r2, #0
 8009936:	d1c5      	bne.n	80098c4 <_strtod_l+0x34>
 8009938:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800993a:	9419      	str	r4, [sp, #100]	@ 0x64
 800993c:	2b00      	cmp	r3, #0
 800993e:	f040 8570 	bne.w	800a422 <_strtod_l+0xb92>
 8009942:	4652      	mov	r2, sl
 8009944:	465b      	mov	r3, fp
 8009946:	e7e5      	b.n	8009914 <_strtod_l+0x84>
 8009948:	2100      	movs	r1, #0
 800994a:	e7ef      	b.n	800992c <_strtod_l+0x9c>
 800994c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800994e:	b13a      	cbz	r2, 8009960 <_strtod_l+0xd0>
 8009950:	2135      	movs	r1, #53	@ 0x35
 8009952:	a81c      	add	r0, sp, #112	@ 0x70
 8009954:	f7ff ff3a 	bl	80097cc <__copybits>
 8009958:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800995a:	9805      	ldr	r0, [sp, #20]
 800995c:	f7ff fb08 	bl	8008f70 <_Bfree>
 8009960:	3e01      	subs	r6, #1
 8009962:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009964:	2e04      	cmp	r6, #4
 8009966:	d806      	bhi.n	8009976 <_strtod_l+0xe6>
 8009968:	e8df f006 	tbb	[pc, r6]
 800996c:	201d0314 	.word	0x201d0314
 8009970:	14          	.byte	0x14
 8009971:	00          	.byte	0x00
 8009972:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009976:	05e1      	lsls	r1, r4, #23
 8009978:	bf48      	it	mi
 800997a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800997e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009982:	0d1b      	lsrs	r3, r3, #20
 8009984:	051b      	lsls	r3, r3, #20
 8009986:	2b00      	cmp	r3, #0
 8009988:	d1bb      	bne.n	8009902 <_strtod_l+0x72>
 800998a:	f7fe fb31 	bl	8007ff0 <__errno>
 800998e:	2322      	movs	r3, #34	@ 0x22
 8009990:	6003      	str	r3, [r0, #0]
 8009992:	e7b6      	b.n	8009902 <_strtod_l+0x72>
 8009994:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009998:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800999c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80099a0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80099a4:	e7e7      	b.n	8009976 <_strtod_l+0xe6>
 80099a6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009b24 <_strtod_l+0x294>
 80099aa:	e7e4      	b.n	8009976 <_strtod_l+0xe6>
 80099ac:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80099b0:	f04f 3aff 	mov.w	sl, #4294967295
 80099b4:	e7df      	b.n	8009976 <_strtod_l+0xe6>
 80099b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099b8:	1c5a      	adds	r2, r3, #1
 80099ba:	9219      	str	r2, [sp, #100]	@ 0x64
 80099bc:	785b      	ldrb	r3, [r3, #1]
 80099be:	2b30      	cmp	r3, #48	@ 0x30
 80099c0:	d0f9      	beq.n	80099b6 <_strtod_l+0x126>
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d09d      	beq.n	8009902 <_strtod_l+0x72>
 80099c6:	2301      	movs	r3, #1
 80099c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80099ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099cc:	930c      	str	r3, [sp, #48]	@ 0x30
 80099ce:	2300      	movs	r3, #0
 80099d0:	9308      	str	r3, [sp, #32]
 80099d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80099d4:	461f      	mov	r7, r3
 80099d6:	220a      	movs	r2, #10
 80099d8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80099da:	7805      	ldrb	r5, [r0, #0]
 80099dc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80099e0:	b2d9      	uxtb	r1, r3
 80099e2:	2909      	cmp	r1, #9
 80099e4:	d928      	bls.n	8009a38 <_strtod_l+0x1a8>
 80099e6:	494e      	ldr	r1, [pc, #312]	@ (8009b20 <_strtod_l+0x290>)
 80099e8:	2201      	movs	r2, #1
 80099ea:	f000 ffd5 	bl	800a998 <strncmp>
 80099ee:	2800      	cmp	r0, #0
 80099f0:	d032      	beq.n	8009a58 <_strtod_l+0x1c8>
 80099f2:	2000      	movs	r0, #0
 80099f4:	462a      	mov	r2, r5
 80099f6:	4681      	mov	r9, r0
 80099f8:	463d      	mov	r5, r7
 80099fa:	4603      	mov	r3, r0
 80099fc:	2a65      	cmp	r2, #101	@ 0x65
 80099fe:	d001      	beq.n	8009a04 <_strtod_l+0x174>
 8009a00:	2a45      	cmp	r2, #69	@ 0x45
 8009a02:	d114      	bne.n	8009a2e <_strtod_l+0x19e>
 8009a04:	b91d      	cbnz	r5, 8009a0e <_strtod_l+0x17e>
 8009a06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a08:	4302      	orrs	r2, r0
 8009a0a:	d095      	beq.n	8009938 <_strtod_l+0xa8>
 8009a0c:	2500      	movs	r5, #0
 8009a0e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009a10:	1c62      	adds	r2, r4, #1
 8009a12:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a14:	7862      	ldrb	r2, [r4, #1]
 8009a16:	2a2b      	cmp	r2, #43	@ 0x2b
 8009a18:	d077      	beq.n	8009b0a <_strtod_l+0x27a>
 8009a1a:	2a2d      	cmp	r2, #45	@ 0x2d
 8009a1c:	d07b      	beq.n	8009b16 <_strtod_l+0x286>
 8009a1e:	f04f 0c00 	mov.w	ip, #0
 8009a22:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009a26:	2909      	cmp	r1, #9
 8009a28:	f240 8082 	bls.w	8009b30 <_strtod_l+0x2a0>
 8009a2c:	9419      	str	r4, [sp, #100]	@ 0x64
 8009a2e:	f04f 0800 	mov.w	r8, #0
 8009a32:	e0a2      	b.n	8009b7a <_strtod_l+0x2ea>
 8009a34:	2300      	movs	r3, #0
 8009a36:	e7c7      	b.n	80099c8 <_strtod_l+0x138>
 8009a38:	2f08      	cmp	r7, #8
 8009a3a:	bfd5      	itete	le
 8009a3c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8009a3e:	9908      	ldrgt	r1, [sp, #32]
 8009a40:	fb02 3301 	mlale	r3, r2, r1, r3
 8009a44:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009a48:	f100 0001 	add.w	r0, r0, #1
 8009a4c:	bfd4      	ite	le
 8009a4e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009a50:	9308      	strgt	r3, [sp, #32]
 8009a52:	3701      	adds	r7, #1
 8009a54:	9019      	str	r0, [sp, #100]	@ 0x64
 8009a56:	e7bf      	b.n	80099d8 <_strtod_l+0x148>
 8009a58:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a5a:	1c5a      	adds	r2, r3, #1
 8009a5c:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a5e:	785a      	ldrb	r2, [r3, #1]
 8009a60:	b37f      	cbz	r7, 8009ac2 <_strtod_l+0x232>
 8009a62:	4681      	mov	r9, r0
 8009a64:	463d      	mov	r5, r7
 8009a66:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009a6a:	2b09      	cmp	r3, #9
 8009a6c:	d912      	bls.n	8009a94 <_strtod_l+0x204>
 8009a6e:	2301      	movs	r3, #1
 8009a70:	e7c4      	b.n	80099fc <_strtod_l+0x16c>
 8009a72:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a74:	1c5a      	adds	r2, r3, #1
 8009a76:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a78:	785a      	ldrb	r2, [r3, #1]
 8009a7a:	3001      	adds	r0, #1
 8009a7c:	2a30      	cmp	r2, #48	@ 0x30
 8009a7e:	d0f8      	beq.n	8009a72 <_strtod_l+0x1e2>
 8009a80:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009a84:	2b08      	cmp	r3, #8
 8009a86:	f200 84d3 	bhi.w	800a430 <_strtod_l+0xba0>
 8009a8a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a8c:	930c      	str	r3, [sp, #48]	@ 0x30
 8009a8e:	4681      	mov	r9, r0
 8009a90:	2000      	movs	r0, #0
 8009a92:	4605      	mov	r5, r0
 8009a94:	3a30      	subs	r2, #48	@ 0x30
 8009a96:	f100 0301 	add.w	r3, r0, #1
 8009a9a:	d02a      	beq.n	8009af2 <_strtod_l+0x262>
 8009a9c:	4499      	add	r9, r3
 8009a9e:	eb00 0c05 	add.w	ip, r0, r5
 8009aa2:	462b      	mov	r3, r5
 8009aa4:	210a      	movs	r1, #10
 8009aa6:	4563      	cmp	r3, ip
 8009aa8:	d10d      	bne.n	8009ac6 <_strtod_l+0x236>
 8009aaa:	1c69      	adds	r1, r5, #1
 8009aac:	4401      	add	r1, r0
 8009aae:	4428      	add	r0, r5
 8009ab0:	2808      	cmp	r0, #8
 8009ab2:	dc16      	bgt.n	8009ae2 <_strtod_l+0x252>
 8009ab4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009ab6:	230a      	movs	r3, #10
 8009ab8:	fb03 2300 	mla	r3, r3, r0, r2
 8009abc:	930a      	str	r3, [sp, #40]	@ 0x28
 8009abe:	2300      	movs	r3, #0
 8009ac0:	e018      	b.n	8009af4 <_strtod_l+0x264>
 8009ac2:	4638      	mov	r0, r7
 8009ac4:	e7da      	b.n	8009a7c <_strtod_l+0x1ec>
 8009ac6:	2b08      	cmp	r3, #8
 8009ac8:	f103 0301 	add.w	r3, r3, #1
 8009acc:	dc03      	bgt.n	8009ad6 <_strtod_l+0x246>
 8009ace:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009ad0:	434e      	muls	r6, r1
 8009ad2:	960a      	str	r6, [sp, #40]	@ 0x28
 8009ad4:	e7e7      	b.n	8009aa6 <_strtod_l+0x216>
 8009ad6:	2b10      	cmp	r3, #16
 8009ad8:	bfde      	ittt	le
 8009ada:	9e08      	ldrle	r6, [sp, #32]
 8009adc:	434e      	mulle	r6, r1
 8009ade:	9608      	strle	r6, [sp, #32]
 8009ae0:	e7e1      	b.n	8009aa6 <_strtod_l+0x216>
 8009ae2:	280f      	cmp	r0, #15
 8009ae4:	dceb      	bgt.n	8009abe <_strtod_l+0x22e>
 8009ae6:	9808      	ldr	r0, [sp, #32]
 8009ae8:	230a      	movs	r3, #10
 8009aea:	fb03 2300 	mla	r3, r3, r0, r2
 8009aee:	9308      	str	r3, [sp, #32]
 8009af0:	e7e5      	b.n	8009abe <_strtod_l+0x22e>
 8009af2:	4629      	mov	r1, r5
 8009af4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009af6:	1c50      	adds	r0, r2, #1
 8009af8:	9019      	str	r0, [sp, #100]	@ 0x64
 8009afa:	7852      	ldrb	r2, [r2, #1]
 8009afc:	4618      	mov	r0, r3
 8009afe:	460d      	mov	r5, r1
 8009b00:	e7b1      	b.n	8009a66 <_strtod_l+0x1d6>
 8009b02:	f04f 0900 	mov.w	r9, #0
 8009b06:	2301      	movs	r3, #1
 8009b08:	e77d      	b.n	8009a06 <_strtod_l+0x176>
 8009b0a:	f04f 0c00 	mov.w	ip, #0
 8009b0e:	1ca2      	adds	r2, r4, #2
 8009b10:	9219      	str	r2, [sp, #100]	@ 0x64
 8009b12:	78a2      	ldrb	r2, [r4, #2]
 8009b14:	e785      	b.n	8009a22 <_strtod_l+0x192>
 8009b16:	f04f 0c01 	mov.w	ip, #1
 8009b1a:	e7f8      	b.n	8009b0e <_strtod_l+0x27e>
 8009b1c:	0800b960 	.word	0x0800b960
 8009b20:	0800b948 	.word	0x0800b948
 8009b24:	7ff00000 	.word	0x7ff00000
 8009b28:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009b2a:	1c51      	adds	r1, r2, #1
 8009b2c:	9119      	str	r1, [sp, #100]	@ 0x64
 8009b2e:	7852      	ldrb	r2, [r2, #1]
 8009b30:	2a30      	cmp	r2, #48	@ 0x30
 8009b32:	d0f9      	beq.n	8009b28 <_strtod_l+0x298>
 8009b34:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009b38:	2908      	cmp	r1, #8
 8009b3a:	f63f af78 	bhi.w	8009a2e <_strtod_l+0x19e>
 8009b3e:	3a30      	subs	r2, #48	@ 0x30
 8009b40:	920e      	str	r2, [sp, #56]	@ 0x38
 8009b42:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009b44:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009b46:	f04f 080a 	mov.w	r8, #10
 8009b4a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009b4c:	1c56      	adds	r6, r2, #1
 8009b4e:	9619      	str	r6, [sp, #100]	@ 0x64
 8009b50:	7852      	ldrb	r2, [r2, #1]
 8009b52:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009b56:	f1be 0f09 	cmp.w	lr, #9
 8009b5a:	d939      	bls.n	8009bd0 <_strtod_l+0x340>
 8009b5c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009b5e:	1a76      	subs	r6, r6, r1
 8009b60:	2e08      	cmp	r6, #8
 8009b62:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009b66:	dc03      	bgt.n	8009b70 <_strtod_l+0x2e0>
 8009b68:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009b6a:	4588      	cmp	r8, r1
 8009b6c:	bfa8      	it	ge
 8009b6e:	4688      	movge	r8, r1
 8009b70:	f1bc 0f00 	cmp.w	ip, #0
 8009b74:	d001      	beq.n	8009b7a <_strtod_l+0x2ea>
 8009b76:	f1c8 0800 	rsb	r8, r8, #0
 8009b7a:	2d00      	cmp	r5, #0
 8009b7c:	d14e      	bne.n	8009c1c <_strtod_l+0x38c>
 8009b7e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b80:	4308      	orrs	r0, r1
 8009b82:	f47f aebe 	bne.w	8009902 <_strtod_l+0x72>
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	f47f aed6 	bne.w	8009938 <_strtod_l+0xa8>
 8009b8c:	2a69      	cmp	r2, #105	@ 0x69
 8009b8e:	d028      	beq.n	8009be2 <_strtod_l+0x352>
 8009b90:	dc25      	bgt.n	8009bde <_strtod_l+0x34e>
 8009b92:	2a49      	cmp	r2, #73	@ 0x49
 8009b94:	d025      	beq.n	8009be2 <_strtod_l+0x352>
 8009b96:	2a4e      	cmp	r2, #78	@ 0x4e
 8009b98:	f47f aece 	bne.w	8009938 <_strtod_l+0xa8>
 8009b9c:	499b      	ldr	r1, [pc, #620]	@ (8009e0c <_strtod_l+0x57c>)
 8009b9e:	a819      	add	r0, sp, #100	@ 0x64
 8009ba0:	f001 f9ee 	bl	800af80 <__match>
 8009ba4:	2800      	cmp	r0, #0
 8009ba6:	f43f aec7 	beq.w	8009938 <_strtod_l+0xa8>
 8009baa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009bac:	781b      	ldrb	r3, [r3, #0]
 8009bae:	2b28      	cmp	r3, #40	@ 0x28
 8009bb0:	d12e      	bne.n	8009c10 <_strtod_l+0x380>
 8009bb2:	4997      	ldr	r1, [pc, #604]	@ (8009e10 <_strtod_l+0x580>)
 8009bb4:	aa1c      	add	r2, sp, #112	@ 0x70
 8009bb6:	a819      	add	r0, sp, #100	@ 0x64
 8009bb8:	f001 f9f6 	bl	800afa8 <__hexnan>
 8009bbc:	2805      	cmp	r0, #5
 8009bbe:	d127      	bne.n	8009c10 <_strtod_l+0x380>
 8009bc0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009bc2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009bc6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009bca:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009bce:	e698      	b.n	8009902 <_strtod_l+0x72>
 8009bd0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009bd2:	fb08 2101 	mla	r1, r8, r1, r2
 8009bd6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009bda:	920e      	str	r2, [sp, #56]	@ 0x38
 8009bdc:	e7b5      	b.n	8009b4a <_strtod_l+0x2ba>
 8009bde:	2a6e      	cmp	r2, #110	@ 0x6e
 8009be0:	e7da      	b.n	8009b98 <_strtod_l+0x308>
 8009be2:	498c      	ldr	r1, [pc, #560]	@ (8009e14 <_strtod_l+0x584>)
 8009be4:	a819      	add	r0, sp, #100	@ 0x64
 8009be6:	f001 f9cb 	bl	800af80 <__match>
 8009bea:	2800      	cmp	r0, #0
 8009bec:	f43f aea4 	beq.w	8009938 <_strtod_l+0xa8>
 8009bf0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009bf2:	4989      	ldr	r1, [pc, #548]	@ (8009e18 <_strtod_l+0x588>)
 8009bf4:	3b01      	subs	r3, #1
 8009bf6:	a819      	add	r0, sp, #100	@ 0x64
 8009bf8:	9319      	str	r3, [sp, #100]	@ 0x64
 8009bfa:	f001 f9c1 	bl	800af80 <__match>
 8009bfe:	b910      	cbnz	r0, 8009c06 <_strtod_l+0x376>
 8009c00:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009c02:	3301      	adds	r3, #1
 8009c04:	9319      	str	r3, [sp, #100]	@ 0x64
 8009c06:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009e28 <_strtod_l+0x598>
 8009c0a:	f04f 0a00 	mov.w	sl, #0
 8009c0e:	e678      	b.n	8009902 <_strtod_l+0x72>
 8009c10:	4882      	ldr	r0, [pc, #520]	@ (8009e1c <_strtod_l+0x58c>)
 8009c12:	f000 fef1 	bl	800a9f8 <nan>
 8009c16:	ec5b ab10 	vmov	sl, fp, d0
 8009c1a:	e672      	b.n	8009902 <_strtod_l+0x72>
 8009c1c:	eba8 0309 	sub.w	r3, r8, r9
 8009c20:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009c22:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c24:	2f00      	cmp	r7, #0
 8009c26:	bf08      	it	eq
 8009c28:	462f      	moveq	r7, r5
 8009c2a:	2d10      	cmp	r5, #16
 8009c2c:	462c      	mov	r4, r5
 8009c2e:	bfa8      	it	ge
 8009c30:	2410      	movge	r4, #16
 8009c32:	f7f6 fc87 	bl	8000544 <__aeabi_ui2d>
 8009c36:	2d09      	cmp	r5, #9
 8009c38:	4682      	mov	sl, r0
 8009c3a:	468b      	mov	fp, r1
 8009c3c:	dc13      	bgt.n	8009c66 <_strtod_l+0x3d6>
 8009c3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	f43f ae5e 	beq.w	8009902 <_strtod_l+0x72>
 8009c46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c48:	dd78      	ble.n	8009d3c <_strtod_l+0x4ac>
 8009c4a:	2b16      	cmp	r3, #22
 8009c4c:	dc5f      	bgt.n	8009d0e <_strtod_l+0x47e>
 8009c4e:	4974      	ldr	r1, [pc, #464]	@ (8009e20 <_strtod_l+0x590>)
 8009c50:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009c54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c58:	4652      	mov	r2, sl
 8009c5a:	465b      	mov	r3, fp
 8009c5c:	f7f6 fcec 	bl	8000638 <__aeabi_dmul>
 8009c60:	4682      	mov	sl, r0
 8009c62:	468b      	mov	fp, r1
 8009c64:	e64d      	b.n	8009902 <_strtod_l+0x72>
 8009c66:	4b6e      	ldr	r3, [pc, #440]	@ (8009e20 <_strtod_l+0x590>)
 8009c68:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009c6c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009c70:	f7f6 fce2 	bl	8000638 <__aeabi_dmul>
 8009c74:	4682      	mov	sl, r0
 8009c76:	9808      	ldr	r0, [sp, #32]
 8009c78:	468b      	mov	fp, r1
 8009c7a:	f7f6 fc63 	bl	8000544 <__aeabi_ui2d>
 8009c7e:	4602      	mov	r2, r0
 8009c80:	460b      	mov	r3, r1
 8009c82:	4650      	mov	r0, sl
 8009c84:	4659      	mov	r1, fp
 8009c86:	f7f6 fb21 	bl	80002cc <__adddf3>
 8009c8a:	2d0f      	cmp	r5, #15
 8009c8c:	4682      	mov	sl, r0
 8009c8e:	468b      	mov	fp, r1
 8009c90:	ddd5      	ble.n	8009c3e <_strtod_l+0x3ae>
 8009c92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c94:	1b2c      	subs	r4, r5, r4
 8009c96:	441c      	add	r4, r3
 8009c98:	2c00      	cmp	r4, #0
 8009c9a:	f340 8096 	ble.w	8009dca <_strtod_l+0x53a>
 8009c9e:	f014 030f 	ands.w	r3, r4, #15
 8009ca2:	d00a      	beq.n	8009cba <_strtod_l+0x42a>
 8009ca4:	495e      	ldr	r1, [pc, #376]	@ (8009e20 <_strtod_l+0x590>)
 8009ca6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009caa:	4652      	mov	r2, sl
 8009cac:	465b      	mov	r3, fp
 8009cae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cb2:	f7f6 fcc1 	bl	8000638 <__aeabi_dmul>
 8009cb6:	4682      	mov	sl, r0
 8009cb8:	468b      	mov	fp, r1
 8009cba:	f034 040f 	bics.w	r4, r4, #15
 8009cbe:	d073      	beq.n	8009da8 <_strtod_l+0x518>
 8009cc0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009cc4:	dd48      	ble.n	8009d58 <_strtod_l+0x4c8>
 8009cc6:	2400      	movs	r4, #0
 8009cc8:	46a0      	mov	r8, r4
 8009cca:	940a      	str	r4, [sp, #40]	@ 0x28
 8009ccc:	46a1      	mov	r9, r4
 8009cce:	9a05      	ldr	r2, [sp, #20]
 8009cd0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009e28 <_strtod_l+0x598>
 8009cd4:	2322      	movs	r3, #34	@ 0x22
 8009cd6:	6013      	str	r3, [r2, #0]
 8009cd8:	f04f 0a00 	mov.w	sl, #0
 8009cdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	f43f ae0f 	beq.w	8009902 <_strtod_l+0x72>
 8009ce4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ce6:	9805      	ldr	r0, [sp, #20]
 8009ce8:	f7ff f942 	bl	8008f70 <_Bfree>
 8009cec:	9805      	ldr	r0, [sp, #20]
 8009cee:	4649      	mov	r1, r9
 8009cf0:	f7ff f93e 	bl	8008f70 <_Bfree>
 8009cf4:	9805      	ldr	r0, [sp, #20]
 8009cf6:	4641      	mov	r1, r8
 8009cf8:	f7ff f93a 	bl	8008f70 <_Bfree>
 8009cfc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009cfe:	9805      	ldr	r0, [sp, #20]
 8009d00:	f7ff f936 	bl	8008f70 <_Bfree>
 8009d04:	9805      	ldr	r0, [sp, #20]
 8009d06:	4621      	mov	r1, r4
 8009d08:	f7ff f932 	bl	8008f70 <_Bfree>
 8009d0c:	e5f9      	b.n	8009902 <_strtod_l+0x72>
 8009d0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d10:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009d14:	4293      	cmp	r3, r2
 8009d16:	dbbc      	blt.n	8009c92 <_strtod_l+0x402>
 8009d18:	4c41      	ldr	r4, [pc, #260]	@ (8009e20 <_strtod_l+0x590>)
 8009d1a:	f1c5 050f 	rsb	r5, r5, #15
 8009d1e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009d22:	4652      	mov	r2, sl
 8009d24:	465b      	mov	r3, fp
 8009d26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d2a:	f7f6 fc85 	bl	8000638 <__aeabi_dmul>
 8009d2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d30:	1b5d      	subs	r5, r3, r5
 8009d32:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009d36:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009d3a:	e78f      	b.n	8009c5c <_strtod_l+0x3cc>
 8009d3c:	3316      	adds	r3, #22
 8009d3e:	dba8      	blt.n	8009c92 <_strtod_l+0x402>
 8009d40:	4b37      	ldr	r3, [pc, #220]	@ (8009e20 <_strtod_l+0x590>)
 8009d42:	eba9 0808 	sub.w	r8, r9, r8
 8009d46:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009d4a:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009d4e:	4650      	mov	r0, sl
 8009d50:	4659      	mov	r1, fp
 8009d52:	f7f6 fd9b 	bl	800088c <__aeabi_ddiv>
 8009d56:	e783      	b.n	8009c60 <_strtod_l+0x3d0>
 8009d58:	4b32      	ldr	r3, [pc, #200]	@ (8009e24 <_strtod_l+0x594>)
 8009d5a:	9308      	str	r3, [sp, #32]
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	1124      	asrs	r4, r4, #4
 8009d60:	4650      	mov	r0, sl
 8009d62:	4659      	mov	r1, fp
 8009d64:	461e      	mov	r6, r3
 8009d66:	2c01      	cmp	r4, #1
 8009d68:	dc21      	bgt.n	8009dae <_strtod_l+0x51e>
 8009d6a:	b10b      	cbz	r3, 8009d70 <_strtod_l+0x4e0>
 8009d6c:	4682      	mov	sl, r0
 8009d6e:	468b      	mov	fp, r1
 8009d70:	492c      	ldr	r1, [pc, #176]	@ (8009e24 <_strtod_l+0x594>)
 8009d72:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009d76:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009d7a:	4652      	mov	r2, sl
 8009d7c:	465b      	mov	r3, fp
 8009d7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d82:	f7f6 fc59 	bl	8000638 <__aeabi_dmul>
 8009d86:	4b28      	ldr	r3, [pc, #160]	@ (8009e28 <_strtod_l+0x598>)
 8009d88:	460a      	mov	r2, r1
 8009d8a:	400b      	ands	r3, r1
 8009d8c:	4927      	ldr	r1, [pc, #156]	@ (8009e2c <_strtod_l+0x59c>)
 8009d8e:	428b      	cmp	r3, r1
 8009d90:	4682      	mov	sl, r0
 8009d92:	d898      	bhi.n	8009cc6 <_strtod_l+0x436>
 8009d94:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009d98:	428b      	cmp	r3, r1
 8009d9a:	bf86      	itte	hi
 8009d9c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009e30 <_strtod_l+0x5a0>
 8009da0:	f04f 3aff 	movhi.w	sl, #4294967295
 8009da4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009da8:	2300      	movs	r3, #0
 8009daa:	9308      	str	r3, [sp, #32]
 8009dac:	e07a      	b.n	8009ea4 <_strtod_l+0x614>
 8009dae:	07e2      	lsls	r2, r4, #31
 8009db0:	d505      	bpl.n	8009dbe <_strtod_l+0x52e>
 8009db2:	9b08      	ldr	r3, [sp, #32]
 8009db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009db8:	f7f6 fc3e 	bl	8000638 <__aeabi_dmul>
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	9a08      	ldr	r2, [sp, #32]
 8009dc0:	3208      	adds	r2, #8
 8009dc2:	3601      	adds	r6, #1
 8009dc4:	1064      	asrs	r4, r4, #1
 8009dc6:	9208      	str	r2, [sp, #32]
 8009dc8:	e7cd      	b.n	8009d66 <_strtod_l+0x4d6>
 8009dca:	d0ed      	beq.n	8009da8 <_strtod_l+0x518>
 8009dcc:	4264      	negs	r4, r4
 8009dce:	f014 020f 	ands.w	r2, r4, #15
 8009dd2:	d00a      	beq.n	8009dea <_strtod_l+0x55a>
 8009dd4:	4b12      	ldr	r3, [pc, #72]	@ (8009e20 <_strtod_l+0x590>)
 8009dd6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009dda:	4650      	mov	r0, sl
 8009ddc:	4659      	mov	r1, fp
 8009dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009de2:	f7f6 fd53 	bl	800088c <__aeabi_ddiv>
 8009de6:	4682      	mov	sl, r0
 8009de8:	468b      	mov	fp, r1
 8009dea:	1124      	asrs	r4, r4, #4
 8009dec:	d0dc      	beq.n	8009da8 <_strtod_l+0x518>
 8009dee:	2c1f      	cmp	r4, #31
 8009df0:	dd20      	ble.n	8009e34 <_strtod_l+0x5a4>
 8009df2:	2400      	movs	r4, #0
 8009df4:	46a0      	mov	r8, r4
 8009df6:	940a      	str	r4, [sp, #40]	@ 0x28
 8009df8:	46a1      	mov	r9, r4
 8009dfa:	9a05      	ldr	r2, [sp, #20]
 8009dfc:	2322      	movs	r3, #34	@ 0x22
 8009dfe:	f04f 0a00 	mov.w	sl, #0
 8009e02:	f04f 0b00 	mov.w	fp, #0
 8009e06:	6013      	str	r3, [r2, #0]
 8009e08:	e768      	b.n	8009cdc <_strtod_l+0x44c>
 8009e0a:	bf00      	nop
 8009e0c:	0800b735 	.word	0x0800b735
 8009e10:	0800b94c 	.word	0x0800b94c
 8009e14:	0800b72d 	.word	0x0800b72d
 8009e18:	0800b764 	.word	0x0800b764
 8009e1c:	0800baf5 	.word	0x0800baf5
 8009e20:	0800b880 	.word	0x0800b880
 8009e24:	0800b858 	.word	0x0800b858
 8009e28:	7ff00000 	.word	0x7ff00000
 8009e2c:	7ca00000 	.word	0x7ca00000
 8009e30:	7fefffff 	.word	0x7fefffff
 8009e34:	f014 0310 	ands.w	r3, r4, #16
 8009e38:	bf18      	it	ne
 8009e3a:	236a      	movne	r3, #106	@ 0x6a
 8009e3c:	4ea9      	ldr	r6, [pc, #676]	@ (800a0e4 <_strtod_l+0x854>)
 8009e3e:	9308      	str	r3, [sp, #32]
 8009e40:	4650      	mov	r0, sl
 8009e42:	4659      	mov	r1, fp
 8009e44:	2300      	movs	r3, #0
 8009e46:	07e2      	lsls	r2, r4, #31
 8009e48:	d504      	bpl.n	8009e54 <_strtod_l+0x5c4>
 8009e4a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009e4e:	f7f6 fbf3 	bl	8000638 <__aeabi_dmul>
 8009e52:	2301      	movs	r3, #1
 8009e54:	1064      	asrs	r4, r4, #1
 8009e56:	f106 0608 	add.w	r6, r6, #8
 8009e5a:	d1f4      	bne.n	8009e46 <_strtod_l+0x5b6>
 8009e5c:	b10b      	cbz	r3, 8009e62 <_strtod_l+0x5d2>
 8009e5e:	4682      	mov	sl, r0
 8009e60:	468b      	mov	fp, r1
 8009e62:	9b08      	ldr	r3, [sp, #32]
 8009e64:	b1b3      	cbz	r3, 8009e94 <_strtod_l+0x604>
 8009e66:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009e6a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	4659      	mov	r1, fp
 8009e72:	dd0f      	ble.n	8009e94 <_strtod_l+0x604>
 8009e74:	2b1f      	cmp	r3, #31
 8009e76:	dd55      	ble.n	8009f24 <_strtod_l+0x694>
 8009e78:	2b34      	cmp	r3, #52	@ 0x34
 8009e7a:	bfde      	ittt	le
 8009e7c:	f04f 33ff 	movle.w	r3, #4294967295
 8009e80:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009e84:	4093      	lslle	r3, r2
 8009e86:	f04f 0a00 	mov.w	sl, #0
 8009e8a:	bfcc      	ite	gt
 8009e8c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009e90:	ea03 0b01 	andle.w	fp, r3, r1
 8009e94:	2200      	movs	r2, #0
 8009e96:	2300      	movs	r3, #0
 8009e98:	4650      	mov	r0, sl
 8009e9a:	4659      	mov	r1, fp
 8009e9c:	f7f6 fe34 	bl	8000b08 <__aeabi_dcmpeq>
 8009ea0:	2800      	cmp	r0, #0
 8009ea2:	d1a6      	bne.n	8009df2 <_strtod_l+0x562>
 8009ea4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ea6:	9300      	str	r3, [sp, #0]
 8009ea8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009eaa:	9805      	ldr	r0, [sp, #20]
 8009eac:	462b      	mov	r3, r5
 8009eae:	463a      	mov	r2, r7
 8009eb0:	f7ff f8c6 	bl	8009040 <__s2b>
 8009eb4:	900a      	str	r0, [sp, #40]	@ 0x28
 8009eb6:	2800      	cmp	r0, #0
 8009eb8:	f43f af05 	beq.w	8009cc6 <_strtod_l+0x436>
 8009ebc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ebe:	2a00      	cmp	r2, #0
 8009ec0:	eba9 0308 	sub.w	r3, r9, r8
 8009ec4:	bfa8      	it	ge
 8009ec6:	2300      	movge	r3, #0
 8009ec8:	9312      	str	r3, [sp, #72]	@ 0x48
 8009eca:	2400      	movs	r4, #0
 8009ecc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009ed0:	9316      	str	r3, [sp, #88]	@ 0x58
 8009ed2:	46a0      	mov	r8, r4
 8009ed4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ed6:	9805      	ldr	r0, [sp, #20]
 8009ed8:	6859      	ldr	r1, [r3, #4]
 8009eda:	f7ff f809 	bl	8008ef0 <_Balloc>
 8009ede:	4681      	mov	r9, r0
 8009ee0:	2800      	cmp	r0, #0
 8009ee2:	f43f aef4 	beq.w	8009cce <_strtod_l+0x43e>
 8009ee6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ee8:	691a      	ldr	r2, [r3, #16]
 8009eea:	3202      	adds	r2, #2
 8009eec:	f103 010c 	add.w	r1, r3, #12
 8009ef0:	0092      	lsls	r2, r2, #2
 8009ef2:	300c      	adds	r0, #12
 8009ef4:	f000 fd72 	bl	800a9dc <memcpy>
 8009ef8:	ec4b ab10 	vmov	d0, sl, fp
 8009efc:	9805      	ldr	r0, [sp, #20]
 8009efe:	aa1c      	add	r2, sp, #112	@ 0x70
 8009f00:	a91b      	add	r1, sp, #108	@ 0x6c
 8009f02:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009f06:	f7ff fbd7 	bl	80096b8 <__d2b>
 8009f0a:	901a      	str	r0, [sp, #104]	@ 0x68
 8009f0c:	2800      	cmp	r0, #0
 8009f0e:	f43f aede 	beq.w	8009cce <_strtod_l+0x43e>
 8009f12:	9805      	ldr	r0, [sp, #20]
 8009f14:	2101      	movs	r1, #1
 8009f16:	f7ff f929 	bl	800916c <__i2b>
 8009f1a:	4680      	mov	r8, r0
 8009f1c:	b948      	cbnz	r0, 8009f32 <_strtod_l+0x6a2>
 8009f1e:	f04f 0800 	mov.w	r8, #0
 8009f22:	e6d4      	b.n	8009cce <_strtod_l+0x43e>
 8009f24:	f04f 32ff 	mov.w	r2, #4294967295
 8009f28:	fa02 f303 	lsl.w	r3, r2, r3
 8009f2c:	ea03 0a0a 	and.w	sl, r3, sl
 8009f30:	e7b0      	b.n	8009e94 <_strtod_l+0x604>
 8009f32:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009f34:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009f36:	2d00      	cmp	r5, #0
 8009f38:	bfab      	itete	ge
 8009f3a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009f3c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009f3e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009f40:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009f42:	bfac      	ite	ge
 8009f44:	18ef      	addge	r7, r5, r3
 8009f46:	1b5e      	sublt	r6, r3, r5
 8009f48:	9b08      	ldr	r3, [sp, #32]
 8009f4a:	1aed      	subs	r5, r5, r3
 8009f4c:	4415      	add	r5, r2
 8009f4e:	4b66      	ldr	r3, [pc, #408]	@ (800a0e8 <_strtod_l+0x858>)
 8009f50:	3d01      	subs	r5, #1
 8009f52:	429d      	cmp	r5, r3
 8009f54:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009f58:	da50      	bge.n	8009ffc <_strtod_l+0x76c>
 8009f5a:	1b5b      	subs	r3, r3, r5
 8009f5c:	2b1f      	cmp	r3, #31
 8009f5e:	eba2 0203 	sub.w	r2, r2, r3
 8009f62:	f04f 0101 	mov.w	r1, #1
 8009f66:	dc3d      	bgt.n	8009fe4 <_strtod_l+0x754>
 8009f68:	fa01 f303 	lsl.w	r3, r1, r3
 8009f6c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009f6e:	2300      	movs	r3, #0
 8009f70:	9310      	str	r3, [sp, #64]	@ 0x40
 8009f72:	18bd      	adds	r5, r7, r2
 8009f74:	9b08      	ldr	r3, [sp, #32]
 8009f76:	42af      	cmp	r7, r5
 8009f78:	4416      	add	r6, r2
 8009f7a:	441e      	add	r6, r3
 8009f7c:	463b      	mov	r3, r7
 8009f7e:	bfa8      	it	ge
 8009f80:	462b      	movge	r3, r5
 8009f82:	42b3      	cmp	r3, r6
 8009f84:	bfa8      	it	ge
 8009f86:	4633      	movge	r3, r6
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	bfc2      	ittt	gt
 8009f8c:	1aed      	subgt	r5, r5, r3
 8009f8e:	1af6      	subgt	r6, r6, r3
 8009f90:	1aff      	subgt	r7, r7, r3
 8009f92:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	dd16      	ble.n	8009fc6 <_strtod_l+0x736>
 8009f98:	4641      	mov	r1, r8
 8009f9a:	9805      	ldr	r0, [sp, #20]
 8009f9c:	461a      	mov	r2, r3
 8009f9e:	f7ff f9a5 	bl	80092ec <__pow5mult>
 8009fa2:	4680      	mov	r8, r0
 8009fa4:	2800      	cmp	r0, #0
 8009fa6:	d0ba      	beq.n	8009f1e <_strtod_l+0x68e>
 8009fa8:	4601      	mov	r1, r0
 8009faa:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009fac:	9805      	ldr	r0, [sp, #20]
 8009fae:	f7ff f8f3 	bl	8009198 <__multiply>
 8009fb2:	900e      	str	r0, [sp, #56]	@ 0x38
 8009fb4:	2800      	cmp	r0, #0
 8009fb6:	f43f ae8a 	beq.w	8009cce <_strtod_l+0x43e>
 8009fba:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009fbc:	9805      	ldr	r0, [sp, #20]
 8009fbe:	f7fe ffd7 	bl	8008f70 <_Bfree>
 8009fc2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009fc4:	931a      	str	r3, [sp, #104]	@ 0x68
 8009fc6:	2d00      	cmp	r5, #0
 8009fc8:	dc1d      	bgt.n	800a006 <_strtod_l+0x776>
 8009fca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	dd23      	ble.n	800a018 <_strtod_l+0x788>
 8009fd0:	4649      	mov	r1, r9
 8009fd2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009fd4:	9805      	ldr	r0, [sp, #20]
 8009fd6:	f7ff f989 	bl	80092ec <__pow5mult>
 8009fda:	4681      	mov	r9, r0
 8009fdc:	b9e0      	cbnz	r0, 800a018 <_strtod_l+0x788>
 8009fde:	f04f 0900 	mov.w	r9, #0
 8009fe2:	e674      	b.n	8009cce <_strtod_l+0x43e>
 8009fe4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009fe8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009fec:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009ff0:	35e2      	adds	r5, #226	@ 0xe2
 8009ff2:	fa01 f305 	lsl.w	r3, r1, r5
 8009ff6:	9310      	str	r3, [sp, #64]	@ 0x40
 8009ff8:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009ffa:	e7ba      	b.n	8009f72 <_strtod_l+0x6e2>
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	9310      	str	r3, [sp, #64]	@ 0x40
 800a000:	2301      	movs	r3, #1
 800a002:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a004:	e7b5      	b.n	8009f72 <_strtod_l+0x6e2>
 800a006:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a008:	9805      	ldr	r0, [sp, #20]
 800a00a:	462a      	mov	r2, r5
 800a00c:	f7ff f9c8 	bl	80093a0 <__lshift>
 800a010:	901a      	str	r0, [sp, #104]	@ 0x68
 800a012:	2800      	cmp	r0, #0
 800a014:	d1d9      	bne.n	8009fca <_strtod_l+0x73a>
 800a016:	e65a      	b.n	8009cce <_strtod_l+0x43e>
 800a018:	2e00      	cmp	r6, #0
 800a01a:	dd07      	ble.n	800a02c <_strtod_l+0x79c>
 800a01c:	4649      	mov	r1, r9
 800a01e:	9805      	ldr	r0, [sp, #20]
 800a020:	4632      	mov	r2, r6
 800a022:	f7ff f9bd 	bl	80093a0 <__lshift>
 800a026:	4681      	mov	r9, r0
 800a028:	2800      	cmp	r0, #0
 800a02a:	d0d8      	beq.n	8009fde <_strtod_l+0x74e>
 800a02c:	2f00      	cmp	r7, #0
 800a02e:	dd08      	ble.n	800a042 <_strtod_l+0x7b2>
 800a030:	4641      	mov	r1, r8
 800a032:	9805      	ldr	r0, [sp, #20]
 800a034:	463a      	mov	r2, r7
 800a036:	f7ff f9b3 	bl	80093a0 <__lshift>
 800a03a:	4680      	mov	r8, r0
 800a03c:	2800      	cmp	r0, #0
 800a03e:	f43f ae46 	beq.w	8009cce <_strtod_l+0x43e>
 800a042:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a044:	9805      	ldr	r0, [sp, #20]
 800a046:	464a      	mov	r2, r9
 800a048:	f7ff fa32 	bl	80094b0 <__mdiff>
 800a04c:	4604      	mov	r4, r0
 800a04e:	2800      	cmp	r0, #0
 800a050:	f43f ae3d 	beq.w	8009cce <_strtod_l+0x43e>
 800a054:	68c3      	ldr	r3, [r0, #12]
 800a056:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a058:	2300      	movs	r3, #0
 800a05a:	60c3      	str	r3, [r0, #12]
 800a05c:	4641      	mov	r1, r8
 800a05e:	f7ff fa0b 	bl	8009478 <__mcmp>
 800a062:	2800      	cmp	r0, #0
 800a064:	da46      	bge.n	800a0f4 <_strtod_l+0x864>
 800a066:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a068:	ea53 030a 	orrs.w	r3, r3, sl
 800a06c:	d16c      	bne.n	800a148 <_strtod_l+0x8b8>
 800a06e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a072:	2b00      	cmp	r3, #0
 800a074:	d168      	bne.n	800a148 <_strtod_l+0x8b8>
 800a076:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a07a:	0d1b      	lsrs	r3, r3, #20
 800a07c:	051b      	lsls	r3, r3, #20
 800a07e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a082:	d961      	bls.n	800a148 <_strtod_l+0x8b8>
 800a084:	6963      	ldr	r3, [r4, #20]
 800a086:	b913      	cbnz	r3, 800a08e <_strtod_l+0x7fe>
 800a088:	6923      	ldr	r3, [r4, #16]
 800a08a:	2b01      	cmp	r3, #1
 800a08c:	dd5c      	ble.n	800a148 <_strtod_l+0x8b8>
 800a08e:	4621      	mov	r1, r4
 800a090:	2201      	movs	r2, #1
 800a092:	9805      	ldr	r0, [sp, #20]
 800a094:	f7ff f984 	bl	80093a0 <__lshift>
 800a098:	4641      	mov	r1, r8
 800a09a:	4604      	mov	r4, r0
 800a09c:	f7ff f9ec 	bl	8009478 <__mcmp>
 800a0a0:	2800      	cmp	r0, #0
 800a0a2:	dd51      	ble.n	800a148 <_strtod_l+0x8b8>
 800a0a4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a0a8:	9a08      	ldr	r2, [sp, #32]
 800a0aa:	0d1b      	lsrs	r3, r3, #20
 800a0ac:	051b      	lsls	r3, r3, #20
 800a0ae:	2a00      	cmp	r2, #0
 800a0b0:	d06b      	beq.n	800a18a <_strtod_l+0x8fa>
 800a0b2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a0b6:	d868      	bhi.n	800a18a <_strtod_l+0x8fa>
 800a0b8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a0bc:	f67f ae9d 	bls.w	8009dfa <_strtod_l+0x56a>
 800a0c0:	4b0a      	ldr	r3, [pc, #40]	@ (800a0ec <_strtod_l+0x85c>)
 800a0c2:	4650      	mov	r0, sl
 800a0c4:	4659      	mov	r1, fp
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	f7f6 fab6 	bl	8000638 <__aeabi_dmul>
 800a0cc:	4b08      	ldr	r3, [pc, #32]	@ (800a0f0 <_strtod_l+0x860>)
 800a0ce:	400b      	ands	r3, r1
 800a0d0:	4682      	mov	sl, r0
 800a0d2:	468b      	mov	fp, r1
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	f47f ae05 	bne.w	8009ce4 <_strtod_l+0x454>
 800a0da:	9a05      	ldr	r2, [sp, #20]
 800a0dc:	2322      	movs	r3, #34	@ 0x22
 800a0de:	6013      	str	r3, [r2, #0]
 800a0e0:	e600      	b.n	8009ce4 <_strtod_l+0x454>
 800a0e2:	bf00      	nop
 800a0e4:	0800b978 	.word	0x0800b978
 800a0e8:	fffffc02 	.word	0xfffffc02
 800a0ec:	39500000 	.word	0x39500000
 800a0f0:	7ff00000 	.word	0x7ff00000
 800a0f4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a0f8:	d165      	bne.n	800a1c6 <_strtod_l+0x936>
 800a0fa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a0fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a100:	b35a      	cbz	r2, 800a15a <_strtod_l+0x8ca>
 800a102:	4a9f      	ldr	r2, [pc, #636]	@ (800a380 <_strtod_l+0xaf0>)
 800a104:	4293      	cmp	r3, r2
 800a106:	d12b      	bne.n	800a160 <_strtod_l+0x8d0>
 800a108:	9b08      	ldr	r3, [sp, #32]
 800a10a:	4651      	mov	r1, sl
 800a10c:	b303      	cbz	r3, 800a150 <_strtod_l+0x8c0>
 800a10e:	4b9d      	ldr	r3, [pc, #628]	@ (800a384 <_strtod_l+0xaf4>)
 800a110:	465a      	mov	r2, fp
 800a112:	4013      	ands	r3, r2
 800a114:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a118:	f04f 32ff 	mov.w	r2, #4294967295
 800a11c:	d81b      	bhi.n	800a156 <_strtod_l+0x8c6>
 800a11e:	0d1b      	lsrs	r3, r3, #20
 800a120:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a124:	fa02 f303 	lsl.w	r3, r2, r3
 800a128:	4299      	cmp	r1, r3
 800a12a:	d119      	bne.n	800a160 <_strtod_l+0x8d0>
 800a12c:	4b96      	ldr	r3, [pc, #600]	@ (800a388 <_strtod_l+0xaf8>)
 800a12e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a130:	429a      	cmp	r2, r3
 800a132:	d102      	bne.n	800a13a <_strtod_l+0x8aa>
 800a134:	3101      	adds	r1, #1
 800a136:	f43f adca 	beq.w	8009cce <_strtod_l+0x43e>
 800a13a:	4b92      	ldr	r3, [pc, #584]	@ (800a384 <_strtod_l+0xaf4>)
 800a13c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a13e:	401a      	ands	r2, r3
 800a140:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a144:	f04f 0a00 	mov.w	sl, #0
 800a148:	9b08      	ldr	r3, [sp, #32]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d1b8      	bne.n	800a0c0 <_strtod_l+0x830>
 800a14e:	e5c9      	b.n	8009ce4 <_strtod_l+0x454>
 800a150:	f04f 33ff 	mov.w	r3, #4294967295
 800a154:	e7e8      	b.n	800a128 <_strtod_l+0x898>
 800a156:	4613      	mov	r3, r2
 800a158:	e7e6      	b.n	800a128 <_strtod_l+0x898>
 800a15a:	ea53 030a 	orrs.w	r3, r3, sl
 800a15e:	d0a1      	beq.n	800a0a4 <_strtod_l+0x814>
 800a160:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a162:	b1db      	cbz	r3, 800a19c <_strtod_l+0x90c>
 800a164:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a166:	4213      	tst	r3, r2
 800a168:	d0ee      	beq.n	800a148 <_strtod_l+0x8b8>
 800a16a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a16c:	9a08      	ldr	r2, [sp, #32]
 800a16e:	4650      	mov	r0, sl
 800a170:	4659      	mov	r1, fp
 800a172:	b1bb      	cbz	r3, 800a1a4 <_strtod_l+0x914>
 800a174:	f7ff fb6e 	bl	8009854 <sulp>
 800a178:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a17c:	ec53 2b10 	vmov	r2, r3, d0
 800a180:	f7f6 f8a4 	bl	80002cc <__adddf3>
 800a184:	4682      	mov	sl, r0
 800a186:	468b      	mov	fp, r1
 800a188:	e7de      	b.n	800a148 <_strtod_l+0x8b8>
 800a18a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a18e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a192:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a196:	f04f 3aff 	mov.w	sl, #4294967295
 800a19a:	e7d5      	b.n	800a148 <_strtod_l+0x8b8>
 800a19c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a19e:	ea13 0f0a 	tst.w	r3, sl
 800a1a2:	e7e1      	b.n	800a168 <_strtod_l+0x8d8>
 800a1a4:	f7ff fb56 	bl	8009854 <sulp>
 800a1a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a1ac:	ec53 2b10 	vmov	r2, r3, d0
 800a1b0:	f7f6 f88a 	bl	80002c8 <__aeabi_dsub>
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	4682      	mov	sl, r0
 800a1ba:	468b      	mov	fp, r1
 800a1bc:	f7f6 fca4 	bl	8000b08 <__aeabi_dcmpeq>
 800a1c0:	2800      	cmp	r0, #0
 800a1c2:	d0c1      	beq.n	800a148 <_strtod_l+0x8b8>
 800a1c4:	e619      	b.n	8009dfa <_strtod_l+0x56a>
 800a1c6:	4641      	mov	r1, r8
 800a1c8:	4620      	mov	r0, r4
 800a1ca:	f7ff facd 	bl	8009768 <__ratio>
 800a1ce:	ec57 6b10 	vmov	r6, r7, d0
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a1d8:	4630      	mov	r0, r6
 800a1da:	4639      	mov	r1, r7
 800a1dc:	f7f6 fca8 	bl	8000b30 <__aeabi_dcmple>
 800a1e0:	2800      	cmp	r0, #0
 800a1e2:	d06f      	beq.n	800a2c4 <_strtod_l+0xa34>
 800a1e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d17a      	bne.n	800a2e0 <_strtod_l+0xa50>
 800a1ea:	f1ba 0f00 	cmp.w	sl, #0
 800a1ee:	d158      	bne.n	800a2a2 <_strtod_l+0xa12>
 800a1f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d15a      	bne.n	800a2b0 <_strtod_l+0xa20>
 800a1fa:	4b64      	ldr	r3, [pc, #400]	@ (800a38c <_strtod_l+0xafc>)
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	4630      	mov	r0, r6
 800a200:	4639      	mov	r1, r7
 800a202:	f7f6 fc8b 	bl	8000b1c <__aeabi_dcmplt>
 800a206:	2800      	cmp	r0, #0
 800a208:	d159      	bne.n	800a2be <_strtod_l+0xa2e>
 800a20a:	4630      	mov	r0, r6
 800a20c:	4639      	mov	r1, r7
 800a20e:	4b60      	ldr	r3, [pc, #384]	@ (800a390 <_strtod_l+0xb00>)
 800a210:	2200      	movs	r2, #0
 800a212:	f7f6 fa11 	bl	8000638 <__aeabi_dmul>
 800a216:	4606      	mov	r6, r0
 800a218:	460f      	mov	r7, r1
 800a21a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a21e:	9606      	str	r6, [sp, #24]
 800a220:	9307      	str	r3, [sp, #28]
 800a222:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a226:	4d57      	ldr	r5, [pc, #348]	@ (800a384 <_strtod_l+0xaf4>)
 800a228:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a22c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a22e:	401d      	ands	r5, r3
 800a230:	4b58      	ldr	r3, [pc, #352]	@ (800a394 <_strtod_l+0xb04>)
 800a232:	429d      	cmp	r5, r3
 800a234:	f040 80b2 	bne.w	800a39c <_strtod_l+0xb0c>
 800a238:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a23a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a23e:	ec4b ab10 	vmov	d0, sl, fp
 800a242:	f7ff f9c9 	bl	80095d8 <__ulp>
 800a246:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a24a:	ec51 0b10 	vmov	r0, r1, d0
 800a24e:	f7f6 f9f3 	bl	8000638 <__aeabi_dmul>
 800a252:	4652      	mov	r2, sl
 800a254:	465b      	mov	r3, fp
 800a256:	f7f6 f839 	bl	80002cc <__adddf3>
 800a25a:	460b      	mov	r3, r1
 800a25c:	4949      	ldr	r1, [pc, #292]	@ (800a384 <_strtod_l+0xaf4>)
 800a25e:	4a4e      	ldr	r2, [pc, #312]	@ (800a398 <_strtod_l+0xb08>)
 800a260:	4019      	ands	r1, r3
 800a262:	4291      	cmp	r1, r2
 800a264:	4682      	mov	sl, r0
 800a266:	d942      	bls.n	800a2ee <_strtod_l+0xa5e>
 800a268:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a26a:	4b47      	ldr	r3, [pc, #284]	@ (800a388 <_strtod_l+0xaf8>)
 800a26c:	429a      	cmp	r2, r3
 800a26e:	d103      	bne.n	800a278 <_strtod_l+0x9e8>
 800a270:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a272:	3301      	adds	r3, #1
 800a274:	f43f ad2b 	beq.w	8009cce <_strtod_l+0x43e>
 800a278:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a388 <_strtod_l+0xaf8>
 800a27c:	f04f 3aff 	mov.w	sl, #4294967295
 800a280:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a282:	9805      	ldr	r0, [sp, #20]
 800a284:	f7fe fe74 	bl	8008f70 <_Bfree>
 800a288:	9805      	ldr	r0, [sp, #20]
 800a28a:	4649      	mov	r1, r9
 800a28c:	f7fe fe70 	bl	8008f70 <_Bfree>
 800a290:	9805      	ldr	r0, [sp, #20]
 800a292:	4641      	mov	r1, r8
 800a294:	f7fe fe6c 	bl	8008f70 <_Bfree>
 800a298:	9805      	ldr	r0, [sp, #20]
 800a29a:	4621      	mov	r1, r4
 800a29c:	f7fe fe68 	bl	8008f70 <_Bfree>
 800a2a0:	e618      	b.n	8009ed4 <_strtod_l+0x644>
 800a2a2:	f1ba 0f01 	cmp.w	sl, #1
 800a2a6:	d103      	bne.n	800a2b0 <_strtod_l+0xa20>
 800a2a8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	f43f ada5 	beq.w	8009dfa <_strtod_l+0x56a>
 800a2b0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a360 <_strtod_l+0xad0>
 800a2b4:	4f35      	ldr	r7, [pc, #212]	@ (800a38c <_strtod_l+0xafc>)
 800a2b6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a2ba:	2600      	movs	r6, #0
 800a2bc:	e7b1      	b.n	800a222 <_strtod_l+0x992>
 800a2be:	4f34      	ldr	r7, [pc, #208]	@ (800a390 <_strtod_l+0xb00>)
 800a2c0:	2600      	movs	r6, #0
 800a2c2:	e7aa      	b.n	800a21a <_strtod_l+0x98a>
 800a2c4:	4b32      	ldr	r3, [pc, #200]	@ (800a390 <_strtod_l+0xb00>)
 800a2c6:	4630      	mov	r0, r6
 800a2c8:	4639      	mov	r1, r7
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	f7f6 f9b4 	bl	8000638 <__aeabi_dmul>
 800a2d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a2d2:	4606      	mov	r6, r0
 800a2d4:	460f      	mov	r7, r1
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d09f      	beq.n	800a21a <_strtod_l+0x98a>
 800a2da:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a2de:	e7a0      	b.n	800a222 <_strtod_l+0x992>
 800a2e0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a368 <_strtod_l+0xad8>
 800a2e4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a2e8:	ec57 6b17 	vmov	r6, r7, d7
 800a2ec:	e799      	b.n	800a222 <_strtod_l+0x992>
 800a2ee:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a2f2:	9b08      	ldr	r3, [sp, #32]
 800a2f4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d1c1      	bne.n	800a280 <_strtod_l+0x9f0>
 800a2fc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a300:	0d1b      	lsrs	r3, r3, #20
 800a302:	051b      	lsls	r3, r3, #20
 800a304:	429d      	cmp	r5, r3
 800a306:	d1bb      	bne.n	800a280 <_strtod_l+0x9f0>
 800a308:	4630      	mov	r0, r6
 800a30a:	4639      	mov	r1, r7
 800a30c:	f7f6 fcf4 	bl	8000cf8 <__aeabi_d2lz>
 800a310:	f7f6 f964 	bl	80005dc <__aeabi_l2d>
 800a314:	4602      	mov	r2, r0
 800a316:	460b      	mov	r3, r1
 800a318:	4630      	mov	r0, r6
 800a31a:	4639      	mov	r1, r7
 800a31c:	f7f5 ffd4 	bl	80002c8 <__aeabi_dsub>
 800a320:	460b      	mov	r3, r1
 800a322:	4602      	mov	r2, r0
 800a324:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a328:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a32c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a32e:	ea46 060a 	orr.w	r6, r6, sl
 800a332:	431e      	orrs	r6, r3
 800a334:	d06f      	beq.n	800a416 <_strtod_l+0xb86>
 800a336:	a30e      	add	r3, pc, #56	@ (adr r3, 800a370 <_strtod_l+0xae0>)
 800a338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a33c:	f7f6 fbee 	bl	8000b1c <__aeabi_dcmplt>
 800a340:	2800      	cmp	r0, #0
 800a342:	f47f accf 	bne.w	8009ce4 <_strtod_l+0x454>
 800a346:	a30c      	add	r3, pc, #48	@ (adr r3, 800a378 <_strtod_l+0xae8>)
 800a348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a34c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a350:	f7f6 fc02 	bl	8000b58 <__aeabi_dcmpgt>
 800a354:	2800      	cmp	r0, #0
 800a356:	d093      	beq.n	800a280 <_strtod_l+0x9f0>
 800a358:	e4c4      	b.n	8009ce4 <_strtod_l+0x454>
 800a35a:	bf00      	nop
 800a35c:	f3af 8000 	nop.w
 800a360:	00000000 	.word	0x00000000
 800a364:	bff00000 	.word	0xbff00000
 800a368:	00000000 	.word	0x00000000
 800a36c:	3ff00000 	.word	0x3ff00000
 800a370:	94a03595 	.word	0x94a03595
 800a374:	3fdfffff 	.word	0x3fdfffff
 800a378:	35afe535 	.word	0x35afe535
 800a37c:	3fe00000 	.word	0x3fe00000
 800a380:	000fffff 	.word	0x000fffff
 800a384:	7ff00000 	.word	0x7ff00000
 800a388:	7fefffff 	.word	0x7fefffff
 800a38c:	3ff00000 	.word	0x3ff00000
 800a390:	3fe00000 	.word	0x3fe00000
 800a394:	7fe00000 	.word	0x7fe00000
 800a398:	7c9fffff 	.word	0x7c9fffff
 800a39c:	9b08      	ldr	r3, [sp, #32]
 800a39e:	b323      	cbz	r3, 800a3ea <_strtod_l+0xb5a>
 800a3a0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a3a4:	d821      	bhi.n	800a3ea <_strtod_l+0xb5a>
 800a3a6:	a328      	add	r3, pc, #160	@ (adr r3, 800a448 <_strtod_l+0xbb8>)
 800a3a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ac:	4630      	mov	r0, r6
 800a3ae:	4639      	mov	r1, r7
 800a3b0:	f7f6 fbbe 	bl	8000b30 <__aeabi_dcmple>
 800a3b4:	b1a0      	cbz	r0, 800a3e0 <_strtod_l+0xb50>
 800a3b6:	4639      	mov	r1, r7
 800a3b8:	4630      	mov	r0, r6
 800a3ba:	f7f6 fc15 	bl	8000be8 <__aeabi_d2uiz>
 800a3be:	2801      	cmp	r0, #1
 800a3c0:	bf38      	it	cc
 800a3c2:	2001      	movcc	r0, #1
 800a3c4:	f7f6 f8be 	bl	8000544 <__aeabi_ui2d>
 800a3c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a3ca:	4606      	mov	r6, r0
 800a3cc:	460f      	mov	r7, r1
 800a3ce:	b9fb      	cbnz	r3, 800a410 <_strtod_l+0xb80>
 800a3d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a3d4:	9014      	str	r0, [sp, #80]	@ 0x50
 800a3d6:	9315      	str	r3, [sp, #84]	@ 0x54
 800a3d8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a3dc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a3e0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a3e2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a3e6:	1b5b      	subs	r3, r3, r5
 800a3e8:	9311      	str	r3, [sp, #68]	@ 0x44
 800a3ea:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a3ee:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a3f2:	f7ff f8f1 	bl	80095d8 <__ulp>
 800a3f6:	4650      	mov	r0, sl
 800a3f8:	ec53 2b10 	vmov	r2, r3, d0
 800a3fc:	4659      	mov	r1, fp
 800a3fe:	f7f6 f91b 	bl	8000638 <__aeabi_dmul>
 800a402:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a406:	f7f5 ff61 	bl	80002cc <__adddf3>
 800a40a:	4682      	mov	sl, r0
 800a40c:	468b      	mov	fp, r1
 800a40e:	e770      	b.n	800a2f2 <_strtod_l+0xa62>
 800a410:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a414:	e7e0      	b.n	800a3d8 <_strtod_l+0xb48>
 800a416:	a30e      	add	r3, pc, #56	@ (adr r3, 800a450 <_strtod_l+0xbc0>)
 800a418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a41c:	f7f6 fb7e 	bl	8000b1c <__aeabi_dcmplt>
 800a420:	e798      	b.n	800a354 <_strtod_l+0xac4>
 800a422:	2300      	movs	r3, #0
 800a424:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a426:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a428:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a42a:	6013      	str	r3, [r2, #0]
 800a42c:	f7ff ba6d 	b.w	800990a <_strtod_l+0x7a>
 800a430:	2a65      	cmp	r2, #101	@ 0x65
 800a432:	f43f ab66 	beq.w	8009b02 <_strtod_l+0x272>
 800a436:	2a45      	cmp	r2, #69	@ 0x45
 800a438:	f43f ab63 	beq.w	8009b02 <_strtod_l+0x272>
 800a43c:	2301      	movs	r3, #1
 800a43e:	f7ff bb9e 	b.w	8009b7e <_strtod_l+0x2ee>
 800a442:	bf00      	nop
 800a444:	f3af 8000 	nop.w
 800a448:	ffc00000 	.word	0xffc00000
 800a44c:	41dfffff 	.word	0x41dfffff
 800a450:	94a03595 	.word	0x94a03595
 800a454:	3fcfffff 	.word	0x3fcfffff

0800a458 <_strtod_r>:
 800a458:	4b01      	ldr	r3, [pc, #4]	@ (800a460 <_strtod_r+0x8>)
 800a45a:	f7ff ba19 	b.w	8009890 <_strtod_l>
 800a45e:	bf00      	nop
 800a460:	20000098 	.word	0x20000098

0800a464 <_strtol_l.constprop.0>:
 800a464:	2b24      	cmp	r3, #36	@ 0x24
 800a466:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a46a:	4686      	mov	lr, r0
 800a46c:	4690      	mov	r8, r2
 800a46e:	d801      	bhi.n	800a474 <_strtol_l.constprop.0+0x10>
 800a470:	2b01      	cmp	r3, #1
 800a472:	d106      	bne.n	800a482 <_strtol_l.constprop.0+0x1e>
 800a474:	f7fd fdbc 	bl	8007ff0 <__errno>
 800a478:	2316      	movs	r3, #22
 800a47a:	6003      	str	r3, [r0, #0]
 800a47c:	2000      	movs	r0, #0
 800a47e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a482:	4834      	ldr	r0, [pc, #208]	@ (800a554 <_strtol_l.constprop.0+0xf0>)
 800a484:	460d      	mov	r5, r1
 800a486:	462a      	mov	r2, r5
 800a488:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a48c:	5d06      	ldrb	r6, [r0, r4]
 800a48e:	f016 0608 	ands.w	r6, r6, #8
 800a492:	d1f8      	bne.n	800a486 <_strtol_l.constprop.0+0x22>
 800a494:	2c2d      	cmp	r4, #45	@ 0x2d
 800a496:	d12d      	bne.n	800a4f4 <_strtol_l.constprop.0+0x90>
 800a498:	782c      	ldrb	r4, [r5, #0]
 800a49a:	2601      	movs	r6, #1
 800a49c:	1c95      	adds	r5, r2, #2
 800a49e:	f033 0210 	bics.w	r2, r3, #16
 800a4a2:	d109      	bne.n	800a4b8 <_strtol_l.constprop.0+0x54>
 800a4a4:	2c30      	cmp	r4, #48	@ 0x30
 800a4a6:	d12a      	bne.n	800a4fe <_strtol_l.constprop.0+0x9a>
 800a4a8:	782a      	ldrb	r2, [r5, #0]
 800a4aa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a4ae:	2a58      	cmp	r2, #88	@ 0x58
 800a4b0:	d125      	bne.n	800a4fe <_strtol_l.constprop.0+0x9a>
 800a4b2:	786c      	ldrb	r4, [r5, #1]
 800a4b4:	2310      	movs	r3, #16
 800a4b6:	3502      	adds	r5, #2
 800a4b8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a4bc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	fbbc f9f3 	udiv	r9, ip, r3
 800a4c6:	4610      	mov	r0, r2
 800a4c8:	fb03 ca19 	mls	sl, r3, r9, ip
 800a4cc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a4d0:	2f09      	cmp	r7, #9
 800a4d2:	d81b      	bhi.n	800a50c <_strtol_l.constprop.0+0xa8>
 800a4d4:	463c      	mov	r4, r7
 800a4d6:	42a3      	cmp	r3, r4
 800a4d8:	dd27      	ble.n	800a52a <_strtol_l.constprop.0+0xc6>
 800a4da:	1c57      	adds	r7, r2, #1
 800a4dc:	d007      	beq.n	800a4ee <_strtol_l.constprop.0+0x8a>
 800a4de:	4581      	cmp	r9, r0
 800a4e0:	d320      	bcc.n	800a524 <_strtol_l.constprop.0+0xc0>
 800a4e2:	d101      	bne.n	800a4e8 <_strtol_l.constprop.0+0x84>
 800a4e4:	45a2      	cmp	sl, r4
 800a4e6:	db1d      	blt.n	800a524 <_strtol_l.constprop.0+0xc0>
 800a4e8:	fb00 4003 	mla	r0, r0, r3, r4
 800a4ec:	2201      	movs	r2, #1
 800a4ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a4f2:	e7eb      	b.n	800a4cc <_strtol_l.constprop.0+0x68>
 800a4f4:	2c2b      	cmp	r4, #43	@ 0x2b
 800a4f6:	bf04      	itt	eq
 800a4f8:	782c      	ldrbeq	r4, [r5, #0]
 800a4fa:	1c95      	addeq	r5, r2, #2
 800a4fc:	e7cf      	b.n	800a49e <_strtol_l.constprop.0+0x3a>
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d1da      	bne.n	800a4b8 <_strtol_l.constprop.0+0x54>
 800a502:	2c30      	cmp	r4, #48	@ 0x30
 800a504:	bf0c      	ite	eq
 800a506:	2308      	moveq	r3, #8
 800a508:	230a      	movne	r3, #10
 800a50a:	e7d5      	b.n	800a4b8 <_strtol_l.constprop.0+0x54>
 800a50c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a510:	2f19      	cmp	r7, #25
 800a512:	d801      	bhi.n	800a518 <_strtol_l.constprop.0+0xb4>
 800a514:	3c37      	subs	r4, #55	@ 0x37
 800a516:	e7de      	b.n	800a4d6 <_strtol_l.constprop.0+0x72>
 800a518:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a51c:	2f19      	cmp	r7, #25
 800a51e:	d804      	bhi.n	800a52a <_strtol_l.constprop.0+0xc6>
 800a520:	3c57      	subs	r4, #87	@ 0x57
 800a522:	e7d8      	b.n	800a4d6 <_strtol_l.constprop.0+0x72>
 800a524:	f04f 32ff 	mov.w	r2, #4294967295
 800a528:	e7e1      	b.n	800a4ee <_strtol_l.constprop.0+0x8a>
 800a52a:	1c53      	adds	r3, r2, #1
 800a52c:	d108      	bne.n	800a540 <_strtol_l.constprop.0+0xdc>
 800a52e:	2322      	movs	r3, #34	@ 0x22
 800a530:	f8ce 3000 	str.w	r3, [lr]
 800a534:	4660      	mov	r0, ip
 800a536:	f1b8 0f00 	cmp.w	r8, #0
 800a53a:	d0a0      	beq.n	800a47e <_strtol_l.constprop.0+0x1a>
 800a53c:	1e69      	subs	r1, r5, #1
 800a53e:	e006      	b.n	800a54e <_strtol_l.constprop.0+0xea>
 800a540:	b106      	cbz	r6, 800a544 <_strtol_l.constprop.0+0xe0>
 800a542:	4240      	negs	r0, r0
 800a544:	f1b8 0f00 	cmp.w	r8, #0
 800a548:	d099      	beq.n	800a47e <_strtol_l.constprop.0+0x1a>
 800a54a:	2a00      	cmp	r2, #0
 800a54c:	d1f6      	bne.n	800a53c <_strtol_l.constprop.0+0xd8>
 800a54e:	f8c8 1000 	str.w	r1, [r8]
 800a552:	e794      	b.n	800a47e <_strtol_l.constprop.0+0x1a>
 800a554:	0800b9a1 	.word	0x0800b9a1

0800a558 <_strtol_r>:
 800a558:	f7ff bf84 	b.w	800a464 <_strtol_l.constprop.0>

0800a55c <__ssputs_r>:
 800a55c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a560:	688e      	ldr	r6, [r1, #8]
 800a562:	461f      	mov	r7, r3
 800a564:	42be      	cmp	r6, r7
 800a566:	680b      	ldr	r3, [r1, #0]
 800a568:	4682      	mov	sl, r0
 800a56a:	460c      	mov	r4, r1
 800a56c:	4690      	mov	r8, r2
 800a56e:	d82d      	bhi.n	800a5cc <__ssputs_r+0x70>
 800a570:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a574:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a578:	d026      	beq.n	800a5c8 <__ssputs_r+0x6c>
 800a57a:	6965      	ldr	r5, [r4, #20]
 800a57c:	6909      	ldr	r1, [r1, #16]
 800a57e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a582:	eba3 0901 	sub.w	r9, r3, r1
 800a586:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a58a:	1c7b      	adds	r3, r7, #1
 800a58c:	444b      	add	r3, r9
 800a58e:	106d      	asrs	r5, r5, #1
 800a590:	429d      	cmp	r5, r3
 800a592:	bf38      	it	cc
 800a594:	461d      	movcc	r5, r3
 800a596:	0553      	lsls	r3, r2, #21
 800a598:	d527      	bpl.n	800a5ea <__ssputs_r+0x8e>
 800a59a:	4629      	mov	r1, r5
 800a59c:	f7fe fc1c 	bl	8008dd8 <_malloc_r>
 800a5a0:	4606      	mov	r6, r0
 800a5a2:	b360      	cbz	r0, 800a5fe <__ssputs_r+0xa2>
 800a5a4:	6921      	ldr	r1, [r4, #16]
 800a5a6:	464a      	mov	r2, r9
 800a5a8:	f000 fa18 	bl	800a9dc <memcpy>
 800a5ac:	89a3      	ldrh	r3, [r4, #12]
 800a5ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a5b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5b6:	81a3      	strh	r3, [r4, #12]
 800a5b8:	6126      	str	r6, [r4, #16]
 800a5ba:	6165      	str	r5, [r4, #20]
 800a5bc:	444e      	add	r6, r9
 800a5be:	eba5 0509 	sub.w	r5, r5, r9
 800a5c2:	6026      	str	r6, [r4, #0]
 800a5c4:	60a5      	str	r5, [r4, #8]
 800a5c6:	463e      	mov	r6, r7
 800a5c8:	42be      	cmp	r6, r7
 800a5ca:	d900      	bls.n	800a5ce <__ssputs_r+0x72>
 800a5cc:	463e      	mov	r6, r7
 800a5ce:	6820      	ldr	r0, [r4, #0]
 800a5d0:	4632      	mov	r2, r6
 800a5d2:	4641      	mov	r1, r8
 800a5d4:	f000 f9c6 	bl	800a964 <memmove>
 800a5d8:	68a3      	ldr	r3, [r4, #8]
 800a5da:	1b9b      	subs	r3, r3, r6
 800a5dc:	60a3      	str	r3, [r4, #8]
 800a5de:	6823      	ldr	r3, [r4, #0]
 800a5e0:	4433      	add	r3, r6
 800a5e2:	6023      	str	r3, [r4, #0]
 800a5e4:	2000      	movs	r0, #0
 800a5e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5ea:	462a      	mov	r2, r5
 800a5ec:	f000 fd89 	bl	800b102 <_realloc_r>
 800a5f0:	4606      	mov	r6, r0
 800a5f2:	2800      	cmp	r0, #0
 800a5f4:	d1e0      	bne.n	800a5b8 <__ssputs_r+0x5c>
 800a5f6:	6921      	ldr	r1, [r4, #16]
 800a5f8:	4650      	mov	r0, sl
 800a5fa:	f7fe fb79 	bl	8008cf0 <_free_r>
 800a5fe:	230c      	movs	r3, #12
 800a600:	f8ca 3000 	str.w	r3, [sl]
 800a604:	89a3      	ldrh	r3, [r4, #12]
 800a606:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a60a:	81a3      	strh	r3, [r4, #12]
 800a60c:	f04f 30ff 	mov.w	r0, #4294967295
 800a610:	e7e9      	b.n	800a5e6 <__ssputs_r+0x8a>
	...

0800a614 <_svfiprintf_r>:
 800a614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a618:	4698      	mov	r8, r3
 800a61a:	898b      	ldrh	r3, [r1, #12]
 800a61c:	061b      	lsls	r3, r3, #24
 800a61e:	b09d      	sub	sp, #116	@ 0x74
 800a620:	4607      	mov	r7, r0
 800a622:	460d      	mov	r5, r1
 800a624:	4614      	mov	r4, r2
 800a626:	d510      	bpl.n	800a64a <_svfiprintf_r+0x36>
 800a628:	690b      	ldr	r3, [r1, #16]
 800a62a:	b973      	cbnz	r3, 800a64a <_svfiprintf_r+0x36>
 800a62c:	2140      	movs	r1, #64	@ 0x40
 800a62e:	f7fe fbd3 	bl	8008dd8 <_malloc_r>
 800a632:	6028      	str	r0, [r5, #0]
 800a634:	6128      	str	r0, [r5, #16]
 800a636:	b930      	cbnz	r0, 800a646 <_svfiprintf_r+0x32>
 800a638:	230c      	movs	r3, #12
 800a63a:	603b      	str	r3, [r7, #0]
 800a63c:	f04f 30ff 	mov.w	r0, #4294967295
 800a640:	b01d      	add	sp, #116	@ 0x74
 800a642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a646:	2340      	movs	r3, #64	@ 0x40
 800a648:	616b      	str	r3, [r5, #20]
 800a64a:	2300      	movs	r3, #0
 800a64c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a64e:	2320      	movs	r3, #32
 800a650:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a654:	f8cd 800c 	str.w	r8, [sp, #12]
 800a658:	2330      	movs	r3, #48	@ 0x30
 800a65a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a7f8 <_svfiprintf_r+0x1e4>
 800a65e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a662:	f04f 0901 	mov.w	r9, #1
 800a666:	4623      	mov	r3, r4
 800a668:	469a      	mov	sl, r3
 800a66a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a66e:	b10a      	cbz	r2, 800a674 <_svfiprintf_r+0x60>
 800a670:	2a25      	cmp	r2, #37	@ 0x25
 800a672:	d1f9      	bne.n	800a668 <_svfiprintf_r+0x54>
 800a674:	ebba 0b04 	subs.w	fp, sl, r4
 800a678:	d00b      	beq.n	800a692 <_svfiprintf_r+0x7e>
 800a67a:	465b      	mov	r3, fp
 800a67c:	4622      	mov	r2, r4
 800a67e:	4629      	mov	r1, r5
 800a680:	4638      	mov	r0, r7
 800a682:	f7ff ff6b 	bl	800a55c <__ssputs_r>
 800a686:	3001      	adds	r0, #1
 800a688:	f000 80a7 	beq.w	800a7da <_svfiprintf_r+0x1c6>
 800a68c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a68e:	445a      	add	r2, fp
 800a690:	9209      	str	r2, [sp, #36]	@ 0x24
 800a692:	f89a 3000 	ldrb.w	r3, [sl]
 800a696:	2b00      	cmp	r3, #0
 800a698:	f000 809f 	beq.w	800a7da <_svfiprintf_r+0x1c6>
 800a69c:	2300      	movs	r3, #0
 800a69e:	f04f 32ff 	mov.w	r2, #4294967295
 800a6a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a6a6:	f10a 0a01 	add.w	sl, sl, #1
 800a6aa:	9304      	str	r3, [sp, #16]
 800a6ac:	9307      	str	r3, [sp, #28]
 800a6ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a6b2:	931a      	str	r3, [sp, #104]	@ 0x68
 800a6b4:	4654      	mov	r4, sl
 800a6b6:	2205      	movs	r2, #5
 800a6b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6bc:	484e      	ldr	r0, [pc, #312]	@ (800a7f8 <_svfiprintf_r+0x1e4>)
 800a6be:	f7f5 fda7 	bl	8000210 <memchr>
 800a6c2:	9a04      	ldr	r2, [sp, #16]
 800a6c4:	b9d8      	cbnz	r0, 800a6fe <_svfiprintf_r+0xea>
 800a6c6:	06d0      	lsls	r0, r2, #27
 800a6c8:	bf44      	itt	mi
 800a6ca:	2320      	movmi	r3, #32
 800a6cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6d0:	0711      	lsls	r1, r2, #28
 800a6d2:	bf44      	itt	mi
 800a6d4:	232b      	movmi	r3, #43	@ 0x2b
 800a6d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6da:	f89a 3000 	ldrb.w	r3, [sl]
 800a6de:	2b2a      	cmp	r3, #42	@ 0x2a
 800a6e0:	d015      	beq.n	800a70e <_svfiprintf_r+0xfa>
 800a6e2:	9a07      	ldr	r2, [sp, #28]
 800a6e4:	4654      	mov	r4, sl
 800a6e6:	2000      	movs	r0, #0
 800a6e8:	f04f 0c0a 	mov.w	ip, #10
 800a6ec:	4621      	mov	r1, r4
 800a6ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6f2:	3b30      	subs	r3, #48	@ 0x30
 800a6f4:	2b09      	cmp	r3, #9
 800a6f6:	d94b      	bls.n	800a790 <_svfiprintf_r+0x17c>
 800a6f8:	b1b0      	cbz	r0, 800a728 <_svfiprintf_r+0x114>
 800a6fa:	9207      	str	r2, [sp, #28]
 800a6fc:	e014      	b.n	800a728 <_svfiprintf_r+0x114>
 800a6fe:	eba0 0308 	sub.w	r3, r0, r8
 800a702:	fa09 f303 	lsl.w	r3, r9, r3
 800a706:	4313      	orrs	r3, r2
 800a708:	9304      	str	r3, [sp, #16]
 800a70a:	46a2      	mov	sl, r4
 800a70c:	e7d2      	b.n	800a6b4 <_svfiprintf_r+0xa0>
 800a70e:	9b03      	ldr	r3, [sp, #12]
 800a710:	1d19      	adds	r1, r3, #4
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	9103      	str	r1, [sp, #12]
 800a716:	2b00      	cmp	r3, #0
 800a718:	bfbb      	ittet	lt
 800a71a:	425b      	neglt	r3, r3
 800a71c:	f042 0202 	orrlt.w	r2, r2, #2
 800a720:	9307      	strge	r3, [sp, #28]
 800a722:	9307      	strlt	r3, [sp, #28]
 800a724:	bfb8      	it	lt
 800a726:	9204      	strlt	r2, [sp, #16]
 800a728:	7823      	ldrb	r3, [r4, #0]
 800a72a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a72c:	d10a      	bne.n	800a744 <_svfiprintf_r+0x130>
 800a72e:	7863      	ldrb	r3, [r4, #1]
 800a730:	2b2a      	cmp	r3, #42	@ 0x2a
 800a732:	d132      	bne.n	800a79a <_svfiprintf_r+0x186>
 800a734:	9b03      	ldr	r3, [sp, #12]
 800a736:	1d1a      	adds	r2, r3, #4
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	9203      	str	r2, [sp, #12]
 800a73c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a740:	3402      	adds	r4, #2
 800a742:	9305      	str	r3, [sp, #20]
 800a744:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a808 <_svfiprintf_r+0x1f4>
 800a748:	7821      	ldrb	r1, [r4, #0]
 800a74a:	2203      	movs	r2, #3
 800a74c:	4650      	mov	r0, sl
 800a74e:	f7f5 fd5f 	bl	8000210 <memchr>
 800a752:	b138      	cbz	r0, 800a764 <_svfiprintf_r+0x150>
 800a754:	9b04      	ldr	r3, [sp, #16]
 800a756:	eba0 000a 	sub.w	r0, r0, sl
 800a75a:	2240      	movs	r2, #64	@ 0x40
 800a75c:	4082      	lsls	r2, r0
 800a75e:	4313      	orrs	r3, r2
 800a760:	3401      	adds	r4, #1
 800a762:	9304      	str	r3, [sp, #16]
 800a764:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a768:	4824      	ldr	r0, [pc, #144]	@ (800a7fc <_svfiprintf_r+0x1e8>)
 800a76a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a76e:	2206      	movs	r2, #6
 800a770:	f7f5 fd4e 	bl	8000210 <memchr>
 800a774:	2800      	cmp	r0, #0
 800a776:	d036      	beq.n	800a7e6 <_svfiprintf_r+0x1d2>
 800a778:	4b21      	ldr	r3, [pc, #132]	@ (800a800 <_svfiprintf_r+0x1ec>)
 800a77a:	bb1b      	cbnz	r3, 800a7c4 <_svfiprintf_r+0x1b0>
 800a77c:	9b03      	ldr	r3, [sp, #12]
 800a77e:	3307      	adds	r3, #7
 800a780:	f023 0307 	bic.w	r3, r3, #7
 800a784:	3308      	adds	r3, #8
 800a786:	9303      	str	r3, [sp, #12]
 800a788:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a78a:	4433      	add	r3, r6
 800a78c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a78e:	e76a      	b.n	800a666 <_svfiprintf_r+0x52>
 800a790:	fb0c 3202 	mla	r2, ip, r2, r3
 800a794:	460c      	mov	r4, r1
 800a796:	2001      	movs	r0, #1
 800a798:	e7a8      	b.n	800a6ec <_svfiprintf_r+0xd8>
 800a79a:	2300      	movs	r3, #0
 800a79c:	3401      	adds	r4, #1
 800a79e:	9305      	str	r3, [sp, #20]
 800a7a0:	4619      	mov	r1, r3
 800a7a2:	f04f 0c0a 	mov.w	ip, #10
 800a7a6:	4620      	mov	r0, r4
 800a7a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7ac:	3a30      	subs	r2, #48	@ 0x30
 800a7ae:	2a09      	cmp	r2, #9
 800a7b0:	d903      	bls.n	800a7ba <_svfiprintf_r+0x1a6>
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d0c6      	beq.n	800a744 <_svfiprintf_r+0x130>
 800a7b6:	9105      	str	r1, [sp, #20]
 800a7b8:	e7c4      	b.n	800a744 <_svfiprintf_r+0x130>
 800a7ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7be:	4604      	mov	r4, r0
 800a7c0:	2301      	movs	r3, #1
 800a7c2:	e7f0      	b.n	800a7a6 <_svfiprintf_r+0x192>
 800a7c4:	ab03      	add	r3, sp, #12
 800a7c6:	9300      	str	r3, [sp, #0]
 800a7c8:	462a      	mov	r2, r5
 800a7ca:	4b0e      	ldr	r3, [pc, #56]	@ (800a804 <_svfiprintf_r+0x1f0>)
 800a7cc:	a904      	add	r1, sp, #16
 800a7ce:	4638      	mov	r0, r7
 800a7d0:	f7fc fcca 	bl	8007168 <_printf_float>
 800a7d4:	1c42      	adds	r2, r0, #1
 800a7d6:	4606      	mov	r6, r0
 800a7d8:	d1d6      	bne.n	800a788 <_svfiprintf_r+0x174>
 800a7da:	89ab      	ldrh	r3, [r5, #12]
 800a7dc:	065b      	lsls	r3, r3, #25
 800a7de:	f53f af2d 	bmi.w	800a63c <_svfiprintf_r+0x28>
 800a7e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a7e4:	e72c      	b.n	800a640 <_svfiprintf_r+0x2c>
 800a7e6:	ab03      	add	r3, sp, #12
 800a7e8:	9300      	str	r3, [sp, #0]
 800a7ea:	462a      	mov	r2, r5
 800a7ec:	4b05      	ldr	r3, [pc, #20]	@ (800a804 <_svfiprintf_r+0x1f0>)
 800a7ee:	a904      	add	r1, sp, #16
 800a7f0:	4638      	mov	r0, r7
 800a7f2:	f7fc ff51 	bl	8007698 <_printf_i>
 800a7f6:	e7ed      	b.n	800a7d4 <_svfiprintf_r+0x1c0>
 800a7f8:	0800baa1 	.word	0x0800baa1
 800a7fc:	0800baab 	.word	0x0800baab
 800a800:	08007169 	.word	0x08007169
 800a804:	0800a55d 	.word	0x0800a55d
 800a808:	0800baa7 	.word	0x0800baa7

0800a80c <__sflush_r>:
 800a80c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a814:	0716      	lsls	r6, r2, #28
 800a816:	4605      	mov	r5, r0
 800a818:	460c      	mov	r4, r1
 800a81a:	d454      	bmi.n	800a8c6 <__sflush_r+0xba>
 800a81c:	684b      	ldr	r3, [r1, #4]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	dc02      	bgt.n	800a828 <__sflush_r+0x1c>
 800a822:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a824:	2b00      	cmp	r3, #0
 800a826:	dd48      	ble.n	800a8ba <__sflush_r+0xae>
 800a828:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a82a:	2e00      	cmp	r6, #0
 800a82c:	d045      	beq.n	800a8ba <__sflush_r+0xae>
 800a82e:	2300      	movs	r3, #0
 800a830:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a834:	682f      	ldr	r7, [r5, #0]
 800a836:	6a21      	ldr	r1, [r4, #32]
 800a838:	602b      	str	r3, [r5, #0]
 800a83a:	d030      	beq.n	800a89e <__sflush_r+0x92>
 800a83c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a83e:	89a3      	ldrh	r3, [r4, #12]
 800a840:	0759      	lsls	r1, r3, #29
 800a842:	d505      	bpl.n	800a850 <__sflush_r+0x44>
 800a844:	6863      	ldr	r3, [r4, #4]
 800a846:	1ad2      	subs	r2, r2, r3
 800a848:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a84a:	b10b      	cbz	r3, 800a850 <__sflush_r+0x44>
 800a84c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a84e:	1ad2      	subs	r2, r2, r3
 800a850:	2300      	movs	r3, #0
 800a852:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a854:	6a21      	ldr	r1, [r4, #32]
 800a856:	4628      	mov	r0, r5
 800a858:	47b0      	blx	r6
 800a85a:	1c43      	adds	r3, r0, #1
 800a85c:	89a3      	ldrh	r3, [r4, #12]
 800a85e:	d106      	bne.n	800a86e <__sflush_r+0x62>
 800a860:	6829      	ldr	r1, [r5, #0]
 800a862:	291d      	cmp	r1, #29
 800a864:	d82b      	bhi.n	800a8be <__sflush_r+0xb2>
 800a866:	4a2a      	ldr	r2, [pc, #168]	@ (800a910 <__sflush_r+0x104>)
 800a868:	410a      	asrs	r2, r1
 800a86a:	07d6      	lsls	r6, r2, #31
 800a86c:	d427      	bmi.n	800a8be <__sflush_r+0xb2>
 800a86e:	2200      	movs	r2, #0
 800a870:	6062      	str	r2, [r4, #4]
 800a872:	04d9      	lsls	r1, r3, #19
 800a874:	6922      	ldr	r2, [r4, #16]
 800a876:	6022      	str	r2, [r4, #0]
 800a878:	d504      	bpl.n	800a884 <__sflush_r+0x78>
 800a87a:	1c42      	adds	r2, r0, #1
 800a87c:	d101      	bne.n	800a882 <__sflush_r+0x76>
 800a87e:	682b      	ldr	r3, [r5, #0]
 800a880:	b903      	cbnz	r3, 800a884 <__sflush_r+0x78>
 800a882:	6560      	str	r0, [r4, #84]	@ 0x54
 800a884:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a886:	602f      	str	r7, [r5, #0]
 800a888:	b1b9      	cbz	r1, 800a8ba <__sflush_r+0xae>
 800a88a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a88e:	4299      	cmp	r1, r3
 800a890:	d002      	beq.n	800a898 <__sflush_r+0x8c>
 800a892:	4628      	mov	r0, r5
 800a894:	f7fe fa2c 	bl	8008cf0 <_free_r>
 800a898:	2300      	movs	r3, #0
 800a89a:	6363      	str	r3, [r4, #52]	@ 0x34
 800a89c:	e00d      	b.n	800a8ba <__sflush_r+0xae>
 800a89e:	2301      	movs	r3, #1
 800a8a0:	4628      	mov	r0, r5
 800a8a2:	47b0      	blx	r6
 800a8a4:	4602      	mov	r2, r0
 800a8a6:	1c50      	adds	r0, r2, #1
 800a8a8:	d1c9      	bne.n	800a83e <__sflush_r+0x32>
 800a8aa:	682b      	ldr	r3, [r5, #0]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d0c6      	beq.n	800a83e <__sflush_r+0x32>
 800a8b0:	2b1d      	cmp	r3, #29
 800a8b2:	d001      	beq.n	800a8b8 <__sflush_r+0xac>
 800a8b4:	2b16      	cmp	r3, #22
 800a8b6:	d11e      	bne.n	800a8f6 <__sflush_r+0xea>
 800a8b8:	602f      	str	r7, [r5, #0]
 800a8ba:	2000      	movs	r0, #0
 800a8bc:	e022      	b.n	800a904 <__sflush_r+0xf8>
 800a8be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8c2:	b21b      	sxth	r3, r3
 800a8c4:	e01b      	b.n	800a8fe <__sflush_r+0xf2>
 800a8c6:	690f      	ldr	r7, [r1, #16]
 800a8c8:	2f00      	cmp	r7, #0
 800a8ca:	d0f6      	beq.n	800a8ba <__sflush_r+0xae>
 800a8cc:	0793      	lsls	r3, r2, #30
 800a8ce:	680e      	ldr	r6, [r1, #0]
 800a8d0:	bf08      	it	eq
 800a8d2:	694b      	ldreq	r3, [r1, #20]
 800a8d4:	600f      	str	r7, [r1, #0]
 800a8d6:	bf18      	it	ne
 800a8d8:	2300      	movne	r3, #0
 800a8da:	eba6 0807 	sub.w	r8, r6, r7
 800a8de:	608b      	str	r3, [r1, #8]
 800a8e0:	f1b8 0f00 	cmp.w	r8, #0
 800a8e4:	dde9      	ble.n	800a8ba <__sflush_r+0xae>
 800a8e6:	6a21      	ldr	r1, [r4, #32]
 800a8e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a8ea:	4643      	mov	r3, r8
 800a8ec:	463a      	mov	r2, r7
 800a8ee:	4628      	mov	r0, r5
 800a8f0:	47b0      	blx	r6
 800a8f2:	2800      	cmp	r0, #0
 800a8f4:	dc08      	bgt.n	800a908 <__sflush_r+0xfc>
 800a8f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8fe:	81a3      	strh	r3, [r4, #12]
 800a900:	f04f 30ff 	mov.w	r0, #4294967295
 800a904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a908:	4407      	add	r7, r0
 800a90a:	eba8 0800 	sub.w	r8, r8, r0
 800a90e:	e7e7      	b.n	800a8e0 <__sflush_r+0xd4>
 800a910:	dfbffffe 	.word	0xdfbffffe

0800a914 <_fflush_r>:
 800a914:	b538      	push	{r3, r4, r5, lr}
 800a916:	690b      	ldr	r3, [r1, #16]
 800a918:	4605      	mov	r5, r0
 800a91a:	460c      	mov	r4, r1
 800a91c:	b913      	cbnz	r3, 800a924 <_fflush_r+0x10>
 800a91e:	2500      	movs	r5, #0
 800a920:	4628      	mov	r0, r5
 800a922:	bd38      	pop	{r3, r4, r5, pc}
 800a924:	b118      	cbz	r0, 800a92e <_fflush_r+0x1a>
 800a926:	6a03      	ldr	r3, [r0, #32]
 800a928:	b90b      	cbnz	r3, 800a92e <_fflush_r+0x1a>
 800a92a:	f7fd fa75 	bl	8007e18 <__sinit>
 800a92e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d0f3      	beq.n	800a91e <_fflush_r+0xa>
 800a936:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a938:	07d0      	lsls	r0, r2, #31
 800a93a:	d404      	bmi.n	800a946 <_fflush_r+0x32>
 800a93c:	0599      	lsls	r1, r3, #22
 800a93e:	d402      	bmi.n	800a946 <_fflush_r+0x32>
 800a940:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a942:	f7fd fb80 	bl	8008046 <__retarget_lock_acquire_recursive>
 800a946:	4628      	mov	r0, r5
 800a948:	4621      	mov	r1, r4
 800a94a:	f7ff ff5f 	bl	800a80c <__sflush_r>
 800a94e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a950:	07da      	lsls	r2, r3, #31
 800a952:	4605      	mov	r5, r0
 800a954:	d4e4      	bmi.n	800a920 <_fflush_r+0xc>
 800a956:	89a3      	ldrh	r3, [r4, #12]
 800a958:	059b      	lsls	r3, r3, #22
 800a95a:	d4e1      	bmi.n	800a920 <_fflush_r+0xc>
 800a95c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a95e:	f7fd fb73 	bl	8008048 <__retarget_lock_release_recursive>
 800a962:	e7dd      	b.n	800a920 <_fflush_r+0xc>

0800a964 <memmove>:
 800a964:	4288      	cmp	r0, r1
 800a966:	b510      	push	{r4, lr}
 800a968:	eb01 0402 	add.w	r4, r1, r2
 800a96c:	d902      	bls.n	800a974 <memmove+0x10>
 800a96e:	4284      	cmp	r4, r0
 800a970:	4623      	mov	r3, r4
 800a972:	d807      	bhi.n	800a984 <memmove+0x20>
 800a974:	1e43      	subs	r3, r0, #1
 800a976:	42a1      	cmp	r1, r4
 800a978:	d008      	beq.n	800a98c <memmove+0x28>
 800a97a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a97e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a982:	e7f8      	b.n	800a976 <memmove+0x12>
 800a984:	4402      	add	r2, r0
 800a986:	4601      	mov	r1, r0
 800a988:	428a      	cmp	r2, r1
 800a98a:	d100      	bne.n	800a98e <memmove+0x2a>
 800a98c:	bd10      	pop	{r4, pc}
 800a98e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a992:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a996:	e7f7      	b.n	800a988 <memmove+0x24>

0800a998 <strncmp>:
 800a998:	b510      	push	{r4, lr}
 800a99a:	b16a      	cbz	r2, 800a9b8 <strncmp+0x20>
 800a99c:	3901      	subs	r1, #1
 800a99e:	1884      	adds	r4, r0, r2
 800a9a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a9a4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a9a8:	429a      	cmp	r2, r3
 800a9aa:	d103      	bne.n	800a9b4 <strncmp+0x1c>
 800a9ac:	42a0      	cmp	r0, r4
 800a9ae:	d001      	beq.n	800a9b4 <strncmp+0x1c>
 800a9b0:	2a00      	cmp	r2, #0
 800a9b2:	d1f5      	bne.n	800a9a0 <strncmp+0x8>
 800a9b4:	1ad0      	subs	r0, r2, r3
 800a9b6:	bd10      	pop	{r4, pc}
 800a9b8:	4610      	mov	r0, r2
 800a9ba:	e7fc      	b.n	800a9b6 <strncmp+0x1e>

0800a9bc <_sbrk_r>:
 800a9bc:	b538      	push	{r3, r4, r5, lr}
 800a9be:	4d06      	ldr	r5, [pc, #24]	@ (800a9d8 <_sbrk_r+0x1c>)
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	4604      	mov	r4, r0
 800a9c4:	4608      	mov	r0, r1
 800a9c6:	602b      	str	r3, [r5, #0]
 800a9c8:	f7f7 f8e4 	bl	8001b94 <_sbrk>
 800a9cc:	1c43      	adds	r3, r0, #1
 800a9ce:	d102      	bne.n	800a9d6 <_sbrk_r+0x1a>
 800a9d0:	682b      	ldr	r3, [r5, #0]
 800a9d2:	b103      	cbz	r3, 800a9d6 <_sbrk_r+0x1a>
 800a9d4:	6023      	str	r3, [r4, #0]
 800a9d6:	bd38      	pop	{r3, r4, r5, pc}
 800a9d8:	20000c48 	.word	0x20000c48

0800a9dc <memcpy>:
 800a9dc:	440a      	add	r2, r1
 800a9de:	4291      	cmp	r1, r2
 800a9e0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a9e4:	d100      	bne.n	800a9e8 <memcpy+0xc>
 800a9e6:	4770      	bx	lr
 800a9e8:	b510      	push	{r4, lr}
 800a9ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a9ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a9f2:	4291      	cmp	r1, r2
 800a9f4:	d1f9      	bne.n	800a9ea <memcpy+0xe>
 800a9f6:	bd10      	pop	{r4, pc}

0800a9f8 <nan>:
 800a9f8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800aa00 <nan+0x8>
 800a9fc:	4770      	bx	lr
 800a9fe:	bf00      	nop
 800aa00:	00000000 	.word	0x00000000
 800aa04:	7ff80000 	.word	0x7ff80000

0800aa08 <__assert_func>:
 800aa08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aa0a:	4614      	mov	r4, r2
 800aa0c:	461a      	mov	r2, r3
 800aa0e:	4b09      	ldr	r3, [pc, #36]	@ (800aa34 <__assert_func+0x2c>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	4605      	mov	r5, r0
 800aa14:	68d8      	ldr	r0, [r3, #12]
 800aa16:	b954      	cbnz	r4, 800aa2e <__assert_func+0x26>
 800aa18:	4b07      	ldr	r3, [pc, #28]	@ (800aa38 <__assert_func+0x30>)
 800aa1a:	461c      	mov	r4, r3
 800aa1c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aa20:	9100      	str	r1, [sp, #0]
 800aa22:	462b      	mov	r3, r5
 800aa24:	4905      	ldr	r1, [pc, #20]	@ (800aa3c <__assert_func+0x34>)
 800aa26:	f000 fba7 	bl	800b178 <fiprintf>
 800aa2a:	f000 fbb7 	bl	800b19c <abort>
 800aa2e:	4b04      	ldr	r3, [pc, #16]	@ (800aa40 <__assert_func+0x38>)
 800aa30:	e7f4      	b.n	800aa1c <__assert_func+0x14>
 800aa32:	bf00      	nop
 800aa34:	20000048 	.word	0x20000048
 800aa38:	0800baf5 	.word	0x0800baf5
 800aa3c:	0800bac7 	.word	0x0800bac7
 800aa40:	0800baba 	.word	0x0800baba

0800aa44 <_calloc_r>:
 800aa44:	b570      	push	{r4, r5, r6, lr}
 800aa46:	fba1 5402 	umull	r5, r4, r1, r2
 800aa4a:	b93c      	cbnz	r4, 800aa5c <_calloc_r+0x18>
 800aa4c:	4629      	mov	r1, r5
 800aa4e:	f7fe f9c3 	bl	8008dd8 <_malloc_r>
 800aa52:	4606      	mov	r6, r0
 800aa54:	b928      	cbnz	r0, 800aa62 <_calloc_r+0x1e>
 800aa56:	2600      	movs	r6, #0
 800aa58:	4630      	mov	r0, r6
 800aa5a:	bd70      	pop	{r4, r5, r6, pc}
 800aa5c:	220c      	movs	r2, #12
 800aa5e:	6002      	str	r2, [r0, #0]
 800aa60:	e7f9      	b.n	800aa56 <_calloc_r+0x12>
 800aa62:	462a      	mov	r2, r5
 800aa64:	4621      	mov	r1, r4
 800aa66:	f7fd fa70 	bl	8007f4a <memset>
 800aa6a:	e7f5      	b.n	800aa58 <_calloc_r+0x14>

0800aa6c <rshift>:
 800aa6c:	6903      	ldr	r3, [r0, #16]
 800aa6e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800aa72:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aa76:	ea4f 1261 	mov.w	r2, r1, asr #5
 800aa7a:	f100 0414 	add.w	r4, r0, #20
 800aa7e:	dd45      	ble.n	800ab0c <rshift+0xa0>
 800aa80:	f011 011f 	ands.w	r1, r1, #31
 800aa84:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800aa88:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800aa8c:	d10c      	bne.n	800aaa8 <rshift+0x3c>
 800aa8e:	f100 0710 	add.w	r7, r0, #16
 800aa92:	4629      	mov	r1, r5
 800aa94:	42b1      	cmp	r1, r6
 800aa96:	d334      	bcc.n	800ab02 <rshift+0x96>
 800aa98:	1a9b      	subs	r3, r3, r2
 800aa9a:	009b      	lsls	r3, r3, #2
 800aa9c:	1eea      	subs	r2, r5, #3
 800aa9e:	4296      	cmp	r6, r2
 800aaa0:	bf38      	it	cc
 800aaa2:	2300      	movcc	r3, #0
 800aaa4:	4423      	add	r3, r4
 800aaa6:	e015      	b.n	800aad4 <rshift+0x68>
 800aaa8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800aaac:	f1c1 0820 	rsb	r8, r1, #32
 800aab0:	40cf      	lsrs	r7, r1
 800aab2:	f105 0e04 	add.w	lr, r5, #4
 800aab6:	46a1      	mov	r9, r4
 800aab8:	4576      	cmp	r6, lr
 800aaba:	46f4      	mov	ip, lr
 800aabc:	d815      	bhi.n	800aaea <rshift+0x7e>
 800aabe:	1a9a      	subs	r2, r3, r2
 800aac0:	0092      	lsls	r2, r2, #2
 800aac2:	3a04      	subs	r2, #4
 800aac4:	3501      	adds	r5, #1
 800aac6:	42ae      	cmp	r6, r5
 800aac8:	bf38      	it	cc
 800aaca:	2200      	movcc	r2, #0
 800aacc:	18a3      	adds	r3, r4, r2
 800aace:	50a7      	str	r7, [r4, r2]
 800aad0:	b107      	cbz	r7, 800aad4 <rshift+0x68>
 800aad2:	3304      	adds	r3, #4
 800aad4:	1b1a      	subs	r2, r3, r4
 800aad6:	42a3      	cmp	r3, r4
 800aad8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800aadc:	bf08      	it	eq
 800aade:	2300      	moveq	r3, #0
 800aae0:	6102      	str	r2, [r0, #16]
 800aae2:	bf08      	it	eq
 800aae4:	6143      	streq	r3, [r0, #20]
 800aae6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aaea:	f8dc c000 	ldr.w	ip, [ip]
 800aaee:	fa0c fc08 	lsl.w	ip, ip, r8
 800aaf2:	ea4c 0707 	orr.w	r7, ip, r7
 800aaf6:	f849 7b04 	str.w	r7, [r9], #4
 800aafa:	f85e 7b04 	ldr.w	r7, [lr], #4
 800aafe:	40cf      	lsrs	r7, r1
 800ab00:	e7da      	b.n	800aab8 <rshift+0x4c>
 800ab02:	f851 cb04 	ldr.w	ip, [r1], #4
 800ab06:	f847 cf04 	str.w	ip, [r7, #4]!
 800ab0a:	e7c3      	b.n	800aa94 <rshift+0x28>
 800ab0c:	4623      	mov	r3, r4
 800ab0e:	e7e1      	b.n	800aad4 <rshift+0x68>

0800ab10 <__hexdig_fun>:
 800ab10:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ab14:	2b09      	cmp	r3, #9
 800ab16:	d802      	bhi.n	800ab1e <__hexdig_fun+0xe>
 800ab18:	3820      	subs	r0, #32
 800ab1a:	b2c0      	uxtb	r0, r0
 800ab1c:	4770      	bx	lr
 800ab1e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ab22:	2b05      	cmp	r3, #5
 800ab24:	d801      	bhi.n	800ab2a <__hexdig_fun+0x1a>
 800ab26:	3847      	subs	r0, #71	@ 0x47
 800ab28:	e7f7      	b.n	800ab1a <__hexdig_fun+0xa>
 800ab2a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ab2e:	2b05      	cmp	r3, #5
 800ab30:	d801      	bhi.n	800ab36 <__hexdig_fun+0x26>
 800ab32:	3827      	subs	r0, #39	@ 0x27
 800ab34:	e7f1      	b.n	800ab1a <__hexdig_fun+0xa>
 800ab36:	2000      	movs	r0, #0
 800ab38:	4770      	bx	lr
	...

0800ab3c <__gethex>:
 800ab3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab40:	b085      	sub	sp, #20
 800ab42:	468a      	mov	sl, r1
 800ab44:	9302      	str	r3, [sp, #8]
 800ab46:	680b      	ldr	r3, [r1, #0]
 800ab48:	9001      	str	r0, [sp, #4]
 800ab4a:	4690      	mov	r8, r2
 800ab4c:	1c9c      	adds	r4, r3, #2
 800ab4e:	46a1      	mov	r9, r4
 800ab50:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ab54:	2830      	cmp	r0, #48	@ 0x30
 800ab56:	d0fa      	beq.n	800ab4e <__gethex+0x12>
 800ab58:	eba9 0303 	sub.w	r3, r9, r3
 800ab5c:	f1a3 0b02 	sub.w	fp, r3, #2
 800ab60:	f7ff ffd6 	bl	800ab10 <__hexdig_fun>
 800ab64:	4605      	mov	r5, r0
 800ab66:	2800      	cmp	r0, #0
 800ab68:	d168      	bne.n	800ac3c <__gethex+0x100>
 800ab6a:	49a0      	ldr	r1, [pc, #640]	@ (800adec <__gethex+0x2b0>)
 800ab6c:	2201      	movs	r2, #1
 800ab6e:	4648      	mov	r0, r9
 800ab70:	f7ff ff12 	bl	800a998 <strncmp>
 800ab74:	4607      	mov	r7, r0
 800ab76:	2800      	cmp	r0, #0
 800ab78:	d167      	bne.n	800ac4a <__gethex+0x10e>
 800ab7a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ab7e:	4626      	mov	r6, r4
 800ab80:	f7ff ffc6 	bl	800ab10 <__hexdig_fun>
 800ab84:	2800      	cmp	r0, #0
 800ab86:	d062      	beq.n	800ac4e <__gethex+0x112>
 800ab88:	4623      	mov	r3, r4
 800ab8a:	7818      	ldrb	r0, [r3, #0]
 800ab8c:	2830      	cmp	r0, #48	@ 0x30
 800ab8e:	4699      	mov	r9, r3
 800ab90:	f103 0301 	add.w	r3, r3, #1
 800ab94:	d0f9      	beq.n	800ab8a <__gethex+0x4e>
 800ab96:	f7ff ffbb 	bl	800ab10 <__hexdig_fun>
 800ab9a:	fab0 f580 	clz	r5, r0
 800ab9e:	096d      	lsrs	r5, r5, #5
 800aba0:	f04f 0b01 	mov.w	fp, #1
 800aba4:	464a      	mov	r2, r9
 800aba6:	4616      	mov	r6, r2
 800aba8:	3201      	adds	r2, #1
 800abaa:	7830      	ldrb	r0, [r6, #0]
 800abac:	f7ff ffb0 	bl	800ab10 <__hexdig_fun>
 800abb0:	2800      	cmp	r0, #0
 800abb2:	d1f8      	bne.n	800aba6 <__gethex+0x6a>
 800abb4:	498d      	ldr	r1, [pc, #564]	@ (800adec <__gethex+0x2b0>)
 800abb6:	2201      	movs	r2, #1
 800abb8:	4630      	mov	r0, r6
 800abba:	f7ff feed 	bl	800a998 <strncmp>
 800abbe:	2800      	cmp	r0, #0
 800abc0:	d13f      	bne.n	800ac42 <__gethex+0x106>
 800abc2:	b944      	cbnz	r4, 800abd6 <__gethex+0x9a>
 800abc4:	1c74      	adds	r4, r6, #1
 800abc6:	4622      	mov	r2, r4
 800abc8:	4616      	mov	r6, r2
 800abca:	3201      	adds	r2, #1
 800abcc:	7830      	ldrb	r0, [r6, #0]
 800abce:	f7ff ff9f 	bl	800ab10 <__hexdig_fun>
 800abd2:	2800      	cmp	r0, #0
 800abd4:	d1f8      	bne.n	800abc8 <__gethex+0x8c>
 800abd6:	1ba4      	subs	r4, r4, r6
 800abd8:	00a7      	lsls	r7, r4, #2
 800abda:	7833      	ldrb	r3, [r6, #0]
 800abdc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800abe0:	2b50      	cmp	r3, #80	@ 0x50
 800abe2:	d13e      	bne.n	800ac62 <__gethex+0x126>
 800abe4:	7873      	ldrb	r3, [r6, #1]
 800abe6:	2b2b      	cmp	r3, #43	@ 0x2b
 800abe8:	d033      	beq.n	800ac52 <__gethex+0x116>
 800abea:	2b2d      	cmp	r3, #45	@ 0x2d
 800abec:	d034      	beq.n	800ac58 <__gethex+0x11c>
 800abee:	1c71      	adds	r1, r6, #1
 800abf0:	2400      	movs	r4, #0
 800abf2:	7808      	ldrb	r0, [r1, #0]
 800abf4:	f7ff ff8c 	bl	800ab10 <__hexdig_fun>
 800abf8:	1e43      	subs	r3, r0, #1
 800abfa:	b2db      	uxtb	r3, r3
 800abfc:	2b18      	cmp	r3, #24
 800abfe:	d830      	bhi.n	800ac62 <__gethex+0x126>
 800ac00:	f1a0 0210 	sub.w	r2, r0, #16
 800ac04:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ac08:	f7ff ff82 	bl	800ab10 <__hexdig_fun>
 800ac0c:	f100 3cff 	add.w	ip, r0, #4294967295
 800ac10:	fa5f fc8c 	uxtb.w	ip, ip
 800ac14:	f1bc 0f18 	cmp.w	ip, #24
 800ac18:	f04f 030a 	mov.w	r3, #10
 800ac1c:	d91e      	bls.n	800ac5c <__gethex+0x120>
 800ac1e:	b104      	cbz	r4, 800ac22 <__gethex+0xe6>
 800ac20:	4252      	negs	r2, r2
 800ac22:	4417      	add	r7, r2
 800ac24:	f8ca 1000 	str.w	r1, [sl]
 800ac28:	b1ed      	cbz	r5, 800ac66 <__gethex+0x12a>
 800ac2a:	f1bb 0f00 	cmp.w	fp, #0
 800ac2e:	bf0c      	ite	eq
 800ac30:	2506      	moveq	r5, #6
 800ac32:	2500      	movne	r5, #0
 800ac34:	4628      	mov	r0, r5
 800ac36:	b005      	add	sp, #20
 800ac38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac3c:	2500      	movs	r5, #0
 800ac3e:	462c      	mov	r4, r5
 800ac40:	e7b0      	b.n	800aba4 <__gethex+0x68>
 800ac42:	2c00      	cmp	r4, #0
 800ac44:	d1c7      	bne.n	800abd6 <__gethex+0x9a>
 800ac46:	4627      	mov	r7, r4
 800ac48:	e7c7      	b.n	800abda <__gethex+0x9e>
 800ac4a:	464e      	mov	r6, r9
 800ac4c:	462f      	mov	r7, r5
 800ac4e:	2501      	movs	r5, #1
 800ac50:	e7c3      	b.n	800abda <__gethex+0x9e>
 800ac52:	2400      	movs	r4, #0
 800ac54:	1cb1      	adds	r1, r6, #2
 800ac56:	e7cc      	b.n	800abf2 <__gethex+0xb6>
 800ac58:	2401      	movs	r4, #1
 800ac5a:	e7fb      	b.n	800ac54 <__gethex+0x118>
 800ac5c:	fb03 0002 	mla	r0, r3, r2, r0
 800ac60:	e7ce      	b.n	800ac00 <__gethex+0xc4>
 800ac62:	4631      	mov	r1, r6
 800ac64:	e7de      	b.n	800ac24 <__gethex+0xe8>
 800ac66:	eba6 0309 	sub.w	r3, r6, r9
 800ac6a:	3b01      	subs	r3, #1
 800ac6c:	4629      	mov	r1, r5
 800ac6e:	2b07      	cmp	r3, #7
 800ac70:	dc0a      	bgt.n	800ac88 <__gethex+0x14c>
 800ac72:	9801      	ldr	r0, [sp, #4]
 800ac74:	f7fe f93c 	bl	8008ef0 <_Balloc>
 800ac78:	4604      	mov	r4, r0
 800ac7a:	b940      	cbnz	r0, 800ac8e <__gethex+0x152>
 800ac7c:	4b5c      	ldr	r3, [pc, #368]	@ (800adf0 <__gethex+0x2b4>)
 800ac7e:	4602      	mov	r2, r0
 800ac80:	21e4      	movs	r1, #228	@ 0xe4
 800ac82:	485c      	ldr	r0, [pc, #368]	@ (800adf4 <__gethex+0x2b8>)
 800ac84:	f7ff fec0 	bl	800aa08 <__assert_func>
 800ac88:	3101      	adds	r1, #1
 800ac8a:	105b      	asrs	r3, r3, #1
 800ac8c:	e7ef      	b.n	800ac6e <__gethex+0x132>
 800ac8e:	f100 0a14 	add.w	sl, r0, #20
 800ac92:	2300      	movs	r3, #0
 800ac94:	4655      	mov	r5, sl
 800ac96:	469b      	mov	fp, r3
 800ac98:	45b1      	cmp	r9, r6
 800ac9a:	d337      	bcc.n	800ad0c <__gethex+0x1d0>
 800ac9c:	f845 bb04 	str.w	fp, [r5], #4
 800aca0:	eba5 050a 	sub.w	r5, r5, sl
 800aca4:	10ad      	asrs	r5, r5, #2
 800aca6:	6125      	str	r5, [r4, #16]
 800aca8:	4658      	mov	r0, fp
 800acaa:	f7fe fa13 	bl	80090d4 <__hi0bits>
 800acae:	016d      	lsls	r5, r5, #5
 800acb0:	f8d8 6000 	ldr.w	r6, [r8]
 800acb4:	1a2d      	subs	r5, r5, r0
 800acb6:	42b5      	cmp	r5, r6
 800acb8:	dd54      	ble.n	800ad64 <__gethex+0x228>
 800acba:	1bad      	subs	r5, r5, r6
 800acbc:	4629      	mov	r1, r5
 800acbe:	4620      	mov	r0, r4
 800acc0:	f7fe fda7 	bl	8009812 <__any_on>
 800acc4:	4681      	mov	r9, r0
 800acc6:	b178      	cbz	r0, 800ace8 <__gethex+0x1ac>
 800acc8:	1e6b      	subs	r3, r5, #1
 800acca:	1159      	asrs	r1, r3, #5
 800accc:	f003 021f 	and.w	r2, r3, #31
 800acd0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800acd4:	f04f 0901 	mov.w	r9, #1
 800acd8:	fa09 f202 	lsl.w	r2, r9, r2
 800acdc:	420a      	tst	r2, r1
 800acde:	d003      	beq.n	800ace8 <__gethex+0x1ac>
 800ace0:	454b      	cmp	r3, r9
 800ace2:	dc36      	bgt.n	800ad52 <__gethex+0x216>
 800ace4:	f04f 0902 	mov.w	r9, #2
 800ace8:	4629      	mov	r1, r5
 800acea:	4620      	mov	r0, r4
 800acec:	f7ff febe 	bl	800aa6c <rshift>
 800acf0:	442f      	add	r7, r5
 800acf2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800acf6:	42bb      	cmp	r3, r7
 800acf8:	da42      	bge.n	800ad80 <__gethex+0x244>
 800acfa:	9801      	ldr	r0, [sp, #4]
 800acfc:	4621      	mov	r1, r4
 800acfe:	f7fe f937 	bl	8008f70 <_Bfree>
 800ad02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad04:	2300      	movs	r3, #0
 800ad06:	6013      	str	r3, [r2, #0]
 800ad08:	25a3      	movs	r5, #163	@ 0xa3
 800ad0a:	e793      	b.n	800ac34 <__gethex+0xf8>
 800ad0c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ad10:	2a2e      	cmp	r2, #46	@ 0x2e
 800ad12:	d012      	beq.n	800ad3a <__gethex+0x1fe>
 800ad14:	2b20      	cmp	r3, #32
 800ad16:	d104      	bne.n	800ad22 <__gethex+0x1e6>
 800ad18:	f845 bb04 	str.w	fp, [r5], #4
 800ad1c:	f04f 0b00 	mov.w	fp, #0
 800ad20:	465b      	mov	r3, fp
 800ad22:	7830      	ldrb	r0, [r6, #0]
 800ad24:	9303      	str	r3, [sp, #12]
 800ad26:	f7ff fef3 	bl	800ab10 <__hexdig_fun>
 800ad2a:	9b03      	ldr	r3, [sp, #12]
 800ad2c:	f000 000f 	and.w	r0, r0, #15
 800ad30:	4098      	lsls	r0, r3
 800ad32:	ea4b 0b00 	orr.w	fp, fp, r0
 800ad36:	3304      	adds	r3, #4
 800ad38:	e7ae      	b.n	800ac98 <__gethex+0x15c>
 800ad3a:	45b1      	cmp	r9, r6
 800ad3c:	d8ea      	bhi.n	800ad14 <__gethex+0x1d8>
 800ad3e:	492b      	ldr	r1, [pc, #172]	@ (800adec <__gethex+0x2b0>)
 800ad40:	9303      	str	r3, [sp, #12]
 800ad42:	2201      	movs	r2, #1
 800ad44:	4630      	mov	r0, r6
 800ad46:	f7ff fe27 	bl	800a998 <strncmp>
 800ad4a:	9b03      	ldr	r3, [sp, #12]
 800ad4c:	2800      	cmp	r0, #0
 800ad4e:	d1e1      	bne.n	800ad14 <__gethex+0x1d8>
 800ad50:	e7a2      	b.n	800ac98 <__gethex+0x15c>
 800ad52:	1ea9      	subs	r1, r5, #2
 800ad54:	4620      	mov	r0, r4
 800ad56:	f7fe fd5c 	bl	8009812 <__any_on>
 800ad5a:	2800      	cmp	r0, #0
 800ad5c:	d0c2      	beq.n	800ace4 <__gethex+0x1a8>
 800ad5e:	f04f 0903 	mov.w	r9, #3
 800ad62:	e7c1      	b.n	800ace8 <__gethex+0x1ac>
 800ad64:	da09      	bge.n	800ad7a <__gethex+0x23e>
 800ad66:	1b75      	subs	r5, r6, r5
 800ad68:	4621      	mov	r1, r4
 800ad6a:	9801      	ldr	r0, [sp, #4]
 800ad6c:	462a      	mov	r2, r5
 800ad6e:	f7fe fb17 	bl	80093a0 <__lshift>
 800ad72:	1b7f      	subs	r7, r7, r5
 800ad74:	4604      	mov	r4, r0
 800ad76:	f100 0a14 	add.w	sl, r0, #20
 800ad7a:	f04f 0900 	mov.w	r9, #0
 800ad7e:	e7b8      	b.n	800acf2 <__gethex+0x1b6>
 800ad80:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ad84:	42bd      	cmp	r5, r7
 800ad86:	dd6f      	ble.n	800ae68 <__gethex+0x32c>
 800ad88:	1bed      	subs	r5, r5, r7
 800ad8a:	42ae      	cmp	r6, r5
 800ad8c:	dc34      	bgt.n	800adf8 <__gethex+0x2bc>
 800ad8e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ad92:	2b02      	cmp	r3, #2
 800ad94:	d022      	beq.n	800addc <__gethex+0x2a0>
 800ad96:	2b03      	cmp	r3, #3
 800ad98:	d024      	beq.n	800ade4 <__gethex+0x2a8>
 800ad9a:	2b01      	cmp	r3, #1
 800ad9c:	d115      	bne.n	800adca <__gethex+0x28e>
 800ad9e:	42ae      	cmp	r6, r5
 800ada0:	d113      	bne.n	800adca <__gethex+0x28e>
 800ada2:	2e01      	cmp	r6, #1
 800ada4:	d10b      	bne.n	800adbe <__gethex+0x282>
 800ada6:	9a02      	ldr	r2, [sp, #8]
 800ada8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800adac:	6013      	str	r3, [r2, #0]
 800adae:	2301      	movs	r3, #1
 800adb0:	6123      	str	r3, [r4, #16]
 800adb2:	f8ca 3000 	str.w	r3, [sl]
 800adb6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800adb8:	2562      	movs	r5, #98	@ 0x62
 800adba:	601c      	str	r4, [r3, #0]
 800adbc:	e73a      	b.n	800ac34 <__gethex+0xf8>
 800adbe:	1e71      	subs	r1, r6, #1
 800adc0:	4620      	mov	r0, r4
 800adc2:	f7fe fd26 	bl	8009812 <__any_on>
 800adc6:	2800      	cmp	r0, #0
 800adc8:	d1ed      	bne.n	800ada6 <__gethex+0x26a>
 800adca:	9801      	ldr	r0, [sp, #4]
 800adcc:	4621      	mov	r1, r4
 800adce:	f7fe f8cf 	bl	8008f70 <_Bfree>
 800add2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800add4:	2300      	movs	r3, #0
 800add6:	6013      	str	r3, [r2, #0]
 800add8:	2550      	movs	r5, #80	@ 0x50
 800adda:	e72b      	b.n	800ac34 <__gethex+0xf8>
 800addc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d1f3      	bne.n	800adca <__gethex+0x28e>
 800ade2:	e7e0      	b.n	800ada6 <__gethex+0x26a>
 800ade4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d1dd      	bne.n	800ada6 <__gethex+0x26a>
 800adea:	e7ee      	b.n	800adca <__gethex+0x28e>
 800adec:	0800b948 	.word	0x0800b948
 800adf0:	0800b7dd 	.word	0x0800b7dd
 800adf4:	0800baf6 	.word	0x0800baf6
 800adf8:	1e6f      	subs	r7, r5, #1
 800adfa:	f1b9 0f00 	cmp.w	r9, #0
 800adfe:	d130      	bne.n	800ae62 <__gethex+0x326>
 800ae00:	b127      	cbz	r7, 800ae0c <__gethex+0x2d0>
 800ae02:	4639      	mov	r1, r7
 800ae04:	4620      	mov	r0, r4
 800ae06:	f7fe fd04 	bl	8009812 <__any_on>
 800ae0a:	4681      	mov	r9, r0
 800ae0c:	117a      	asrs	r2, r7, #5
 800ae0e:	2301      	movs	r3, #1
 800ae10:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ae14:	f007 071f 	and.w	r7, r7, #31
 800ae18:	40bb      	lsls	r3, r7
 800ae1a:	4213      	tst	r3, r2
 800ae1c:	4629      	mov	r1, r5
 800ae1e:	4620      	mov	r0, r4
 800ae20:	bf18      	it	ne
 800ae22:	f049 0902 	orrne.w	r9, r9, #2
 800ae26:	f7ff fe21 	bl	800aa6c <rshift>
 800ae2a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ae2e:	1b76      	subs	r6, r6, r5
 800ae30:	2502      	movs	r5, #2
 800ae32:	f1b9 0f00 	cmp.w	r9, #0
 800ae36:	d047      	beq.n	800aec8 <__gethex+0x38c>
 800ae38:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ae3c:	2b02      	cmp	r3, #2
 800ae3e:	d015      	beq.n	800ae6c <__gethex+0x330>
 800ae40:	2b03      	cmp	r3, #3
 800ae42:	d017      	beq.n	800ae74 <__gethex+0x338>
 800ae44:	2b01      	cmp	r3, #1
 800ae46:	d109      	bne.n	800ae5c <__gethex+0x320>
 800ae48:	f019 0f02 	tst.w	r9, #2
 800ae4c:	d006      	beq.n	800ae5c <__gethex+0x320>
 800ae4e:	f8da 3000 	ldr.w	r3, [sl]
 800ae52:	ea49 0903 	orr.w	r9, r9, r3
 800ae56:	f019 0f01 	tst.w	r9, #1
 800ae5a:	d10e      	bne.n	800ae7a <__gethex+0x33e>
 800ae5c:	f045 0510 	orr.w	r5, r5, #16
 800ae60:	e032      	b.n	800aec8 <__gethex+0x38c>
 800ae62:	f04f 0901 	mov.w	r9, #1
 800ae66:	e7d1      	b.n	800ae0c <__gethex+0x2d0>
 800ae68:	2501      	movs	r5, #1
 800ae6a:	e7e2      	b.n	800ae32 <__gethex+0x2f6>
 800ae6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae6e:	f1c3 0301 	rsb	r3, r3, #1
 800ae72:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ae74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d0f0      	beq.n	800ae5c <__gethex+0x320>
 800ae7a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ae7e:	f104 0314 	add.w	r3, r4, #20
 800ae82:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ae86:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ae8a:	f04f 0c00 	mov.w	ip, #0
 800ae8e:	4618      	mov	r0, r3
 800ae90:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae94:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ae98:	d01b      	beq.n	800aed2 <__gethex+0x396>
 800ae9a:	3201      	adds	r2, #1
 800ae9c:	6002      	str	r2, [r0, #0]
 800ae9e:	2d02      	cmp	r5, #2
 800aea0:	f104 0314 	add.w	r3, r4, #20
 800aea4:	d13c      	bne.n	800af20 <__gethex+0x3e4>
 800aea6:	f8d8 2000 	ldr.w	r2, [r8]
 800aeaa:	3a01      	subs	r2, #1
 800aeac:	42b2      	cmp	r2, r6
 800aeae:	d109      	bne.n	800aec4 <__gethex+0x388>
 800aeb0:	1171      	asrs	r1, r6, #5
 800aeb2:	2201      	movs	r2, #1
 800aeb4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800aeb8:	f006 061f 	and.w	r6, r6, #31
 800aebc:	fa02 f606 	lsl.w	r6, r2, r6
 800aec0:	421e      	tst	r6, r3
 800aec2:	d13a      	bne.n	800af3a <__gethex+0x3fe>
 800aec4:	f045 0520 	orr.w	r5, r5, #32
 800aec8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aeca:	601c      	str	r4, [r3, #0]
 800aecc:	9b02      	ldr	r3, [sp, #8]
 800aece:	601f      	str	r7, [r3, #0]
 800aed0:	e6b0      	b.n	800ac34 <__gethex+0xf8>
 800aed2:	4299      	cmp	r1, r3
 800aed4:	f843 cc04 	str.w	ip, [r3, #-4]
 800aed8:	d8d9      	bhi.n	800ae8e <__gethex+0x352>
 800aeda:	68a3      	ldr	r3, [r4, #8]
 800aedc:	459b      	cmp	fp, r3
 800aede:	db17      	blt.n	800af10 <__gethex+0x3d4>
 800aee0:	6861      	ldr	r1, [r4, #4]
 800aee2:	9801      	ldr	r0, [sp, #4]
 800aee4:	3101      	adds	r1, #1
 800aee6:	f7fe f803 	bl	8008ef0 <_Balloc>
 800aeea:	4681      	mov	r9, r0
 800aeec:	b918      	cbnz	r0, 800aef6 <__gethex+0x3ba>
 800aeee:	4b1a      	ldr	r3, [pc, #104]	@ (800af58 <__gethex+0x41c>)
 800aef0:	4602      	mov	r2, r0
 800aef2:	2184      	movs	r1, #132	@ 0x84
 800aef4:	e6c5      	b.n	800ac82 <__gethex+0x146>
 800aef6:	6922      	ldr	r2, [r4, #16]
 800aef8:	3202      	adds	r2, #2
 800aefa:	f104 010c 	add.w	r1, r4, #12
 800aefe:	0092      	lsls	r2, r2, #2
 800af00:	300c      	adds	r0, #12
 800af02:	f7ff fd6b 	bl	800a9dc <memcpy>
 800af06:	4621      	mov	r1, r4
 800af08:	9801      	ldr	r0, [sp, #4]
 800af0a:	f7fe f831 	bl	8008f70 <_Bfree>
 800af0e:	464c      	mov	r4, r9
 800af10:	6923      	ldr	r3, [r4, #16]
 800af12:	1c5a      	adds	r2, r3, #1
 800af14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800af18:	6122      	str	r2, [r4, #16]
 800af1a:	2201      	movs	r2, #1
 800af1c:	615a      	str	r2, [r3, #20]
 800af1e:	e7be      	b.n	800ae9e <__gethex+0x362>
 800af20:	6922      	ldr	r2, [r4, #16]
 800af22:	455a      	cmp	r2, fp
 800af24:	dd0b      	ble.n	800af3e <__gethex+0x402>
 800af26:	2101      	movs	r1, #1
 800af28:	4620      	mov	r0, r4
 800af2a:	f7ff fd9f 	bl	800aa6c <rshift>
 800af2e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800af32:	3701      	adds	r7, #1
 800af34:	42bb      	cmp	r3, r7
 800af36:	f6ff aee0 	blt.w	800acfa <__gethex+0x1be>
 800af3a:	2501      	movs	r5, #1
 800af3c:	e7c2      	b.n	800aec4 <__gethex+0x388>
 800af3e:	f016 061f 	ands.w	r6, r6, #31
 800af42:	d0fa      	beq.n	800af3a <__gethex+0x3fe>
 800af44:	4453      	add	r3, sl
 800af46:	f1c6 0620 	rsb	r6, r6, #32
 800af4a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800af4e:	f7fe f8c1 	bl	80090d4 <__hi0bits>
 800af52:	42b0      	cmp	r0, r6
 800af54:	dbe7      	blt.n	800af26 <__gethex+0x3ea>
 800af56:	e7f0      	b.n	800af3a <__gethex+0x3fe>
 800af58:	0800b7dd 	.word	0x0800b7dd

0800af5c <L_shift>:
 800af5c:	f1c2 0208 	rsb	r2, r2, #8
 800af60:	0092      	lsls	r2, r2, #2
 800af62:	b570      	push	{r4, r5, r6, lr}
 800af64:	f1c2 0620 	rsb	r6, r2, #32
 800af68:	6843      	ldr	r3, [r0, #4]
 800af6a:	6804      	ldr	r4, [r0, #0]
 800af6c:	fa03 f506 	lsl.w	r5, r3, r6
 800af70:	432c      	orrs	r4, r5
 800af72:	40d3      	lsrs	r3, r2
 800af74:	6004      	str	r4, [r0, #0]
 800af76:	f840 3f04 	str.w	r3, [r0, #4]!
 800af7a:	4288      	cmp	r0, r1
 800af7c:	d3f4      	bcc.n	800af68 <L_shift+0xc>
 800af7e:	bd70      	pop	{r4, r5, r6, pc}

0800af80 <__match>:
 800af80:	b530      	push	{r4, r5, lr}
 800af82:	6803      	ldr	r3, [r0, #0]
 800af84:	3301      	adds	r3, #1
 800af86:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af8a:	b914      	cbnz	r4, 800af92 <__match+0x12>
 800af8c:	6003      	str	r3, [r0, #0]
 800af8e:	2001      	movs	r0, #1
 800af90:	bd30      	pop	{r4, r5, pc}
 800af92:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af96:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800af9a:	2d19      	cmp	r5, #25
 800af9c:	bf98      	it	ls
 800af9e:	3220      	addls	r2, #32
 800afa0:	42a2      	cmp	r2, r4
 800afa2:	d0f0      	beq.n	800af86 <__match+0x6>
 800afa4:	2000      	movs	r0, #0
 800afa6:	e7f3      	b.n	800af90 <__match+0x10>

0800afa8 <__hexnan>:
 800afa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afac:	680b      	ldr	r3, [r1, #0]
 800afae:	6801      	ldr	r1, [r0, #0]
 800afb0:	115e      	asrs	r6, r3, #5
 800afb2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800afb6:	f013 031f 	ands.w	r3, r3, #31
 800afba:	b087      	sub	sp, #28
 800afbc:	bf18      	it	ne
 800afbe:	3604      	addne	r6, #4
 800afc0:	2500      	movs	r5, #0
 800afc2:	1f37      	subs	r7, r6, #4
 800afc4:	4682      	mov	sl, r0
 800afc6:	4690      	mov	r8, r2
 800afc8:	9301      	str	r3, [sp, #4]
 800afca:	f846 5c04 	str.w	r5, [r6, #-4]
 800afce:	46b9      	mov	r9, r7
 800afd0:	463c      	mov	r4, r7
 800afd2:	9502      	str	r5, [sp, #8]
 800afd4:	46ab      	mov	fp, r5
 800afd6:	784a      	ldrb	r2, [r1, #1]
 800afd8:	1c4b      	adds	r3, r1, #1
 800afda:	9303      	str	r3, [sp, #12]
 800afdc:	b342      	cbz	r2, 800b030 <__hexnan+0x88>
 800afde:	4610      	mov	r0, r2
 800afe0:	9105      	str	r1, [sp, #20]
 800afe2:	9204      	str	r2, [sp, #16]
 800afe4:	f7ff fd94 	bl	800ab10 <__hexdig_fun>
 800afe8:	2800      	cmp	r0, #0
 800afea:	d151      	bne.n	800b090 <__hexnan+0xe8>
 800afec:	9a04      	ldr	r2, [sp, #16]
 800afee:	9905      	ldr	r1, [sp, #20]
 800aff0:	2a20      	cmp	r2, #32
 800aff2:	d818      	bhi.n	800b026 <__hexnan+0x7e>
 800aff4:	9b02      	ldr	r3, [sp, #8]
 800aff6:	459b      	cmp	fp, r3
 800aff8:	dd13      	ble.n	800b022 <__hexnan+0x7a>
 800affa:	454c      	cmp	r4, r9
 800affc:	d206      	bcs.n	800b00c <__hexnan+0x64>
 800affe:	2d07      	cmp	r5, #7
 800b000:	dc04      	bgt.n	800b00c <__hexnan+0x64>
 800b002:	462a      	mov	r2, r5
 800b004:	4649      	mov	r1, r9
 800b006:	4620      	mov	r0, r4
 800b008:	f7ff ffa8 	bl	800af5c <L_shift>
 800b00c:	4544      	cmp	r4, r8
 800b00e:	d952      	bls.n	800b0b6 <__hexnan+0x10e>
 800b010:	2300      	movs	r3, #0
 800b012:	f1a4 0904 	sub.w	r9, r4, #4
 800b016:	f844 3c04 	str.w	r3, [r4, #-4]
 800b01a:	f8cd b008 	str.w	fp, [sp, #8]
 800b01e:	464c      	mov	r4, r9
 800b020:	461d      	mov	r5, r3
 800b022:	9903      	ldr	r1, [sp, #12]
 800b024:	e7d7      	b.n	800afd6 <__hexnan+0x2e>
 800b026:	2a29      	cmp	r2, #41	@ 0x29
 800b028:	d157      	bne.n	800b0da <__hexnan+0x132>
 800b02a:	3102      	adds	r1, #2
 800b02c:	f8ca 1000 	str.w	r1, [sl]
 800b030:	f1bb 0f00 	cmp.w	fp, #0
 800b034:	d051      	beq.n	800b0da <__hexnan+0x132>
 800b036:	454c      	cmp	r4, r9
 800b038:	d206      	bcs.n	800b048 <__hexnan+0xa0>
 800b03a:	2d07      	cmp	r5, #7
 800b03c:	dc04      	bgt.n	800b048 <__hexnan+0xa0>
 800b03e:	462a      	mov	r2, r5
 800b040:	4649      	mov	r1, r9
 800b042:	4620      	mov	r0, r4
 800b044:	f7ff ff8a 	bl	800af5c <L_shift>
 800b048:	4544      	cmp	r4, r8
 800b04a:	d936      	bls.n	800b0ba <__hexnan+0x112>
 800b04c:	f1a8 0204 	sub.w	r2, r8, #4
 800b050:	4623      	mov	r3, r4
 800b052:	f853 1b04 	ldr.w	r1, [r3], #4
 800b056:	f842 1f04 	str.w	r1, [r2, #4]!
 800b05a:	429f      	cmp	r7, r3
 800b05c:	d2f9      	bcs.n	800b052 <__hexnan+0xaa>
 800b05e:	1b3b      	subs	r3, r7, r4
 800b060:	f023 0303 	bic.w	r3, r3, #3
 800b064:	3304      	adds	r3, #4
 800b066:	3401      	adds	r4, #1
 800b068:	3e03      	subs	r6, #3
 800b06a:	42b4      	cmp	r4, r6
 800b06c:	bf88      	it	hi
 800b06e:	2304      	movhi	r3, #4
 800b070:	4443      	add	r3, r8
 800b072:	2200      	movs	r2, #0
 800b074:	f843 2b04 	str.w	r2, [r3], #4
 800b078:	429f      	cmp	r7, r3
 800b07a:	d2fb      	bcs.n	800b074 <__hexnan+0xcc>
 800b07c:	683b      	ldr	r3, [r7, #0]
 800b07e:	b91b      	cbnz	r3, 800b088 <__hexnan+0xe0>
 800b080:	4547      	cmp	r7, r8
 800b082:	d128      	bne.n	800b0d6 <__hexnan+0x12e>
 800b084:	2301      	movs	r3, #1
 800b086:	603b      	str	r3, [r7, #0]
 800b088:	2005      	movs	r0, #5
 800b08a:	b007      	add	sp, #28
 800b08c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b090:	3501      	adds	r5, #1
 800b092:	2d08      	cmp	r5, #8
 800b094:	f10b 0b01 	add.w	fp, fp, #1
 800b098:	dd06      	ble.n	800b0a8 <__hexnan+0x100>
 800b09a:	4544      	cmp	r4, r8
 800b09c:	d9c1      	bls.n	800b022 <__hexnan+0x7a>
 800b09e:	2300      	movs	r3, #0
 800b0a0:	f844 3c04 	str.w	r3, [r4, #-4]
 800b0a4:	2501      	movs	r5, #1
 800b0a6:	3c04      	subs	r4, #4
 800b0a8:	6822      	ldr	r2, [r4, #0]
 800b0aa:	f000 000f 	and.w	r0, r0, #15
 800b0ae:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b0b2:	6020      	str	r0, [r4, #0]
 800b0b4:	e7b5      	b.n	800b022 <__hexnan+0x7a>
 800b0b6:	2508      	movs	r5, #8
 800b0b8:	e7b3      	b.n	800b022 <__hexnan+0x7a>
 800b0ba:	9b01      	ldr	r3, [sp, #4]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d0dd      	beq.n	800b07c <__hexnan+0xd4>
 800b0c0:	f1c3 0320 	rsb	r3, r3, #32
 800b0c4:	f04f 32ff 	mov.w	r2, #4294967295
 800b0c8:	40da      	lsrs	r2, r3
 800b0ca:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b0ce:	4013      	ands	r3, r2
 800b0d0:	f846 3c04 	str.w	r3, [r6, #-4]
 800b0d4:	e7d2      	b.n	800b07c <__hexnan+0xd4>
 800b0d6:	3f04      	subs	r7, #4
 800b0d8:	e7d0      	b.n	800b07c <__hexnan+0xd4>
 800b0da:	2004      	movs	r0, #4
 800b0dc:	e7d5      	b.n	800b08a <__hexnan+0xe2>

0800b0de <__ascii_mbtowc>:
 800b0de:	b082      	sub	sp, #8
 800b0e0:	b901      	cbnz	r1, 800b0e4 <__ascii_mbtowc+0x6>
 800b0e2:	a901      	add	r1, sp, #4
 800b0e4:	b142      	cbz	r2, 800b0f8 <__ascii_mbtowc+0x1a>
 800b0e6:	b14b      	cbz	r3, 800b0fc <__ascii_mbtowc+0x1e>
 800b0e8:	7813      	ldrb	r3, [r2, #0]
 800b0ea:	600b      	str	r3, [r1, #0]
 800b0ec:	7812      	ldrb	r2, [r2, #0]
 800b0ee:	1e10      	subs	r0, r2, #0
 800b0f0:	bf18      	it	ne
 800b0f2:	2001      	movne	r0, #1
 800b0f4:	b002      	add	sp, #8
 800b0f6:	4770      	bx	lr
 800b0f8:	4610      	mov	r0, r2
 800b0fa:	e7fb      	b.n	800b0f4 <__ascii_mbtowc+0x16>
 800b0fc:	f06f 0001 	mvn.w	r0, #1
 800b100:	e7f8      	b.n	800b0f4 <__ascii_mbtowc+0x16>

0800b102 <_realloc_r>:
 800b102:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b106:	4680      	mov	r8, r0
 800b108:	4615      	mov	r5, r2
 800b10a:	460c      	mov	r4, r1
 800b10c:	b921      	cbnz	r1, 800b118 <_realloc_r+0x16>
 800b10e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b112:	4611      	mov	r1, r2
 800b114:	f7fd be60 	b.w	8008dd8 <_malloc_r>
 800b118:	b92a      	cbnz	r2, 800b126 <_realloc_r+0x24>
 800b11a:	f7fd fde9 	bl	8008cf0 <_free_r>
 800b11e:	2400      	movs	r4, #0
 800b120:	4620      	mov	r0, r4
 800b122:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b126:	f000 f840 	bl	800b1aa <_malloc_usable_size_r>
 800b12a:	4285      	cmp	r5, r0
 800b12c:	4606      	mov	r6, r0
 800b12e:	d802      	bhi.n	800b136 <_realloc_r+0x34>
 800b130:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b134:	d8f4      	bhi.n	800b120 <_realloc_r+0x1e>
 800b136:	4629      	mov	r1, r5
 800b138:	4640      	mov	r0, r8
 800b13a:	f7fd fe4d 	bl	8008dd8 <_malloc_r>
 800b13e:	4607      	mov	r7, r0
 800b140:	2800      	cmp	r0, #0
 800b142:	d0ec      	beq.n	800b11e <_realloc_r+0x1c>
 800b144:	42b5      	cmp	r5, r6
 800b146:	462a      	mov	r2, r5
 800b148:	4621      	mov	r1, r4
 800b14a:	bf28      	it	cs
 800b14c:	4632      	movcs	r2, r6
 800b14e:	f7ff fc45 	bl	800a9dc <memcpy>
 800b152:	4621      	mov	r1, r4
 800b154:	4640      	mov	r0, r8
 800b156:	f7fd fdcb 	bl	8008cf0 <_free_r>
 800b15a:	463c      	mov	r4, r7
 800b15c:	e7e0      	b.n	800b120 <_realloc_r+0x1e>

0800b15e <__ascii_wctomb>:
 800b15e:	4603      	mov	r3, r0
 800b160:	4608      	mov	r0, r1
 800b162:	b141      	cbz	r1, 800b176 <__ascii_wctomb+0x18>
 800b164:	2aff      	cmp	r2, #255	@ 0xff
 800b166:	d904      	bls.n	800b172 <__ascii_wctomb+0x14>
 800b168:	228a      	movs	r2, #138	@ 0x8a
 800b16a:	601a      	str	r2, [r3, #0]
 800b16c:	f04f 30ff 	mov.w	r0, #4294967295
 800b170:	4770      	bx	lr
 800b172:	700a      	strb	r2, [r1, #0]
 800b174:	2001      	movs	r0, #1
 800b176:	4770      	bx	lr

0800b178 <fiprintf>:
 800b178:	b40e      	push	{r1, r2, r3}
 800b17a:	b503      	push	{r0, r1, lr}
 800b17c:	4601      	mov	r1, r0
 800b17e:	ab03      	add	r3, sp, #12
 800b180:	4805      	ldr	r0, [pc, #20]	@ (800b198 <fiprintf+0x20>)
 800b182:	f853 2b04 	ldr.w	r2, [r3], #4
 800b186:	6800      	ldr	r0, [r0, #0]
 800b188:	9301      	str	r3, [sp, #4]
 800b18a:	f000 f83f 	bl	800b20c <_vfiprintf_r>
 800b18e:	b002      	add	sp, #8
 800b190:	f85d eb04 	ldr.w	lr, [sp], #4
 800b194:	b003      	add	sp, #12
 800b196:	4770      	bx	lr
 800b198:	20000048 	.word	0x20000048

0800b19c <abort>:
 800b19c:	b508      	push	{r3, lr}
 800b19e:	2006      	movs	r0, #6
 800b1a0:	f000 fa08 	bl	800b5b4 <raise>
 800b1a4:	2001      	movs	r0, #1
 800b1a6:	f7f6 fc7d 	bl	8001aa4 <_exit>

0800b1aa <_malloc_usable_size_r>:
 800b1aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b1ae:	1f18      	subs	r0, r3, #4
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	bfbc      	itt	lt
 800b1b4:	580b      	ldrlt	r3, [r1, r0]
 800b1b6:	18c0      	addlt	r0, r0, r3
 800b1b8:	4770      	bx	lr

0800b1ba <__sfputc_r>:
 800b1ba:	6893      	ldr	r3, [r2, #8]
 800b1bc:	3b01      	subs	r3, #1
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	b410      	push	{r4}
 800b1c2:	6093      	str	r3, [r2, #8]
 800b1c4:	da08      	bge.n	800b1d8 <__sfputc_r+0x1e>
 800b1c6:	6994      	ldr	r4, [r2, #24]
 800b1c8:	42a3      	cmp	r3, r4
 800b1ca:	db01      	blt.n	800b1d0 <__sfputc_r+0x16>
 800b1cc:	290a      	cmp	r1, #10
 800b1ce:	d103      	bne.n	800b1d8 <__sfputc_r+0x1e>
 800b1d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1d4:	f000 b932 	b.w	800b43c <__swbuf_r>
 800b1d8:	6813      	ldr	r3, [r2, #0]
 800b1da:	1c58      	adds	r0, r3, #1
 800b1dc:	6010      	str	r0, [r2, #0]
 800b1de:	7019      	strb	r1, [r3, #0]
 800b1e0:	4608      	mov	r0, r1
 800b1e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1e6:	4770      	bx	lr

0800b1e8 <__sfputs_r>:
 800b1e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1ea:	4606      	mov	r6, r0
 800b1ec:	460f      	mov	r7, r1
 800b1ee:	4614      	mov	r4, r2
 800b1f0:	18d5      	adds	r5, r2, r3
 800b1f2:	42ac      	cmp	r4, r5
 800b1f4:	d101      	bne.n	800b1fa <__sfputs_r+0x12>
 800b1f6:	2000      	movs	r0, #0
 800b1f8:	e007      	b.n	800b20a <__sfputs_r+0x22>
 800b1fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1fe:	463a      	mov	r2, r7
 800b200:	4630      	mov	r0, r6
 800b202:	f7ff ffda 	bl	800b1ba <__sfputc_r>
 800b206:	1c43      	adds	r3, r0, #1
 800b208:	d1f3      	bne.n	800b1f2 <__sfputs_r+0xa>
 800b20a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b20c <_vfiprintf_r>:
 800b20c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b210:	460d      	mov	r5, r1
 800b212:	b09d      	sub	sp, #116	@ 0x74
 800b214:	4614      	mov	r4, r2
 800b216:	4698      	mov	r8, r3
 800b218:	4606      	mov	r6, r0
 800b21a:	b118      	cbz	r0, 800b224 <_vfiprintf_r+0x18>
 800b21c:	6a03      	ldr	r3, [r0, #32]
 800b21e:	b90b      	cbnz	r3, 800b224 <_vfiprintf_r+0x18>
 800b220:	f7fc fdfa 	bl	8007e18 <__sinit>
 800b224:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b226:	07d9      	lsls	r1, r3, #31
 800b228:	d405      	bmi.n	800b236 <_vfiprintf_r+0x2a>
 800b22a:	89ab      	ldrh	r3, [r5, #12]
 800b22c:	059a      	lsls	r2, r3, #22
 800b22e:	d402      	bmi.n	800b236 <_vfiprintf_r+0x2a>
 800b230:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b232:	f7fc ff08 	bl	8008046 <__retarget_lock_acquire_recursive>
 800b236:	89ab      	ldrh	r3, [r5, #12]
 800b238:	071b      	lsls	r3, r3, #28
 800b23a:	d501      	bpl.n	800b240 <_vfiprintf_r+0x34>
 800b23c:	692b      	ldr	r3, [r5, #16]
 800b23e:	b99b      	cbnz	r3, 800b268 <_vfiprintf_r+0x5c>
 800b240:	4629      	mov	r1, r5
 800b242:	4630      	mov	r0, r6
 800b244:	f000 f938 	bl	800b4b8 <__swsetup_r>
 800b248:	b170      	cbz	r0, 800b268 <_vfiprintf_r+0x5c>
 800b24a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b24c:	07dc      	lsls	r4, r3, #31
 800b24e:	d504      	bpl.n	800b25a <_vfiprintf_r+0x4e>
 800b250:	f04f 30ff 	mov.w	r0, #4294967295
 800b254:	b01d      	add	sp, #116	@ 0x74
 800b256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b25a:	89ab      	ldrh	r3, [r5, #12]
 800b25c:	0598      	lsls	r0, r3, #22
 800b25e:	d4f7      	bmi.n	800b250 <_vfiprintf_r+0x44>
 800b260:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b262:	f7fc fef1 	bl	8008048 <__retarget_lock_release_recursive>
 800b266:	e7f3      	b.n	800b250 <_vfiprintf_r+0x44>
 800b268:	2300      	movs	r3, #0
 800b26a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b26c:	2320      	movs	r3, #32
 800b26e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b272:	f8cd 800c 	str.w	r8, [sp, #12]
 800b276:	2330      	movs	r3, #48	@ 0x30
 800b278:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b428 <_vfiprintf_r+0x21c>
 800b27c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b280:	f04f 0901 	mov.w	r9, #1
 800b284:	4623      	mov	r3, r4
 800b286:	469a      	mov	sl, r3
 800b288:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b28c:	b10a      	cbz	r2, 800b292 <_vfiprintf_r+0x86>
 800b28e:	2a25      	cmp	r2, #37	@ 0x25
 800b290:	d1f9      	bne.n	800b286 <_vfiprintf_r+0x7a>
 800b292:	ebba 0b04 	subs.w	fp, sl, r4
 800b296:	d00b      	beq.n	800b2b0 <_vfiprintf_r+0xa4>
 800b298:	465b      	mov	r3, fp
 800b29a:	4622      	mov	r2, r4
 800b29c:	4629      	mov	r1, r5
 800b29e:	4630      	mov	r0, r6
 800b2a0:	f7ff ffa2 	bl	800b1e8 <__sfputs_r>
 800b2a4:	3001      	adds	r0, #1
 800b2a6:	f000 80a7 	beq.w	800b3f8 <_vfiprintf_r+0x1ec>
 800b2aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b2ac:	445a      	add	r2, fp
 800b2ae:	9209      	str	r2, [sp, #36]	@ 0x24
 800b2b0:	f89a 3000 	ldrb.w	r3, [sl]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	f000 809f 	beq.w	800b3f8 <_vfiprintf_r+0x1ec>
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	f04f 32ff 	mov.w	r2, #4294967295
 800b2c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b2c4:	f10a 0a01 	add.w	sl, sl, #1
 800b2c8:	9304      	str	r3, [sp, #16]
 800b2ca:	9307      	str	r3, [sp, #28]
 800b2cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b2d0:	931a      	str	r3, [sp, #104]	@ 0x68
 800b2d2:	4654      	mov	r4, sl
 800b2d4:	2205      	movs	r2, #5
 800b2d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2da:	4853      	ldr	r0, [pc, #332]	@ (800b428 <_vfiprintf_r+0x21c>)
 800b2dc:	f7f4 ff98 	bl	8000210 <memchr>
 800b2e0:	9a04      	ldr	r2, [sp, #16]
 800b2e2:	b9d8      	cbnz	r0, 800b31c <_vfiprintf_r+0x110>
 800b2e4:	06d1      	lsls	r1, r2, #27
 800b2e6:	bf44      	itt	mi
 800b2e8:	2320      	movmi	r3, #32
 800b2ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b2ee:	0713      	lsls	r3, r2, #28
 800b2f0:	bf44      	itt	mi
 800b2f2:	232b      	movmi	r3, #43	@ 0x2b
 800b2f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b2f8:	f89a 3000 	ldrb.w	r3, [sl]
 800b2fc:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2fe:	d015      	beq.n	800b32c <_vfiprintf_r+0x120>
 800b300:	9a07      	ldr	r2, [sp, #28]
 800b302:	4654      	mov	r4, sl
 800b304:	2000      	movs	r0, #0
 800b306:	f04f 0c0a 	mov.w	ip, #10
 800b30a:	4621      	mov	r1, r4
 800b30c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b310:	3b30      	subs	r3, #48	@ 0x30
 800b312:	2b09      	cmp	r3, #9
 800b314:	d94b      	bls.n	800b3ae <_vfiprintf_r+0x1a2>
 800b316:	b1b0      	cbz	r0, 800b346 <_vfiprintf_r+0x13a>
 800b318:	9207      	str	r2, [sp, #28]
 800b31a:	e014      	b.n	800b346 <_vfiprintf_r+0x13a>
 800b31c:	eba0 0308 	sub.w	r3, r0, r8
 800b320:	fa09 f303 	lsl.w	r3, r9, r3
 800b324:	4313      	orrs	r3, r2
 800b326:	9304      	str	r3, [sp, #16]
 800b328:	46a2      	mov	sl, r4
 800b32a:	e7d2      	b.n	800b2d2 <_vfiprintf_r+0xc6>
 800b32c:	9b03      	ldr	r3, [sp, #12]
 800b32e:	1d19      	adds	r1, r3, #4
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	9103      	str	r1, [sp, #12]
 800b334:	2b00      	cmp	r3, #0
 800b336:	bfbb      	ittet	lt
 800b338:	425b      	neglt	r3, r3
 800b33a:	f042 0202 	orrlt.w	r2, r2, #2
 800b33e:	9307      	strge	r3, [sp, #28]
 800b340:	9307      	strlt	r3, [sp, #28]
 800b342:	bfb8      	it	lt
 800b344:	9204      	strlt	r2, [sp, #16]
 800b346:	7823      	ldrb	r3, [r4, #0]
 800b348:	2b2e      	cmp	r3, #46	@ 0x2e
 800b34a:	d10a      	bne.n	800b362 <_vfiprintf_r+0x156>
 800b34c:	7863      	ldrb	r3, [r4, #1]
 800b34e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b350:	d132      	bne.n	800b3b8 <_vfiprintf_r+0x1ac>
 800b352:	9b03      	ldr	r3, [sp, #12]
 800b354:	1d1a      	adds	r2, r3, #4
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	9203      	str	r2, [sp, #12]
 800b35a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b35e:	3402      	adds	r4, #2
 800b360:	9305      	str	r3, [sp, #20]
 800b362:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b438 <_vfiprintf_r+0x22c>
 800b366:	7821      	ldrb	r1, [r4, #0]
 800b368:	2203      	movs	r2, #3
 800b36a:	4650      	mov	r0, sl
 800b36c:	f7f4 ff50 	bl	8000210 <memchr>
 800b370:	b138      	cbz	r0, 800b382 <_vfiprintf_r+0x176>
 800b372:	9b04      	ldr	r3, [sp, #16]
 800b374:	eba0 000a 	sub.w	r0, r0, sl
 800b378:	2240      	movs	r2, #64	@ 0x40
 800b37a:	4082      	lsls	r2, r0
 800b37c:	4313      	orrs	r3, r2
 800b37e:	3401      	adds	r4, #1
 800b380:	9304      	str	r3, [sp, #16]
 800b382:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b386:	4829      	ldr	r0, [pc, #164]	@ (800b42c <_vfiprintf_r+0x220>)
 800b388:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b38c:	2206      	movs	r2, #6
 800b38e:	f7f4 ff3f 	bl	8000210 <memchr>
 800b392:	2800      	cmp	r0, #0
 800b394:	d03f      	beq.n	800b416 <_vfiprintf_r+0x20a>
 800b396:	4b26      	ldr	r3, [pc, #152]	@ (800b430 <_vfiprintf_r+0x224>)
 800b398:	bb1b      	cbnz	r3, 800b3e2 <_vfiprintf_r+0x1d6>
 800b39a:	9b03      	ldr	r3, [sp, #12]
 800b39c:	3307      	adds	r3, #7
 800b39e:	f023 0307 	bic.w	r3, r3, #7
 800b3a2:	3308      	adds	r3, #8
 800b3a4:	9303      	str	r3, [sp, #12]
 800b3a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3a8:	443b      	add	r3, r7
 800b3aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3ac:	e76a      	b.n	800b284 <_vfiprintf_r+0x78>
 800b3ae:	fb0c 3202 	mla	r2, ip, r2, r3
 800b3b2:	460c      	mov	r4, r1
 800b3b4:	2001      	movs	r0, #1
 800b3b6:	e7a8      	b.n	800b30a <_vfiprintf_r+0xfe>
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	3401      	adds	r4, #1
 800b3bc:	9305      	str	r3, [sp, #20]
 800b3be:	4619      	mov	r1, r3
 800b3c0:	f04f 0c0a 	mov.w	ip, #10
 800b3c4:	4620      	mov	r0, r4
 800b3c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b3ca:	3a30      	subs	r2, #48	@ 0x30
 800b3cc:	2a09      	cmp	r2, #9
 800b3ce:	d903      	bls.n	800b3d8 <_vfiprintf_r+0x1cc>
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d0c6      	beq.n	800b362 <_vfiprintf_r+0x156>
 800b3d4:	9105      	str	r1, [sp, #20]
 800b3d6:	e7c4      	b.n	800b362 <_vfiprintf_r+0x156>
 800b3d8:	fb0c 2101 	mla	r1, ip, r1, r2
 800b3dc:	4604      	mov	r4, r0
 800b3de:	2301      	movs	r3, #1
 800b3e0:	e7f0      	b.n	800b3c4 <_vfiprintf_r+0x1b8>
 800b3e2:	ab03      	add	r3, sp, #12
 800b3e4:	9300      	str	r3, [sp, #0]
 800b3e6:	462a      	mov	r2, r5
 800b3e8:	4b12      	ldr	r3, [pc, #72]	@ (800b434 <_vfiprintf_r+0x228>)
 800b3ea:	a904      	add	r1, sp, #16
 800b3ec:	4630      	mov	r0, r6
 800b3ee:	f7fb febb 	bl	8007168 <_printf_float>
 800b3f2:	4607      	mov	r7, r0
 800b3f4:	1c78      	adds	r0, r7, #1
 800b3f6:	d1d6      	bne.n	800b3a6 <_vfiprintf_r+0x19a>
 800b3f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b3fa:	07d9      	lsls	r1, r3, #31
 800b3fc:	d405      	bmi.n	800b40a <_vfiprintf_r+0x1fe>
 800b3fe:	89ab      	ldrh	r3, [r5, #12]
 800b400:	059a      	lsls	r2, r3, #22
 800b402:	d402      	bmi.n	800b40a <_vfiprintf_r+0x1fe>
 800b404:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b406:	f7fc fe1f 	bl	8008048 <__retarget_lock_release_recursive>
 800b40a:	89ab      	ldrh	r3, [r5, #12]
 800b40c:	065b      	lsls	r3, r3, #25
 800b40e:	f53f af1f 	bmi.w	800b250 <_vfiprintf_r+0x44>
 800b412:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b414:	e71e      	b.n	800b254 <_vfiprintf_r+0x48>
 800b416:	ab03      	add	r3, sp, #12
 800b418:	9300      	str	r3, [sp, #0]
 800b41a:	462a      	mov	r2, r5
 800b41c:	4b05      	ldr	r3, [pc, #20]	@ (800b434 <_vfiprintf_r+0x228>)
 800b41e:	a904      	add	r1, sp, #16
 800b420:	4630      	mov	r0, r6
 800b422:	f7fc f939 	bl	8007698 <_printf_i>
 800b426:	e7e4      	b.n	800b3f2 <_vfiprintf_r+0x1e6>
 800b428:	0800baa1 	.word	0x0800baa1
 800b42c:	0800baab 	.word	0x0800baab
 800b430:	08007169 	.word	0x08007169
 800b434:	0800b1e9 	.word	0x0800b1e9
 800b438:	0800baa7 	.word	0x0800baa7

0800b43c <__swbuf_r>:
 800b43c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b43e:	460e      	mov	r6, r1
 800b440:	4614      	mov	r4, r2
 800b442:	4605      	mov	r5, r0
 800b444:	b118      	cbz	r0, 800b44e <__swbuf_r+0x12>
 800b446:	6a03      	ldr	r3, [r0, #32]
 800b448:	b90b      	cbnz	r3, 800b44e <__swbuf_r+0x12>
 800b44a:	f7fc fce5 	bl	8007e18 <__sinit>
 800b44e:	69a3      	ldr	r3, [r4, #24]
 800b450:	60a3      	str	r3, [r4, #8]
 800b452:	89a3      	ldrh	r3, [r4, #12]
 800b454:	071a      	lsls	r2, r3, #28
 800b456:	d501      	bpl.n	800b45c <__swbuf_r+0x20>
 800b458:	6923      	ldr	r3, [r4, #16]
 800b45a:	b943      	cbnz	r3, 800b46e <__swbuf_r+0x32>
 800b45c:	4621      	mov	r1, r4
 800b45e:	4628      	mov	r0, r5
 800b460:	f000 f82a 	bl	800b4b8 <__swsetup_r>
 800b464:	b118      	cbz	r0, 800b46e <__swbuf_r+0x32>
 800b466:	f04f 37ff 	mov.w	r7, #4294967295
 800b46a:	4638      	mov	r0, r7
 800b46c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b46e:	6823      	ldr	r3, [r4, #0]
 800b470:	6922      	ldr	r2, [r4, #16]
 800b472:	1a98      	subs	r0, r3, r2
 800b474:	6963      	ldr	r3, [r4, #20]
 800b476:	b2f6      	uxtb	r6, r6
 800b478:	4283      	cmp	r3, r0
 800b47a:	4637      	mov	r7, r6
 800b47c:	dc05      	bgt.n	800b48a <__swbuf_r+0x4e>
 800b47e:	4621      	mov	r1, r4
 800b480:	4628      	mov	r0, r5
 800b482:	f7ff fa47 	bl	800a914 <_fflush_r>
 800b486:	2800      	cmp	r0, #0
 800b488:	d1ed      	bne.n	800b466 <__swbuf_r+0x2a>
 800b48a:	68a3      	ldr	r3, [r4, #8]
 800b48c:	3b01      	subs	r3, #1
 800b48e:	60a3      	str	r3, [r4, #8]
 800b490:	6823      	ldr	r3, [r4, #0]
 800b492:	1c5a      	adds	r2, r3, #1
 800b494:	6022      	str	r2, [r4, #0]
 800b496:	701e      	strb	r6, [r3, #0]
 800b498:	6962      	ldr	r2, [r4, #20]
 800b49a:	1c43      	adds	r3, r0, #1
 800b49c:	429a      	cmp	r2, r3
 800b49e:	d004      	beq.n	800b4aa <__swbuf_r+0x6e>
 800b4a0:	89a3      	ldrh	r3, [r4, #12]
 800b4a2:	07db      	lsls	r3, r3, #31
 800b4a4:	d5e1      	bpl.n	800b46a <__swbuf_r+0x2e>
 800b4a6:	2e0a      	cmp	r6, #10
 800b4a8:	d1df      	bne.n	800b46a <__swbuf_r+0x2e>
 800b4aa:	4621      	mov	r1, r4
 800b4ac:	4628      	mov	r0, r5
 800b4ae:	f7ff fa31 	bl	800a914 <_fflush_r>
 800b4b2:	2800      	cmp	r0, #0
 800b4b4:	d0d9      	beq.n	800b46a <__swbuf_r+0x2e>
 800b4b6:	e7d6      	b.n	800b466 <__swbuf_r+0x2a>

0800b4b8 <__swsetup_r>:
 800b4b8:	b538      	push	{r3, r4, r5, lr}
 800b4ba:	4b29      	ldr	r3, [pc, #164]	@ (800b560 <__swsetup_r+0xa8>)
 800b4bc:	4605      	mov	r5, r0
 800b4be:	6818      	ldr	r0, [r3, #0]
 800b4c0:	460c      	mov	r4, r1
 800b4c2:	b118      	cbz	r0, 800b4cc <__swsetup_r+0x14>
 800b4c4:	6a03      	ldr	r3, [r0, #32]
 800b4c6:	b90b      	cbnz	r3, 800b4cc <__swsetup_r+0x14>
 800b4c8:	f7fc fca6 	bl	8007e18 <__sinit>
 800b4cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4d0:	0719      	lsls	r1, r3, #28
 800b4d2:	d422      	bmi.n	800b51a <__swsetup_r+0x62>
 800b4d4:	06da      	lsls	r2, r3, #27
 800b4d6:	d407      	bmi.n	800b4e8 <__swsetup_r+0x30>
 800b4d8:	2209      	movs	r2, #9
 800b4da:	602a      	str	r2, [r5, #0]
 800b4dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4e0:	81a3      	strh	r3, [r4, #12]
 800b4e2:	f04f 30ff 	mov.w	r0, #4294967295
 800b4e6:	e033      	b.n	800b550 <__swsetup_r+0x98>
 800b4e8:	0758      	lsls	r0, r3, #29
 800b4ea:	d512      	bpl.n	800b512 <__swsetup_r+0x5a>
 800b4ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b4ee:	b141      	cbz	r1, 800b502 <__swsetup_r+0x4a>
 800b4f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b4f4:	4299      	cmp	r1, r3
 800b4f6:	d002      	beq.n	800b4fe <__swsetup_r+0x46>
 800b4f8:	4628      	mov	r0, r5
 800b4fa:	f7fd fbf9 	bl	8008cf0 <_free_r>
 800b4fe:	2300      	movs	r3, #0
 800b500:	6363      	str	r3, [r4, #52]	@ 0x34
 800b502:	89a3      	ldrh	r3, [r4, #12]
 800b504:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b508:	81a3      	strh	r3, [r4, #12]
 800b50a:	2300      	movs	r3, #0
 800b50c:	6063      	str	r3, [r4, #4]
 800b50e:	6923      	ldr	r3, [r4, #16]
 800b510:	6023      	str	r3, [r4, #0]
 800b512:	89a3      	ldrh	r3, [r4, #12]
 800b514:	f043 0308 	orr.w	r3, r3, #8
 800b518:	81a3      	strh	r3, [r4, #12]
 800b51a:	6923      	ldr	r3, [r4, #16]
 800b51c:	b94b      	cbnz	r3, 800b532 <__swsetup_r+0x7a>
 800b51e:	89a3      	ldrh	r3, [r4, #12]
 800b520:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b524:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b528:	d003      	beq.n	800b532 <__swsetup_r+0x7a>
 800b52a:	4621      	mov	r1, r4
 800b52c:	4628      	mov	r0, r5
 800b52e:	f000 f883 	bl	800b638 <__smakebuf_r>
 800b532:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b536:	f013 0201 	ands.w	r2, r3, #1
 800b53a:	d00a      	beq.n	800b552 <__swsetup_r+0x9a>
 800b53c:	2200      	movs	r2, #0
 800b53e:	60a2      	str	r2, [r4, #8]
 800b540:	6962      	ldr	r2, [r4, #20]
 800b542:	4252      	negs	r2, r2
 800b544:	61a2      	str	r2, [r4, #24]
 800b546:	6922      	ldr	r2, [r4, #16]
 800b548:	b942      	cbnz	r2, 800b55c <__swsetup_r+0xa4>
 800b54a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b54e:	d1c5      	bne.n	800b4dc <__swsetup_r+0x24>
 800b550:	bd38      	pop	{r3, r4, r5, pc}
 800b552:	0799      	lsls	r1, r3, #30
 800b554:	bf58      	it	pl
 800b556:	6962      	ldrpl	r2, [r4, #20]
 800b558:	60a2      	str	r2, [r4, #8]
 800b55a:	e7f4      	b.n	800b546 <__swsetup_r+0x8e>
 800b55c:	2000      	movs	r0, #0
 800b55e:	e7f7      	b.n	800b550 <__swsetup_r+0x98>
 800b560:	20000048 	.word	0x20000048

0800b564 <_raise_r>:
 800b564:	291f      	cmp	r1, #31
 800b566:	b538      	push	{r3, r4, r5, lr}
 800b568:	4605      	mov	r5, r0
 800b56a:	460c      	mov	r4, r1
 800b56c:	d904      	bls.n	800b578 <_raise_r+0x14>
 800b56e:	2316      	movs	r3, #22
 800b570:	6003      	str	r3, [r0, #0]
 800b572:	f04f 30ff 	mov.w	r0, #4294967295
 800b576:	bd38      	pop	{r3, r4, r5, pc}
 800b578:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b57a:	b112      	cbz	r2, 800b582 <_raise_r+0x1e>
 800b57c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b580:	b94b      	cbnz	r3, 800b596 <_raise_r+0x32>
 800b582:	4628      	mov	r0, r5
 800b584:	f000 f830 	bl	800b5e8 <_getpid_r>
 800b588:	4622      	mov	r2, r4
 800b58a:	4601      	mov	r1, r0
 800b58c:	4628      	mov	r0, r5
 800b58e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b592:	f000 b817 	b.w	800b5c4 <_kill_r>
 800b596:	2b01      	cmp	r3, #1
 800b598:	d00a      	beq.n	800b5b0 <_raise_r+0x4c>
 800b59a:	1c59      	adds	r1, r3, #1
 800b59c:	d103      	bne.n	800b5a6 <_raise_r+0x42>
 800b59e:	2316      	movs	r3, #22
 800b5a0:	6003      	str	r3, [r0, #0]
 800b5a2:	2001      	movs	r0, #1
 800b5a4:	e7e7      	b.n	800b576 <_raise_r+0x12>
 800b5a6:	2100      	movs	r1, #0
 800b5a8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b5ac:	4620      	mov	r0, r4
 800b5ae:	4798      	blx	r3
 800b5b0:	2000      	movs	r0, #0
 800b5b2:	e7e0      	b.n	800b576 <_raise_r+0x12>

0800b5b4 <raise>:
 800b5b4:	4b02      	ldr	r3, [pc, #8]	@ (800b5c0 <raise+0xc>)
 800b5b6:	4601      	mov	r1, r0
 800b5b8:	6818      	ldr	r0, [r3, #0]
 800b5ba:	f7ff bfd3 	b.w	800b564 <_raise_r>
 800b5be:	bf00      	nop
 800b5c0:	20000048 	.word	0x20000048

0800b5c4 <_kill_r>:
 800b5c4:	b538      	push	{r3, r4, r5, lr}
 800b5c6:	4d07      	ldr	r5, [pc, #28]	@ (800b5e4 <_kill_r+0x20>)
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	4604      	mov	r4, r0
 800b5cc:	4608      	mov	r0, r1
 800b5ce:	4611      	mov	r1, r2
 800b5d0:	602b      	str	r3, [r5, #0]
 800b5d2:	f7f6 fa57 	bl	8001a84 <_kill>
 800b5d6:	1c43      	adds	r3, r0, #1
 800b5d8:	d102      	bne.n	800b5e0 <_kill_r+0x1c>
 800b5da:	682b      	ldr	r3, [r5, #0]
 800b5dc:	b103      	cbz	r3, 800b5e0 <_kill_r+0x1c>
 800b5de:	6023      	str	r3, [r4, #0]
 800b5e0:	bd38      	pop	{r3, r4, r5, pc}
 800b5e2:	bf00      	nop
 800b5e4:	20000c48 	.word	0x20000c48

0800b5e8 <_getpid_r>:
 800b5e8:	f7f6 ba44 	b.w	8001a74 <_getpid>

0800b5ec <__swhatbuf_r>:
 800b5ec:	b570      	push	{r4, r5, r6, lr}
 800b5ee:	460c      	mov	r4, r1
 800b5f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5f4:	2900      	cmp	r1, #0
 800b5f6:	b096      	sub	sp, #88	@ 0x58
 800b5f8:	4615      	mov	r5, r2
 800b5fa:	461e      	mov	r6, r3
 800b5fc:	da0d      	bge.n	800b61a <__swhatbuf_r+0x2e>
 800b5fe:	89a3      	ldrh	r3, [r4, #12]
 800b600:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b604:	f04f 0100 	mov.w	r1, #0
 800b608:	bf14      	ite	ne
 800b60a:	2340      	movne	r3, #64	@ 0x40
 800b60c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b610:	2000      	movs	r0, #0
 800b612:	6031      	str	r1, [r6, #0]
 800b614:	602b      	str	r3, [r5, #0]
 800b616:	b016      	add	sp, #88	@ 0x58
 800b618:	bd70      	pop	{r4, r5, r6, pc}
 800b61a:	466a      	mov	r2, sp
 800b61c:	f000 f848 	bl	800b6b0 <_fstat_r>
 800b620:	2800      	cmp	r0, #0
 800b622:	dbec      	blt.n	800b5fe <__swhatbuf_r+0x12>
 800b624:	9901      	ldr	r1, [sp, #4]
 800b626:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b62a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b62e:	4259      	negs	r1, r3
 800b630:	4159      	adcs	r1, r3
 800b632:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b636:	e7eb      	b.n	800b610 <__swhatbuf_r+0x24>

0800b638 <__smakebuf_r>:
 800b638:	898b      	ldrh	r3, [r1, #12]
 800b63a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b63c:	079d      	lsls	r5, r3, #30
 800b63e:	4606      	mov	r6, r0
 800b640:	460c      	mov	r4, r1
 800b642:	d507      	bpl.n	800b654 <__smakebuf_r+0x1c>
 800b644:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b648:	6023      	str	r3, [r4, #0]
 800b64a:	6123      	str	r3, [r4, #16]
 800b64c:	2301      	movs	r3, #1
 800b64e:	6163      	str	r3, [r4, #20]
 800b650:	b003      	add	sp, #12
 800b652:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b654:	ab01      	add	r3, sp, #4
 800b656:	466a      	mov	r2, sp
 800b658:	f7ff ffc8 	bl	800b5ec <__swhatbuf_r>
 800b65c:	9f00      	ldr	r7, [sp, #0]
 800b65e:	4605      	mov	r5, r0
 800b660:	4639      	mov	r1, r7
 800b662:	4630      	mov	r0, r6
 800b664:	f7fd fbb8 	bl	8008dd8 <_malloc_r>
 800b668:	b948      	cbnz	r0, 800b67e <__smakebuf_r+0x46>
 800b66a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b66e:	059a      	lsls	r2, r3, #22
 800b670:	d4ee      	bmi.n	800b650 <__smakebuf_r+0x18>
 800b672:	f023 0303 	bic.w	r3, r3, #3
 800b676:	f043 0302 	orr.w	r3, r3, #2
 800b67a:	81a3      	strh	r3, [r4, #12]
 800b67c:	e7e2      	b.n	800b644 <__smakebuf_r+0xc>
 800b67e:	89a3      	ldrh	r3, [r4, #12]
 800b680:	6020      	str	r0, [r4, #0]
 800b682:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b686:	81a3      	strh	r3, [r4, #12]
 800b688:	9b01      	ldr	r3, [sp, #4]
 800b68a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b68e:	b15b      	cbz	r3, 800b6a8 <__smakebuf_r+0x70>
 800b690:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b694:	4630      	mov	r0, r6
 800b696:	f000 f81d 	bl	800b6d4 <_isatty_r>
 800b69a:	b128      	cbz	r0, 800b6a8 <__smakebuf_r+0x70>
 800b69c:	89a3      	ldrh	r3, [r4, #12]
 800b69e:	f023 0303 	bic.w	r3, r3, #3
 800b6a2:	f043 0301 	orr.w	r3, r3, #1
 800b6a6:	81a3      	strh	r3, [r4, #12]
 800b6a8:	89a3      	ldrh	r3, [r4, #12]
 800b6aa:	431d      	orrs	r5, r3
 800b6ac:	81a5      	strh	r5, [r4, #12]
 800b6ae:	e7cf      	b.n	800b650 <__smakebuf_r+0x18>

0800b6b0 <_fstat_r>:
 800b6b0:	b538      	push	{r3, r4, r5, lr}
 800b6b2:	4d07      	ldr	r5, [pc, #28]	@ (800b6d0 <_fstat_r+0x20>)
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	4604      	mov	r4, r0
 800b6b8:	4608      	mov	r0, r1
 800b6ba:	4611      	mov	r1, r2
 800b6bc:	602b      	str	r3, [r5, #0]
 800b6be:	f7f6 fa41 	bl	8001b44 <_fstat>
 800b6c2:	1c43      	adds	r3, r0, #1
 800b6c4:	d102      	bne.n	800b6cc <_fstat_r+0x1c>
 800b6c6:	682b      	ldr	r3, [r5, #0]
 800b6c8:	b103      	cbz	r3, 800b6cc <_fstat_r+0x1c>
 800b6ca:	6023      	str	r3, [r4, #0]
 800b6cc:	bd38      	pop	{r3, r4, r5, pc}
 800b6ce:	bf00      	nop
 800b6d0:	20000c48 	.word	0x20000c48

0800b6d4 <_isatty_r>:
 800b6d4:	b538      	push	{r3, r4, r5, lr}
 800b6d6:	4d06      	ldr	r5, [pc, #24]	@ (800b6f0 <_isatty_r+0x1c>)
 800b6d8:	2300      	movs	r3, #0
 800b6da:	4604      	mov	r4, r0
 800b6dc:	4608      	mov	r0, r1
 800b6de:	602b      	str	r3, [r5, #0]
 800b6e0:	f7f6 fa40 	bl	8001b64 <_isatty>
 800b6e4:	1c43      	adds	r3, r0, #1
 800b6e6:	d102      	bne.n	800b6ee <_isatty_r+0x1a>
 800b6e8:	682b      	ldr	r3, [r5, #0]
 800b6ea:	b103      	cbz	r3, 800b6ee <_isatty_r+0x1a>
 800b6ec:	6023      	str	r3, [r4, #0]
 800b6ee:	bd38      	pop	{r3, r4, r5, pc}
 800b6f0:	20000c48 	.word	0x20000c48

0800b6f4 <_init>:
 800b6f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6f6:	bf00      	nop
 800b6f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6fa:	bc08      	pop	{r3}
 800b6fc:	469e      	mov	lr, r3
 800b6fe:	4770      	bx	lr

0800b700 <_fini>:
 800b700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b702:	bf00      	nop
 800b704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b706:	bc08      	pop	{r3}
 800b708:	469e      	mov	lr, r3
 800b70a:	4770      	bx	lr
