{"Source Block": ["oh/elink/hdl/etx_protocol.v@200:210@HdlStmAssign", "   \n\t\t\t//don't wait if there is nothing to wait for\n//\t\t        ((tx_state[1:0]==`TX_IDLE) & tx_wait & ~tx_wait_reg);\n\n   //wait for data\n   assign etx_wr_wait = (tx_wr_wait | tx_ack_wait );// & ~adjust ;//& ~adjust\n   assign etx_rd_wait = (tx_rd_wait | tx_ack_wait );// & ~adjust  ;//& ~adjust\n   assign etx_wait    = etx_wr_wait | etx_rd_wait;   \n\n           \nendmodule // etx_protocol\n"], "Clone Blocks": [["oh/elink/hdl/etx_protocol.v@201:211", "\t\t\t//don't wait if there is nothing to wait for\n//\t\t        ((tx_state[1:0]==`TX_IDLE) & tx_wait & ~tx_wait_reg);\n\n   //wait for data\n   assign etx_wr_wait = (tx_wr_wait | tx_ack_wait );// & ~adjust ;//& ~adjust\n   assign etx_rd_wait = (tx_rd_wait | tx_ack_wait );// & ~adjust  ;//& ~adjust\n   assign etx_wait    = etx_wr_wait | etx_rd_wait;   \n\n           \nendmodule // etx_protocol\n// Local Variables:\n"], ["oh/elink/hdl/etx_protocol.v@202:212", "//\t\t        ((tx_state[1:0]==`TX_IDLE) & tx_wait & ~tx_wait_reg);\n\n   //wait for data\n   assign etx_wr_wait = (tx_wr_wait | tx_ack_wait );// & ~adjust ;//& ~adjust\n   assign etx_rd_wait = (tx_rd_wait | tx_ack_wait );// & ~adjust  ;//& ~adjust\n   assign etx_wait    = etx_wr_wait | etx_rd_wait;   \n\n           \nendmodule // etx_protocol\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\")\n"]], "Diff Content": {"Delete": [[205, "   assign etx_wr_wait = (tx_wr_wait | tx_ack_wait );// & ~adjust ;//& ~adjust\n"]], "Add": []}}