# ğŸ”„ Chapter 4: Build Your Own Memory Circuits
## Flip-Flops à¦¥à§‡à¦•à§‡ FSM - à¦¤à§‹à¦®à¦¾à¦° Processor à¦•à§‡ Memory à¦¦à¦¾à¦“!

> **"Combinational circuits compute. Sequential circuits remember. Time to add memory!"**
>
> **"Combinational circuits à¦¹à¦¿à¦¸à¦¾à¦¬ à¦•à¦°à§‡à¥¤ Sequential circuits à¦®à¦¨à§‡ à¦°à¦¾à¦–à§‡à¥¤ à¦à¦¬à¦¾à¦° memory à¦¯à§‹à¦— à¦•à¦°à§‹!"**

---

## ğŸ¯ à¦à¦‡ Chapter à¦ à¦¤à§à¦®à¦¿ à¦¬à¦¾à¦¨à¦¾à¦¬à§‡:

```
âœ… SR Latch - à¦¤à§‹à¦®à¦¾à¦° à¦ªà§à¦°à¦¥à¦® memory element
âœ… D Latch - data storage
âœ… D Flip-Flop - edge-triggered memory
âœ… JK Flip-Flop - universal flip-flop
âœ… T Flip-Flop - toggle flip-flop
âœ… 4-bit Register - data storage
âœ… Shift Register - data mover
âœ… Counter - number generator
âœ… Finite State Machine - à¦¤à§‹à¦®à¦¾à¦° processor à¦à¦° control! ğŸ‰
```

**Time Required:** 2 weeks (3-4 hours/day)  
**Tools Needed:** CircuitVerse, Paper, Timing Diagrams

---

## ğŸš€ Quick Win - 5 à¦®à¦¿à¦¨à¦¿à¦Ÿà§‡ à¦¤à§‹à¦®à¦¾à¦° First Memory!

### à¦à¦–à¦¨à¦‡ à¦¬à¦¾à¦¨à¦¾à¦“ - SR Latch:

**à¦¯à¦¾à¦“ CircuitVerse.org à¦ à¦à¦¬à¦‚:**

```
Components:
- 2 Ã— NOR gates (à¦¬à¦¾ 2 Ã— NAND gates)
- 2 Ã— Buttons (S, R)
- 2 Ã— LEDs (Q, Q')

Circuit (Using NOR):
        S â”€â”€â”
            â”œâ”€[NOR]â”€â”€â”¬â”€â”€ Q (output)
        â”Œâ”€â”€â”€â”˜        â”‚
        â”‚            â”‚
        â”‚            â””â”€â”€â”
        â”‚               â”‚
        â””â”€â”€â”€[NOR]â”€â”€â”€â”€â”€â”€â”€â”¤
            â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        R â”€â”€â”˜        
                     â””â”€â”€ Q' (complement)

Test:
1. Press S â†’ Q=1 (SET) âœ“
2. Release S â†’ Q stays 1 (MEMORY!) âœ“âœ“
3. Press R â†’ Q=0 (RESET) âœ“
4. Release R â†’ Q stays 0 (MEMORY!) âœ“âœ“
```

ğŸ‰ **Congratulations! à¦¤à§à¦®à¦¿ à¦à¦•à¦Ÿà¦¾ memory element à¦¬à¦¾à¦¨à¦¿à¦¯à¦¼à§‡à¦›à§‹!**

**à¦à¦Ÿà¦¾à¦‡ à¦¤à§‹à¦®à¦¾à¦° processor à¦à¦° register à¦à¦° foundation!**

---

## à§ª.à§§ Sequential Circuits à¦•à§€?

### Combinational vs Sequential:

```
COMBINATIONAL (Chapter 3):
Input â†’ [Logic] â†’ Output
        No Memory!
Output = f(Current Input)

SEQUENTIAL (This Chapter):
Input â”€â”€â†’ [Logic] â”€â”€â†’ Output
   â†‘        â”‚    â†“
   â””â”€â”€â”€â”€â”€ [Memory] â”€â”€â”˜
         
Output = f(Current Input, Previous State)
```

### à¦•à§‡à¦¨ Sequential?

```
Processor à¦ à¦¦à¦°à¦•à¦¾à¦°:
âœ… Registers - data store à¦•à¦°à¦¤à§‡
âœ… Program Counter - next instruction track à¦•à¦°à¦¤à§‡
âœ… State machines - control logic à¦à¦° à¦œà¦¨à§à¦¯
âœ… Memory - data remember à¦•à¦°à¦¤à§‡

Without Sequential = No Processor!
```

### Clock Signal - The Heartbeat:

```
Clock (CLK):
     â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”
     â”‚   â”‚   â”‚   â”‚   â”‚   â”‚
â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€

Everything happens at clock edges!

Rising Edge:  â”€â” (0â†’1)
              â””
              
Falling Edge:   â”Œâ”€ (1â†’0)
              â”€â”€â”˜
```

---

## à§ª.à§¨ Build SR Latch - Foundation of Memory

### à¦•à¦¿à¦­à¦¾à¦¬à§‡ à¦•à¦¾à¦œ à¦•à¦°à§‡?

**SR Latch = Set-Reset Latch**

```
Inputs:
- S (Set): Makes Q = 1
- R (Reset): Makes Q = 0

Output:
- Q: Main output
- Q': Complement (always opposite of Q)
```

### Using NOR Gates:

**Circuit:**
```
    S â”€â”€â”
        â”œâ”€[NOR]â”€â”€â”¬â”€â”€ Q
    â”Œâ”€â”€â”€â”˜        â”‚
    â”‚            â”‚
    â”‚         feedback
    â”‚            â”‚
    â””â”€â”€â”€[NOR]â”€â”€â”€â”€â”¤
        â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”˜
    R â”€â”€â”˜        
                â””â”€â”€ Q'
```

**Truth Table:**
```
â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ S â”‚ R â”‚   Q    â”‚    Description      â”‚
â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 0 â”‚ 0 â”‚  Hold  â”‚  Remember previous  â”‚ â† Memory!
â”‚ 0 â”‚ 1 â”‚   0    â”‚  Reset Q to 0       â”‚
â”‚ 1 â”‚ 0 â”‚   1    â”‚  Set Q to 1         â”‚
â”‚ 1 â”‚ 1 â”‚  ???   â”‚  Invalid! (avoid)   â”‚
â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Invalid state: Both outputs try to be 0!
```

### Using NAND Gates:

**Circuit:**
```
    S â”€â”€â”
        â”œâ”€[NAND]â”€â”€â”¬â”€â”€ Q
    â”Œâ”€â”€â”€â”˜         â”‚
    â”‚             â”‚
    â”‚             â”‚
    â”‚             â”‚
    â””â”€â”€â”€[NAND]â”€â”€â”€â”€â”¤
        â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    R â”€â”€â”˜         
                 â””â”€â”€ Q'

Note: NAND version - inputs are active LOW
```

### ğŸ¯ Build & Test SR Latch:

**Build Both Versions:**
```
Task 1: NOR-based SR Latch
- Build circuit
- Test all 4 input combinations
- Observe memory behavior!

Task 2: NAND-based SR Latch  
- Build circuit
- Note: Active LOW inputs
- Compare with NOR version
```

**Test Sequence:**
```
1. S=0, R=0: Q = ? (check previous state)
2. S=1, R=0: Q = 1 (SET)
3. S=0, R=0: Q = 1 (HOLDS!) âœ“âœ“
4. S=0, R=1: Q = 0 (RESET)
5. S=0, R=0: Q = 0 (HOLDS!) âœ“âœ“
```

---

## à§ª.à§© Build D Latch - Data Latch

### Problem with SR Latch:

```
âŒ Two inputs (S, R) confusing
âŒ Invalid state (S=1, R=1)
âŒ Need simpler interface

Solution: D Latch!
âœ… One data input (D)
âœ… One enable input (E)
âœ… No invalid states
```

### Circuit Design:

```
Data (D) â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€[AND]â”€â”€â”€â”€â”€ S  â”
           â”‚            â†‘         â”‚
           â”‚            E         â”‚
           â”‚                      â”œâ”€[SR Latch]â”€â”€ Q
           â”‚                      â”‚
           â””â”€[NOT]â”€[AND]â”€â”€â”€â”€â”€ R  â”˜
                       â†‘
                       E

When E=1: Q follows D
When E=0: Q holds previous value
```

**Truth Table:**
```
â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ E â”‚ D â”‚   Q    â”‚    Description      â”‚
â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 0 â”‚ X â”‚  Hold  â”‚  Ignore D, remember â”‚
â”‚ 1 â”‚ 0 â”‚   0    â”‚  Q becomes 0        â”‚
â”‚ 1 â”‚ 1 â”‚   1    â”‚  Q becomes 1        â”‚
â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

X = Don't care
```

### Timing Diagram:

```
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€
E â”€â”€â”€â”˜       â””â”€â”€â”€â”€â”€â”€â”€â”˜

   â”Œâ”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”
D â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€

       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€
Q â”€â”€â”€â”€â”€â”˜           â””â”€â”€â”€â”€â”€â”˜

When E=1: Q follows D (transparent)
When E=0: Q freezes
```

### ğŸ¯ Build D Latch:

**Step-by-step:**
```
1. Build SR Latch (from previous section)
2. Add NOT gate for D
3. Add 2 AND gates
4. Connect: D â†’ AND â†’ S, D'â†’ AND â†’ R
5. Connect E to both ANDs
6. Test with timing sequence!
```

---

## à§ª.à§ª Build D Flip-Flop - Edge-Triggered Memory! ğŸ‰

### Problem with D Latch:

```
D Latch (Level-triggered):
- When E=1: Q continuously follows D
- Problem: No precise control
- Data can change during E=1

Need: Edge-triggered!
- Only change at clock edge
- Precise timing control
```

### D Flip-Flop Solution:

```
Features:
âœ… Changes only at clock edge (rising or falling)
âœ… Ignores input at other times
âœ… Perfect for registers!
âœ… Synchronous operation
```

### Master-Slave D Flip-Flop:

**Circuit:**
```
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
D â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  Master  â”œâ”€â”€â”¤  Slave   â”œâ”€â”€â”€â”€ Q
           â”‚ D Latch  â”‚  â”‚ D Latch  â”‚
CLK â”€â”€â”€â”¬â”€â”€â”€â”¤ E        â”‚  â”‚ E        â”‚
       â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚        â†‘             â†‘
       â”‚        â”‚             â”‚
       â”‚       CLK           CLK'
       â””â”€[NOT]â”€â”€â”˜

Master active when CLK=1
Slave active when CLK=0
Output changes at falling edge!
```

**Operation:**
```
CLK high (1):
- Master latch transparent (captures D)
- Slave latch holds (outputs old value)

CLK low (0):  â† Falling Edge
- Master latch holds (captured value)
- Slave latch transparent (outputs to Q)

Result: Q changes at falling edge!
```

### Positive Edge-Triggered D Flip-Flop:

**Symbol:**
```
       â”Œâ”€â”€â”€â”€â”€â”
D â”€â”€â”€â”€â”€â”¤     â”‚
       â”‚  D  â”œâ”€â”€â”€â”€ Q
CLK â”€â”€â”€â”¤>    â”‚
       â”‚     â”œâ”€â”€â”€â”€ Q'
       â””â”€â”€â”€â”€â”€â”˜
       
> = Edge trigger
```

**Timing Diagram:**
```
CLK  â”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”
        â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€
        â†‘       â†‘       â†‘  (Trigger points)

D    â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”
       â””â”€â”€â”€â”˜       â””â”€â”€â”€â”€â”€â”€â”€

Q    â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€
         â””â”€â”€â”€â”€â”€â”€â”€â”˜
         â†‘       â†‘  (Changes at rising edges)
```

### ğŸ¯ Build D Flip-Flop:

**Build Master-Slave:**
```
Components:
- 2 Ã— D Latches (master & slave)
- 1 Ã— NOT gate (for clock)
- 1 Ã— Clock generator

Steps:
1. Build two D Latches
2. Connect CLK to master enable
3. Connect CLK' to slave enable
4. Connect master output to slave input
5. Test with clock pulses!
```

**Test Sequence:**
```
Time | CLK | D | Q | Notes
-----|-----|---|---|----------------------
  0  |  0  | 0 | X | Initial
  1  |  1  | 0 | X | Master captures 0
  2  |  0  | 0 | 0 | Slave outputs (edge!)
  3  |  1  | 1 | 0 | Master captures 1
  4  |  0  | 1 | 1 | Slave outputs (edge!)
  5  |  1  | 0 | 1 | Master captures 0
  6  |  0  | 0 | 0 | Slave outputs (edge!)
```

---

## à§ª.à§« Build JK Flip-Flop - The Universal One!

### Why JK?

```
D Flip-Flop:
âœ… Simple
âŒ Can't toggle easily

JK Flip-Flop:
âœ… Can SET
âœ… Can RESET  
âœ… Can TOGGLE
âœ… Can HOLD
âœ… Most versatile!
```

### Truth Table:

```
â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ J â”‚ K â”‚  Q(t+1) â”‚   Operation      â”‚
â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 0 â”‚ 0 â”‚   Q(t)  â”‚  Hold (no change)â”‚
â”‚ 0 â”‚ 1 â”‚    0    â”‚  Reset           â”‚
â”‚ 1 â”‚ 0 â”‚    1    â”‚  Set             â”‚
â”‚ 1 â”‚ 1 â”‚  Q'(t)  â”‚  Toggle          â”‚ â† Special!
â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Q(t) = current state
Q(t+1) = next state after clock edge
```

### Circuit (from SR Flip-Flop):

```
J â”€â”€â”¬â”€â”€â”€[AND]â”€â”€â”€â”€â”€ S  â”
    â”‚      â†‘          â”‚
    â”‚      â”‚          â”‚
    â”‚    Q' (feedback)â”‚
    â”‚                 â”œâ”€[SR FF]â”€â”€ Q
    â”‚                 â”‚      â†‘
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€Q'â”‚
                        â”‚     â”‚
K â”€â”€â”¬â”€â”€â”€[AND]â”€â”€â”€â”€â”€ R  â”˜     â”‚
    â”‚      â†‘                 â”‚
    â”‚      â”‚                 â”‚
    â”‚    Q (feedback) â†â”€â”€â”€â”€â”€â”€â”˜
    
CLK â”€â”€â†’ (to SR FF clock)
```

### Applications:

```
J=0, K=0: Hold â†’ Memory storage
J=0, K=1: Reset â†’ Clear register
J=1, K=0: Set â†’ Load data
J=1, K=1: Toggle â†’ Frequency divider, counters
```

### ğŸ¯ Build JK Flip-Flop:

**Method 1: From SR FF**
```
1. Take SR flip-flop
2. Add feedback (Q to K's AND, Q' to J's AND)
3. Add AND gates for J and K inputs
4. Connect to SR inputs
5. Test all 4 modes!
```

**Test All Modes:**
```
Mode 1 - Hold:
J=0, K=0, Q=1 â†’ After clock: Q=1 âœ“

Mode 2 - Reset:
J=0, K=1, Q=1 â†’ After clock: Q=0 âœ“

Mode 3 - Set:
J=1, K=0, Q=0 â†’ After clock: Q=1 âœ“

Mode 4 - Toggle:
J=1, K=1, Q=0 â†’ After clock: Q=1 âœ“
J=1, K=1, Q=1 â†’ After clock: Q=0 âœ“
```

---

## à§ª.à§¬ Build T Flip-Flop - The Toggle Master

### Simple Toggle!

```
T Flip-Flop = Toggle Flip-Flop
One input (T), one clock

T=0: Hold
T=1: Toggle (flip Q)
```

### Truth Table:

```
â”Œâ”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ T â”‚  Q(t+1) â”‚  Operation   â”‚
â”œâ”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 0 â”‚   Q(t)  â”‚  Hold        â”‚
â”‚ 1 â”‚  Q'(t)  â”‚  Toggle      â”‚
â””â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Build from JK:

```
       T â”€â”€â”¬â”€â”€ J  â”
           â”‚       â”‚
           â””â”€â”€ K  â”œâ”€[JK FF]â”€â”€ Q
                  â”‚
CLK â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Simply connect J=K=T!
```

### Build from D:

```
       Q' â”€â”€â”¬â”€â”€[XOR]â”€â”€ D  â”
            â”‚             â”‚
       T â”€â”€â”€â”˜             â”œâ”€[D FF]â”€â”€ Q
                          â”‚
CLK â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

D = T âŠ• Q
```

### Application - Frequency Divider:

```
Input:  â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â”  (4 cycles)
CLK â”€â”€â”€â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€

T=1 (always toggle)

Output: â”Œâ”€â”€â”€â”€â”€â”€â”€â”         (2 cycles)
Q â”€â”€â”€â”€â”€â”€â”˜       â””â”€â”€â”€â”€â”€â”€

Divides frequency by 2!
```

### ğŸ¯ Build T Flip-Flop:

**Build Both Methods:**
```
1. From JK: Connect J=K=T
2. From D: Add XOR gate
3. Test both
4. Build frequency divider chain!
```

**Frequency Divider Chain:**
```
CLK â”€â”€[T-FF]â”€â”€[T-FF]â”€â”€[T-FF]â”€â”€[T-FF]
       Ã·2      Ã·2      Ã·2      Ã·2
       
Total division: Ã·16
```

---

## à§ª.à§­ Build Registers - Data Storage

### What's a Register?

```
Register = Collection of flip-flops
Stores multi-bit data

4-bit Register = 4 Ã— D Flip-Flops
8-bit Register = 8 Ã— D Flip-Flops
32-bit Register = 32 Ã— D Flip-Flops (in your CPU!)
```

### 4-bit Register Design:

**Circuit:**
```
D3 â”€â”€â”€[D FF]â”€â”€â”€ Q3  â”
      CLK â†‘         â”‚
D2 â”€â”€â”€[D FF]â”€â”€â”€ Q2  â”‚
      CLK â†‘         â”œâ”€ 4-bit Output
D1 â”€â”€â”€[D FF]â”€â”€â”€ Q1  â”‚
      CLK â†‘         â”‚
D0 â”€â”€â”€[D FF]â”€â”€â”€ Q0  â”˜
      CLK â†‘
       â”‚
Common CLK â”€â”€â”€â”€â”˜
```

**With Enable:**
```
        D3 â”€â”€â”¬â”€â”€[MUX]â”€â”€[D FF]â”€â”€ Q3
             â”‚    â†‘
         Q3 â”€â”˜    â”‚
                 EN
                 
When EN=1: Load new data
When EN=0: Hold current data

Apply to all 4 bits!
```

### Register with Parallel Load:

```
Features:
âœ… Load all bits simultaneously
âœ… Enable control
âœ… Clear/Reset
```

**Complete 4-bit Register:**
```
             CLR (clear all)
              â”‚
D3 â”€[MUX]â”€[D FF]â”€ Q3
      â†‘      â†‘
D2 â”€[MUX]â”€[D FF]â”€ Q2
      â†‘      â†‘
D1 â”€[MUX]â”€[D FF]â”€ Q1
      â†‘      â†‘
D0 â”€[MUX]â”€[D FF]â”€ Q0
      â†‘      â†‘
      â”‚      â”‚
     EN    CLK
```

### ğŸ¯ Build 4-bit Register:

**Build Steps:**
```
1. Create 4 Ã— D Flip-Flops
2. Connect common clock
3. Add enable logic (MUX for each bit)
4. Add clear functionality
5. Test load and hold!
```

**Test Cases:**
```
Test 1: Load 1010
EN=1, D=1010 â†’ Clock â†’ Q=1010 âœ“

Test 2: Hold
EN=0, D=0101 â†’ Clock â†’ Q=1010 (unchanged) âœ“

Test 3: Load new
EN=1, D=0101 â†’ Clock â†’ Q=0101 âœ“

Test 4: Clear
CLR=1 â†’ Q=0000 âœ“
```

---

## à§ª.à§® Build Shift Registers - Data Movers

### What's Shifting?

```
Shift Left:  1011 â†’ 0110 (lose MSB, 0 enters LSB)
Shift Right: 1011 â†’ 0101 (lose LSB, 0 enters MSB)

Used for:
âœ… Serial communication (UART, SPI)
âœ… Multiplication/Division by 2
âœ… Data conversion
```

### Types of Shift Registers:

```
1. SISO: Serial In, Serial Out
2. SIPO: Serial In, Parallel Out
3. PISO: Parallel In, Serial Out
4. PIPO: Parallel In, Parallel Out (regular register)
```

---

### 4-bit SISO (Serial In, Serial Out):

**Circuit:**
```
Serial In â”€[D FF]â”€[D FF]â”€[D FF]â”€[D FF]â”€ Serial Out
            Q0 â†’   Q1 â†’   Q2 â†’   Q3
             â†‘      â†‘      â†‘      â†‘
             â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜
                 Common CLK
```

**Operation:**
```
Initial: Q3 Q2 Q1 Q0 = 0000
Input: 1

Clock 1: 1000 (1 enters Q0)
Clock 2: 0100 (shifts right)
Clock 3: 0010
Clock 4: 0001
Clock 5: 0000 (1 exits at Serial Out)
```

---

### 4-bit SIPO (Serial In, Parallel Out):

**Circuit:**
```
Serial In â”€[D FF]â”€[D FF]â”€[D FF]â”€[D FF]
            â†“      â†“      â†“      â†“
           Q0     Q1     Q2     Q3
            â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜
               Parallel Output
```

**Application:** Serial to Parallel converter (UART receiver)

---

### 4-bit PISO (Parallel In, Serial Out):

**Circuit:**
```
D3 â”€[MUX]â”€[D FF]â”€[MUX]â”€[D FF]â”€[MUX]â”€[D FF]â”€[MUX]â”€[D FF]â”€ Serial Out
     â†‘            â†‘            â†‘            â†‘
     â”‚            â”‚            â”‚            â”‚
    LOAD/SHIFT control

LOAD=1: Parallel data loaded
LOAD=0: Shift right
```

**Application:** Parallel to Serial converter (UART transmitter)

---

### Universal Shift Register:

**Can do everything!**
```
Mode Control (2 bits):
00: Hold
01: Shift Left
10: Shift Right
11: Parallel Load
```

### ğŸ¯ Build Shift Register Project:

**Build SIPO Register:**
```
1. Chain 4 D Flip-Flops
2. Common clock
3. Serial input to first FF
4. Parallel outputs from all FFs
5. Test serial data transmission!
```

**Test Serial Data:**
```
Send: 1101 (one bit per clock)

Clock 1: 1000
Clock 2: 0100  
Clock 3: 1010
Clock 4: 1101 âœ“ (received!)
```

---

## à§ª.à§¯ Build Counters - Number Generators

### What's a Counter?

```
Counter = Sequence generator
Generates binary sequences

Applications in processor:
âœ… Program Counter (PC)
âœ… Instruction cycles
âœ… Loop counters
âœ… Timers
```

### Types:

```
1. Asynchronous (Ripple) Counter
2. Synchronous Counter
3. Up Counter
4. Down Counter
5. Up/Down Counter
6. Modulo-N Counter
```

---

### 4-bit Asynchronous Up Counter:

**Circuit:**
```
         â”Œâ”€[T FF]â”€ Q0 (LSB)
         â”‚   â†‘
CLK â”€â”€â”€â”€â”€â”˜   â”‚
             â””â”€[T FF]â”€ Q1
                 â†‘
                 â””â”€[T FF]â”€ Q2
                     â†‘
                     â””â”€[T FF]â”€ Q3 (MSB)

T=1 for all (always toggle when triggered)
Each FF triggered by previous Q output
```

**Count Sequence:**
```
Clock | Q3 Q2 Q1 Q0 | Decimal
------|-------------|--------
  0   | 0  0  0  0  |   0
  1   | 0  0  0  1  |   1
  2   | 0  0  1  0  |   2
  3   | 0  0  1  1  |   3
  4   | 0  1  0  0  |   4
  ...
  15  | 1  1  1  1  |  15
  16  | 0  0  0  0  |   0 (repeats)
```

**Problem:** Ripple delay (not synchronous)

---

### 4-bit Synchronous Up Counter:

**Circuit:**
```
All FFs clocked simultaneously!

T0=1 (always)
T1 = Q0
T2 = Q0 Â· Q1
T3 = Q0 Â· Q1 Â· Q2

         [T FF]â”€ Q0
          T=1
          â†‘
         CLK
         
Q0 â”€â”€â”€â”€â†’ T1
         [T FF]â”€ Q1
          â†‘
         CLK
         
Q0Â·Q1 â”€â”€â†’ T2
         [T FF]â”€ Q2
          â†‘
         CLK
         
Q0Â·Q1Â·Q2â†’ T3
         [T FF]â”€ Q3
          â†‘
         CLK

All share same clock!
```

**Advantage:** No ripple delay, fast!

---

### BCD Counter (Decade Counter):

**Counts 0-9, then resets**

```
Uses synchronous counter with reset at 10

When Q3Q2Q1Q0 = 1010 (10):
â†’ Reset to 0000

Circuit: Add NAND gate
Q3 Â· Q1 â†’ Reset
```

---

### Ring Counter:

**Only one bit high at a time**

```
State: 1000 â†’ 0100 â†’ 0010 â†’ 0001 â†’ 1000

Circuit: Shift register with feedback
Q3 â†’ Serial In

Used in: State machines, sequencers
```

---

### ğŸ¯ Build Counter Projects:

**Project 1: 4-bit Up Counter**
```
Build synchronous up counter
Count 0-15
Display on LEDs
Add reset button
```

**Project 2: BCD Counter**
```
Build decade counter (0-9)
Reset at 10
Connect to 7-segment display
Show decimal digits!
```

**Project 3: Stopwatch**
```
Multiple BCD counters
Count seconds, minutes
Display on 4 Ã— 7-segment displays
Add start/stop/reset buttons
```

---

## à§ª.à§§à§¦ Build Finite State Machines - Control Logic! ğŸ‰

### What's an FSM?

```
FSM = Finite State Machine
- Specific number of states
- Transitions based on inputs
- Outputs based on state

à¦¤à§‹à¦®à¦¾à¦° processor à¦à¦° control unit = FSM!
```

### Types of FSM:

```
1. Moore Machine:
   Output = f(current state only)
   
2. Mealy Machine:
   Output = f(current state, input)
```

---

### Moore Machine Example: Traffic Light

**States:**
```
S0: Red (30 sec)
S1: Yellow (5 sec)
S2: Green (25 sec)
```

**State Diagram:**
```
       timer=30
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
     â”‚          â†“
   [Red] â”€â”€â†’ [Yellow] â”€â”€â†’ [Green]
     â†‘         timer=5      â”‚
     â”‚                      â”‚
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
            timer=25
```

**State Table:**
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ State  â”‚ Input â”‚ Next State  â”‚ Output â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  Red   â”‚Timer30â”‚   Yellow    â”‚  100   â”‚
â”‚ Yellow â”‚Timer5 â”‚    Green    â”‚  010   â”‚
â”‚ Green  â”‚Timer25â”‚     Red     â”‚  001   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Output: R Y G (lights)
```

---

### FSM Design Steps:

```
1. Define states
2. Draw state diagram
3. Create state table
4. Assign binary codes to states
5. Derive next-state logic
6. Derive output logic
7. Build circuit
```

### Example: 2-bit Sequence Detector (101)

**Detects pattern "101" in serial input**

**States:**
```
S0: Initial (no pattern)
S1: Got "1"
S2: Got "10"
S3: Got "101" (detected!)
```

**State Diagram:**
```
        0/0        1/0
       â”Œâ”€â”€â”€â”      â”Œâ”€â”€â”€â”
       â†“   â”‚      â”‚   â†“
     â”Œâ”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”
  â”€â”€â”€â”¤  S0  â”œâ”€â”€â”¤  S1  â”‚
     â””â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”¬â”€â”€â”€â”˜
        â†‘        â”‚
        â”‚     0/0â”‚
        â”‚        â†“
     â”Œâ”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”
     â”‚  S3  â”‚â†â”€â”¤  S2  â”‚
     â””â”€â”€â”¬â”€â”€â”€â”˜  â””â”€â”€â”€â”¬â”€â”€â”˜
        â”‚          â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         1/1    1/0

Format: Input/Output
```

**State Table:**
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚Current â”‚ Input â”‚ Next State  â”‚ Output â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   S0   â”‚   0   â”‚     S0      â”‚   0    â”‚
â”‚   S0   â”‚   1   â”‚     S1      â”‚   0    â”‚
â”‚   S1   â”‚   0   â”‚     S2      â”‚   0    â”‚
â”‚   S1   â”‚   1   â”‚     S1      â”‚   0    â”‚
â”‚   S2   â”‚   0   â”‚     S0      â”‚   0    â”‚
â”‚   S2   â”‚   1   â”‚     S3      â”‚   1    â”‚ â† Detected!
â”‚   S3   â”‚   0   â”‚     S2      â”‚   0    â”‚
â”‚   S3   â”‚   1   â”‚     S1      â”‚   0    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**State Encoding:**
```
S0 = 00
S1 = 01  
S2 = 10
S3 = 11
```

**Circuit:**
```
Input â”€â”€â”¬â”€â”€[Next State Logic]â”€â”€â”¬â”€â”€ D1  â”
        â”‚                      â”‚       â”‚
Q1 Q0 â”€â”€â”˜                      â””â”€â”€ D0  â”œâ”€[2 D-FFs]â”€ Q1 Q0
                                       â”‚     â†‘
                                       â”‚    CLK
                                       â”‚
                              Output â”€â”€â”´â”€â”€ [Output Logic]
```

### ğŸ¯ Build FSM Project:

**Build Sequence Detector:**
```
1. Design state diagram (on paper)
2. Create state table
3. Derive logic equations:
   - Next state: D1 = f(Q1,Q0,Input)
   - Next state: D0 = f(Q1,Q0,Input)
   - Output: Y = f(Q1,Q0,Input)
4. Build with flip-flops and gates
5. Test with input sequence!
```

**Test:**
```
Input sequence: 1 1 0 1 0 1 1

Expected detections at:
Position 3: "101" âœ“
Position 5: "101" âœ“
```

---

## à§ª.à§§à§§ Your 2-Week Build Plan

### Week 1: Memory Elements

**Day 1-2: Latches**
```
â–¡ Build SR Latch (NOR & NAND)
â–¡ Build D Latch
â–¡ Understand level-triggering
â–¡ Test memory behavior
```

**Day 3-4: Flip-Flops**
```
â–¡ Build D Flip-Flop (master-slave)
â–¡ Build JK Flip-Flop
â–¡ Build T Flip-Flop
â–¡ Understand edge-triggering
```

**Day 5-6: Registers**
```
â–¡ Build 4-bit Register
â–¡ Add enable control
â–¡ Add clear functionality
â–¡ Test load and hold
```

**Day 7: Review**
```
â–¡ Review all memory elements
â–¡ Understand timing
â–¡ Prepare timing diagrams
```

---

### Week 2: Sequential Systems

**Day 8-9: Shift Registers**
```
â–¡ Build SISO shift register
â–¡ Build SIPO shift register
â–¡ Test serial communication
â–¡ Understand applications
```

**Day 10-11: Counters**
```
â–¡ Build 4-bit synchronous counter
â–¡ Build BCD counter
â–¡ Build ring counter
â–¡ Connect to 7-segment display
```

**Day 12-14: FSM - The Ultimate!**
```
â–¡ Design state diagram
â–¡ Create state table
â–¡ Derive logic equations
â–¡ Build sequence detector FSM
â–¡ Test pattern detection
â–¡ Share your FSM! #BuildYourOwnProcessor
```

---

## à§ª.à§§à§¨ Timing Parameters - Critical!

### Setup Time (Tsu):

```
Data must be stable BEFORE clock edge

       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€Data stableâ”€â”€â”€â”€â”€â”€
D â”€â”€â”€â”€â”€â”˜
                â†‘
              Tsuâ”‚
                â†“
CLK â”€â”€â”€â”€â”€â”€â”€â”€â” â†â”€â”˜
            â””â”€

Tsu = Minimum setup time
```

### Hold Time (Th):

```
Data must be stable AFTER clock edge

       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€Data stableâ”€â”€â”€â”€â”€â”€
D â”€â”€â”€â”€â”€â”˜
                â†‘
                â”‚Th
                â†“
CLK â”€â”€â”€â”€â”€â”€â”€â”€â” â”€â†’â”˜
            â””â”€
```

### Propagation Delay (Tpd):

```
Time from clock edge to output change

CLK â”€â”€â”€â”€â”€â”€â”€â”€â”
            â””â”€
            â†‘
            â”‚Tpd
            â†“
Q â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                â””â”€
```

### Maximum Clock Frequency:

```
Fmax = 1 / (Tpd + Tsu + Tclk-to-q)

Example:
Tpd = 10ns
Tsu = 5ns  
Tclk-to-q = 5ns

Fmax = 1/(20ns) = 50 MHz
```

---

## à§ª.à§§à§© Pro Tips & Common Mistakes

### âœ… Do This:
```
âœ… Draw timing diagrams first
âœ… Check setup/hold times
âœ… Use common clock (synchronous)
âœ… Add reset to all flip-flops
âœ… Test with slow clock first
âœ… Label all states clearly
```

### âŒ Avoid This:
```
âŒ Asynchronous designs (hard to debug)
âŒ Ignoring timing parameters
âŒ No reset mechanism
âŒ Clock skew issues
âŒ Mixing edge and level triggering
âŒ Invalid states in FSM
```

### Common Bugs:
```
1. Setup/hold violations
   Fix: Add buffers, slower clock

2. Race conditions
   Fix: Synchronous design

3. Missing reset
   Fix: Add reset to all FFs

4. Clock skew
   Fix: Use clock distribution tree
```

---

## à§ª.à§§à§ª Chapter 4 Mission Complete!

### à¦¤à§à¦®à¦¿ à¦à¦–à¦¨ à¦ªà¦¾à¦°à§‹:

```
âœ… Build memory elements (latches, flip-flops)
âœ… Design registers with control
âœ… Build shift registers
âœ… Design counters (up, down, BCD)
âœ… Create finite state machines
âœ… Understand timing parameters
âœ… à¦¤à§‹à¦®à¦¾à¦° processor à¦ memory à¦à¦¬à¦‚ control logic à¦¯à§‹à¦— à¦•à¦°à¦¾!
```

### à¦¤à§à¦®à¦¿ à¦¬à¦¾à¦¨à¦¿à¦¯à¦¼à§‡à¦›à§‹:
```
âœ… SR Latch
âœ… D Latch
âœ… D Flip-Flop (master-slave)
âœ… JK Flip-Flop
âœ… T Flip-Flop
âœ… 4-bit Register
âœ… Shift Registers (SISO, SIPO, PISO)
âœ… Counters (sync, BCD, ring)
âœ… Finite State Machine! ğŸ‰
```

### Stats:
```
Total circuits built: 15+
Total flip-flops used: 50+
Total state machines: 2+
Level: Sequential Master! ğŸ†
```

### Next Level Unlocked:
```
â†’ Chapter 5: Verilog Programming
   à¦¤à§à¦®à¦¿ à¦¶à¦¿à¦–à¦¬à§‡: Hardware description language
   Build in code, not just circuits!
   
   From visual circuits â†’ Code!
```

---

## ğŸ¯ Final Project - Before Next Chapter

### Project: Digital Lock System

**Build a combination lock FSM:**
```
Requirements:
- 4-bit code: 1-0-1-1
- 4 states + locked/unlocked
- LED shows locked/unlocked
- Reset button
- Wrong code â†’ stay locked

Bonus:
- Add alarm after 3 wrong attempts
- Add timeout
- Multiple correct codes
- Share your design!
```

---

## ğŸ† Achievement Unlocked!

```
Level 4: âœ… COMPLETE - Sequential Logic Expert!
Progress: [â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ] 20%

XP Gained: +1500
Skills: Memory, Registers, FSM, Control Logic

Badges Earned:
ğŸ¥‰ Latch Builder
ğŸ¥ˆ Flip-Flop Master
ğŸ¥‡ Register Designer
ğŸ… Counter Creator
ğŸ–ï¸ FSM Architect
ğŸ† Sequential Systems Expert

Next: Chapter 5 - Learn to Code Hardware!
      Verilog is calling! ğŸ’»
```

---

**[â¬…ï¸ Previous: Chapter 3](Chapter_03_Combinational_Circuits.md)** | **[â¡ï¸ Next: Chapter 5](Chapter_05_Verilog_Basics.md)**

---

<div align="center">

**"You just gave your processor memory and control. Next, you'll code it!"**

**"à¦¤à§à¦®à¦¿ à¦¤à§‹à¦®à¦¾à¦° processor à¦•à§‡ memory à¦à¦¬à¦‚ control à¦¦à¦¿à¦¯à¦¼à§‡à¦›à§‹à¥¤ à¦à¦¬à¦¾à¦° code à¦•à¦°à¦¬à§‡!"**

Made with â¤ï¸ for builders | à¦¬à¦¾à¦¨à¦¾à¦¨à§‹à¦° à¦œà¦¨à§à¦¯ à¦­à¦¾à¦²à§‹à¦¬à¦¾à¦¸à¦¾ à¦¦à¦¿à¦¯à¦¼à§‡ à¦¤à§ˆà¦°à¦¿

</div>
