// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "10/31/2018 19:17:46"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mipsFd (
	CLK,
	EN_BUT,
	MUX_PC_BEQ_JMP,
	MUX_RT_RD,
	HAB_ESCRITA_REG,
	MUX_RT_IMM,
	ULA_OP,
	MUX_ULA_MEM,
	BEQ,
	HAB_LEITURA_MEM,
	HAB_ESCRITA_MEM,
	DATA_MEM_R,
	END_MEM,
	DATA_MEM_W,
	ULA_OUT,
	MEM_OUT,
	END1,
	END2,
	END3,
	DADO_LIDO_1,
	DADO_LIDO_2,
	INST_OPCODE);
input 	CLK;
input 	EN_BUT;
input 	MUX_PC_BEQ_JMP;
input 	MUX_RT_RD;
input 	HAB_ESCRITA_REG;
input 	MUX_RT_IMM;
input 	[1:0] ULA_OP;
input 	MUX_ULA_MEM;
input 	BEQ;
input 	HAB_LEITURA_MEM;
input 	HAB_ESCRITA_MEM;
input 	[31:0] DATA_MEM_R;
output 	[31:0] END_MEM;
output 	[31:0] DATA_MEM_W;
output 	[31:0] ULA_OUT;
output 	[31:0] MEM_OUT;
output 	[4:0] END1;
output 	[4:0] END2;
output 	[4:0] END3;
output 	[31:0] DADO_LIDO_1;
output 	[31:0] DADO_LIDO_2;
output 	[5:0] INST_OPCODE;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \HAB_LEITURA_MEM~input_o ;
wire \HAB_ESCRITA_MEM~input_o ;
wire \CLK~input_o ;
wire \somadorPc|Add0~0_combout ;
wire \MUX_PC_BEQ_JMP~input_o ;
wire \muxPc|Q[2]~8_combout ;
wire \EN_BUT~input_o ;
wire \somadorPc|Add0~1 ;
wire \somadorPc|Add0~2_combout ;
wire \somadorBeq|Add0~0_combout ;
wire \DATA_MEM_R[28]~input_o ;
wire \ULA_OP[1]~input_o ;
wire \memoriaDeInst|content~5_combout ;
wire \HAB_ESCRITA_REG~input_o ;
wire \memoriaDeInst|content~7_combout ;
wire \memoriaDeInst|content~8_combout ;
wire \memoriaDeInst|content~2_combout ;
wire \MUX_RT_RD~input_o ;
wire \muxRtRd|Q[0]~0_combout ;
wire \muxRtRd|Q[1]~1_combout ;
wire \memoriaDeInst|content~6_combout ;
wire \memoriaDeInst|content~3_combout ;
wire \memoriaDeInst|content~4_combout ;
wire \muxRtRd|Q[2]~2_combout ;
wire \muxRtRd|Q[3]~3_combout ;
wire \~GND~combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \bancoReg|registrador~38_combout ;
wire \bancoReg|registrador~39_combout ;
wire \bancoReg|DADO_R_REG1[28]~4_combout ;
wire \ULA_OP[0]~input_o ;
wire \MUX_RT_IMM~input_o ;
wire \ula|ULA|INTER2[28]~1_combout ;
wire \ula|Mux_4|Mux3~0_combout ;
wire \ula|Mux_4|Mux6~0_combout ;
wire \DATA_MEM_R[27]~input_o ;
wire \DATA_MEM_R[26]~input_o ;
wire \DATA_MEM_R[25]~input_o ;
wire \DATA_MEM_R[24]~input_o ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \bancoReg|DADO_R_REG1[24]~8_combout ;
wire \DATA_MEM_R[23]~input_o ;
wire \DATA_MEM_R[22]~input_o ;
wire \MUX_ULA_MEM~input_o ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \bancoReg|DADO_R_REG1[22]~10_combout ;
wire \DATA_MEM_R[21]~input_o ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \bancoReg|DADO_R_REG1[21]~11_combout ;
wire \DATA_MEM_R[20]~input_o ;
wire \DATA_MEM_R[19]~input_o ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \bancoReg|DADO_R_REG1[19]~13_combout ;
wire \DATA_MEM_R[18]~input_o ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \bancoReg|DADO_R_REG1[18]~14_combout ;
wire \DATA_MEM_R[17]~input_o ;
wire \DATA_MEM_R[16]~input_o ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \bancoReg|DADO_R_REG1[16]~16_combout ;
wire \DATA_MEM_R[15]~input_o ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \bancoReg|DADO_R_REG1[15]~17_combout ;
wire \DATA_MEM_R[14]~input_o ;
wire \DATA_MEM_R[13]~input_o ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout ;
wire \bancoReg|registrador~40_combout ;
wire \bancoReg|registrador~41_combout ;
wire \bancoReg|registrador~42_combout ;
wire \bancoReg|Equal1~0_combout ;
wire \bancoReg|DADO_R_REG2[13]~19_combout ;
wire \ula|Mux_B|Q[13]~8_combout ;
wire \DATA_MEM_R[12]~input_o ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout ;
wire \bancoReg|DADO_R_REG2[12]~20_combout ;
wire \ula|Mux_B|Q[12]~9_combout ;
wire \DATA_MEM_R[11]~input_o ;
wire \DATA_MEM_R[10]~input_o ;
wire \DATA_MEM_R[9]~input_o ;
wire \ula|Mux_B|Q[9]~11_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout ;
wire \bancoReg|DADO_R_REG2[9]~23_combout ;
wire \ula|Mux_B|Q[9]~12_combout ;
wire \DATA_MEM_R[8]~input_o ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \bancoReg|DADO_R_REG1[8]~24_combout ;
wire \DATA_MEM_R[7]~input_o ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \bancoReg|DADO_R_REG1[7]~25_combout ;
wire \DATA_MEM_R[6]~input_o ;
wire \DATA_MEM_R[5]~input_o ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout ;
wire \bancoReg|DADO_R_REG2[5]~27_combout ;
wire \ula|Mux_B|Q[5]~15_combout ;
wire \DATA_MEM_R[4]~input_o ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \bancoReg|DADO_R_REG1[4]~28_combout ;
wire \DATA_MEM_R[3]~input_o ;
wire \DATA_MEM_R[2]~input_o ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout ;
wire \bancoReg|DADO_R_REG2[2]~30_combout ;
wire \ula|Mux_B|Q[2]~18_combout ;
wire \DATA_MEM_R[1]~input_o ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout ;
wire \bancoReg|DADO_R_REG2[1]~31_combout ;
wire \ula|Mux_B|Q[1]~19_combout ;
wire \DATA_MEM_R[0]~input_o ;
wire \muxUlaMem|Q[0]~0_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \bancoReg|DADO_R_REG2[0]~0_combout ;
wire \ula|Mux_4|Mux30~0_combout ;
wire \muxUlaMem|Q[1]~31_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \bancoReg|DADO_R_REG1[1]~31_combout ;
wire \ucUla|Q[1]~0_combout ;
wire \ula|Mux_4|Mux29~2_combout ;
wire \muxUlaMem|Q[2]~30_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \bancoReg|DADO_R_REG1[2]~30_combout ;
wire \muxUlaMem|Q[3]~29_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \bancoReg|DADO_R_REG1[3]~29_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout ;
wire \bancoReg|DADO_R_REG2[3]~29_combout ;
wire \ula|Mux_B|Q[3]~17_combout ;
wire \ula|ULA|INTER2[3]~5_combout ;
wire \ula|ULA|INTER2[4]~13_combout ;
wire \ula|Mux_4|Mux27~0_combout ;
wire \muxUlaMem|Q[4]~28_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout ;
wire \bancoReg|DADO_R_REG2[4]~28_combout ;
wire \ula|Mux_B|Q[4]~16_combout ;
wire \ula|Mux_4|Mux26~0_combout ;
wire \muxUlaMem|Q[5]~27_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \bancoReg|DADO_R_REG1[5]~27_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \bancoReg|DADO_R_REG1[6]~26_combout ;
wire \ula|ULA|INTER2[6]~6_combout ;
wire \ula|Mux_4|Mux25~0_combout ;
wire \muxUlaMem|Q[6]~26_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout ;
wire \bancoReg|DADO_R_REG2[6]~26_combout ;
wire \ula|ULA|INTER2[7]~14_combout ;
wire \ula|Mux_4|Mux24~0_combout ;
wire \muxUlaMem|Q[7]~25_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout ;
wire \bancoReg|DADO_R_REG2[7]~25_combout ;
wire \ula|Mux_B|Q[7]~14_combout ;
wire \ula|Mux_4|Mux23~2_combout ;
wire \muxUlaMem|Q[8]~24_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout ;
wire \bancoReg|DADO_R_REG2[8]~24_combout ;
wire \ula|Mux_B|Q[8]~13_combout ;
wire \ula|Mux_4|Mux22~0_combout ;
wire \muxUlaMem|Q[9]~23_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \bancoReg|DADO_R_REG1[9]~23_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \bancoReg|DADO_R_REG1[10]~22_combout ;
wire \ula|ULA|INTER2[10]~4_combout ;
wire \ula|Mux_4|Mux21~0_combout ;
wire \muxUlaMem|Q[10]~22_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout ;
wire \bancoReg|DADO_R_REG2[10]~22_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout ;
wire \bancoReg|DADO_R_REG2[11]~21_combout ;
wire \ula|Mux_B|Q[11]~10_combout ;
wire \ula|Mux_4|Mux20~0_combout ;
wire \muxUlaMem|Q[11]~21_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \bancoReg|DADO_R_REG1[11]~21_combout ;
wire \ula|Mux_4|Mux19~0_combout ;
wire \muxUlaMem|Q[12]~20_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \bancoReg|DADO_R_REG1[12]~20_combout ;
wire \ula|ULA|COUT[12]~0_combout ;
wire \ula|ULA|COUT[12]~1_combout ;
wire \ula|Mux_4|Mux18~0_combout ;
wire \muxUlaMem|Q[13]~19_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \bancoReg|DADO_R_REG1[13]~19_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \bancoReg|DADO_R_REG1[14]~18_combout ;
wire \ula|ULA|INTER2[14]~7_combout ;
wire \ula|Mux_4|Mux17~0_combout ;
wire \muxUlaMem|Q[14]~18_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout ;
wire \bancoReg|DADO_R_REG2[14]~18_combout ;
wire \ula|ULA|INTER2[15]~15_combout ;
wire \ula|Mux_4|Mux16~0_combout ;
wire \muxUlaMem|Q[15]~17_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout ;
wire \bancoReg|DADO_R_REG2[15]~17_combout ;
wire \ula|Mux_B|Q[15]~7_combout ;
wire \ula|Mux_4|Mux15~2_combout ;
wire \muxUlaMem|Q[16]~16_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout ;
wire \bancoReg|DADO_R_REG2[16]~16_combout ;
wire \ula|Mux_B|Q[16]~6_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \bancoReg|DADO_R_REG1[17]~15_combout ;
wire \ula|ULA|INTER2[17]~8_combout ;
wire \ula|Mux_4|Mux14~0_combout ;
wire \muxUlaMem|Q[17]~15_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout ;
wire \bancoReg|DADO_R_REG2[17]~15_combout ;
wire \ula|ULA|INTER2[18]~16_combout ;
wire \ula|Mux_4|Mux13~0_combout ;
wire \muxUlaMem|Q[18]~14_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout ;
wire \bancoReg|DADO_R_REG2[18]~14_combout ;
wire \ula|Mux_B|Q[18]~5_combout ;
wire \ula|Mux_4|Mux12~2_combout ;
wire \muxUlaMem|Q[19]~13_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout ;
wire \bancoReg|DADO_R_REG2[19]~13_combout ;
wire \ula|Mux_B|Q[19]~4_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \bancoReg|DADO_R_REG1[20]~12_combout ;
wire \ula|ULA|INTER2[20]~9_combout ;
wire \ula|Mux_4|Mux11~0_combout ;
wire \muxUlaMem|Q[20]~12_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout ;
wire \bancoReg|DADO_R_REG2[20]~12_combout ;
wire \ula|ULA|INTER2[21]~17_combout ;
wire \ula|Mux_4|Mux10~0_combout ;
wire \muxUlaMem|Q[21]~11_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout ;
wire \bancoReg|DADO_R_REG2[21]~11_combout ;
wire \ula|Mux_B|Q[21]~3_combout ;
wire \ula|Mux_4|Mux9~2_combout ;
wire \muxUlaMem|Q[22]~10_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout ;
wire \bancoReg|DADO_R_REG2[22]~10_combout ;
wire \ula|Mux_B|Q[22]~2_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \bancoReg|DADO_R_REG1[23]~9_combout ;
wire \ula|ULA|INTER2[23]~10_combout ;
wire \ula|Mux_4|Mux8~0_combout ;
wire \muxUlaMem|Q[23]~9_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout ;
wire \bancoReg|DADO_R_REG2[23]~9_combout ;
wire \ula|ULA|INTER2[24]~18_combout ;
wire \ula|Mux_4|Mux7~0_combout ;
wire \muxUlaMem|Q[24]~8_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout ;
wire \bancoReg|DADO_R_REG2[24]~8_combout ;
wire \ula|Mux_B|Q[24]~1_combout ;
wire \ula|Mux_4|Mux6~1_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \bancoReg|DADO_R_REG1[25]~7_combout ;
wire \ula|ULA|INTER2[25]~3_combout ;
wire \ula|Mux_4|Mux6~2_combout ;
wire \muxUlaMem|Q[25]~7_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout ;
wire \bancoReg|DADO_R_REG2[25]~7_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \bancoReg|DADO_R_REG1[26]~6_combout ;
wire \ula|ULA|INTER2[26]~11_combout ;
wire \ula|Mux_4|Mux5~0_combout ;
wire \muxUlaMem|Q[26]~6_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout ;
wire \bancoReg|DADO_R_REG2[26]~6_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout ;
wire \bancoReg|DADO_R_REG2[27]~5_combout ;
wire \ula|Mux_4|Mux4~0_combout ;
wire \ula|Mux_4|Mux4~1_combout ;
wire \muxUlaMem|Q[27]~5_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \bancoReg|DADO_R_REG1[27]~5_combout ;
wire \ula|ULA|INTER2[27]~2_combout ;
wire \ula|Mux_4|Mux3~1_combout ;
wire \muxUlaMem|Q[28]~4_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout ;
wire \bancoReg|DADO_R_REG2[28]~4_combout ;
wire \DATA_MEM_R[29]~input_o ;
wire \muxUlaMem|Q[29]~3_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout ;
wire \bancoReg|DADO_R_REG2[29]~3_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \bancoReg|DADO_R_REG1[29]~3_combout ;
wire \ula|ULA|INTER2[29]~12_combout ;
wire \ula|Mux_4|Mux2~0_combout ;
wire \DATA_MEM_R[30]~input_o ;
wire \muxUlaMem|Q[30]~2_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout ;
wire \bancoReg|DADO_R_REG2[30]~2_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \bancoReg|DADO_R_REG1[30]~2_combout ;
wire \ula|Mux_4|Mux1~0_combout ;
wire \ula|ULA|INTER2[30]~0_combout ;
wire \ula|Mux_4|Mux1~1_combout ;
wire \comb~0_combout ;
wire \ula|Mux_4|Mux28~0_combout ;
wire \comb~1_combout ;
wire \BEQ~input_o ;
wire \comb~2_combout ;
wire \comb~3_combout ;
wire \ula|Mux_4|Mux23~3_combout ;
wire \comb~4_combout ;
wire \comb~5_combout ;
wire \ula|Mux_4|Mux15~3_combout ;
wire \comb~6_combout ;
wire \ula|Mux_4|Mux12~3_combout ;
wire \comb~7_combout ;
wire \comb~8_combout ;
wire \comb~9_combout ;
wire \comb~10_combout ;
wire \DATA_MEM_R[31]~input_o ;
wire \muxUlaMem|Q[31]~1_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \bancoReg|DADO_R_REG1[31]~1_combout ;
wire \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout ;
wire \bancoReg|DADO_R_REG2[31]~1_combout ;
wire \ula|Mux_4|Mux0~0_combout ;
wire \ula|Mux_4|Mux0~1_combout ;
wire \comb~11_combout ;
wire \muxPc|Q[3]~7_combout ;
wire \somadorPc|Add0~3 ;
wire \somadorPc|Add0~4_combout ;
wire \somadorBeq|Add0~1 ;
wire \somadorBeq|Add0~2_combout ;
wire \muxPc|Q[4]~6_combout ;
wire \somadorPc|Add0~5 ;
wire \somadorPc|Add0~6_combout ;
wire \somadorBeq|Add0~3 ;
wire \somadorBeq|Add0~4_combout ;
wire \muxPc|Q[5]~5_combout ;
wire \somadorPc|Add0~7 ;
wire \somadorPc|Add0~8_combout ;
wire \somadorBeq|Add0~5 ;
wire \somadorBeq|Add0~6_combout ;
wire \muxPc|Q[6]~3_combout ;
wire \somadorPc|Add0~9 ;
wire \somadorPc|Add0~10_combout ;
wire \somadorBeq|Add0~7 ;
wire \somadorBeq|Add0~8_combout ;
wire \muxPc|Q[7]~4_combout ;
wire \somadorPc|Add0~11 ;
wire \somadorPc|Add0~12_combout ;
wire \somadorBeq|Add0~9 ;
wire \somadorBeq|Add0~10_combout ;
wire \muxPc|Q[8]~2_combout ;
wire \somadorPc|Add0~13 ;
wire \somadorPc|Add0~14_combout ;
wire \somadorBeq|Add0~11 ;
wire \somadorBeq|Add0~12_combout ;
wire \muxPc|Q[9]~1_combout ;
wire \somadorPc|Add0~15 ;
wire \somadorPc|Add0~16_combout ;
wire \somadorBeq|Add0~13 ;
wire \somadorBeq|Add0~14_combout ;
wire \muxPc|Q[10]~0_combout ;
wire \memoriaDeInst|content~0_combout ;
wire \memoriaDeInst|content~1_combout ;
wire \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \bancoReg|DADO_R_REG1[0]~0_combout ;
wire \ula|Mux_B|Q[0]~0_combout ;
wire \ula|Mux_4|Mux31~0_combout ;
wire \ula|Mux_4|Mux31~1_combout ;
wire \ula|Mux_4|Mux31~2_combout ;
wire \ula|Mux_4|Mux29~3_combout ;
wire \ula|Mux_4|Mux9~3_combout ;
wire \memoriaDeInst|content~9_combout ;
wire \memoriaDeInst|content~10_combout ;
wire [31:0] \ula|ULA|Q ;
wire [31:0] \ula|ULA|INTER3 ;
wire [31:0] \ula|ULA|INTER ;
wire [0:42] \bancoReg|registrador_rtl_1_bypass ;
wire [3:0] \ucUla|Q ;
wire [0:42] \bancoReg|registrador_rtl_0_bypass ;
wire [31:0] \ula|ULA|INTER2 ;
wire [31:0] \memoriaDeInst|Q ;
wire [31:0] \ula|ULA|COUT ;
wire [31:0] \PC|DOUT ;

wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout  = \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout  = \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

cycloneive_io_obuf \END_MEM[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[0]),
	.obar());
// synopsys translate_off
defparam \END_MEM[0]~output .bus_hold = "false";
defparam \END_MEM[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[1]),
	.obar());
// synopsys translate_off
defparam \END_MEM[1]~output .bus_hold = "false";
defparam \END_MEM[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[2]),
	.obar());
// synopsys translate_off
defparam \END_MEM[2]~output .bus_hold = "false";
defparam \END_MEM[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[3]),
	.obar());
// synopsys translate_off
defparam \END_MEM[3]~output .bus_hold = "false";
defparam \END_MEM[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[4]),
	.obar());
// synopsys translate_off
defparam \END_MEM[4]~output .bus_hold = "false";
defparam \END_MEM[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[5]),
	.obar());
// synopsys translate_off
defparam \END_MEM[5]~output .bus_hold = "false";
defparam \END_MEM[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[6]),
	.obar());
// synopsys translate_off
defparam \END_MEM[6]~output .bus_hold = "false";
defparam \END_MEM[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[7]),
	.obar());
// synopsys translate_off
defparam \END_MEM[7]~output .bus_hold = "false";
defparam \END_MEM[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[8]),
	.obar());
// synopsys translate_off
defparam \END_MEM[8]~output .bus_hold = "false";
defparam \END_MEM[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[9]),
	.obar());
// synopsys translate_off
defparam \END_MEM[9]~output .bus_hold = "false";
defparam \END_MEM[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[10]),
	.obar());
// synopsys translate_off
defparam \END_MEM[10]~output .bus_hold = "false";
defparam \END_MEM[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[11]),
	.obar());
// synopsys translate_off
defparam \END_MEM[11]~output .bus_hold = "false";
defparam \END_MEM[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[12]),
	.obar());
// synopsys translate_off
defparam \END_MEM[12]~output .bus_hold = "false";
defparam \END_MEM[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[13]),
	.obar());
// synopsys translate_off
defparam \END_MEM[13]~output .bus_hold = "false";
defparam \END_MEM[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[14]),
	.obar());
// synopsys translate_off
defparam \END_MEM[14]~output .bus_hold = "false";
defparam \END_MEM[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[15]),
	.obar());
// synopsys translate_off
defparam \END_MEM[15]~output .bus_hold = "false";
defparam \END_MEM[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[16]),
	.obar());
// synopsys translate_off
defparam \END_MEM[16]~output .bus_hold = "false";
defparam \END_MEM[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[17]),
	.obar());
// synopsys translate_off
defparam \END_MEM[17]~output .bus_hold = "false";
defparam \END_MEM[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[18]),
	.obar());
// synopsys translate_off
defparam \END_MEM[18]~output .bus_hold = "false";
defparam \END_MEM[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[19]),
	.obar());
// synopsys translate_off
defparam \END_MEM[19]~output .bus_hold = "false";
defparam \END_MEM[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[20]),
	.obar());
// synopsys translate_off
defparam \END_MEM[20]~output .bus_hold = "false";
defparam \END_MEM[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[21]),
	.obar());
// synopsys translate_off
defparam \END_MEM[21]~output .bus_hold = "false";
defparam \END_MEM[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[22]),
	.obar());
// synopsys translate_off
defparam \END_MEM[22]~output .bus_hold = "false";
defparam \END_MEM[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[23]),
	.obar());
// synopsys translate_off
defparam \END_MEM[23]~output .bus_hold = "false";
defparam \END_MEM[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[24]),
	.obar());
// synopsys translate_off
defparam \END_MEM[24]~output .bus_hold = "false";
defparam \END_MEM[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[25]),
	.obar());
// synopsys translate_off
defparam \END_MEM[25]~output .bus_hold = "false";
defparam \END_MEM[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[26]),
	.obar());
// synopsys translate_off
defparam \END_MEM[26]~output .bus_hold = "false";
defparam \END_MEM[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[27]),
	.obar());
// synopsys translate_off
defparam \END_MEM[27]~output .bus_hold = "false";
defparam \END_MEM[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[28]),
	.obar());
// synopsys translate_off
defparam \END_MEM[28]~output .bus_hold = "false";
defparam \END_MEM[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[29]),
	.obar());
// synopsys translate_off
defparam \END_MEM[29]~output .bus_hold = "false";
defparam \END_MEM[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[30]),
	.obar());
// synopsys translate_off
defparam \END_MEM[30]~output .bus_hold = "false";
defparam \END_MEM[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END_MEM[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END_MEM[31]),
	.obar());
// synopsys translate_off
defparam \END_MEM[31]~output .bus_hold = "false";
defparam \END_MEM[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[0]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[0]~output .bus_hold = "false";
defparam \DATA_MEM_W[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[1]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[1]~output .bus_hold = "false";
defparam \DATA_MEM_W[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[2]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[2]~output .bus_hold = "false";
defparam \DATA_MEM_W[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[3]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[3]~output .bus_hold = "false";
defparam \DATA_MEM_W[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[4]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[4]~output .bus_hold = "false";
defparam \DATA_MEM_W[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[5]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[5]~output .bus_hold = "false";
defparam \DATA_MEM_W[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[6]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[6]~output .bus_hold = "false";
defparam \DATA_MEM_W[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[7]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[7]~output .bus_hold = "false";
defparam \DATA_MEM_W[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[8]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[8]~output .bus_hold = "false";
defparam \DATA_MEM_W[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[9]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[9]~output .bus_hold = "false";
defparam \DATA_MEM_W[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[10]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[10]~output .bus_hold = "false";
defparam \DATA_MEM_W[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[11]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[11]~output .bus_hold = "false";
defparam \DATA_MEM_W[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[12]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[12]~output .bus_hold = "false";
defparam \DATA_MEM_W[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[13]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[13]~output .bus_hold = "false";
defparam \DATA_MEM_W[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[14]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[14]~output .bus_hold = "false";
defparam \DATA_MEM_W[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[15]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[15]~output .bus_hold = "false";
defparam \DATA_MEM_W[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[16]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[16]~output .bus_hold = "false";
defparam \DATA_MEM_W[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[17]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[17]~output .bus_hold = "false";
defparam \DATA_MEM_W[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[18]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[18]~output .bus_hold = "false";
defparam \DATA_MEM_W[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[19]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[19]~output .bus_hold = "false";
defparam \DATA_MEM_W[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[20]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[20]~output .bus_hold = "false";
defparam \DATA_MEM_W[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[21]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[21]~output .bus_hold = "false";
defparam \DATA_MEM_W[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[22]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[22]~output .bus_hold = "false";
defparam \DATA_MEM_W[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[23]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[23]~output .bus_hold = "false";
defparam \DATA_MEM_W[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[24]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[24]~output .bus_hold = "false";
defparam \DATA_MEM_W[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[25]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[25]~output .bus_hold = "false";
defparam \DATA_MEM_W[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[26]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[26]~output .bus_hold = "false";
defparam \DATA_MEM_W[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[27]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[27]~output .bus_hold = "false";
defparam \DATA_MEM_W[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[28]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[28]~output .bus_hold = "false";
defparam \DATA_MEM_W[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[29]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[29]~output .bus_hold = "false";
defparam \DATA_MEM_W[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[30]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[30]~output .bus_hold = "false";
defparam \DATA_MEM_W[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_MEM_W[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_MEM_W[31]),
	.obar());
// synopsys translate_off
defparam \DATA_MEM_W[31]~output .bus_hold = "false";
defparam \DATA_MEM_W[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[0]~output (
	.i(\ula|Mux_4|Mux31~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[0]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[0]~output .bus_hold = "false";
defparam \ULA_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[1]~output (
	.i(\ula|Mux_4|Mux30~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[1]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[1]~output .bus_hold = "false";
defparam \ULA_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[2]~output (
	.i(\ula|Mux_4|Mux29~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[2]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[2]~output .bus_hold = "false";
defparam \ULA_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[3]~output (
	.i(\ula|Mux_4|Mux28~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[3]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[3]~output .bus_hold = "false";
defparam \ULA_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[4]~output (
	.i(\ula|Mux_4|Mux27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[4]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[4]~output .bus_hold = "false";
defparam \ULA_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[5]~output (
	.i(\ula|Mux_4|Mux26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[5]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[5]~output .bus_hold = "false";
defparam \ULA_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[6]~output (
	.i(\ula|Mux_4|Mux25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[6]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[6]~output .bus_hold = "false";
defparam \ULA_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[7]~output (
	.i(\ula|Mux_4|Mux24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[7]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[7]~output .bus_hold = "false";
defparam \ULA_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[8]~output (
	.i(\ula|Mux_4|Mux23~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[8]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[8]~output .bus_hold = "false";
defparam \ULA_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[9]~output (
	.i(\ula|Mux_4|Mux22~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[9]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[9]~output .bus_hold = "false";
defparam \ULA_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[10]~output (
	.i(\ula|Mux_4|Mux21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[10]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[10]~output .bus_hold = "false";
defparam \ULA_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[11]~output (
	.i(\ula|Mux_4|Mux20~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[11]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[11]~output .bus_hold = "false";
defparam \ULA_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[12]~output (
	.i(\ula|Mux_4|Mux19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[12]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[12]~output .bus_hold = "false";
defparam \ULA_OUT[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[13]~output (
	.i(\ula|Mux_4|Mux18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[13]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[13]~output .bus_hold = "false";
defparam \ULA_OUT[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[14]~output (
	.i(\ula|Mux_4|Mux17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[14]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[14]~output .bus_hold = "false";
defparam \ULA_OUT[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[15]~output (
	.i(\ula|Mux_4|Mux16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[15]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[15]~output .bus_hold = "false";
defparam \ULA_OUT[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[16]~output (
	.i(\ula|Mux_4|Mux15~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[16]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[16]~output .bus_hold = "false";
defparam \ULA_OUT[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[17]~output (
	.i(\ula|Mux_4|Mux14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[17]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[17]~output .bus_hold = "false";
defparam \ULA_OUT[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[18]~output (
	.i(\ula|Mux_4|Mux13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[18]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[18]~output .bus_hold = "false";
defparam \ULA_OUT[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[19]~output (
	.i(\ula|Mux_4|Mux12~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[19]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[19]~output .bus_hold = "false";
defparam \ULA_OUT[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[20]~output (
	.i(\ula|Mux_4|Mux11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[20]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[20]~output .bus_hold = "false";
defparam \ULA_OUT[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[21]~output (
	.i(\ula|Mux_4|Mux10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[21]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[21]~output .bus_hold = "false";
defparam \ULA_OUT[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[22]~output (
	.i(\ula|Mux_4|Mux9~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[22]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[22]~output .bus_hold = "false";
defparam \ULA_OUT[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[23]~output (
	.i(\ula|Mux_4|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[23]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[23]~output .bus_hold = "false";
defparam \ULA_OUT[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[24]~output (
	.i(\ula|Mux_4|Mux7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[24]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[24]~output .bus_hold = "false";
defparam \ULA_OUT[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[25]~output (
	.i(\ula|Mux_4|Mux6~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[25]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[25]~output .bus_hold = "false";
defparam \ULA_OUT[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[26]~output (
	.i(\ula|Mux_4|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[26]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[26]~output .bus_hold = "false";
defparam \ULA_OUT[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[27]~output (
	.i(\ula|Mux_4|Mux4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[27]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[27]~output .bus_hold = "false";
defparam \ULA_OUT[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[28]~output (
	.i(\ula|Mux_4|Mux3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[28]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[28]~output .bus_hold = "false";
defparam \ULA_OUT[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[29]~output (
	.i(\ula|Mux_4|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[29]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[29]~output .bus_hold = "false";
defparam \ULA_OUT[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[30]~output (
	.i(\ula|Mux_4|Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[30]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[30]~output .bus_hold = "false";
defparam \ULA_OUT[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ULA_OUT[31]~output (
	.i(\ula|Mux_4|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OUT[31]),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[31]~output .bus_hold = "false";
defparam \ULA_OUT[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[0]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[0]~output .bus_hold = "false";
defparam \MEM_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[1]~output (
	.i(\memoriaDeInst|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[1]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[1]~output .bus_hold = "false";
defparam \MEM_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[2]~output (
	.i(\memoriaDeInst|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[2]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[2]~output .bus_hold = "false";
defparam \MEM_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[3]~output (
	.i(\memoriaDeInst|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[3]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[3]~output .bus_hold = "false";
defparam \MEM_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[4]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[4]~output .bus_hold = "false";
defparam \MEM_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[5]~output (
	.i(\memoriaDeInst|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[5]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[5]~output .bus_hold = "false";
defparam \MEM_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[6]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[6]~output .bus_hold = "false";
defparam \MEM_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[7]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[7]~output .bus_hold = "false";
defparam \MEM_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[8]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[8]~output .bus_hold = "false";
defparam \MEM_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[9]~output (
	.i(\memoriaDeInst|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[9]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[9]~output .bus_hold = "false";
defparam \MEM_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[10]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[10]~output .bus_hold = "false";
defparam \MEM_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[11]~output (
	.i(\memoriaDeInst|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[11]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[11]~output .bus_hold = "false";
defparam \MEM_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[12]~output (
	.i(\memoriaDeInst|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[12]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[12]~output .bus_hold = "false";
defparam \MEM_OUT[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[13]~output (
	.i(\memoriaDeInst|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[13]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[13]~output .bus_hold = "false";
defparam \MEM_OUT[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[14]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[14]~output .bus_hold = "false";
defparam \MEM_OUT[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[15]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[15]~output .bus_hold = "false";
defparam \MEM_OUT[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[16]~output (
	.i(\memoriaDeInst|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[16]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[16]~output .bus_hold = "false";
defparam \MEM_OUT[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[17]~output (
	.i(\memoriaDeInst|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[17]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[17]~output .bus_hold = "false";
defparam \MEM_OUT[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[18]~output (
	.i(\memoriaDeInst|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[18]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[18]~output .bus_hold = "false";
defparam \MEM_OUT[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[19]~output (
	.i(\memoriaDeInst|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[19]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[19]~output .bus_hold = "false";
defparam \MEM_OUT[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[20]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[20]~output .bus_hold = "false";
defparam \MEM_OUT[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[21]~output (
	.i(\memoriaDeInst|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[21]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[21]~output .bus_hold = "false";
defparam \MEM_OUT[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[22]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[22]~output .bus_hold = "false";
defparam \MEM_OUT[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[23]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[23]~output .bus_hold = "false";
defparam \MEM_OUT[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[24]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[24]~output .bus_hold = "false";
defparam \MEM_OUT[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[25]~output (
	.i(\memoriaDeInst|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[25]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[25]~output .bus_hold = "false";
defparam \MEM_OUT[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[26]~output (
	.i(\memoriaDeInst|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[26]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[26]~output .bus_hold = "false";
defparam \MEM_OUT[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[27]~output (
	.i(\memoriaDeInst|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[27]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[27]~output .bus_hold = "false";
defparam \MEM_OUT[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[28]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[28]~output .bus_hold = "false";
defparam \MEM_OUT[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[29]~output (
	.i(\memoriaDeInst|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[29]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[29]~output .bus_hold = "false";
defparam \MEM_OUT[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[30]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[30]~output .bus_hold = "false";
defparam \MEM_OUT[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MEM_OUT[31]~output (
	.i(\memoriaDeInst|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT[31]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[31]~output .bus_hold = "false";
defparam \MEM_OUT[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END1[0]~output (
	.i(\memoriaDeInst|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END1[0]),
	.obar());
// synopsys translate_off
defparam \END1[0]~output .bus_hold = "false";
defparam \END1[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END1[1]),
	.obar());
// synopsys translate_off
defparam \END1[1]~output .bus_hold = "false";
defparam \END1[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END1[2]),
	.obar());
// synopsys translate_off
defparam \END1[2]~output .bus_hold = "false";
defparam \END1[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END1[3]),
	.obar());
// synopsys translate_off
defparam \END1[3]~output .bus_hold = "false";
defparam \END1[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END1[4]~output (
	.i(\memoriaDeInst|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END1[4]),
	.obar());
// synopsys translate_off
defparam \END1[4]~output .bus_hold = "false";
defparam \END1[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END2[0]~output (
	.i(\memoriaDeInst|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END2[0]),
	.obar());
// synopsys translate_off
defparam \END2[0]~output .bus_hold = "false";
defparam \END2[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END2[1]~output (
	.i(\memoriaDeInst|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END2[1]),
	.obar());
// synopsys translate_off
defparam \END2[1]~output .bus_hold = "false";
defparam \END2[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END2[2]~output (
	.i(\memoriaDeInst|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END2[2]),
	.obar());
// synopsys translate_off
defparam \END2[2]~output .bus_hold = "false";
defparam \END2[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END2[3]~output (
	.i(\memoriaDeInst|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END2[3]),
	.obar());
// synopsys translate_off
defparam \END2[3]~output .bus_hold = "false";
defparam \END2[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END2[4]),
	.obar());
// synopsys translate_off
defparam \END2[4]~output .bus_hold = "false";
defparam \END2[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END3[0]~output (
	.i(\muxRtRd|Q[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END3[0]),
	.obar());
// synopsys translate_off
defparam \END3[0]~output .bus_hold = "false";
defparam \END3[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END3[1]~output (
	.i(\muxRtRd|Q[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END3[1]),
	.obar());
// synopsys translate_off
defparam \END3[1]~output .bus_hold = "false";
defparam \END3[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END3[2]~output (
	.i(\muxRtRd|Q[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END3[2]),
	.obar());
// synopsys translate_off
defparam \END3[2]~output .bus_hold = "false";
defparam \END3[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END3[3]~output (
	.i(\muxRtRd|Q[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END3[3]),
	.obar());
// synopsys translate_off
defparam \END3[3]~output .bus_hold = "false";
defparam \END3[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \END3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(END3[4]),
	.obar());
// synopsys translate_off
defparam \END3[4]~output .bus_hold = "false";
defparam \END3[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[0]~output (
	.i(\bancoReg|DADO_R_REG1[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[0]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[0]~output .bus_hold = "false";
defparam \DADO_LIDO_1[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[1]~output (
	.i(\bancoReg|DADO_R_REG1[1]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[1]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[1]~output .bus_hold = "false";
defparam \DADO_LIDO_1[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[2]~output (
	.i(\bancoReg|DADO_R_REG1[2]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[2]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[2]~output .bus_hold = "false";
defparam \DADO_LIDO_1[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[3]~output (
	.i(\bancoReg|DADO_R_REG1[3]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[3]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[3]~output .bus_hold = "false";
defparam \DADO_LIDO_1[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[4]~output (
	.i(\bancoReg|DADO_R_REG1[4]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[4]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[4]~output .bus_hold = "false";
defparam \DADO_LIDO_1[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[5]~output (
	.i(\bancoReg|DADO_R_REG1[5]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[5]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[5]~output .bus_hold = "false";
defparam \DADO_LIDO_1[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[6]~output (
	.i(\bancoReg|DADO_R_REG1[6]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[6]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[6]~output .bus_hold = "false";
defparam \DADO_LIDO_1[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[7]~output (
	.i(\bancoReg|DADO_R_REG1[7]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[7]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[7]~output .bus_hold = "false";
defparam \DADO_LIDO_1[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[8]~output (
	.i(\bancoReg|DADO_R_REG1[8]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[8]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[8]~output .bus_hold = "false";
defparam \DADO_LIDO_1[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[9]~output (
	.i(\bancoReg|DADO_R_REG1[9]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[9]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[9]~output .bus_hold = "false";
defparam \DADO_LIDO_1[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[10]~output (
	.i(\bancoReg|DADO_R_REG1[10]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[10]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[10]~output .bus_hold = "false";
defparam \DADO_LIDO_1[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[11]~output (
	.i(\bancoReg|DADO_R_REG1[11]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[11]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[11]~output .bus_hold = "false";
defparam \DADO_LIDO_1[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[12]~output (
	.i(\bancoReg|DADO_R_REG1[12]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[12]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[12]~output .bus_hold = "false";
defparam \DADO_LIDO_1[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[13]~output (
	.i(\bancoReg|DADO_R_REG1[13]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[13]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[13]~output .bus_hold = "false";
defparam \DADO_LIDO_1[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[14]~output (
	.i(\bancoReg|DADO_R_REG1[14]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[14]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[14]~output .bus_hold = "false";
defparam \DADO_LIDO_1[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[15]~output (
	.i(\bancoReg|DADO_R_REG1[15]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[15]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[15]~output .bus_hold = "false";
defparam \DADO_LIDO_1[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[16]~output (
	.i(\bancoReg|DADO_R_REG1[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[16]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[16]~output .bus_hold = "false";
defparam \DADO_LIDO_1[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[17]~output (
	.i(\bancoReg|DADO_R_REG1[17]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[17]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[17]~output .bus_hold = "false";
defparam \DADO_LIDO_1[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[18]~output (
	.i(\bancoReg|DADO_R_REG1[18]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[18]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[18]~output .bus_hold = "false";
defparam \DADO_LIDO_1[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[19]~output (
	.i(\bancoReg|DADO_R_REG1[19]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[19]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[19]~output .bus_hold = "false";
defparam \DADO_LIDO_1[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[20]~output (
	.i(\bancoReg|DADO_R_REG1[20]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[20]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[20]~output .bus_hold = "false";
defparam \DADO_LIDO_1[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[21]~output (
	.i(\bancoReg|DADO_R_REG1[21]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[21]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[21]~output .bus_hold = "false";
defparam \DADO_LIDO_1[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[22]~output (
	.i(\bancoReg|DADO_R_REG1[22]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[22]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[22]~output .bus_hold = "false";
defparam \DADO_LIDO_1[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[23]~output (
	.i(\bancoReg|DADO_R_REG1[23]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[23]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[23]~output .bus_hold = "false";
defparam \DADO_LIDO_1[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[24]~output (
	.i(\bancoReg|DADO_R_REG1[24]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[24]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[24]~output .bus_hold = "false";
defparam \DADO_LIDO_1[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[25]~output (
	.i(\bancoReg|DADO_R_REG1[25]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[25]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[25]~output .bus_hold = "false";
defparam \DADO_LIDO_1[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[26]~output (
	.i(\bancoReg|DADO_R_REG1[26]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[26]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[26]~output .bus_hold = "false";
defparam \DADO_LIDO_1[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[27]~output (
	.i(\bancoReg|DADO_R_REG1[27]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[27]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[27]~output .bus_hold = "false";
defparam \DADO_LIDO_1[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[28]~output (
	.i(\bancoReg|DADO_R_REG1[28]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[28]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[28]~output .bus_hold = "false";
defparam \DADO_LIDO_1[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[29]~output (
	.i(\bancoReg|DADO_R_REG1[29]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[29]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[29]~output .bus_hold = "false";
defparam \DADO_LIDO_1[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[30]~output (
	.i(\bancoReg|DADO_R_REG1[30]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[30]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[30]~output .bus_hold = "false";
defparam \DADO_LIDO_1[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_1[31]~output (
	.i(\bancoReg|DADO_R_REG1[31]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_1[31]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_1[31]~output .bus_hold = "false";
defparam \DADO_LIDO_1[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[0]~output (
	.i(\bancoReg|DADO_R_REG2[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[0]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[0]~output .bus_hold = "false";
defparam \DADO_LIDO_2[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[1]~output (
	.i(\bancoReg|DADO_R_REG2[1]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[1]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[1]~output .bus_hold = "false";
defparam \DADO_LIDO_2[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[2]~output (
	.i(\bancoReg|DADO_R_REG2[2]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[2]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[2]~output .bus_hold = "false";
defparam \DADO_LIDO_2[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[3]~output (
	.i(\bancoReg|DADO_R_REG2[3]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[3]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[3]~output .bus_hold = "false";
defparam \DADO_LIDO_2[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[4]~output (
	.i(\bancoReg|DADO_R_REG2[4]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[4]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[4]~output .bus_hold = "false";
defparam \DADO_LIDO_2[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[5]~output (
	.i(\bancoReg|DADO_R_REG2[5]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[5]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[5]~output .bus_hold = "false";
defparam \DADO_LIDO_2[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[6]~output (
	.i(\bancoReg|DADO_R_REG2[6]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[6]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[6]~output .bus_hold = "false";
defparam \DADO_LIDO_2[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[7]~output (
	.i(\bancoReg|DADO_R_REG2[7]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[7]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[7]~output .bus_hold = "false";
defparam \DADO_LIDO_2[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[8]~output (
	.i(\bancoReg|DADO_R_REG2[8]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[8]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[8]~output .bus_hold = "false";
defparam \DADO_LIDO_2[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[9]~output (
	.i(\bancoReg|DADO_R_REG2[9]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[9]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[9]~output .bus_hold = "false";
defparam \DADO_LIDO_2[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[10]~output (
	.i(\bancoReg|DADO_R_REG2[10]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[10]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[10]~output .bus_hold = "false";
defparam \DADO_LIDO_2[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[11]~output (
	.i(\bancoReg|DADO_R_REG2[11]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[11]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[11]~output .bus_hold = "false";
defparam \DADO_LIDO_2[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[12]~output (
	.i(\bancoReg|DADO_R_REG2[12]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[12]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[12]~output .bus_hold = "false";
defparam \DADO_LIDO_2[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[13]~output (
	.i(\bancoReg|DADO_R_REG2[13]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[13]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[13]~output .bus_hold = "false";
defparam \DADO_LIDO_2[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[14]~output (
	.i(\bancoReg|DADO_R_REG2[14]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[14]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[14]~output .bus_hold = "false";
defparam \DADO_LIDO_2[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[15]~output (
	.i(\bancoReg|DADO_R_REG2[15]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[15]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[15]~output .bus_hold = "false";
defparam \DADO_LIDO_2[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[16]~output (
	.i(\bancoReg|DADO_R_REG2[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[16]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[16]~output .bus_hold = "false";
defparam \DADO_LIDO_2[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[17]~output (
	.i(\bancoReg|DADO_R_REG2[17]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[17]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[17]~output .bus_hold = "false";
defparam \DADO_LIDO_2[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[18]~output (
	.i(\bancoReg|DADO_R_REG2[18]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[18]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[18]~output .bus_hold = "false";
defparam \DADO_LIDO_2[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[19]~output (
	.i(\bancoReg|DADO_R_REG2[19]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[19]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[19]~output .bus_hold = "false";
defparam \DADO_LIDO_2[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[20]~output (
	.i(\bancoReg|DADO_R_REG2[20]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[20]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[20]~output .bus_hold = "false";
defparam \DADO_LIDO_2[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[21]~output (
	.i(\bancoReg|DADO_R_REG2[21]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[21]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[21]~output .bus_hold = "false";
defparam \DADO_LIDO_2[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[22]~output (
	.i(\bancoReg|DADO_R_REG2[22]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[22]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[22]~output .bus_hold = "false";
defparam \DADO_LIDO_2[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[23]~output (
	.i(\bancoReg|DADO_R_REG2[23]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[23]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[23]~output .bus_hold = "false";
defparam \DADO_LIDO_2[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[24]~output (
	.i(\bancoReg|DADO_R_REG2[24]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[24]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[24]~output .bus_hold = "false";
defparam \DADO_LIDO_2[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[25]~output (
	.i(\bancoReg|DADO_R_REG2[25]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[25]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[25]~output .bus_hold = "false";
defparam \DADO_LIDO_2[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[26]~output (
	.i(\bancoReg|DADO_R_REG2[26]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[26]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[26]~output .bus_hold = "false";
defparam \DADO_LIDO_2[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[27]~output (
	.i(\bancoReg|DADO_R_REG2[27]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[27]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[27]~output .bus_hold = "false";
defparam \DADO_LIDO_2[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[28]~output (
	.i(\bancoReg|DADO_R_REG2[28]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[28]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[28]~output .bus_hold = "false";
defparam \DADO_LIDO_2[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[29]~output (
	.i(\bancoReg|DADO_R_REG2[29]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[29]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[29]~output .bus_hold = "false";
defparam \DADO_LIDO_2[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[30]~output (
	.i(\bancoReg|DADO_R_REG2[30]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[30]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[30]~output .bus_hold = "false";
defparam \DADO_LIDO_2[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DADO_LIDO_2[31]~output (
	.i(\bancoReg|DADO_R_REG2[31]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DADO_LIDO_2[31]),
	.obar());
// synopsys translate_off
defparam \DADO_LIDO_2[31]~output .bus_hold = "false";
defparam \DADO_LIDO_2[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \INST_OPCODE[0]~output (
	.i(\memoriaDeInst|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INST_OPCODE[0]),
	.obar());
// synopsys translate_off
defparam \INST_OPCODE[0]~output .bus_hold = "false";
defparam \INST_OPCODE[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \INST_OPCODE[1]~output (
	.i(\memoriaDeInst|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INST_OPCODE[1]),
	.obar());
// synopsys translate_off
defparam \INST_OPCODE[1]~output .bus_hold = "false";
defparam \INST_OPCODE[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \INST_OPCODE[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INST_OPCODE[2]),
	.obar());
// synopsys translate_off
defparam \INST_OPCODE[2]~output .bus_hold = "false";
defparam \INST_OPCODE[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \INST_OPCODE[3]~output (
	.i(\memoriaDeInst|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INST_OPCODE[3]),
	.obar());
// synopsys translate_off
defparam \INST_OPCODE[3]~output .bus_hold = "false";
defparam \INST_OPCODE[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \INST_OPCODE[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INST_OPCODE[4]),
	.obar());
// synopsys translate_off
defparam \INST_OPCODE[4]~output .bus_hold = "false";
defparam \INST_OPCODE[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \INST_OPCODE[5]~output (
	.i(\memoriaDeInst|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INST_OPCODE[5]),
	.obar());
// synopsys translate_off
defparam \INST_OPCODE[5]~output .bus_hold = "false";
defparam \INST_OPCODE[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \somadorPc|Add0~0 (
// Equation(s):
// \somadorPc|Add0~0_combout  = \PC|DOUT [2] $ (VCC)
// \somadorPc|Add0~1  = CARRY(\PC|DOUT [2])

	.dataa(\PC|DOUT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\somadorPc|Add0~0_combout ),
	.cout(\somadorPc|Add0~1 ));
// synopsys translate_off
defparam \somadorPc|Add0~0 .lut_mask = 16'h55AA;
defparam \somadorPc|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \MUX_PC_BEQ_JMP~input (
	.i(MUX_PC_BEQ_JMP),
	.ibar(gnd),
	.o(\MUX_PC_BEQ_JMP~input_o ));
// synopsys translate_off
defparam \MUX_PC_BEQ_JMP~input .bus_hold = "false";
defparam \MUX_PC_BEQ_JMP~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \muxPc|Q[2]~8 (
// Equation(s):
// \muxPc|Q[2]~8_combout  = (\somadorPc|Add0~0_combout  & !\MUX_PC_BEQ_JMP~input_o )

	.dataa(\somadorPc|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MUX_PC_BEQ_JMP~input_o ),
	.cin(gnd),
	.combout(\muxPc|Q[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \muxPc|Q[2]~8 .lut_mask = 16'h00AA;
defparam \muxPc|Q[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \EN_BUT~input (
	.i(EN_BUT),
	.ibar(gnd),
	.o(\EN_BUT~input_o ));
// synopsys translate_off
defparam \EN_BUT~input .bus_hold = "false";
defparam \EN_BUT~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \PC|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\muxPc|Q[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EN_BUT~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[2] .is_wysiwyg = "true";
defparam \PC|DOUT[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \somadorPc|Add0~2 (
// Equation(s):
// \somadorPc|Add0~2_combout  = (\PC|DOUT [3] & (!\somadorPc|Add0~1 )) # (!\PC|DOUT [3] & ((\somadorPc|Add0~1 ) # (GND)))
// \somadorPc|Add0~3  = CARRY((!\somadorPc|Add0~1 ) # (!\PC|DOUT [3]))

	.dataa(\PC|DOUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somadorPc|Add0~1 ),
	.combout(\somadorPc|Add0~2_combout ),
	.cout(\somadorPc|Add0~3 ));
// synopsys translate_off
defparam \somadorPc|Add0~2 .lut_mask = 16'h5A5F;
defparam \somadorPc|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \somadorBeq|Add0~0 (
// Equation(s):
// \somadorBeq|Add0~0_combout  = (\somadorPc|Add0~2_combout  & (\memoriaDeInst|Q [3] $ (VCC))) # (!\somadorPc|Add0~2_combout  & (\memoriaDeInst|Q [3] & VCC))
// \somadorBeq|Add0~1  = CARRY((\somadorPc|Add0~2_combout  & \memoriaDeInst|Q [3]))

	.dataa(\somadorPc|Add0~2_combout ),
	.datab(\memoriaDeInst|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\somadorBeq|Add0~0_combout ),
	.cout(\somadorBeq|Add0~1 ));
// synopsys translate_off
defparam \somadorBeq|Add0~0 .lut_mask = 16'h6688;
defparam \somadorBeq|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[28]~input (
	.i(DATA_MEM_R[28]),
	.ibar(gnd),
	.o(\DATA_MEM_R[28]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[28]~input .bus_hold = "false";
defparam \DATA_MEM_R[28]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \ULA_OP[1]~input (
	.i(ULA_OP[1]),
	.ibar(gnd),
	.o(\ULA_OP[1]~input_o ));
// synopsys translate_off
defparam \ULA_OP[1]~input .bus_hold = "false";
defparam \ULA_OP[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDeInst|content~5 (
// Equation(s):
// \memoriaDeInst|content~5_combout  = (!\memoriaDeInst|content~1_combout  & (\PC|DOUT [2] & !\PC|DOUT [3]))

	.dataa(\memoriaDeInst|content~1_combout ),
	.datab(\PC|DOUT [2]),
	.datac(gnd),
	.datad(\PC|DOUT [3]),
	.cin(gnd),
	.combout(\memoriaDeInst|content~5_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDeInst|content~5 .lut_mask = 16'h0044;
defparam \memoriaDeInst|content~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memoriaDeInst|Q[2] (
	.clk(\CLK~input_o ),
	.d(\memoriaDeInst|content~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDeInst|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDeInst|Q[2] .is_wysiwyg = "true";
defparam \memoriaDeInst|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[39] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[28]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \HAB_ESCRITA_REG~input (
	.i(HAB_ESCRITA_REG),
	.ibar(gnd),
	.o(\HAB_ESCRITA_REG~input_o ));
// synopsys translate_off
defparam \HAB_ESCRITA_REG~input .bus_hold = "false";
defparam \HAB_ESCRITA_REG~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDeInst|content~7 (
// Equation(s):
// \memoriaDeInst|content~7_combout  = (\PC|DOUT [4]) # ((\PC|DOUT [5]) # ((!\PC|DOUT [2] & \PC|DOUT [3])))

	.dataa(\PC|DOUT [2]),
	.datab(\PC|DOUT [3]),
	.datac(\PC|DOUT [4]),
	.datad(\PC|DOUT [5]),
	.cin(gnd),
	.combout(\memoriaDeInst|content~7_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDeInst|content~7 .lut_mask = 16'hFFF4;
defparam \memoriaDeInst|content~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDeInst|content~8 (
// Equation(s):
// \memoriaDeInst|content~8_combout  = (\PC|DOUT [7]) # ((\memoriaDeInst|content~7_combout ) # (!\memoriaDeInst|content~0_combout ))

	.dataa(\PC|DOUT [7]),
	.datab(\memoriaDeInst|content~7_combout ),
	.datac(gnd),
	.datad(\memoriaDeInst|content~0_combout ),
	.cin(gnd),
	.combout(\memoriaDeInst|content~8_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDeInst|content~8 .lut_mask = 16'hEEFF;
defparam \memoriaDeInst|content~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memoriaDeInst|Q[11] (
	.clk(\CLK~input_o ),
	.d(\memoriaDeInst|content~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDeInst|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDeInst|Q[11] .is_wysiwyg = "true";
defparam \memoriaDeInst|Q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDeInst|content~2 (
// Equation(s):
// \memoriaDeInst|content~2_combout  = (!\memoriaDeInst|content~1_combout  & (\PC|DOUT [3] & \PC|DOUT [2]))

	.dataa(\memoriaDeInst|content~1_combout ),
	.datab(\PC|DOUT [3]),
	.datac(\PC|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaDeInst|content~2_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDeInst|content~2 .lut_mask = 16'h4040;
defparam \memoriaDeInst|content~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memoriaDeInst|Q[16] (
	.clk(\CLK~input_o ),
	.d(\memoriaDeInst|content~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDeInst|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDeInst|Q[16] .is_wysiwyg = "true";
defparam \memoriaDeInst|Q[16] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \MUX_RT_RD~input (
	.i(MUX_RT_RD),
	.ibar(gnd),
	.o(\MUX_RT_RD~input_o ));
// synopsys translate_off
defparam \MUX_RT_RD~input .bus_hold = "false";
defparam \MUX_RT_RD~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \muxRtRd|Q[0]~0 (
// Equation(s):
// \muxRtRd|Q[0]~0_combout  = (\MUX_RT_RD~input_o  & (\memoriaDeInst|Q [11])) # (!\MUX_RT_RD~input_o  & ((\memoriaDeInst|Q [16])))

	.dataa(\memoriaDeInst|Q [11]),
	.datab(\memoriaDeInst|Q [16]),
	.datac(gnd),
	.datad(\MUX_RT_RD~input_o ),
	.cin(gnd),
	.combout(\muxRtRd|Q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRtRd|Q[0]~0 .lut_mask = 16'hAACC;
defparam \muxRtRd|Q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxRtRd|Q[1]~1 (
// Equation(s):
// \muxRtRd|Q[1]~1_combout  = (\MUX_RT_RD~input_o  & (\memoriaDeInst|Q [16])) # (!\MUX_RT_RD~input_o  & ((\memoriaDeInst|Q [3])))

	.dataa(\memoriaDeInst|Q [16]),
	.datab(\memoriaDeInst|Q [3]),
	.datac(gnd),
	.datad(\MUX_RT_RD~input_o ),
	.cin(gnd),
	.combout(\muxRtRd|Q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxRtRd|Q[1]~1 .lut_mask = 16'hAACC;
defparam \muxRtRd|Q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDeInst|content~6 (
// Equation(s):
// \memoriaDeInst|content~6_combout  = (\memoriaDeInst|content~1_combout ) # (\PC|DOUT [3])

	.dataa(\memoriaDeInst|content~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|DOUT [3]),
	.cin(gnd),
	.combout(\memoriaDeInst|content~6_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDeInst|content~6 .lut_mask = 16'hFFAA;
defparam \memoriaDeInst|content~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memoriaDeInst|Q[13] (
	.clk(\CLK~input_o ),
	.d(\memoriaDeInst|content~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDeInst|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDeInst|Q[13] .is_wysiwyg = "true";
defparam \memoriaDeInst|Q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDeInst|content~3 (
// Equation(s):
// \memoriaDeInst|content~3_combout  = (!\PC|DOUT [4] & (!\PC|DOUT [5] & ((\PC|DOUT [2]) # (\PC|DOUT [3]))))

	.dataa(\PC|DOUT [2]),
	.datab(\PC|DOUT [3]),
	.datac(\PC|DOUT [4]),
	.datad(\PC|DOUT [5]),
	.cin(gnd),
	.combout(\memoriaDeInst|content~3_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDeInst|content~3 .lut_mask = 16'h000E;
defparam \memoriaDeInst|content~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDeInst|content~4 (
// Equation(s):
// \memoriaDeInst|content~4_combout  = (\memoriaDeInst|content~0_combout  & (\memoriaDeInst|content~3_combout  & !\PC|DOUT [7]))

	.dataa(\memoriaDeInst|content~0_combout ),
	.datab(\memoriaDeInst|content~3_combout ),
	.datac(gnd),
	.datad(\PC|DOUT [7]),
	.cin(gnd),
	.combout(\memoriaDeInst|content~4_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDeInst|content~4 .lut_mask = 16'h0088;
defparam \memoriaDeInst|content~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memoriaDeInst|Q[18] (
	.clk(\CLK~input_o ),
	.d(\memoriaDeInst|content~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDeInst|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDeInst|Q[18] .is_wysiwyg = "true";
defparam \memoriaDeInst|Q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \muxRtRd|Q[2]~2 (
// Equation(s):
// \muxRtRd|Q[2]~2_combout  = (\MUX_RT_RD~input_o  & (\memoriaDeInst|Q [13])) # (!\MUX_RT_RD~input_o  & ((\memoriaDeInst|Q [18])))

	.dataa(\memoriaDeInst|Q [13]),
	.datab(\memoriaDeInst|Q [18]),
	.datac(gnd),
	.datad(\MUX_RT_RD~input_o ),
	.cin(gnd),
	.combout(\muxRtRd|Q[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxRtRd|Q[2]~2 .lut_mask = 16'hAACC;
defparam \muxRtRd|Q[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxRtRd|Q[3]~3 (
// Equation(s):
// \muxRtRd|Q[3]~3_combout  = (\memoriaDeInst|Q [3] & !\MUX_RT_RD~input_o )

	.dataa(\memoriaDeInst|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MUX_RT_RD~input_o ),
	.cin(gnd),
	.combout(\muxRtRd|Q[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxRtRd|Q[3]~3 .lut_mask = 16'h00AA;
defparam \muxRtRd|Q[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[28]~4_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[0] (
	.clk(\CLK~input_o ),
	.d(\HAB_ESCRITA_REG~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[1] (
	.clk(\CLK~input_o ),
	.d(\muxRtRd|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[2] (
	.clk(\CLK~input_o ),
	.d(\memoriaDeInst|content~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[3] (
	.clk(\CLK~input_o ),
	.d(\muxRtRd|Q[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|registrador~38 (
// Equation(s):
// \bancoReg|registrador~38_combout  = (\bancoReg|registrador_rtl_0_bypass [0] & (!\bancoReg|registrador_rtl_0_bypass [3] & (\bancoReg|registrador_rtl_0_bypass [1] $ (!\bancoReg|registrador_rtl_0_bypass [2]))))

	.dataa(\bancoReg|registrador_rtl_0_bypass [0]),
	.datab(\bancoReg|registrador_rtl_0_bypass [1]),
	.datac(\bancoReg|registrador_rtl_0_bypass [2]),
	.datad(\bancoReg|registrador_rtl_0_bypass [3]),
	.cin(gnd),
	.combout(\bancoReg|registrador~38_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|registrador~38 .lut_mask = 16'h0082;
defparam \bancoReg|registrador~38 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[5] (
	.clk(\CLK~input_o ),
	.d(\muxRtRd|Q[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[7] (
	.clk(\CLK~input_o ),
	.d(\muxRtRd|Q[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[10] (
	.clk(\CLK~input_o ),
	.d(\memoriaDeInst|content~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|registrador~39 (
// Equation(s):
// \bancoReg|registrador~39_combout  = (\bancoReg|registrador~38_combout  & (!\bancoReg|registrador_rtl_0_bypass [5] & (!\bancoReg|registrador_rtl_0_bypass [7] & !\bancoReg|registrador_rtl_0_bypass [10])))

	.dataa(\bancoReg|registrador~38_combout ),
	.datab(\bancoReg|registrador_rtl_0_bypass [5]),
	.datac(\bancoReg|registrador_rtl_0_bypass [7]),
	.datad(\bancoReg|registrador_rtl_0_bypass [10]),
	.cin(gnd),
	.combout(\bancoReg|registrador~39_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|registrador~39 .lut_mask = 16'h0002;
defparam \bancoReg|registrador~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[28]~4 (
// Equation(s):
// \bancoReg|DADO_R_REG1[28]~4_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [39])) # (!\bancoReg|registrador~39_combout  & ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout 
// )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [39]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[28]~4 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \ULA_OP[0]~input (
	.i(ULA_OP[0]),
	.ibar(gnd),
	.o(\ULA_OP[0]~input_o ));
// synopsys translate_off
defparam \ULA_OP[0]~input .bus_hold = "false";
defparam \ULA_OP[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \ucUla|Q[2] (
// Equation(s):
// \ucUla|Q [2] = (\ULA_OP[0]~input_o ) # ((\ULA_OP[1]~input_o  & \memoriaDeInst|Q [3]))

	.dataa(\ULA_OP[0]~input_o ),
	.datab(\ULA_OP[1]~input_o ),
	.datac(\memoriaDeInst|Q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ucUla|Q [2]),
	.cout());
// synopsys translate_off
defparam \ucUla|Q[2] .lut_mask = 16'hEAEA;
defparam \ucUla|Q[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \MUX_RT_IMM~input (
	.i(MUX_RT_IMM),
	.ibar(gnd),
	.o(\MUX_RT_IMM~input_o ));
// synopsys translate_off
defparam \MUX_RT_IMM~input .bus_hold = "false";
defparam \MUX_RT_IMM~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER2[28]~1 (
// Equation(s):
// \ula|ULA|INTER2[28]~1_combout  = (\bancoReg|DADO_R_REG1[28]~4_combout  & (\ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[28]~4_combout )))))

	.dataa(\bancoReg|DADO_R_REG1[28]~4_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\MUX_RT_IMM~input_o ),
	.datad(\bancoReg|DADO_R_REG2[28]~4_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER2[28]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER2[28]~1 .lut_mask = 16'h8288;
defparam \ula|ULA|INTER2[28]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux3~0 (
// Equation(s):
// \ula|Mux_4|Mux3~0_combout  = (\ULA_OP[1]~input_o  & (\memoriaDeInst|Q [2] & (\ula|ULA|INTER2[28]~1_combout  & !\memoriaDeInst|Q [3])))

	.dataa(\ULA_OP[1]~input_o ),
	.datab(\memoriaDeInst|Q [2]),
	.datac(\ula|ULA|INTER2[28]~1_combout ),
	.datad(\memoriaDeInst|Q [3]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux3~0 .lut_mask = 16'h0080;
defparam \ula|Mux_4|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux6~0 (
// Equation(s):
// \ula|Mux_4|Mux6~0_combout  = (\memoriaDeInst|Q [3] $ (!\memoriaDeInst|Q [2])) # (!\ULA_OP[1]~input_o )

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\memoriaDeInst|Q [2]),
	.datac(gnd),
	.datad(\ULA_OP[1]~input_o ),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux6~0 .lut_mask = 16'h99FF;
defparam \ula|Mux_4|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[27]~input (
	.i(DATA_MEM_R[27]),
	.ibar(gnd),
	.o(\DATA_MEM_R[27]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[27]~input .bus_hold = "false";
defparam \DATA_MEM_R[27]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[26]~input (
	.i(DATA_MEM_R[26]),
	.ibar(gnd),
	.o(\DATA_MEM_R[26]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[26]~input .bus_hold = "false";
defparam \DATA_MEM_R[26]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[25]~input (
	.i(DATA_MEM_R[25]),
	.ibar(gnd),
	.o(\DATA_MEM_R[25]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[25]~input .bus_hold = "false";
defparam \DATA_MEM_R[25]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[24]~input (
	.i(DATA_MEM_R[24]),
	.ibar(gnd),
	.o(\DATA_MEM_R[24]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[24]~input .bus_hold = "false";
defparam \DATA_MEM_R[24]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[35] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[24]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[24]~8_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[24]~8 (
// Equation(s):
// \bancoReg|DADO_R_REG1[24]~8_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [35])) # (!\bancoReg|registrador~39_combout  & ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout 
// )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [35]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[24]~8 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[23]~input (
	.i(DATA_MEM_R[23]),
	.ibar(gnd),
	.o(\DATA_MEM_R[23]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[23]~input .bus_hold = "false";
defparam \DATA_MEM_R[23]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[22]~input (
	.i(DATA_MEM_R[22]),
	.ibar(gnd),
	.o(\DATA_MEM_R[22]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[22]~input .bus_hold = "false";
defparam \DATA_MEM_R[22]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \MUX_ULA_MEM~input (
	.i(MUX_ULA_MEM),
	.ibar(gnd),
	.o(\MUX_ULA_MEM~input_o ));
// synopsys translate_off
defparam \MUX_ULA_MEM~input .bus_hold = "false";
defparam \MUX_ULA_MEM~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[33] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[22]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[22]~10_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[22]~10 (
// Equation(s):
// \bancoReg|DADO_R_REG1[22]~10_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [33])) # (!\bancoReg|registrador~39_combout  & 
// ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [33]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[22]~10 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[21]~input (
	.i(DATA_MEM_R[21]),
	.ibar(gnd),
	.o(\DATA_MEM_R[21]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[21]~input .bus_hold = "false";
defparam \DATA_MEM_R[21]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[32] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[21]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[21]~11_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[21]~11 (
// Equation(s):
// \bancoReg|DADO_R_REG1[21]~11_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [32])) # (!\bancoReg|registrador~39_combout  & 
// ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [32]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[21]~11 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[20]~input (
	.i(DATA_MEM_R[20]),
	.ibar(gnd),
	.o(\DATA_MEM_R[20]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[20]~input .bus_hold = "false";
defparam \DATA_MEM_R[20]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[19]~input (
	.i(DATA_MEM_R[19]),
	.ibar(gnd),
	.o(\DATA_MEM_R[19]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[19]~input .bus_hold = "false";
defparam \DATA_MEM_R[19]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[30] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[19]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[19]~13_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[19]~13 (
// Equation(s):
// \bancoReg|DADO_R_REG1[19]~13_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [30])) # (!\bancoReg|registrador~39_combout  & 
// ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [30]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[19]~13 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[18]~input (
	.i(DATA_MEM_R[18]),
	.ibar(gnd),
	.o(\DATA_MEM_R[18]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[18]~input .bus_hold = "false";
defparam \DATA_MEM_R[18]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[29] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[18]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[18]~14_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[18]~14 (
// Equation(s):
// \bancoReg|DADO_R_REG1[18]~14_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [29])) # (!\bancoReg|registrador~39_combout  & 
// ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [29]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[18]~14 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[17]~input (
	.i(DATA_MEM_R[17]),
	.ibar(gnd),
	.o(\DATA_MEM_R[17]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[17]~input .bus_hold = "false";
defparam \DATA_MEM_R[17]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[16]~input (
	.i(DATA_MEM_R[16]),
	.ibar(gnd),
	.o(\DATA_MEM_R[16]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[16]~input .bus_hold = "false";
defparam \DATA_MEM_R[16]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[27] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[16]~16_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[16]~16 (
// Equation(s):
// \bancoReg|DADO_R_REG1[16]~16_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [27])) # (!\bancoReg|registrador~39_combout  & 
// ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [27]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[16]~16 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[15]~input (
	.i(DATA_MEM_R[15]),
	.ibar(gnd),
	.o(\DATA_MEM_R[15]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[15]~input .bus_hold = "false";
defparam \DATA_MEM_R[15]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[26] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[15]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[15]~17_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[15]~17 (
// Equation(s):
// \bancoReg|DADO_R_REG1[15]~17_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [26])) # (!\bancoReg|registrador~39_combout  & 
// ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [26]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[15]~17 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[14]~input (
	.i(DATA_MEM_R[14]),
	.ibar(gnd),
	.o(\DATA_MEM_R[14]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[14]~input .bus_hold = "false";
defparam \DATA_MEM_R[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[13]~input (
	.i(DATA_MEM_R[13]),
	.ibar(gnd),
	.o(\DATA_MEM_R[13]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[13]~input .bus_hold = "false";
defparam \DATA_MEM_R[13]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[24] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[13]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[13]~19_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[1] (
	.clk(\CLK~input_o ),
	.d(\muxRtRd|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[3] (
	.clk(\CLK~input_o ),
	.d(\muxRtRd|Q[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[4] (
	.clk(\CLK~input_o ),
	.d(\memoriaDeInst|content~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[2] (
	.clk(\CLK~input_o ),
	.d(\memoriaDeInst|content~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|registrador~40 (
// Equation(s):
// \bancoReg|registrador~40_combout  = (\bancoReg|registrador_rtl_1_bypass [1] & (\bancoReg|registrador_rtl_1_bypass [2] & (\bancoReg|registrador_rtl_1_bypass [3] $ (!\bancoReg|registrador_rtl_1_bypass [4])))) # (!\bancoReg|registrador_rtl_1_bypass [1] & 
// (!\bancoReg|registrador_rtl_1_bypass [2] & (\bancoReg|registrador_rtl_1_bypass [3] $ (!\bancoReg|registrador_rtl_1_bypass [4]))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [1]),
	.datab(\bancoReg|registrador_rtl_1_bypass [3]),
	.datac(\bancoReg|registrador_rtl_1_bypass [4]),
	.datad(\bancoReg|registrador_rtl_1_bypass [2]),
	.cin(gnd),
	.combout(\bancoReg|registrador~40_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|registrador~40 .lut_mask = 16'h8241;
defparam \bancoReg|registrador~40 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[0] (
	.clk(\CLK~input_o ),
	.d(\HAB_ESCRITA_REG~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[5] (
	.clk(\CLK~input_o ),
	.d(\muxRtRd|Q[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[7] (
	.clk(\CLK~input_o ),
	.d(\muxRtRd|Q[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[8] (
	.clk(\CLK~input_o ),
	.d(\memoriaDeInst|content~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[6] (
	.clk(\CLK~input_o ),
	.d(\memoriaDeInst|content~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|registrador~41 (
// Equation(s):
// \bancoReg|registrador~41_combout  = (\bancoReg|registrador_rtl_1_bypass [5] & (\bancoReg|registrador_rtl_1_bypass [6] & (\bancoReg|registrador_rtl_1_bypass [7] $ (!\bancoReg|registrador_rtl_1_bypass [8])))) # (!\bancoReg|registrador_rtl_1_bypass [5] & 
// (!\bancoReg|registrador_rtl_1_bypass [6] & (\bancoReg|registrador_rtl_1_bypass [7] $ (!\bancoReg|registrador_rtl_1_bypass [8]))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [5]),
	.datab(\bancoReg|registrador_rtl_1_bypass [7]),
	.datac(\bancoReg|registrador_rtl_1_bypass [8]),
	.datad(\bancoReg|registrador_rtl_1_bypass [6]),
	.cin(gnd),
	.combout(\bancoReg|registrador~41_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|registrador~41 .lut_mask = 16'h8241;
defparam \bancoReg|registrador~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|registrador~42 (
// Equation(s):
// \bancoReg|registrador~42_combout  = (\bancoReg|registrador~40_combout  & (\bancoReg|registrador_rtl_1_bypass [0] & \bancoReg|registrador~41_combout ))

	.dataa(\bancoReg|registrador~40_combout ),
	.datab(\bancoReg|registrador_rtl_1_bypass [0]),
	.datac(\bancoReg|registrador~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bancoReg|registrador~42_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|registrador~42 .lut_mask = 16'h8080;
defparam \bancoReg|registrador~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|Equal1~0 (
// Equation(s):
// \bancoReg|Equal1~0_combout  = (!\memoriaDeInst|Q [3] & (!\memoriaDeInst|Q [16] & !\memoriaDeInst|Q [18]))

	.dataa(gnd),
	.datab(\memoriaDeInst|Q [3]),
	.datac(\memoriaDeInst|Q [16]),
	.datad(\memoriaDeInst|Q [18]),
	.cin(gnd),
	.combout(\bancoReg|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|Equal1~0 .lut_mask = 16'h0003;
defparam \bancoReg|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[13]~19 (
// Equation(s):
// \bancoReg|DADO_R_REG2[13]~19_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [24])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [24]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[13]~19 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_B|Q[13]~8 (
// Equation(s):
// \ula|Mux_B|Q[13]~8_combout  = \ucUla|Q [2] $ (((\MUX_RT_IMM~input_o  & ((\memoriaDeInst|Q [13]))) # (!\MUX_RT_IMM~input_o  & (\bancoReg|DADO_R_REG2[13]~19_combout ))))

	.dataa(\MUX_RT_IMM~input_o ),
	.datab(\bancoReg|DADO_R_REG2[13]~19_combout ),
	.datac(\memoriaDeInst|Q [13]),
	.datad(\ucUla|Q [2]),
	.cin(gnd),
	.combout(\ula|Mux_B|Q[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_B|Q[13]~8 .lut_mask = 16'h1BE4;
defparam \ula|Mux_B|Q[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[12]~input (
	.i(DATA_MEM_R[12]),
	.ibar(gnd),
	.o(\DATA_MEM_R[12]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[12]~input .bus_hold = "false";
defparam \DATA_MEM_R[12]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[23] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[12]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[12]~20_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[12]~20 (
// Equation(s):
// \bancoReg|DADO_R_REG2[12]~20_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [23])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [23]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[12]~20 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_B|Q[12]~9 (
// Equation(s):
// \ula|Mux_B|Q[12]~9_combout  = \ucUla|Q [2] $ (((\MUX_RT_IMM~input_o  & ((\memoriaDeInst|Q [16]))) # (!\MUX_RT_IMM~input_o  & (\bancoReg|DADO_R_REG2[12]~20_combout ))))

	.dataa(\MUX_RT_IMM~input_o ),
	.datab(\bancoReg|DADO_R_REG2[12]~20_combout ),
	.datac(\memoriaDeInst|Q [16]),
	.datad(\ucUla|Q [2]),
	.cin(gnd),
	.combout(\ula|Mux_B|Q[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_B|Q[12]~9 .lut_mask = 16'h1BE4;
defparam \ula|Mux_B|Q[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[11]~input (
	.i(DATA_MEM_R[11]),
	.ibar(gnd),
	.o(\DATA_MEM_R[11]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[11]~input .bus_hold = "false";
defparam \DATA_MEM_R[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[10]~input (
	.i(DATA_MEM_R[10]),
	.ibar(gnd),
	.o(\DATA_MEM_R[10]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[10]~input .bus_hold = "false";
defparam \DATA_MEM_R[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[9]~input (
	.i(DATA_MEM_R[9]),
	.ibar(gnd),
	.o(\DATA_MEM_R[9]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[9]~input .bus_hold = "false";
defparam \DATA_MEM_R[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_B|Q[9]~11 (
// Equation(s):
// \ula|Mux_B|Q[9]~11_combout  = (\MUX_RT_IMM~input_o  & ((\ULA_OP[0]~input_o  & ((!\memoriaDeInst|Q [3]))) # (!\ULA_OP[0]~input_o  & (!\ULA_OP[1]~input_o  & \memoriaDeInst|Q [3]))))

	.dataa(\MUX_RT_IMM~input_o ),
	.datab(\ULA_OP[0]~input_o ),
	.datac(\ULA_OP[1]~input_o ),
	.datad(\memoriaDeInst|Q [3]),
	.cin(gnd),
	.combout(\ula|Mux_B|Q[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_B|Q[9]~11 .lut_mask = 16'h0288;
defparam \ula|Mux_B|Q[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[20] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[9]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[9]~23_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[9]~23 (
// Equation(s):
// \bancoReg|DADO_R_REG2[9]~23_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [20])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [20]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[9]~23 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_B|Q[9]~12 (
// Equation(s):
// \ula|Mux_B|Q[9]~12_combout  = (\ula|Mux_B|Q[9]~11_combout ) # ((!\MUX_RT_IMM~input_o  & (\ucUla|Q [2] $ (\bancoReg|DADO_R_REG2[9]~23_combout ))))

	.dataa(\ula|Mux_B|Q[9]~11_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\bancoReg|DADO_R_REG2[9]~23_combout ),
	.datad(\MUX_RT_IMM~input_o ),
	.cin(gnd),
	.combout(\ula|Mux_B|Q[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_B|Q[9]~12 .lut_mask = 16'hAABE;
defparam \ula|Mux_B|Q[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[8]~input (
	.i(DATA_MEM_R[8]),
	.ibar(gnd),
	.o(\DATA_MEM_R[8]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[8]~input .bus_hold = "false";
defparam \DATA_MEM_R[8]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[19] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[8]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[8]~24_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[8]~24 (
// Equation(s):
// \bancoReg|DADO_R_REG1[8]~24_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [19])) # (!\bancoReg|registrador~39_combout  & ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout 
// )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [19]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[8]~24 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[7]~input (
	.i(DATA_MEM_R[7]),
	.ibar(gnd),
	.o(\DATA_MEM_R[7]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[7]~input .bus_hold = "false";
defparam \DATA_MEM_R[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[18] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[7]~25_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[7]~25 (
// Equation(s):
// \bancoReg|DADO_R_REG1[7]~25_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [18])) # (!\bancoReg|registrador~39_combout  & ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout 
// )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [18]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[7]~25 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[6]~input (
	.i(DATA_MEM_R[6]),
	.ibar(gnd),
	.o(\DATA_MEM_R[6]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[6]~input .bus_hold = "false";
defparam \DATA_MEM_R[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[5]~input (
	.i(DATA_MEM_R[5]),
	.ibar(gnd),
	.o(\DATA_MEM_R[5]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[5]~input .bus_hold = "false";
defparam \DATA_MEM_R[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[16] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[5]~27_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[5]~27 (
// Equation(s):
// \bancoReg|DADO_R_REG2[5]~27_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [16])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [16]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[5]~27 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_B|Q[5]~15 (
// Equation(s):
// \ula|Mux_B|Q[5]~15_combout  = \ucUla|Q [2] $ (((\MUX_RT_IMM~input_o  & ((\memoriaDeInst|Q [13]))) # (!\MUX_RT_IMM~input_o  & (\bancoReg|DADO_R_REG2[5]~27_combout ))))

	.dataa(\MUX_RT_IMM~input_o ),
	.datab(\bancoReg|DADO_R_REG2[5]~27_combout ),
	.datac(\memoriaDeInst|Q [13]),
	.datad(\ucUla|Q [2]),
	.cin(gnd),
	.combout(\ula|Mux_B|Q[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_B|Q[5]~15 .lut_mask = 16'h1BE4;
defparam \ula|Mux_B|Q[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[4]~input (
	.i(DATA_MEM_R[4]),
	.ibar(gnd),
	.o(\DATA_MEM_R[4]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[4]~input .bus_hold = "false";
defparam \DATA_MEM_R[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[15] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[4]~28_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[4]~28 (
// Equation(s):
// \bancoReg|DADO_R_REG1[4]~28_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [15])) # (!\bancoReg|registrador~39_combout  & ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout 
// )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [15]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[4]~28 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[3]~input (
	.i(DATA_MEM_R[3]),
	.ibar(gnd),
	.o(\DATA_MEM_R[3]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[3]~input .bus_hold = "false";
defparam \DATA_MEM_R[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[2]~input (
	.i(DATA_MEM_R[2]),
	.ibar(gnd),
	.o(\DATA_MEM_R[2]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[2]~input .bus_hold = "false";
defparam \DATA_MEM_R[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[13] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[2]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[2]~30_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[2]~30 (
// Equation(s):
// \bancoReg|DADO_R_REG2[2]~30_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [13])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [13]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[2]~30 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_B|Q[2]~18 (
// Equation(s):
// \ula|Mux_B|Q[2]~18_combout  = \ucUla|Q [2] $ (((\MUX_RT_IMM~input_o  & ((\memoriaDeInst|Q [2]))) # (!\MUX_RT_IMM~input_o  & (\bancoReg|DADO_R_REG2[2]~30_combout ))))

	.dataa(\MUX_RT_IMM~input_o ),
	.datab(\bancoReg|DADO_R_REG2[2]~30_combout ),
	.datac(\memoriaDeInst|Q [2]),
	.datad(\ucUla|Q [2]),
	.cin(gnd),
	.combout(\ula|Mux_B|Q[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_B|Q[2]~18 .lut_mask = 16'h1BE4;
defparam \ula|Mux_B|Q[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[1]~input (
	.i(DATA_MEM_R[1]),
	.ibar(gnd),
	.o(\DATA_MEM_R[1]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[1]~input .bus_hold = "false";
defparam \DATA_MEM_R[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[12] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[1]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[1]~31_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[1]~31 (
// Equation(s):
// \bancoReg|DADO_R_REG2[1]~31_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [12])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [12]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[1]~31 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_B|Q[1]~19 (
// Equation(s):
// \ula|Mux_B|Q[1]~19_combout  = (\ula|Mux_B|Q[9]~11_combout ) # ((!\MUX_RT_IMM~input_o  & (\ucUla|Q [2] $ (\bancoReg|DADO_R_REG2[1]~31_combout ))))

	.dataa(\ula|Mux_B|Q[9]~11_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\bancoReg|DADO_R_REG2[1]~31_combout ),
	.datad(\MUX_RT_IMM~input_o ),
	.cin(gnd),
	.combout(\ula|Mux_B|Q[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_B|Q[1]~19 .lut_mask = 16'hAABE;
defparam \ula|Mux_B|Q[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[0]~input (
	.i(DATA_MEM_R[0]),
	.ibar(gnd),
	.o(\DATA_MEM_R[0]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[0]~input .bus_hold = "false";
defparam \DATA_MEM_R[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[0]~0 (
// Equation(s):
// \muxUlaMem|Q[0]~0_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[0]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux31~2_combout )))

	.dataa(\DATA_MEM_R[0]~input_o ),
	.datab(\ula|Mux_4|Mux31~2_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[0]~0 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[11] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[0]~0_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[0]~0 (
// Equation(s):
// \bancoReg|DADO_R_REG2[0]~0_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [11])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [11]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[0]~0 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|COUT[0] (
// Equation(s):
// \ula|ULA|COUT [0] = (\bancoReg|DADO_R_REG2[0]~0_combout  & ((\MUX_RT_IMM~input_o  & (\ucUla|Q [2])) # (!\MUX_RT_IMM~input_o  & ((\bancoReg|DADO_R_REG1[0]~0_combout ))))) # (!\bancoReg|DADO_R_REG2[0]~0_combout  & (\ucUla|Q [2]))

	.dataa(\ucUla|Q [2]),
	.datab(\bancoReg|DADO_R_REG1[0]~0_combout ),
	.datac(\bancoReg|DADO_R_REG2[0]~0_combout ),
	.datad(\MUX_RT_IMM~input_o ),
	.cin(gnd),
	.combout(\ula|ULA|COUT [0]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|COUT[0] .lut_mask = 16'hAACA;
defparam \ula|ULA|COUT[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux30~0 (
// Equation(s):
// \ula|Mux_4|Mux30~0_combout  = (\ula|Mux_4|Mux6~0_combout  & (\bancoReg|DADO_R_REG1[1]~31_combout  $ (\ula|Mux_B|Q[1]~19_combout  $ (\ula|ULA|COUT [0]))))

	.dataa(\ula|Mux_4|Mux6~0_combout ),
	.datab(\bancoReg|DADO_R_REG1[1]~31_combout ),
	.datac(\ula|Mux_B|Q[1]~19_combout ),
	.datad(\ula|ULA|COUT [0]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux30~0 .lut_mask = 16'h8228;
defparam \ula|Mux_4|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[1]~31 (
// Equation(s):
// \muxUlaMem|Q[1]~31_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[1]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux30~0_combout )))

	.dataa(\DATA_MEM_R[1]~input_o ),
	.datab(\ula|Mux_4|Mux30~0_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[1]~31 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[12] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[1]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[1]~31_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[1]~31 (
// Equation(s):
// \bancoReg|DADO_R_REG1[1]~31_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [12])) # (!\bancoReg|registrador~39_combout  & ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout 
// )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [12]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[1]~31 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|COUT[1] (
// Equation(s):
// \ula|ULA|COUT [1] = (\bancoReg|DADO_R_REG1[1]~31_combout  & ((\ula|Mux_B|Q[1]~19_combout ) # (\ula|ULA|COUT [0]))) # (!\bancoReg|DADO_R_REG1[1]~31_combout  & (\ula|Mux_B|Q[1]~19_combout  & \ula|ULA|COUT [0]))

	.dataa(\bancoReg|DADO_R_REG1[1]~31_combout ),
	.datab(\ula|Mux_B|Q[1]~19_combout ),
	.datac(\ula|ULA|COUT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|ULA|COUT [1]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|COUT[1] .lut_mask = 16'hE8E8;
defparam \ula|ULA|COUT[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ucUla|Q[1]~0 (
// Equation(s):
// \ucUla|Q[1]~0_combout  = (\memoriaDeInst|Q [3]) # ((!\memoriaDeInst|Q [2]) # (!\ULA_OP[1]~input_o ))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(gnd),
	.datac(\ULA_OP[1]~input_o ),
	.datad(\memoriaDeInst|Q [2]),
	.cin(gnd),
	.combout(\ucUla|Q[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ucUla|Q[1]~0 .lut_mask = 16'hAFFF;
defparam \ucUla|Q[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux29~2 (
// Equation(s):
// \ula|Mux_4|Mux29~2_combout  = (\ucUla|Q[1]~0_combout  & (\bancoReg|DADO_R_REG1[2]~30_combout  $ (\ula|Mux_B|Q[2]~18_combout  $ (\ula|ULA|COUT [1])))) # (!\ucUla|Q[1]~0_combout  & (\bancoReg|DADO_R_REG1[2]~30_combout  & (\ula|Mux_B|Q[2]~18_combout )))

	.dataa(\bancoReg|DADO_R_REG1[2]~30_combout ),
	.datab(\ula|Mux_B|Q[2]~18_combout ),
	.datac(\ula|ULA|COUT [1]),
	.datad(\ucUla|Q[1]~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux29~2 .lut_mask = 16'h9688;
defparam \ula|Mux_4|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ucUla|Q[0] (
// Equation(s):
// \ucUla|Q [0] = (\ULA_OP[1]~input_o  & (\memoriaDeInst|Q [3] & !\memoriaDeInst|Q [2]))

	.dataa(\ULA_OP[1]~input_o ),
	.datab(\memoriaDeInst|Q [3]),
	.datac(gnd),
	.datad(\memoriaDeInst|Q [2]),
	.cin(gnd),
	.combout(\ucUla|Q [0]),
	.cout());
// synopsys translate_off
defparam \ucUla|Q[0] .lut_mask = 16'h0088;
defparam \ucUla|Q[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[2]~30 (
// Equation(s):
// \muxUlaMem|Q[2]~30_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[2]~input_o )) # (!\MUX_ULA_MEM~input_o  & (((\ula|Mux_4|Mux29~2_combout  & !\ucUla|Q [0]))))

	.dataa(\DATA_MEM_R[2]~input_o ),
	.datab(\MUX_ULA_MEM~input_o ),
	.datac(\ula|Mux_4|Mux29~2_combout ),
	.datad(\ucUla|Q [0]),
	.cin(gnd),
	.combout(\muxUlaMem|Q[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[2]~30 .lut_mask = 16'h88B8;
defparam \muxUlaMem|Q[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[13] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[2]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[2]~30_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[2]~30 (
// Equation(s):
// \bancoReg|DADO_R_REG1[2]~30_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [13])) # (!\bancoReg|registrador~39_combout  & ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout 
// )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [13]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[2]~30 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|Q[3] (
// Equation(s):
// \ula|ULA|Q [3] = \ula|ULA|INTER [3] $ (((\bancoReg|DADO_R_REG1[2]~30_combout  & ((\ula|Mux_B|Q[2]~18_combout ) # (\ula|ULA|COUT [1]))) # (!\bancoReg|DADO_R_REG1[2]~30_combout  & (\ula|Mux_B|Q[2]~18_combout  & \ula|ULA|COUT [1]))))

	.dataa(\bancoReg|DADO_R_REG1[2]~30_combout ),
	.datab(\ula|Mux_B|Q[2]~18_combout ),
	.datac(\ula|ULA|COUT [1]),
	.datad(\ula|ULA|INTER [3]),
	.cin(gnd),
	.combout(\ula|ULA|Q [3]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|Q[3] .lut_mask = 16'h17E8;
defparam \ula|ULA|Q[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[3]~29 (
// Equation(s):
// \muxUlaMem|Q[3]~29_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[3]~input_o )) # (!\MUX_ULA_MEM~input_o  & (((\ula|Mux_4|Mux6~0_combout  & \ula|ULA|Q [3]))))

	.dataa(\DATA_MEM_R[3]~input_o ),
	.datab(\ula|Mux_4|Mux6~0_combout ),
	.datac(\ula|ULA|Q [3]),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[3]~29 .lut_mask = 16'hAAC0;
defparam \muxUlaMem|Q[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[14] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[3]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[3]~29_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[3]~29 (
// Equation(s):
// \bancoReg|DADO_R_REG1[3]~29_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [14])) # (!\bancoReg|registrador~39_combout  & ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout 
// )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [14]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[3]~29 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[14] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[3]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[3]~29_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[3]~29 (
// Equation(s):
// \bancoReg|DADO_R_REG2[3]~29_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [14])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [14]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[3]~29 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_B|Q[3]~17 (
// Equation(s):
// \ula|Mux_B|Q[3]~17_combout  = (\ula|Mux_B|Q[9]~11_combout ) # ((!\MUX_RT_IMM~input_o  & (\ucUla|Q [2] $ (\bancoReg|DADO_R_REG2[3]~29_combout ))))

	.dataa(\ula|Mux_B|Q[9]~11_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\bancoReg|DADO_R_REG2[3]~29_combout ),
	.datad(\MUX_RT_IMM~input_o ),
	.cin(gnd),
	.combout(\ula|Mux_B|Q[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_B|Q[3]~17 .lut_mask = 16'hAABE;
defparam \ula|Mux_B|Q[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER[3] (
// Equation(s):
// \ula|ULA|INTER [3] = \bancoReg|DADO_R_REG1[3]~29_combout  $ (\ula|Mux_B|Q[3]~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bancoReg|DADO_R_REG1[3]~29_combout ),
	.datad(\ula|Mux_B|Q[3]~17_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER [3]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER[3] .lut_mask = 16'h0FF0;
defparam \ula|ULA|INTER[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER3[3] (
// Equation(s):
// \ula|ULA|INTER3 [3] = (\ula|ULA|INTER [3] & ((\bancoReg|DADO_R_REG1[2]~30_combout  & ((\ula|Mux_B|Q[2]~18_combout ) # (\ula|ULA|COUT [1]))) # (!\bancoReg|DADO_R_REG1[2]~30_combout  & (\ula|Mux_B|Q[2]~18_combout  & \ula|ULA|COUT [1]))))

	.dataa(\ula|ULA|INTER [3]),
	.datab(\bancoReg|DADO_R_REG1[2]~30_combout ),
	.datac(\ula|Mux_B|Q[2]~18_combout ),
	.datad(\ula|ULA|COUT [1]),
	.cin(gnd),
	.combout(\ula|ULA|INTER3 [3]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER3[3] .lut_mask = 16'hA880;
defparam \ula|ULA|INTER3[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER2[3]~5 (
// Equation(s):
// \ula|ULA|INTER2[3]~5_combout  = (\bancoReg|DADO_R_REG1[3]~29_combout  & \ula|Mux_B|Q[3]~17_combout )

	.dataa(\bancoReg|DADO_R_REG1[3]~29_combout ),
	.datab(\ula|Mux_B|Q[3]~17_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|ULA|INTER2[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER2[3]~5 .lut_mask = 16'h8888;
defparam \ula|ULA|INTER2[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|Q[4] (
// Equation(s):
// \ula|ULA|Q [4] = \ula|Mux_B|Q[4]~16_combout  $ (\bancoReg|DADO_R_REG1[4]~28_combout  $ (((\ula|ULA|INTER3 [3]) # (\ula|ULA|INTER2[3]~5_combout ))))

	.dataa(\ula|Mux_B|Q[4]~16_combout ),
	.datab(\bancoReg|DADO_R_REG1[4]~28_combout ),
	.datac(\ula|ULA|INTER3 [3]),
	.datad(\ula|ULA|INTER2[3]~5_combout ),
	.cin(gnd),
	.combout(\ula|ULA|Q [4]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|Q[4] .lut_mask = 16'h9996;
defparam \ula|ULA|Q[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER2[4]~13 (
// Equation(s):
// \ula|ULA|INTER2[4]~13_combout  = (\bancoReg|DADO_R_REG1[4]~28_combout  & (\ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[4]~28_combout )))))

	.dataa(\bancoReg|DADO_R_REG1[4]~28_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\MUX_RT_IMM~input_o ),
	.datad(\bancoReg|DADO_R_REG2[4]~28_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER2[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER2[4]~13 .lut_mask = 16'h8288;
defparam \ula|ULA|INTER2[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux27~0 (
// Equation(s):
// \ula|Mux_4|Mux27~0_combout  = (!\ucUla|Q [0] & ((\ucUla|Q[1]~0_combout  & (\ula|ULA|Q [4])) # (!\ucUla|Q[1]~0_combout  & ((\ula|ULA|INTER2[4]~13_combout )))))

	.dataa(\ula|ULA|Q [4]),
	.datab(\ula|ULA|INTER2[4]~13_combout ),
	.datac(\ucUla|Q[1]~0_combout ),
	.datad(\ucUla|Q [0]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux27~0 .lut_mask = 16'h00AC;
defparam \ula|Mux_4|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[4]~28 (
// Equation(s):
// \muxUlaMem|Q[4]~28_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[4]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux27~0_combout )))

	.dataa(\DATA_MEM_R[4]~input_o ),
	.datab(\ula|Mux_4|Mux27~0_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[4]~28 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[15] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[4]~28_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[4]~28 (
// Equation(s):
// \bancoReg|DADO_R_REG2[4]~28_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [15])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [15]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[4]~28 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_B|Q[4]~16 (
// Equation(s):
// \ula|Mux_B|Q[4]~16_combout  = \ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[4]~28_combout )))

	.dataa(\ucUla|Q [2]),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(gnd),
	.datad(\bancoReg|DADO_R_REG2[4]~28_combout ),
	.cin(gnd),
	.combout(\ula|Mux_B|Q[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_B|Q[4]~16 .lut_mask = 16'h99AA;
defparam \ula|Mux_B|Q[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|COUT[4] (
// Equation(s):
// \ula|ULA|COUT [4] = (\ula|Mux_B|Q[4]~16_combout  & ((\bancoReg|DADO_R_REG1[4]~28_combout ) # ((\ula|ULA|INTER3 [3]) # (\ula|ULA|INTER2[3]~5_combout )))) # (!\ula|Mux_B|Q[4]~16_combout  & (\bancoReg|DADO_R_REG1[4]~28_combout  & ((\ula|ULA|INTER3 [3]) # 
// (\ula|ULA|INTER2[3]~5_combout ))))

	.dataa(\ula|Mux_B|Q[4]~16_combout ),
	.datab(\bancoReg|DADO_R_REG1[4]~28_combout ),
	.datac(\ula|ULA|INTER3 [3]),
	.datad(\ula|ULA|INTER2[3]~5_combout ),
	.cin(gnd),
	.combout(\ula|ULA|COUT [4]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|COUT[4] .lut_mask = 16'hEEE8;
defparam \ula|ULA|COUT[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux26~0 (
// Equation(s):
// \ula|Mux_4|Mux26~0_combout  = (\ula|Mux_4|Mux6~0_combout  & (\bancoReg|DADO_R_REG1[5]~27_combout  $ (\ula|Mux_B|Q[5]~15_combout  $ (\ula|ULA|COUT [4]))))

	.dataa(\ula|Mux_4|Mux6~0_combout ),
	.datab(\bancoReg|DADO_R_REG1[5]~27_combout ),
	.datac(\ula|Mux_B|Q[5]~15_combout ),
	.datad(\ula|ULA|COUT [4]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux26~0 .lut_mask = 16'h8228;
defparam \ula|Mux_4|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[5]~27 (
// Equation(s):
// \muxUlaMem|Q[5]~27_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[5]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux26~0_combout )))

	.dataa(\DATA_MEM_R[5]~input_o ),
	.datab(\ula|Mux_4|Mux26~0_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[5]~27 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[16] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[5]~27_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[5]~27 (
// Equation(s):
// \bancoReg|DADO_R_REG1[5]~27_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [16])) # (!\bancoReg|registrador~39_combout  & ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout 
// )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [16]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[5]~27 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|Q[6] (
// Equation(s):
// \ula|ULA|Q [6] = \ula|ULA|INTER [6] $ (((\bancoReg|DADO_R_REG1[5]~27_combout  & ((\ula|Mux_B|Q[5]~15_combout ) # (\ula|ULA|COUT [4]))) # (!\bancoReg|DADO_R_REG1[5]~27_combout  & (\ula|Mux_B|Q[5]~15_combout  & \ula|ULA|COUT [4]))))

	.dataa(\bancoReg|DADO_R_REG1[5]~27_combout ),
	.datab(\ula|Mux_B|Q[5]~15_combout ),
	.datac(\ula|ULA|COUT [4]),
	.datad(\ula|ULA|INTER [6]),
	.cin(gnd),
	.combout(\ula|ULA|Q [6]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|Q[6] .lut_mask = 16'h17E8;
defparam \ula|ULA|Q[6] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[17] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[6]~26_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[6]~26 (
// Equation(s):
// \bancoReg|DADO_R_REG1[6]~26_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [17])) # (!\bancoReg|registrador~39_combout  & ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout 
// )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [17]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[6]~26 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER2[6]~6 (
// Equation(s):
// \ula|ULA|INTER2[6]~6_combout  = (\bancoReg|DADO_R_REG1[6]~26_combout  & (\ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[6]~26_combout )))))

	.dataa(\bancoReg|DADO_R_REG1[6]~26_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\MUX_RT_IMM~input_o ),
	.datad(\bancoReg|DADO_R_REG2[6]~26_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER2[6]~6 .lut_mask = 16'h8288;
defparam \ula|ULA|INTER2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux25~0 (
// Equation(s):
// \ula|Mux_4|Mux25~0_combout  = (!\ucUla|Q [0] & ((\ucUla|Q[1]~0_combout  & (\ula|ULA|Q [6])) # (!\ucUla|Q[1]~0_combout  & ((\ula|ULA|INTER2[6]~6_combout )))))

	.dataa(\ula|ULA|Q [6]),
	.datab(\ula|ULA|INTER2[6]~6_combout ),
	.datac(\ucUla|Q[1]~0_combout ),
	.datad(\ucUla|Q [0]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux25~0 .lut_mask = 16'h00AC;
defparam \ula|Mux_4|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[6]~26 (
// Equation(s):
// \muxUlaMem|Q[6]~26_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[6]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux25~0_combout )))

	.dataa(\DATA_MEM_R[6]~input_o ),
	.datab(\ula|Mux_4|Mux25~0_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[6]~26 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[17] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[6]~26_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[6]~26 (
// Equation(s):
// \bancoReg|DADO_R_REG2[6]~26_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [17])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [17]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[6]~26 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER[6] (
// Equation(s):
// \ula|ULA|INTER [6] = \ucUla|Q [2] $ (\bancoReg|DADO_R_REG1[6]~26_combout  $ (((\bancoReg|DADO_R_REG2[6]~26_combout  & !\MUX_RT_IMM~input_o ))))

	.dataa(\bancoReg|DADO_R_REG2[6]~26_combout ),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(\ucUla|Q [2]),
	.datad(\bancoReg|DADO_R_REG1[6]~26_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER [6]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER[6] .lut_mask = 16'h2DD2;
defparam \ula|ULA|INTER[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER3[6] (
// Equation(s):
// \ula|ULA|INTER3 [6] = (\ula|ULA|INTER [6] & ((\bancoReg|DADO_R_REG1[5]~27_combout  & ((\ula|Mux_B|Q[5]~15_combout ) # (\ula|ULA|COUT [4]))) # (!\bancoReg|DADO_R_REG1[5]~27_combout  & (\ula|Mux_B|Q[5]~15_combout  & \ula|ULA|COUT [4]))))

	.dataa(\ula|ULA|INTER [6]),
	.datab(\bancoReg|DADO_R_REG1[5]~27_combout ),
	.datac(\ula|Mux_B|Q[5]~15_combout ),
	.datad(\ula|ULA|COUT [4]),
	.cin(gnd),
	.combout(\ula|ULA|INTER3 [6]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER3[6] .lut_mask = 16'hA880;
defparam \ula|ULA|INTER3[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|Q[7] (
// Equation(s):
// \ula|ULA|Q [7] = \ula|Mux_B|Q[7]~14_combout  $ (\bancoReg|DADO_R_REG1[7]~25_combout  $ (((\ula|ULA|INTER3 [6]) # (\ula|ULA|INTER2[6]~6_combout ))))

	.dataa(\ula|Mux_B|Q[7]~14_combout ),
	.datab(\bancoReg|DADO_R_REG1[7]~25_combout ),
	.datac(\ula|ULA|INTER3 [6]),
	.datad(\ula|ULA|INTER2[6]~6_combout ),
	.cin(gnd),
	.combout(\ula|ULA|Q [7]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|Q[7] .lut_mask = 16'h9996;
defparam \ula|ULA|Q[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER2[7]~14 (
// Equation(s):
// \ula|ULA|INTER2[7]~14_combout  = (\bancoReg|DADO_R_REG1[7]~25_combout  & (\ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[7]~25_combout )))))

	.dataa(\bancoReg|DADO_R_REG1[7]~25_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\MUX_RT_IMM~input_o ),
	.datad(\bancoReg|DADO_R_REG2[7]~25_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER2[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER2[7]~14 .lut_mask = 16'h8288;
defparam \ula|ULA|INTER2[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux24~0 (
// Equation(s):
// \ula|Mux_4|Mux24~0_combout  = (!\ucUla|Q [0] & ((\ucUla|Q[1]~0_combout  & (\ula|ULA|Q [7])) # (!\ucUla|Q[1]~0_combout  & ((\ula|ULA|INTER2[7]~14_combout )))))

	.dataa(\ula|ULA|Q [7]),
	.datab(\ula|ULA|INTER2[7]~14_combout ),
	.datac(\ucUla|Q[1]~0_combout ),
	.datad(\ucUla|Q [0]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux24~0 .lut_mask = 16'h00AC;
defparam \ula|Mux_4|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[7]~25 (
// Equation(s):
// \muxUlaMem|Q[7]~25_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[7]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux24~0_combout )))

	.dataa(\DATA_MEM_R[7]~input_o ),
	.datab(\ula|Mux_4|Mux24~0_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[7]~25 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[18] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[7]~25_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[7]~25 (
// Equation(s):
// \bancoReg|DADO_R_REG2[7]~25_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [18])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [18]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[7]~25 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_B|Q[7]~14 (
// Equation(s):
// \ula|Mux_B|Q[7]~14_combout  = \ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[7]~25_combout )))

	.dataa(\ucUla|Q [2]),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(gnd),
	.datad(\bancoReg|DADO_R_REG2[7]~25_combout ),
	.cin(gnd),
	.combout(\ula|Mux_B|Q[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_B|Q[7]~14 .lut_mask = 16'h99AA;
defparam \ula|Mux_B|Q[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|COUT[7] (
// Equation(s):
// \ula|ULA|COUT [7] = (\ula|Mux_B|Q[7]~14_combout  & ((\bancoReg|DADO_R_REG1[7]~25_combout ) # ((\ula|ULA|INTER3 [6]) # (\ula|ULA|INTER2[6]~6_combout )))) # (!\ula|Mux_B|Q[7]~14_combout  & (\bancoReg|DADO_R_REG1[7]~25_combout  & ((\ula|ULA|INTER3 [6]) # 
// (\ula|ULA|INTER2[6]~6_combout ))))

	.dataa(\ula|Mux_B|Q[7]~14_combout ),
	.datab(\bancoReg|DADO_R_REG1[7]~25_combout ),
	.datac(\ula|ULA|INTER3 [6]),
	.datad(\ula|ULA|INTER2[6]~6_combout ),
	.cin(gnd),
	.combout(\ula|ULA|COUT [7]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|COUT[7] .lut_mask = 16'hEEE8;
defparam \ula|ULA|COUT[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux23~2 (
// Equation(s):
// \ula|Mux_4|Mux23~2_combout  = (\ucUla|Q[1]~0_combout  & (\ula|Mux_B|Q[8]~13_combout  $ (\bancoReg|DADO_R_REG1[8]~24_combout  $ (\ula|ULA|COUT [7])))) # (!\ucUla|Q[1]~0_combout  & (\ula|Mux_B|Q[8]~13_combout  & (\bancoReg|DADO_R_REG1[8]~24_combout )))

	.dataa(\ula|Mux_B|Q[8]~13_combout ),
	.datab(\bancoReg|DADO_R_REG1[8]~24_combout ),
	.datac(\ula|ULA|COUT [7]),
	.datad(\ucUla|Q[1]~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux23~2 .lut_mask = 16'h9688;
defparam \ula|Mux_4|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[8]~24 (
// Equation(s):
// \muxUlaMem|Q[8]~24_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[8]~input_o )) # (!\MUX_ULA_MEM~input_o  & (((\ula|Mux_4|Mux23~2_combout  & !\ucUla|Q [0]))))

	.dataa(\DATA_MEM_R[8]~input_o ),
	.datab(\MUX_ULA_MEM~input_o ),
	.datac(\ula|Mux_4|Mux23~2_combout ),
	.datad(\ucUla|Q [0]),
	.cin(gnd),
	.combout(\muxUlaMem|Q[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[8]~24 .lut_mask = 16'h88B8;
defparam \muxUlaMem|Q[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[19] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[8]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[8]~24_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[8]~24 (
// Equation(s):
// \bancoReg|DADO_R_REG2[8]~24_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [19])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [19]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[8]~24 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_B|Q[8]~13 (
// Equation(s):
// \ula|Mux_B|Q[8]~13_combout  = \ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[8]~24_combout )))

	.dataa(\ucUla|Q [2]),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(gnd),
	.datad(\bancoReg|DADO_R_REG2[8]~24_combout ),
	.cin(gnd),
	.combout(\ula|Mux_B|Q[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_B|Q[8]~13 .lut_mask = 16'h99AA;
defparam \ula|Mux_B|Q[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|COUT[8] (
// Equation(s):
// \ula|ULA|COUT [8] = (\ula|Mux_B|Q[8]~13_combout  & ((\bancoReg|DADO_R_REG1[8]~24_combout ) # (\ula|ULA|COUT [7]))) # (!\ula|Mux_B|Q[8]~13_combout  & (\bancoReg|DADO_R_REG1[8]~24_combout  & \ula|ULA|COUT [7]))

	.dataa(\ula|Mux_B|Q[8]~13_combout ),
	.datab(\bancoReg|DADO_R_REG1[8]~24_combout ),
	.datac(\ula|ULA|COUT [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|ULA|COUT [8]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|COUT[8] .lut_mask = 16'hE8E8;
defparam \ula|ULA|COUT[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux22~0 (
// Equation(s):
// \ula|Mux_4|Mux22~0_combout  = (\ula|Mux_4|Mux6~0_combout  & (\bancoReg|DADO_R_REG1[9]~23_combout  $ (\ula|Mux_B|Q[9]~12_combout  $ (\ula|ULA|COUT [8]))))

	.dataa(\ula|Mux_4|Mux6~0_combout ),
	.datab(\bancoReg|DADO_R_REG1[9]~23_combout ),
	.datac(\ula|Mux_B|Q[9]~12_combout ),
	.datad(\ula|ULA|COUT [8]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux22~0 .lut_mask = 16'h8228;
defparam \ula|Mux_4|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[9]~23 (
// Equation(s):
// \muxUlaMem|Q[9]~23_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[9]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux22~0_combout )))

	.dataa(\DATA_MEM_R[9]~input_o ),
	.datab(\ula|Mux_4|Mux22~0_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[9]~23 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[20] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[9]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[9]~23_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[9]~23 (
// Equation(s):
// \bancoReg|DADO_R_REG1[9]~23_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [20])) # (!\bancoReg|registrador~39_combout  & ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout 
// )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [20]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[9]~23 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|Q[10] (
// Equation(s):
// \ula|ULA|Q [10] = \ula|ULA|INTER [10] $ (((\bancoReg|DADO_R_REG1[9]~23_combout  & ((\ula|Mux_B|Q[9]~12_combout ) # (\ula|ULA|COUT [8]))) # (!\bancoReg|DADO_R_REG1[9]~23_combout  & (\ula|Mux_B|Q[9]~12_combout  & \ula|ULA|COUT [8]))))

	.dataa(\bancoReg|DADO_R_REG1[9]~23_combout ),
	.datab(\ula|Mux_B|Q[9]~12_combout ),
	.datac(\ula|ULA|COUT [8]),
	.datad(\ula|ULA|INTER [10]),
	.cin(gnd),
	.combout(\ula|ULA|Q [10]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|Q[10] .lut_mask = 16'h17E8;
defparam \ula|ULA|Q[10] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[21] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[10]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[10]~22_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[10]~22 (
// Equation(s):
// \bancoReg|DADO_R_REG1[10]~22_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [21])) # (!\bancoReg|registrador~39_combout  & 
// ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [21]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[10]~22 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER2[10]~4 (
// Equation(s):
// \ula|ULA|INTER2[10]~4_combout  = (\bancoReg|DADO_R_REG1[10]~22_combout  & (\ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[10]~22_combout )))))

	.dataa(\bancoReg|DADO_R_REG1[10]~22_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\MUX_RT_IMM~input_o ),
	.datad(\bancoReg|DADO_R_REG2[10]~22_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER2[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER2[10]~4 .lut_mask = 16'h8288;
defparam \ula|ULA|INTER2[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux21~0 (
// Equation(s):
// \ula|Mux_4|Mux21~0_combout  = (!\ucUla|Q [0] & ((\ucUla|Q[1]~0_combout  & (\ula|ULA|Q [10])) # (!\ucUla|Q[1]~0_combout  & ((\ula|ULA|INTER2[10]~4_combout )))))

	.dataa(\ula|ULA|Q [10]),
	.datab(\ula|ULA|INTER2[10]~4_combout ),
	.datac(\ucUla|Q[1]~0_combout ),
	.datad(\ucUla|Q [0]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux21~0 .lut_mask = 16'h00AC;
defparam \ula|Mux_4|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[10]~22 (
// Equation(s):
// \muxUlaMem|Q[10]~22_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[10]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux21~0_combout )))

	.dataa(\DATA_MEM_R[10]~input_o ),
	.datab(\ula|Mux_4|Mux21~0_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[10]~22 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[21] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[10]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[10]~22_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[10]~22 (
// Equation(s):
// \bancoReg|DADO_R_REG2[10]~22_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [21])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [21]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[10]~22 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER[10] (
// Equation(s):
// \ula|ULA|INTER [10] = \ucUla|Q [2] $ (\bancoReg|DADO_R_REG1[10]~22_combout  $ (((\bancoReg|DADO_R_REG2[10]~22_combout  & !\MUX_RT_IMM~input_o ))))

	.dataa(\bancoReg|DADO_R_REG2[10]~22_combout ),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(\ucUla|Q [2]),
	.datad(\bancoReg|DADO_R_REG1[10]~22_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER [10]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER[10] .lut_mask = 16'h2DD2;
defparam \ula|ULA|INTER[10] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER3[10] (
// Equation(s):
// \ula|ULA|INTER3 [10] = (\ula|ULA|INTER [10] & ((\bancoReg|DADO_R_REG1[9]~23_combout  & ((\ula|Mux_B|Q[9]~12_combout ) # (\ula|ULA|COUT [8]))) # (!\bancoReg|DADO_R_REG1[9]~23_combout  & (\ula|Mux_B|Q[9]~12_combout  & \ula|ULA|COUT [8]))))

	.dataa(\ula|ULA|INTER [10]),
	.datab(\bancoReg|DADO_R_REG1[9]~23_combout ),
	.datac(\ula|Mux_B|Q[9]~12_combout ),
	.datad(\ula|ULA|COUT [8]),
	.cin(gnd),
	.combout(\ula|ULA|INTER3 [10]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER3[10] .lut_mask = 16'hA880;
defparam \ula|ULA|INTER3[10] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[22] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[11]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[11]~21_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[11]~21 (
// Equation(s):
// \bancoReg|DADO_R_REG2[11]~21_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [22])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [22]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[11]~21 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_B|Q[11]~10 (
// Equation(s):
// \ula|Mux_B|Q[11]~10_combout  = \ucUla|Q [2] $ (((\MUX_RT_IMM~input_o  & ((\memoriaDeInst|Q [11]))) # (!\MUX_RT_IMM~input_o  & (\bancoReg|DADO_R_REG2[11]~21_combout ))))

	.dataa(\MUX_RT_IMM~input_o ),
	.datab(\bancoReg|DADO_R_REG2[11]~21_combout ),
	.datac(\memoriaDeInst|Q [11]),
	.datad(\ucUla|Q [2]),
	.cin(gnd),
	.combout(\ula|Mux_B|Q[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_B|Q[11]~10 .lut_mask = 16'h1BE4;
defparam \ula|Mux_B|Q[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER[11] (
// Equation(s):
// \ula|ULA|INTER [11] = \bancoReg|DADO_R_REG1[11]~21_combout  $ (\ula|Mux_B|Q[11]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bancoReg|DADO_R_REG1[11]~21_combout ),
	.datad(\ula|Mux_B|Q[11]~10_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER [11]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER[11] .lut_mask = 16'h0FF0;
defparam \ula|ULA|INTER[11] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux20~0 (
// Equation(s):
// \ula|Mux_4|Mux20~0_combout  = (\ula|Mux_4|Mux6~0_combout  & (\ula|ULA|INTER [11] $ (((\ula|ULA|INTER3 [10]) # (\ula|ULA|INTER2[10]~4_combout )))))

	.dataa(\ula|Mux_4|Mux6~0_combout ),
	.datab(\ula|ULA|INTER3 [10]),
	.datac(\ula|ULA|INTER2[10]~4_combout ),
	.datad(\ula|ULA|INTER [11]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux20~0 .lut_mask = 16'h02A8;
defparam \ula|Mux_4|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[11]~21 (
// Equation(s):
// \muxUlaMem|Q[11]~21_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[11]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux20~0_combout )))

	.dataa(\DATA_MEM_R[11]~input_o ),
	.datab(\ula|Mux_4|Mux20~0_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[11]~21 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[22] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[11]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[11]~21_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[11]~21 (
// Equation(s):
// \bancoReg|DADO_R_REG1[11]~21_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [22])) # (!\bancoReg|registrador~39_combout  & 
// ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [22]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[11]~21 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|COUT[11] (
// Equation(s):
// \ula|ULA|COUT [11] = (\bancoReg|DADO_R_REG1[11]~21_combout  & ((\ula|Mux_B|Q[11]~10_combout ) # ((\ula|ULA|INTER3 [10]) # (\ula|ULA|INTER2[10]~4_combout )))) # (!\bancoReg|DADO_R_REG1[11]~21_combout  & (\ula|Mux_B|Q[11]~10_combout  & ((\ula|ULA|INTER3 
// [10]) # (\ula|ULA|INTER2[10]~4_combout ))))

	.dataa(\bancoReg|DADO_R_REG1[11]~21_combout ),
	.datab(\ula|Mux_B|Q[11]~10_combout ),
	.datac(\ula|ULA|INTER3 [10]),
	.datad(\ula|ULA|INTER2[10]~4_combout ),
	.cin(gnd),
	.combout(\ula|ULA|COUT [11]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|COUT[11] .lut_mask = 16'hEEE8;
defparam \ula|ULA|COUT[11] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux19~0 (
// Equation(s):
// \ula|Mux_4|Mux19~0_combout  = (\ula|Mux_4|Mux6~0_combout  & (\bancoReg|DADO_R_REG1[12]~20_combout  $ (\ula|Mux_B|Q[12]~9_combout  $ (\ula|ULA|COUT [11]))))

	.dataa(\ula|Mux_4|Mux6~0_combout ),
	.datab(\bancoReg|DADO_R_REG1[12]~20_combout ),
	.datac(\ula|Mux_B|Q[12]~9_combout ),
	.datad(\ula|ULA|COUT [11]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux19~0 .lut_mask = 16'h8228;
defparam \ula|Mux_4|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[12]~20 (
// Equation(s):
// \muxUlaMem|Q[12]~20_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[12]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux19~0_combout )))

	.dataa(\DATA_MEM_R[12]~input_o ),
	.datab(\ula|Mux_4|Mux19~0_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[12]~20 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[23] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[12]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[12]~20_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[12]~20 (
// Equation(s):
// \bancoReg|DADO_R_REG1[12]~20_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [23])) # (!\bancoReg|registrador~39_combout  & 
// ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [23]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[12]~20 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|COUT[12]~0 (
// Equation(s):
// \ula|ULA|COUT[12]~0_combout  = (\bancoReg|DADO_R_REG1[11]~21_combout  & ((\ula|Mux_B|Q[11]~10_combout ) # ((\ula|ULA|INTER2[10]~4_combout ) # (\ula|ULA|INTER3 [10])))) # (!\bancoReg|DADO_R_REG1[11]~21_combout  & (\ula|Mux_B|Q[11]~10_combout  & 
// ((\ula|ULA|INTER2[10]~4_combout ) # (\ula|ULA|INTER3 [10]))))

	.dataa(\bancoReg|DADO_R_REG1[11]~21_combout ),
	.datab(\ula|Mux_B|Q[11]~10_combout ),
	.datac(\ula|ULA|INTER2[10]~4_combout ),
	.datad(\ula|ULA|INTER3 [10]),
	.cin(gnd),
	.combout(\ula|ULA|COUT[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|COUT[12]~0 .lut_mask = 16'hEEE8;
defparam \ula|ULA|COUT[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|COUT[12]~1 (
// Equation(s):
// \ula|ULA|COUT[12]~1_combout  = (\bancoReg|DADO_R_REG1[12]~20_combout  & ((\ula|Mux_B|Q[12]~9_combout ) # (\ula|ULA|COUT[12]~0_combout ))) # (!\bancoReg|DADO_R_REG1[12]~20_combout  & (\ula|Mux_B|Q[12]~9_combout  & \ula|ULA|COUT[12]~0_combout ))

	.dataa(\bancoReg|DADO_R_REG1[12]~20_combout ),
	.datab(\ula|Mux_B|Q[12]~9_combout ),
	.datac(\ula|ULA|COUT[12]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|ULA|COUT[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|COUT[12]~1 .lut_mask = 16'hE8E8;
defparam \ula|ULA|COUT[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux18~0 (
// Equation(s):
// \ula|Mux_4|Mux18~0_combout  = (\ula|Mux_4|Mux6~0_combout  & (\bancoReg|DADO_R_REG1[13]~19_combout  $ (\ula|Mux_B|Q[13]~8_combout  $ (\ula|ULA|COUT[12]~1_combout ))))

	.dataa(\ula|Mux_4|Mux6~0_combout ),
	.datab(\bancoReg|DADO_R_REG1[13]~19_combout ),
	.datac(\ula|Mux_B|Q[13]~8_combout ),
	.datad(\ula|ULA|COUT[12]~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux18~0 .lut_mask = 16'h8228;
defparam \ula|Mux_4|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[13]~19 (
// Equation(s):
// \muxUlaMem|Q[13]~19_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[13]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux18~0_combout )))

	.dataa(\DATA_MEM_R[13]~input_o ),
	.datab(\ula|Mux_4|Mux18~0_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[13]~19 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[24] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[13]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[13]~19_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[13]~19 (
// Equation(s):
// \bancoReg|DADO_R_REG1[13]~19_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [24])) # (!\bancoReg|registrador~39_combout  & 
// ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [24]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[13]~19 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|Q[14] (
// Equation(s):
// \ula|ULA|Q [14] = \ula|ULA|INTER [14] $ (((\bancoReg|DADO_R_REG1[13]~19_combout  & ((\ula|Mux_B|Q[13]~8_combout ) # (\ula|ULA|COUT[12]~1_combout ))) # (!\bancoReg|DADO_R_REG1[13]~19_combout  & (\ula|Mux_B|Q[13]~8_combout  & \ula|ULA|COUT[12]~1_combout 
// ))))

	.dataa(\bancoReg|DADO_R_REG1[13]~19_combout ),
	.datab(\ula|Mux_B|Q[13]~8_combout ),
	.datac(\ula|ULA|COUT[12]~1_combout ),
	.datad(\ula|ULA|INTER [14]),
	.cin(gnd),
	.combout(\ula|ULA|Q [14]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|Q[14] .lut_mask = 16'h17E8;
defparam \ula|ULA|Q[14] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[25] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[14]~18_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[14]~18 (
// Equation(s):
// \bancoReg|DADO_R_REG1[14]~18_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [25])) # (!\bancoReg|registrador~39_combout  & 
// ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [25]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[14]~18 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER2[14]~7 (
// Equation(s):
// \ula|ULA|INTER2[14]~7_combout  = (\bancoReg|DADO_R_REG1[14]~18_combout  & (\ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[14]~18_combout )))))

	.dataa(\bancoReg|DADO_R_REG1[14]~18_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\MUX_RT_IMM~input_o ),
	.datad(\bancoReg|DADO_R_REG2[14]~18_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER2[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER2[14]~7 .lut_mask = 16'h8288;
defparam \ula|ULA|INTER2[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux17~0 (
// Equation(s):
// \ula|Mux_4|Mux17~0_combout  = (!\ucUla|Q [0] & ((\ucUla|Q[1]~0_combout  & (\ula|ULA|Q [14])) # (!\ucUla|Q[1]~0_combout  & ((\ula|ULA|INTER2[14]~7_combout )))))

	.dataa(\ula|ULA|Q [14]),
	.datab(\ula|ULA|INTER2[14]~7_combout ),
	.datac(\ucUla|Q[1]~0_combout ),
	.datad(\ucUla|Q [0]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux17~0 .lut_mask = 16'h00AC;
defparam \ula|Mux_4|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[14]~18 (
// Equation(s):
// \muxUlaMem|Q[14]~18_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[14]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux17~0_combout )))

	.dataa(\DATA_MEM_R[14]~input_o ),
	.datab(\ula|Mux_4|Mux17~0_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[14]~18 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[25] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[14]~18_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[14]~18 (
// Equation(s):
// \bancoReg|DADO_R_REG2[14]~18_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [25])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [25]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[14]~18 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER[14] (
// Equation(s):
// \ula|ULA|INTER [14] = \ucUla|Q [2] $ (\bancoReg|DADO_R_REG1[14]~18_combout  $ (((\bancoReg|DADO_R_REG2[14]~18_combout  & !\MUX_RT_IMM~input_o ))))

	.dataa(\bancoReg|DADO_R_REG2[14]~18_combout ),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(\ucUla|Q [2]),
	.datad(\bancoReg|DADO_R_REG1[14]~18_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER [14]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER[14] .lut_mask = 16'h2DD2;
defparam \ula|ULA|INTER[14] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER3[14] (
// Equation(s):
// \ula|ULA|INTER3 [14] = (\ula|ULA|INTER [14] & ((\bancoReg|DADO_R_REG1[13]~19_combout  & ((\ula|Mux_B|Q[13]~8_combout ) # (\ula|ULA|COUT[12]~1_combout ))) # (!\bancoReg|DADO_R_REG1[13]~19_combout  & (\ula|Mux_B|Q[13]~8_combout  & 
// \ula|ULA|COUT[12]~1_combout ))))

	.dataa(\ula|ULA|INTER [14]),
	.datab(\bancoReg|DADO_R_REG1[13]~19_combout ),
	.datac(\ula|Mux_B|Q[13]~8_combout ),
	.datad(\ula|ULA|COUT[12]~1_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER3 [14]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER3[14] .lut_mask = 16'hA880;
defparam \ula|ULA|INTER3[14] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|Q[15] (
// Equation(s):
// \ula|ULA|Q [15] = \ula|Mux_B|Q[15]~7_combout  $ (\bancoReg|DADO_R_REG1[15]~17_combout  $ (((\ula|ULA|INTER3 [14]) # (\ula|ULA|INTER2[14]~7_combout ))))

	.dataa(\ula|Mux_B|Q[15]~7_combout ),
	.datab(\bancoReg|DADO_R_REG1[15]~17_combout ),
	.datac(\ula|ULA|INTER3 [14]),
	.datad(\ula|ULA|INTER2[14]~7_combout ),
	.cin(gnd),
	.combout(\ula|ULA|Q [15]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|Q[15] .lut_mask = 16'h9996;
defparam \ula|ULA|Q[15] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER2[15]~15 (
// Equation(s):
// \ula|ULA|INTER2[15]~15_combout  = (\bancoReg|DADO_R_REG1[15]~17_combout  & (\ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[15]~17_combout )))))

	.dataa(\bancoReg|DADO_R_REG1[15]~17_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\MUX_RT_IMM~input_o ),
	.datad(\bancoReg|DADO_R_REG2[15]~17_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER2[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER2[15]~15 .lut_mask = 16'h8288;
defparam \ula|ULA|INTER2[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux16~0 (
// Equation(s):
// \ula|Mux_4|Mux16~0_combout  = (!\ucUla|Q [0] & ((\ucUla|Q[1]~0_combout  & (\ula|ULA|Q [15])) # (!\ucUla|Q[1]~0_combout  & ((\ula|ULA|INTER2[15]~15_combout )))))

	.dataa(\ula|ULA|Q [15]),
	.datab(\ula|ULA|INTER2[15]~15_combout ),
	.datac(\ucUla|Q[1]~0_combout ),
	.datad(\ucUla|Q [0]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux16~0 .lut_mask = 16'h00AC;
defparam \ula|Mux_4|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[15]~17 (
// Equation(s):
// \muxUlaMem|Q[15]~17_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[15]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux16~0_combout )))

	.dataa(\DATA_MEM_R[15]~input_o ),
	.datab(\ula|Mux_4|Mux16~0_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[15]~17 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[26] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[15]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[15]~17_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[15]~17 (
// Equation(s):
// \bancoReg|DADO_R_REG2[15]~17_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [26])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [26]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[15]~17 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_B|Q[15]~7 (
// Equation(s):
// \ula|Mux_B|Q[15]~7_combout  = \ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[15]~17_combout )))

	.dataa(\ucUla|Q [2]),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(gnd),
	.datad(\bancoReg|DADO_R_REG2[15]~17_combout ),
	.cin(gnd),
	.combout(\ula|Mux_B|Q[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_B|Q[15]~7 .lut_mask = 16'h99AA;
defparam \ula|Mux_B|Q[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|COUT[15] (
// Equation(s):
// \ula|ULA|COUT [15] = (\ula|Mux_B|Q[15]~7_combout  & ((\bancoReg|DADO_R_REG1[15]~17_combout ) # ((\ula|ULA|INTER3 [14]) # (\ula|ULA|INTER2[14]~7_combout )))) # (!\ula|Mux_B|Q[15]~7_combout  & (\bancoReg|DADO_R_REG1[15]~17_combout  & ((\ula|ULA|INTER3 [14]) 
// # (\ula|ULA|INTER2[14]~7_combout ))))

	.dataa(\ula|Mux_B|Q[15]~7_combout ),
	.datab(\bancoReg|DADO_R_REG1[15]~17_combout ),
	.datac(\ula|ULA|INTER3 [14]),
	.datad(\ula|ULA|INTER2[14]~7_combout ),
	.cin(gnd),
	.combout(\ula|ULA|COUT [15]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|COUT[15] .lut_mask = 16'hEEE8;
defparam \ula|ULA|COUT[15] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux15~2 (
// Equation(s):
// \ula|Mux_4|Mux15~2_combout  = (\ucUla|Q[1]~0_combout  & (\ula|Mux_B|Q[16]~6_combout  $ (\bancoReg|DADO_R_REG1[16]~16_combout  $ (\ula|ULA|COUT [15])))) # (!\ucUla|Q[1]~0_combout  & (\ula|Mux_B|Q[16]~6_combout  & (\bancoReg|DADO_R_REG1[16]~16_combout )))

	.dataa(\ula|Mux_B|Q[16]~6_combout ),
	.datab(\bancoReg|DADO_R_REG1[16]~16_combout ),
	.datac(\ula|ULA|COUT [15]),
	.datad(\ucUla|Q[1]~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux15~2 .lut_mask = 16'h9688;
defparam \ula|Mux_4|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[16]~16 (
// Equation(s):
// \muxUlaMem|Q[16]~16_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[16]~input_o )) # (!\MUX_ULA_MEM~input_o  & (((\ula|Mux_4|Mux15~2_combout  & !\ucUla|Q [0]))))

	.dataa(\DATA_MEM_R[16]~input_o ),
	.datab(\MUX_ULA_MEM~input_o ),
	.datac(\ula|Mux_4|Mux15~2_combout ),
	.datad(\ucUla|Q [0]),
	.cin(gnd),
	.combout(\muxUlaMem|Q[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[16]~16 .lut_mask = 16'h88B8;
defparam \muxUlaMem|Q[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[27] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[16]~16_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[16]~16 (
// Equation(s):
// \bancoReg|DADO_R_REG2[16]~16_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [27])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [27]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[16]~16 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_B|Q[16]~6 (
// Equation(s):
// \ula|Mux_B|Q[16]~6_combout  = \ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[16]~16_combout )))

	.dataa(\ucUla|Q [2]),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(gnd),
	.datad(\bancoReg|DADO_R_REG2[16]~16_combout ),
	.cin(gnd),
	.combout(\ula|Mux_B|Q[16]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_B|Q[16]~6 .lut_mask = 16'h99AA;
defparam \ula|Mux_B|Q[16]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|Q[17] (
// Equation(s):
// \ula|ULA|Q [17] = \ula|ULA|INTER [17] $ (((\ula|Mux_B|Q[16]~6_combout  & ((\bancoReg|DADO_R_REG1[16]~16_combout ) # (\ula|ULA|COUT [15]))) # (!\ula|Mux_B|Q[16]~6_combout  & (\bancoReg|DADO_R_REG1[16]~16_combout  & \ula|ULA|COUT [15]))))

	.dataa(\ula|Mux_B|Q[16]~6_combout ),
	.datab(\bancoReg|DADO_R_REG1[16]~16_combout ),
	.datac(\ula|ULA|COUT [15]),
	.datad(\ula|ULA|INTER [17]),
	.cin(gnd),
	.combout(\ula|ULA|Q [17]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|Q[17] .lut_mask = 16'h17E8;
defparam \ula|ULA|Q[17] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[28] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[17]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[17]~15_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[17]~15 (
// Equation(s):
// \bancoReg|DADO_R_REG1[17]~15_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [28])) # (!\bancoReg|registrador~39_combout  & 
// ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [28]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[17]~15 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER2[17]~8 (
// Equation(s):
// \ula|ULA|INTER2[17]~8_combout  = (\bancoReg|DADO_R_REG1[17]~15_combout  & (\ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[17]~15_combout )))))

	.dataa(\bancoReg|DADO_R_REG1[17]~15_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\MUX_RT_IMM~input_o ),
	.datad(\bancoReg|DADO_R_REG2[17]~15_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER2[17]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER2[17]~8 .lut_mask = 16'h8288;
defparam \ula|ULA|INTER2[17]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux14~0 (
// Equation(s):
// \ula|Mux_4|Mux14~0_combout  = (!\ucUla|Q [0] & ((\ucUla|Q[1]~0_combout  & (\ula|ULA|Q [17])) # (!\ucUla|Q[1]~0_combout  & ((\ula|ULA|INTER2[17]~8_combout )))))

	.dataa(\ula|ULA|Q [17]),
	.datab(\ula|ULA|INTER2[17]~8_combout ),
	.datac(\ucUla|Q[1]~0_combout ),
	.datad(\ucUla|Q [0]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux14~0 .lut_mask = 16'h00AC;
defparam \ula|Mux_4|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[17]~15 (
// Equation(s):
// \muxUlaMem|Q[17]~15_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[17]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux14~0_combout )))

	.dataa(\DATA_MEM_R[17]~input_o ),
	.datab(\ula|Mux_4|Mux14~0_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[17]~15 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[28] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[17]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[17]~15_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[17]~15 (
// Equation(s):
// \bancoReg|DADO_R_REG2[17]~15_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [28])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [28]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[17]~15 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER[17] (
// Equation(s):
// \ula|ULA|INTER [17] = \ucUla|Q [2] $ (\bancoReg|DADO_R_REG1[17]~15_combout  $ (((\bancoReg|DADO_R_REG2[17]~15_combout  & !\MUX_RT_IMM~input_o ))))

	.dataa(\bancoReg|DADO_R_REG2[17]~15_combout ),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(\ucUla|Q [2]),
	.datad(\bancoReg|DADO_R_REG1[17]~15_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER [17]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER[17] .lut_mask = 16'h2DD2;
defparam \ula|ULA|INTER[17] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER3[17] (
// Equation(s):
// \ula|ULA|INTER3 [17] = (\ula|ULA|INTER [17] & ((\ula|Mux_B|Q[16]~6_combout  & ((\bancoReg|DADO_R_REG1[16]~16_combout ) # (\ula|ULA|COUT [15]))) # (!\ula|Mux_B|Q[16]~6_combout  & (\bancoReg|DADO_R_REG1[16]~16_combout  & \ula|ULA|COUT [15]))))

	.dataa(\ula|ULA|INTER [17]),
	.datab(\ula|Mux_B|Q[16]~6_combout ),
	.datac(\bancoReg|DADO_R_REG1[16]~16_combout ),
	.datad(\ula|ULA|COUT [15]),
	.cin(gnd),
	.combout(\ula|ULA|INTER3 [17]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER3[17] .lut_mask = 16'hA880;
defparam \ula|ULA|INTER3[17] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|Q[18] (
// Equation(s):
// \ula|ULA|Q [18] = \ula|Mux_B|Q[18]~5_combout  $ (\bancoReg|DADO_R_REG1[18]~14_combout  $ (((\ula|ULA|INTER3 [17]) # (\ula|ULA|INTER2[17]~8_combout ))))

	.dataa(\ula|Mux_B|Q[18]~5_combout ),
	.datab(\bancoReg|DADO_R_REG1[18]~14_combout ),
	.datac(\ula|ULA|INTER3 [17]),
	.datad(\ula|ULA|INTER2[17]~8_combout ),
	.cin(gnd),
	.combout(\ula|ULA|Q [18]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|Q[18] .lut_mask = 16'h9996;
defparam \ula|ULA|Q[18] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER2[18]~16 (
// Equation(s):
// \ula|ULA|INTER2[18]~16_combout  = (\bancoReg|DADO_R_REG1[18]~14_combout  & (\ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[18]~14_combout )))))

	.dataa(\bancoReg|DADO_R_REG1[18]~14_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\MUX_RT_IMM~input_o ),
	.datad(\bancoReg|DADO_R_REG2[18]~14_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER2[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER2[18]~16 .lut_mask = 16'h8288;
defparam \ula|ULA|INTER2[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux13~0 (
// Equation(s):
// \ula|Mux_4|Mux13~0_combout  = (!\ucUla|Q [0] & ((\ucUla|Q[1]~0_combout  & (\ula|ULA|Q [18])) # (!\ucUla|Q[1]~0_combout  & ((\ula|ULA|INTER2[18]~16_combout )))))

	.dataa(\ula|ULA|Q [18]),
	.datab(\ula|ULA|INTER2[18]~16_combout ),
	.datac(\ucUla|Q[1]~0_combout ),
	.datad(\ucUla|Q [0]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux13~0 .lut_mask = 16'h00AC;
defparam \ula|Mux_4|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[18]~14 (
// Equation(s):
// \muxUlaMem|Q[18]~14_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[18]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux13~0_combout )))

	.dataa(\DATA_MEM_R[18]~input_o ),
	.datab(\ula|Mux_4|Mux13~0_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[18]~14 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[29] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[18]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[18]~14_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[18]~14 (
// Equation(s):
// \bancoReg|DADO_R_REG2[18]~14_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [29])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [29]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[18]~14 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_B|Q[18]~5 (
// Equation(s):
// \ula|Mux_B|Q[18]~5_combout  = \ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[18]~14_combout )))

	.dataa(\ucUla|Q [2]),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(gnd),
	.datad(\bancoReg|DADO_R_REG2[18]~14_combout ),
	.cin(gnd),
	.combout(\ula|Mux_B|Q[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_B|Q[18]~5 .lut_mask = 16'h99AA;
defparam \ula|Mux_B|Q[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|COUT[18] (
// Equation(s):
// \ula|ULA|COUT [18] = (\ula|Mux_B|Q[18]~5_combout  & ((\bancoReg|DADO_R_REG1[18]~14_combout ) # ((\ula|ULA|INTER3 [17]) # (\ula|ULA|INTER2[17]~8_combout )))) # (!\ula|Mux_B|Q[18]~5_combout  & (\bancoReg|DADO_R_REG1[18]~14_combout  & ((\ula|ULA|INTER3 [17]) 
// # (\ula|ULA|INTER2[17]~8_combout ))))

	.dataa(\ula|Mux_B|Q[18]~5_combout ),
	.datab(\bancoReg|DADO_R_REG1[18]~14_combout ),
	.datac(\ula|ULA|INTER3 [17]),
	.datad(\ula|ULA|INTER2[17]~8_combout ),
	.cin(gnd),
	.combout(\ula|ULA|COUT [18]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|COUT[18] .lut_mask = 16'hEEE8;
defparam \ula|ULA|COUT[18] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux12~2 (
// Equation(s):
// \ula|Mux_4|Mux12~2_combout  = (\ucUla|Q[1]~0_combout  & (\ula|Mux_B|Q[19]~4_combout  $ (\bancoReg|DADO_R_REG1[19]~13_combout  $ (\ula|ULA|COUT [18])))) # (!\ucUla|Q[1]~0_combout  & (\ula|Mux_B|Q[19]~4_combout  & (\bancoReg|DADO_R_REG1[19]~13_combout )))

	.dataa(\ula|Mux_B|Q[19]~4_combout ),
	.datab(\bancoReg|DADO_R_REG1[19]~13_combout ),
	.datac(\ula|ULA|COUT [18]),
	.datad(\ucUla|Q[1]~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux12~2 .lut_mask = 16'h9688;
defparam \ula|Mux_4|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[19]~13 (
// Equation(s):
// \muxUlaMem|Q[19]~13_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[19]~input_o )) # (!\MUX_ULA_MEM~input_o  & (((\ula|Mux_4|Mux12~2_combout  & !\ucUla|Q [0]))))

	.dataa(\DATA_MEM_R[19]~input_o ),
	.datab(\MUX_ULA_MEM~input_o ),
	.datac(\ula|Mux_4|Mux12~2_combout ),
	.datad(\ucUla|Q [0]),
	.cin(gnd),
	.combout(\muxUlaMem|Q[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[19]~13 .lut_mask = 16'h88B8;
defparam \muxUlaMem|Q[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[30] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[19]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[19]~13_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[19]~13 (
// Equation(s):
// \bancoReg|DADO_R_REG2[19]~13_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [30])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [30]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[19]~13 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_B|Q[19]~4 (
// Equation(s):
// \ula|Mux_B|Q[19]~4_combout  = \ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[19]~13_combout )))

	.dataa(\ucUla|Q [2]),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(gnd),
	.datad(\bancoReg|DADO_R_REG2[19]~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux_B|Q[19]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_B|Q[19]~4 .lut_mask = 16'h99AA;
defparam \ula|Mux_B|Q[19]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|Q[20] (
// Equation(s):
// \ula|ULA|Q [20] = \ula|ULA|INTER [20] $ (((\ula|Mux_B|Q[19]~4_combout  & ((\bancoReg|DADO_R_REG1[19]~13_combout ) # (\ula|ULA|COUT [18]))) # (!\ula|Mux_B|Q[19]~4_combout  & (\bancoReg|DADO_R_REG1[19]~13_combout  & \ula|ULA|COUT [18]))))

	.dataa(\ula|Mux_B|Q[19]~4_combout ),
	.datab(\bancoReg|DADO_R_REG1[19]~13_combout ),
	.datac(\ula|ULA|COUT [18]),
	.datad(\ula|ULA|INTER [20]),
	.cin(gnd),
	.combout(\ula|ULA|Q [20]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|Q[20] .lut_mask = 16'h17E8;
defparam \ula|ULA|Q[20] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[31] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[20]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[20]~12_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[20]~12 (
// Equation(s):
// \bancoReg|DADO_R_REG1[20]~12_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [31])) # (!\bancoReg|registrador~39_combout  & 
// ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [31]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[20]~12 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER2[20]~9 (
// Equation(s):
// \ula|ULA|INTER2[20]~9_combout  = (\bancoReg|DADO_R_REG1[20]~12_combout  & (\ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[20]~12_combout )))))

	.dataa(\bancoReg|DADO_R_REG1[20]~12_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\MUX_RT_IMM~input_o ),
	.datad(\bancoReg|DADO_R_REG2[20]~12_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER2[20]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER2[20]~9 .lut_mask = 16'h8288;
defparam \ula|ULA|INTER2[20]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux11~0 (
// Equation(s):
// \ula|Mux_4|Mux11~0_combout  = (!\ucUla|Q [0] & ((\ucUla|Q[1]~0_combout  & (\ula|ULA|Q [20])) # (!\ucUla|Q[1]~0_combout  & ((\ula|ULA|INTER2[20]~9_combout )))))

	.dataa(\ula|ULA|Q [20]),
	.datab(\ula|ULA|INTER2[20]~9_combout ),
	.datac(\ucUla|Q[1]~0_combout ),
	.datad(\ucUla|Q [0]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux11~0 .lut_mask = 16'h00AC;
defparam \ula|Mux_4|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[20]~12 (
// Equation(s):
// \muxUlaMem|Q[20]~12_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[20]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux11~0_combout )))

	.dataa(\DATA_MEM_R[20]~input_o ),
	.datab(\ula|Mux_4|Mux11~0_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[20]~12 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[31] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[20]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[20]~12_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[20]~12 (
// Equation(s):
// \bancoReg|DADO_R_REG2[20]~12_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [31])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [31]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[20]~12 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER[20] (
// Equation(s):
// \ula|ULA|INTER [20] = \ucUla|Q [2] $ (\bancoReg|DADO_R_REG1[20]~12_combout  $ (((\bancoReg|DADO_R_REG2[20]~12_combout  & !\MUX_RT_IMM~input_o ))))

	.dataa(\bancoReg|DADO_R_REG2[20]~12_combout ),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(\ucUla|Q [2]),
	.datad(\bancoReg|DADO_R_REG1[20]~12_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER [20]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER[20] .lut_mask = 16'h2DD2;
defparam \ula|ULA|INTER[20] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER3[20] (
// Equation(s):
// \ula|ULA|INTER3 [20] = (\ula|ULA|INTER [20] & ((\ula|Mux_B|Q[19]~4_combout  & ((\bancoReg|DADO_R_REG1[19]~13_combout ) # (\ula|ULA|COUT [18]))) # (!\ula|Mux_B|Q[19]~4_combout  & (\bancoReg|DADO_R_REG1[19]~13_combout  & \ula|ULA|COUT [18]))))

	.dataa(\ula|ULA|INTER [20]),
	.datab(\ula|Mux_B|Q[19]~4_combout ),
	.datac(\bancoReg|DADO_R_REG1[19]~13_combout ),
	.datad(\ula|ULA|COUT [18]),
	.cin(gnd),
	.combout(\ula|ULA|INTER3 [20]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER3[20] .lut_mask = 16'hA880;
defparam \ula|ULA|INTER3[20] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|Q[21] (
// Equation(s):
// \ula|ULA|Q [21] = \ula|Mux_B|Q[21]~3_combout  $ (\bancoReg|DADO_R_REG1[21]~11_combout  $ (((\ula|ULA|INTER3 [20]) # (\ula|ULA|INTER2[20]~9_combout ))))

	.dataa(\ula|Mux_B|Q[21]~3_combout ),
	.datab(\bancoReg|DADO_R_REG1[21]~11_combout ),
	.datac(\ula|ULA|INTER3 [20]),
	.datad(\ula|ULA|INTER2[20]~9_combout ),
	.cin(gnd),
	.combout(\ula|ULA|Q [21]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|Q[21] .lut_mask = 16'h9996;
defparam \ula|ULA|Q[21] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER2[21]~17 (
// Equation(s):
// \ula|ULA|INTER2[21]~17_combout  = (\bancoReg|DADO_R_REG1[21]~11_combout  & (\ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[21]~11_combout )))))

	.dataa(\bancoReg|DADO_R_REG1[21]~11_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\MUX_RT_IMM~input_o ),
	.datad(\bancoReg|DADO_R_REG2[21]~11_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER2[21]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER2[21]~17 .lut_mask = 16'h8288;
defparam \ula|ULA|INTER2[21]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux10~0 (
// Equation(s):
// \ula|Mux_4|Mux10~0_combout  = (!\ucUla|Q [0] & ((\ucUla|Q[1]~0_combout  & (\ula|ULA|Q [21])) # (!\ucUla|Q[1]~0_combout  & ((\ula|ULA|INTER2[21]~17_combout )))))

	.dataa(\ula|ULA|Q [21]),
	.datab(\ula|ULA|INTER2[21]~17_combout ),
	.datac(\ucUla|Q[1]~0_combout ),
	.datad(\ucUla|Q [0]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux10~0 .lut_mask = 16'h00AC;
defparam \ula|Mux_4|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[21]~11 (
// Equation(s):
// \muxUlaMem|Q[21]~11_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[21]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux10~0_combout )))

	.dataa(\DATA_MEM_R[21]~input_o ),
	.datab(\ula|Mux_4|Mux10~0_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[21]~11 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[32] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[21]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[21]~11_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[21]~11 (
// Equation(s):
// \bancoReg|DADO_R_REG2[21]~11_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [32])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [32]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[21]~11 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_B|Q[21]~3 (
// Equation(s):
// \ula|Mux_B|Q[21]~3_combout  = \ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[21]~11_combout )))

	.dataa(\ucUla|Q [2]),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(gnd),
	.datad(\bancoReg|DADO_R_REG2[21]~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux_B|Q[21]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_B|Q[21]~3 .lut_mask = 16'h99AA;
defparam \ula|Mux_B|Q[21]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|COUT[21] (
// Equation(s):
// \ula|ULA|COUT [21] = (\ula|Mux_B|Q[21]~3_combout  & ((\bancoReg|DADO_R_REG1[21]~11_combout ) # ((\ula|ULA|INTER3 [20]) # (\ula|ULA|INTER2[20]~9_combout )))) # (!\ula|Mux_B|Q[21]~3_combout  & (\bancoReg|DADO_R_REG1[21]~11_combout  & ((\ula|ULA|INTER3 [20]) 
// # (\ula|ULA|INTER2[20]~9_combout ))))

	.dataa(\ula|Mux_B|Q[21]~3_combout ),
	.datab(\bancoReg|DADO_R_REG1[21]~11_combout ),
	.datac(\ula|ULA|INTER3 [20]),
	.datad(\ula|ULA|INTER2[20]~9_combout ),
	.cin(gnd),
	.combout(\ula|ULA|COUT [21]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|COUT[21] .lut_mask = 16'hEEE8;
defparam \ula|ULA|COUT[21] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux9~2 (
// Equation(s):
// \ula|Mux_4|Mux9~2_combout  = (\ucUla|Q[1]~0_combout  & (\ula|Mux_B|Q[22]~2_combout  $ (\bancoReg|DADO_R_REG1[22]~10_combout  $ (\ula|ULA|COUT [21])))) # (!\ucUla|Q[1]~0_combout  & (\ula|Mux_B|Q[22]~2_combout  & (\bancoReg|DADO_R_REG1[22]~10_combout )))

	.dataa(\ula|Mux_B|Q[22]~2_combout ),
	.datab(\bancoReg|DADO_R_REG1[22]~10_combout ),
	.datac(\ula|ULA|COUT [21]),
	.datad(\ucUla|Q[1]~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux9~2 .lut_mask = 16'h9688;
defparam \ula|Mux_4|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[22]~10 (
// Equation(s):
// \muxUlaMem|Q[22]~10_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[22]~input_o )) # (!\MUX_ULA_MEM~input_o  & (((\ula|Mux_4|Mux9~2_combout  & !\ucUla|Q [0]))))

	.dataa(\DATA_MEM_R[22]~input_o ),
	.datab(\MUX_ULA_MEM~input_o ),
	.datac(\ula|Mux_4|Mux9~2_combout ),
	.datad(\ucUla|Q [0]),
	.cin(gnd),
	.combout(\muxUlaMem|Q[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[22]~10 .lut_mask = 16'h88B8;
defparam \muxUlaMem|Q[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[33] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[22]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[22]~10_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[22]~10 (
// Equation(s):
// \bancoReg|DADO_R_REG2[22]~10_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [33])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [33]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[22]~10 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_B|Q[22]~2 (
// Equation(s):
// \ula|Mux_B|Q[22]~2_combout  = \ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[22]~10_combout )))

	.dataa(\ucUla|Q [2]),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(gnd),
	.datad(\bancoReg|DADO_R_REG2[22]~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux_B|Q[22]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_B|Q[22]~2 .lut_mask = 16'h99AA;
defparam \ula|Mux_B|Q[22]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|Q[23] (
// Equation(s):
// \ula|ULA|Q [23] = \ula|ULA|INTER [23] $ (((\ula|Mux_B|Q[22]~2_combout  & ((\bancoReg|DADO_R_REG1[22]~10_combout ) # (\ula|ULA|COUT [21]))) # (!\ula|Mux_B|Q[22]~2_combout  & (\bancoReg|DADO_R_REG1[22]~10_combout  & \ula|ULA|COUT [21]))))

	.dataa(\ula|Mux_B|Q[22]~2_combout ),
	.datab(\bancoReg|DADO_R_REG1[22]~10_combout ),
	.datac(\ula|ULA|COUT [21]),
	.datad(\ula|ULA|INTER [23]),
	.cin(gnd),
	.combout(\ula|ULA|Q [23]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|Q[23] .lut_mask = 16'h17E8;
defparam \ula|ULA|Q[23] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[34] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[23]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[23]~9_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[23]~9 (
// Equation(s):
// \bancoReg|DADO_R_REG1[23]~9_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [34])) # (!\bancoReg|registrador~39_combout  & ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout 
// )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [34]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[23]~9 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER2[23]~10 (
// Equation(s):
// \ula|ULA|INTER2[23]~10_combout  = (\bancoReg|DADO_R_REG1[23]~9_combout  & (\ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[23]~9_combout )))))

	.dataa(\bancoReg|DADO_R_REG1[23]~9_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\MUX_RT_IMM~input_o ),
	.datad(\bancoReg|DADO_R_REG2[23]~9_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER2[23]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER2[23]~10 .lut_mask = 16'h8288;
defparam \ula|ULA|INTER2[23]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux8~0 (
// Equation(s):
// \ula|Mux_4|Mux8~0_combout  = (!\ucUla|Q [0] & ((\ucUla|Q[1]~0_combout  & (\ula|ULA|Q [23])) # (!\ucUla|Q[1]~0_combout  & ((\ula|ULA|INTER2[23]~10_combout )))))

	.dataa(\ula|ULA|Q [23]),
	.datab(\ula|ULA|INTER2[23]~10_combout ),
	.datac(\ucUla|Q[1]~0_combout ),
	.datad(\ucUla|Q [0]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux8~0 .lut_mask = 16'h00AC;
defparam \ula|Mux_4|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[23]~9 (
// Equation(s):
// \muxUlaMem|Q[23]~9_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[23]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux8~0_combout )))

	.dataa(\DATA_MEM_R[23]~input_o ),
	.datab(\ula|Mux_4|Mux8~0_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[23]~9 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[34] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[23]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[23]~9_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[23]~9 (
// Equation(s):
// \bancoReg|DADO_R_REG2[23]~9_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [34])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [34]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[23]~9 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER[23] (
// Equation(s):
// \ula|ULA|INTER [23] = \ucUla|Q [2] $ (\bancoReg|DADO_R_REG1[23]~9_combout  $ (((\bancoReg|DADO_R_REG2[23]~9_combout  & !\MUX_RT_IMM~input_o ))))

	.dataa(\bancoReg|DADO_R_REG2[23]~9_combout ),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(\ucUla|Q [2]),
	.datad(\bancoReg|DADO_R_REG1[23]~9_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER [23]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER[23] .lut_mask = 16'h2DD2;
defparam \ula|ULA|INTER[23] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER3[23] (
// Equation(s):
// \ula|ULA|INTER3 [23] = (\ula|ULA|INTER [23] & ((\ula|Mux_B|Q[22]~2_combout  & ((\bancoReg|DADO_R_REG1[22]~10_combout ) # (\ula|ULA|COUT [21]))) # (!\ula|Mux_B|Q[22]~2_combout  & (\bancoReg|DADO_R_REG1[22]~10_combout  & \ula|ULA|COUT [21]))))

	.dataa(\ula|ULA|INTER [23]),
	.datab(\ula|Mux_B|Q[22]~2_combout ),
	.datac(\bancoReg|DADO_R_REG1[22]~10_combout ),
	.datad(\ula|ULA|COUT [21]),
	.cin(gnd),
	.combout(\ula|ULA|INTER3 [23]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER3[23] .lut_mask = 16'hA880;
defparam \ula|ULA|INTER3[23] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|Q[24] (
// Equation(s):
// \ula|ULA|Q [24] = \ula|Mux_B|Q[24]~1_combout  $ (\bancoReg|DADO_R_REG1[24]~8_combout  $ (((\ula|ULA|INTER3 [23]) # (\ula|ULA|INTER2[23]~10_combout ))))

	.dataa(\ula|Mux_B|Q[24]~1_combout ),
	.datab(\bancoReg|DADO_R_REG1[24]~8_combout ),
	.datac(\ula|ULA|INTER3 [23]),
	.datad(\ula|ULA|INTER2[23]~10_combout ),
	.cin(gnd),
	.combout(\ula|ULA|Q [24]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|Q[24] .lut_mask = 16'h9996;
defparam \ula|ULA|Q[24] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER2[24]~18 (
// Equation(s):
// \ula|ULA|INTER2[24]~18_combout  = (\bancoReg|DADO_R_REG1[24]~8_combout  & (\ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[24]~8_combout )))))

	.dataa(\bancoReg|DADO_R_REG1[24]~8_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\MUX_RT_IMM~input_o ),
	.datad(\bancoReg|DADO_R_REG2[24]~8_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER2[24]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER2[24]~18 .lut_mask = 16'h8288;
defparam \ula|ULA|INTER2[24]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux7~0 (
// Equation(s):
// \ula|Mux_4|Mux7~0_combout  = (!\ucUla|Q [0] & ((\ucUla|Q[1]~0_combout  & (\ula|ULA|Q [24])) # (!\ucUla|Q[1]~0_combout  & ((\ula|ULA|INTER2[24]~18_combout )))))

	.dataa(\ula|ULA|Q [24]),
	.datab(\ula|ULA|INTER2[24]~18_combout ),
	.datac(\ucUla|Q[1]~0_combout ),
	.datad(\ucUla|Q [0]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux7~0 .lut_mask = 16'h00AC;
defparam \ula|Mux_4|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[24]~8 (
// Equation(s):
// \muxUlaMem|Q[24]~8_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[24]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux7~0_combout )))

	.dataa(\DATA_MEM_R[24]~input_o ),
	.datab(\ula|Mux_4|Mux7~0_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[24]~8 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[35] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[24]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[24]~8_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[24]~8 (
// Equation(s):
// \bancoReg|DADO_R_REG2[24]~8_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [35])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [35]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[24]~8 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_B|Q[24]~1 (
// Equation(s):
// \ula|Mux_B|Q[24]~1_combout  = \ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[24]~8_combout )))

	.dataa(\ucUla|Q [2]),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(gnd),
	.datad(\bancoReg|DADO_R_REG2[24]~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux_B|Q[24]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_B|Q[24]~1 .lut_mask = 16'h99AA;
defparam \ula|Mux_B|Q[24]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|COUT[24] (
// Equation(s):
// \ula|ULA|COUT [24] = (\ula|Mux_B|Q[24]~1_combout  & ((\bancoReg|DADO_R_REG1[24]~8_combout ) # ((\ula|ULA|INTER3 [23]) # (\ula|ULA|INTER2[23]~10_combout )))) # (!\ula|Mux_B|Q[24]~1_combout  & (\bancoReg|DADO_R_REG1[24]~8_combout  & ((\ula|ULA|INTER3 [23]) 
// # (\ula|ULA|INTER2[23]~10_combout ))))

	.dataa(\ula|Mux_B|Q[24]~1_combout ),
	.datab(\bancoReg|DADO_R_REG1[24]~8_combout ),
	.datac(\ula|ULA|INTER3 [23]),
	.datad(\ula|ULA|INTER2[23]~10_combout ),
	.cin(gnd),
	.combout(\ula|ULA|COUT [24]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|COUT[24] .lut_mask = 16'hEEE8;
defparam \ula|ULA|COUT[24] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux6~1 (
// Equation(s):
// \ula|Mux_4|Mux6~1_combout  = (\ula|Mux_4|Mux6~0_combout  & (\ula|ULA|INTER [25] $ (\ula|ULA|COUT [24])))

	.dataa(\ula|Mux_4|Mux6~0_combout ),
	.datab(gnd),
	.datac(\ula|ULA|INTER [25]),
	.datad(\ula|ULA|COUT [24]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux6~1 .lut_mask = 16'h0AA0;
defparam \ula|Mux_4|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[36] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[25]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[25]~7_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[25]~7 (
// Equation(s):
// \bancoReg|DADO_R_REG1[25]~7_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [36])) # (!\bancoReg|registrador~39_combout  & ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout 
// )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [36]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[25]~7 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER2[25]~3 (
// Equation(s):
// \ula|ULA|INTER2[25]~3_combout  = (\bancoReg|DADO_R_REG1[25]~7_combout  & (\ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[25]~7_combout )))))

	.dataa(\bancoReg|DADO_R_REG1[25]~7_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\MUX_RT_IMM~input_o ),
	.datad(\bancoReg|DADO_R_REG2[25]~7_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER2[25]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER2[25]~3 .lut_mask = 16'h8288;
defparam \ula|ULA|INTER2[25]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux6~2 (
// Equation(s):
// \ula|Mux_4|Mux6~2_combout  = (\ula|Mux_4|Mux6~1_combout ) # ((\ula|ULA|INTER2[25]~3_combout  & (!\ucUla|Q [0] & !\ucUla|Q[1]~0_combout )))

	.dataa(\ula|Mux_4|Mux6~1_combout ),
	.datab(\ula|ULA|INTER2[25]~3_combout ),
	.datac(\ucUla|Q [0]),
	.datad(\ucUla|Q[1]~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux6~2 .lut_mask = 16'hAAAE;
defparam \ula|Mux_4|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[25]~7 (
// Equation(s):
// \muxUlaMem|Q[25]~7_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[25]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux6~2_combout )))

	.dataa(\DATA_MEM_R[25]~input_o ),
	.datab(\ula|Mux_4|Mux6~2_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[25]~7 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[36] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[25]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[25]~7_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[25]~7 (
// Equation(s):
// \bancoReg|DADO_R_REG2[25]~7_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [36])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [36]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[25]~7 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER[25] (
// Equation(s):
// \ula|ULA|INTER [25] = \ucUla|Q [2] $ (\bancoReg|DADO_R_REG1[25]~7_combout  $ (((\bancoReg|DADO_R_REG2[25]~7_combout  & !\MUX_RT_IMM~input_o ))))

	.dataa(\bancoReg|DADO_R_REG2[25]~7_combout ),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(\ucUla|Q [2]),
	.datad(\bancoReg|DADO_R_REG1[25]~7_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER [25]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER[25] .lut_mask = 16'h2DD2;
defparam \ula|ULA|INTER[25] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|Q[26] (
// Equation(s):
// \ula|ULA|Q [26] = \ula|ULA|INTER [26] $ (((\ula|ULA|INTER2[25]~3_combout ) # ((\ula|ULA|INTER [25] & \ula|ULA|COUT [24]))))

	.dataa(\ula|ULA|INTER [25]),
	.datab(\ula|ULA|COUT [24]),
	.datac(\ula|ULA|INTER2[25]~3_combout ),
	.datad(\ula|ULA|INTER [26]),
	.cin(gnd),
	.combout(\ula|ULA|Q [26]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|Q[26] .lut_mask = 16'h07F8;
defparam \ula|ULA|Q[26] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[37] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[26]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[26]~6_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[26]~6 (
// Equation(s):
// \bancoReg|DADO_R_REG1[26]~6_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [37])) # (!\bancoReg|registrador~39_combout  & ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout 
// )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [37]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[26]~6 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER2[26]~11 (
// Equation(s):
// \ula|ULA|INTER2[26]~11_combout  = (\bancoReg|DADO_R_REG1[26]~6_combout  & (\ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[26]~6_combout )))))

	.dataa(\bancoReg|DADO_R_REG1[26]~6_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\MUX_RT_IMM~input_o ),
	.datad(\bancoReg|DADO_R_REG2[26]~6_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER2[26]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER2[26]~11 .lut_mask = 16'h8288;
defparam \ula|ULA|INTER2[26]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux5~0 (
// Equation(s):
// \ula|Mux_4|Mux5~0_combout  = (!\ucUla|Q [0] & ((\ucUla|Q[1]~0_combout  & (\ula|ULA|Q [26])) # (!\ucUla|Q[1]~0_combout  & ((\ula|ULA|INTER2[26]~11_combout )))))

	.dataa(\ula|ULA|Q [26]),
	.datab(\ula|ULA|INTER2[26]~11_combout ),
	.datac(\ucUla|Q[1]~0_combout ),
	.datad(\ucUla|Q [0]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux5~0 .lut_mask = 16'h00AC;
defparam \ula|Mux_4|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[26]~6 (
// Equation(s):
// \muxUlaMem|Q[26]~6_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[26]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux5~0_combout )))

	.dataa(\DATA_MEM_R[26]~input_o ),
	.datab(\ula|Mux_4|Mux5~0_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[26]~6 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[37] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[26]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[26]~6_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[26]~6 (
// Equation(s):
// \bancoReg|DADO_R_REG2[26]~6_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [37])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [37]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[26]~6 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER[26] (
// Equation(s):
// \ula|ULA|INTER [26] = \ucUla|Q [2] $ (\bancoReg|DADO_R_REG1[26]~6_combout  $ (((\bancoReg|DADO_R_REG2[26]~6_combout  & !\MUX_RT_IMM~input_o ))))

	.dataa(\bancoReg|DADO_R_REG2[26]~6_combout ),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(\ucUla|Q [2]),
	.datad(\bancoReg|DADO_R_REG1[26]~6_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER [26]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER[26] .lut_mask = 16'h2DD2;
defparam \ula|ULA|INTER[26] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER3[26] (
// Equation(s):
// \ula|ULA|INTER3 [26] = (\ula|ULA|INTER [26] & ((\ula|ULA|INTER2[25]~3_combout ) # ((\ula|ULA|INTER [25] & \ula|ULA|COUT [24]))))

	.dataa(\ula|ULA|INTER [26]),
	.datab(\ula|ULA|INTER2[25]~3_combout ),
	.datac(\ula|ULA|INTER [25]),
	.datad(\ula|ULA|COUT [24]),
	.cin(gnd),
	.combout(\ula|ULA|INTER3 [26]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER3[26] .lut_mask = 16'hA888;
defparam \ula|ULA|INTER3[26] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[38] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[27]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[27]~5_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[27]~5 (
// Equation(s):
// \bancoReg|DADO_R_REG2[27]~5_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [38])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [38]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[27]~5 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER[27] (
// Equation(s):
// \ula|ULA|INTER [27] = \ucUla|Q [2] $ (\bancoReg|DADO_R_REG1[27]~5_combout  $ (((\bancoReg|DADO_R_REG2[27]~5_combout  & !\MUX_RT_IMM~input_o ))))

	.dataa(\bancoReg|DADO_R_REG2[27]~5_combout ),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(\ucUla|Q [2]),
	.datad(\bancoReg|DADO_R_REG1[27]~5_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER [27]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER[27] .lut_mask = 16'h2DD2;
defparam \ula|ULA|INTER[27] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux4~0 (
// Equation(s):
// \ula|Mux_4|Mux4~0_combout  = (\ula|Mux_4|Mux6~0_combout  & (\ula|ULA|INTER [27] $ (((\ula|ULA|INTER3 [26]) # (\ula|ULA|INTER2[26]~11_combout )))))

	.dataa(\ula|Mux_4|Mux6~0_combout ),
	.datab(\ula|ULA|INTER3 [26]),
	.datac(\ula|ULA|INTER2[26]~11_combout ),
	.datad(\ula|ULA|INTER [27]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux4~0 .lut_mask = 16'h02A8;
defparam \ula|Mux_4|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux4~1 (
// Equation(s):
// \ula|Mux_4|Mux4~1_combout  = (\ula|Mux_4|Mux4~0_combout ) # ((\ula|ULA|INTER2[27]~2_combout  & (!\ucUla|Q [0] & !\ucUla|Q[1]~0_combout )))

	.dataa(\ula|Mux_4|Mux4~0_combout ),
	.datab(\ula|ULA|INTER2[27]~2_combout ),
	.datac(\ucUla|Q [0]),
	.datad(\ucUla|Q[1]~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux4~1 .lut_mask = 16'hAAAE;
defparam \ula|Mux_4|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[27]~5 (
// Equation(s):
// \muxUlaMem|Q[27]~5_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[27]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux4~1_combout )))

	.dataa(\DATA_MEM_R[27]~input_o ),
	.datab(\ula|Mux_4|Mux4~1_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[27]~5 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[38] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[27]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[27]~5_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[27]~5 (
// Equation(s):
// \bancoReg|DADO_R_REG1[27]~5_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [38])) # (!\bancoReg|registrador~39_combout  & ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout 
// )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [38]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[27]~5 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER2[27]~2 (
// Equation(s):
// \ula|ULA|INTER2[27]~2_combout  = (\bancoReg|DADO_R_REG1[27]~5_combout  & (\ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[27]~5_combout )))))

	.dataa(\bancoReg|DADO_R_REG1[27]~5_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\MUX_RT_IMM~input_o ),
	.datad(\bancoReg|DADO_R_REG2[27]~5_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER2[27]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER2[27]~2 .lut_mask = 16'h8288;
defparam \ula|ULA|INTER2[27]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|COUT[27] (
// Equation(s):
// \ula|ULA|COUT [27] = (\ula|ULA|INTER2[27]~2_combout ) # ((\ula|ULA|INTER [27] & ((\ula|ULA|INTER3 [26]) # (\ula|ULA|INTER2[26]~11_combout ))))

	.dataa(\ula|ULA|INTER2[27]~2_combout ),
	.datab(\ula|ULA|INTER [27]),
	.datac(\ula|ULA|INTER3 [26]),
	.datad(\ula|ULA|INTER2[26]~11_combout ),
	.cin(gnd),
	.combout(\ula|ULA|COUT [27]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|COUT[27] .lut_mask = 16'hEEEA;
defparam \ula|ULA|COUT[27] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux3~1 (
// Equation(s):
// \ula|Mux_4|Mux3~1_combout  = (\ula|Mux_4|Mux3~0_combout ) # ((\ula|Mux_4|Mux6~0_combout  & (\ula|ULA|INTER [28] $ (\ula|ULA|COUT [27]))))

	.dataa(\ula|Mux_4|Mux3~0_combout ),
	.datab(\ula|Mux_4|Mux6~0_combout ),
	.datac(\ula|ULA|INTER [28]),
	.datad(\ula|ULA|COUT [27]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux3~1 .lut_mask = 16'hAEEA;
defparam \ula|Mux_4|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[28]~4 (
// Equation(s):
// \muxUlaMem|Q[28]~4_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[28]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux3~1_combout )))

	.dataa(\DATA_MEM_R[28]~input_o ),
	.datab(\ula|Mux_4|Mux3~1_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[28]~4 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[39] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[28]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[28]~4_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[28]~4 (
// Equation(s):
// \bancoReg|DADO_R_REG2[28]~4_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [39])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [39]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[28]~4 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER[28] (
// Equation(s):
// \ula|ULA|INTER [28] = \ucUla|Q [2] $ (\bancoReg|DADO_R_REG1[28]~4_combout  $ (((\bancoReg|DADO_R_REG2[28]~4_combout  & !\MUX_RT_IMM~input_o ))))

	.dataa(\bancoReg|DADO_R_REG2[28]~4_combout ),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(\ucUla|Q [2]),
	.datad(\bancoReg|DADO_R_REG1[28]~4_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER [28]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER[28] .lut_mask = 16'h2DD2;
defparam \ula|ULA|INTER[28] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[29]~input (
	.i(DATA_MEM_R[29]),
	.ibar(gnd),
	.o(\DATA_MEM_R[29]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[29]~input .bus_hold = "false";
defparam \DATA_MEM_R[29]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[29]~3 (
// Equation(s):
// \muxUlaMem|Q[29]~3_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[29]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux2~0_combout )))

	.dataa(\DATA_MEM_R[29]~input_o ),
	.datab(\ula|Mux_4|Mux2~0_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[29]~3 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[40] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[29]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[29]~3_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[29]~3 (
// Equation(s):
// \bancoReg|DADO_R_REG2[29]~3_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [40])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [40]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[29]~3 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[40] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[29]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[29]~3_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[29]~3 (
// Equation(s):
// \bancoReg|DADO_R_REG1[29]~3_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [40])) # (!\bancoReg|registrador~39_combout  & ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout 
// )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [40]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[29]~3 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER[29] (
// Equation(s):
// \ula|ULA|INTER [29] = \ucUla|Q [2] $ (\bancoReg|DADO_R_REG1[29]~3_combout  $ (((\bancoReg|DADO_R_REG2[29]~3_combout  & !\MUX_RT_IMM~input_o ))))

	.dataa(\bancoReg|DADO_R_REG2[29]~3_combout ),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(\ucUla|Q [2]),
	.datad(\bancoReg|DADO_R_REG1[29]~3_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER [29]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER[29] .lut_mask = 16'h2DD2;
defparam \ula|ULA|INTER[29] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|Q[29] (
// Equation(s):
// \ula|ULA|Q [29] = \ula|ULA|INTER [29] $ (((\ula|ULA|INTER2[28]~1_combout ) # ((\ula|ULA|INTER [28] & \ula|ULA|COUT [27]))))

	.dataa(\ula|ULA|INTER [28]),
	.datab(\ula|ULA|COUT [27]),
	.datac(\ula|ULA|INTER2[28]~1_combout ),
	.datad(\ula|ULA|INTER [29]),
	.cin(gnd),
	.combout(\ula|ULA|Q [29]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|Q[29] .lut_mask = 16'h07F8;
defparam \ula|ULA|Q[29] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER2[29]~12 (
// Equation(s):
// \ula|ULA|INTER2[29]~12_combout  = (\bancoReg|DADO_R_REG1[29]~3_combout  & (\ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[29]~3_combout )))))

	.dataa(\bancoReg|DADO_R_REG1[29]~3_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\MUX_RT_IMM~input_o ),
	.datad(\bancoReg|DADO_R_REG2[29]~3_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER2[29]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER2[29]~12 .lut_mask = 16'h8288;
defparam \ula|ULA|INTER2[29]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux2~0 (
// Equation(s):
// \ula|Mux_4|Mux2~0_combout  = (!\ucUla|Q [0] & ((\ucUla|Q[1]~0_combout  & (\ula|ULA|Q [29])) # (!\ucUla|Q[1]~0_combout  & ((\ula|ULA|INTER2[29]~12_combout )))))

	.dataa(\ula|ULA|Q [29]),
	.datab(\ula|ULA|INTER2[29]~12_combout ),
	.datac(\ucUla|Q[1]~0_combout ),
	.datad(\ucUla|Q [0]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux2~0 .lut_mask = 16'h00AC;
defparam \ula|Mux_4|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER3[29] (
// Equation(s):
// \ula|ULA|INTER3 [29] = (\ula|ULA|INTER [29] & ((\ula|ULA|INTER2[28]~1_combout ) # ((\ula|ULA|INTER [28] & \ula|ULA|COUT [27]))))

	.dataa(\ula|ULA|INTER [29]),
	.datab(\ula|ULA|INTER2[28]~1_combout ),
	.datac(\ula|ULA|INTER [28]),
	.datad(\ula|ULA|COUT [27]),
	.cin(gnd),
	.combout(\ula|ULA|INTER3 [29]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER3[29] .lut_mask = 16'hA888;
defparam \ula|ULA|INTER3[29] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[30]~input (
	.i(DATA_MEM_R[30]),
	.ibar(gnd),
	.o(\DATA_MEM_R[30]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[30]~input .bus_hold = "false";
defparam \DATA_MEM_R[30]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[30]~2 (
// Equation(s):
// \muxUlaMem|Q[30]~2_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[30]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux1~1_combout )))

	.dataa(\DATA_MEM_R[30]~input_o ),
	.datab(\ula|Mux_4|Mux1~1_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[30]~2 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[41] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[30]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[30]~2_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[30]~2 (
// Equation(s):
// \bancoReg|DADO_R_REG2[30]~2_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [41])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [41]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[30]~2 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[41] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[30]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[30]~2_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[30]~2 (
// Equation(s):
// \bancoReg|DADO_R_REG1[30]~2_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [41])) # (!\bancoReg|registrador~39_combout  & ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout 
// )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [41]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[30]~2 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER[30] (
// Equation(s):
// \ula|ULA|INTER [30] = \ucUla|Q [2] $ (\bancoReg|DADO_R_REG1[30]~2_combout  $ (((\bancoReg|DADO_R_REG2[30]~2_combout  & !\MUX_RT_IMM~input_o ))))

	.dataa(\bancoReg|DADO_R_REG2[30]~2_combout ),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(\ucUla|Q [2]),
	.datad(\bancoReg|DADO_R_REG1[30]~2_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER [30]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER[30] .lut_mask = 16'h2DD2;
defparam \ula|ULA|INTER[30] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux1~0 (
// Equation(s):
// \ula|Mux_4|Mux1~0_combout  = (\ula|Mux_4|Mux6~0_combout  & (\ula|ULA|INTER [30] $ (((\ula|ULA|INTER3 [29]) # (\ula|ULA|INTER2[29]~12_combout )))))

	.dataa(\ula|Mux_4|Mux6~0_combout ),
	.datab(\ula|ULA|INTER3 [29]),
	.datac(\ula|ULA|INTER2[29]~12_combout ),
	.datad(\ula|ULA|INTER [30]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux1~0 .lut_mask = 16'h02A8;
defparam \ula|Mux_4|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER2[30]~0 (
// Equation(s):
// \ula|ULA|INTER2[30]~0_combout  = (\bancoReg|DADO_R_REG1[30]~2_combout  & (\ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[30]~2_combout )))))

	.dataa(\bancoReg|DADO_R_REG1[30]~2_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\MUX_RT_IMM~input_o ),
	.datad(\bancoReg|DADO_R_REG2[30]~2_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER2[30]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER2[30]~0 .lut_mask = 16'h8288;
defparam \ula|ULA|INTER2[30]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux1~1 (
// Equation(s):
// \ula|Mux_4|Mux1~1_combout  = (\ula|Mux_4|Mux1~0_combout ) # ((\ula|ULA|INTER2[30]~0_combout  & (!\ucUla|Q [0] & !\ucUla|Q[1]~0_combout )))

	.dataa(\ula|Mux_4|Mux1~0_combout ),
	.datab(\ula|ULA|INTER2[30]~0_combout ),
	.datac(\ucUla|Q [0]),
	.datad(\ucUla|Q[1]~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux1~1 .lut_mask = 16'hAAAE;
defparam \ula|Mux_4|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (!\ula|Mux_4|Mux2~0_combout  & !\ula|Mux_4|Mux1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ula|Mux_4|Mux2~0_combout ),
	.datad(\ula|Mux_4|Mux1~1_combout ),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'h000F;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux28~0 (
// Equation(s):
// \ula|Mux_4|Mux28~0_combout  = (\ucUla|Q[1]~0_combout  & (\ula|ULA|Q [3] & !\ucUla|Q [0]))

	.dataa(\ucUla|Q[1]~0_combout ),
	.datab(\ula|ULA|Q [3]),
	.datac(gnd),
	.datad(\ucUla|Q [0]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux28~0 .lut_mask = 16'h0088;
defparam \ula|Mux_4|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = (!\ula|Mux_4|Mux28~0_combout  & (!\ula|Mux_4|Mux27~0_combout  & ((\ucUla|Q [0]) # (!\ula|Mux_4|Mux29~2_combout ))))

	.dataa(\ucUla|Q [0]),
	.datab(\ula|Mux_4|Mux29~2_combout ),
	.datac(\ula|Mux_4|Mux28~0_combout ),
	.datad(\ula|Mux_4|Mux27~0_combout ),
	.cin(gnd),
	.combout(\comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'h000B;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \BEQ~input (
	.i(BEQ),
	.ibar(gnd),
	.o(\BEQ~input_o ));
// synopsys translate_off
defparam \BEQ~input .bus_hold = "false";
defparam \BEQ~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = (\comb~1_combout  & (\BEQ~input_o  & (!\ula|Mux_4|Mux30~0_combout  & !\ula|Mux_4|Mux26~0_combout )))

	.dataa(\comb~1_combout ),
	.datab(\BEQ~input_o ),
	.datac(\ula|Mux_4|Mux30~0_combout ),
	.datad(\ula|Mux_4|Mux26~0_combout ),
	.cin(gnd),
	.combout(\comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb~2 .lut_mask = 16'h0008;
defparam \comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \comb~3 (
// Equation(s):
// \comb~3_combout  = (\comb~2_combout  & (!\ula|Mux_4|Mux25~0_combout  & (!\ula|Mux_4|Mux24~0_combout  & !\ula|Mux_4|Mux20~0_combout )))

	.dataa(\comb~2_combout ),
	.datab(\ula|Mux_4|Mux25~0_combout ),
	.datac(\ula|Mux_4|Mux24~0_combout ),
	.datad(\ula|Mux_4|Mux20~0_combout ),
	.cin(gnd),
	.combout(\comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb~3 .lut_mask = 16'h0002;
defparam \comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux23~3 (
// Equation(s):
// \ula|Mux_4|Mux23~3_combout  = (\ula|Mux_4|Mux23~2_combout  & (((\memoriaDeInst|Q [2]) # (!\memoriaDeInst|Q [3])) # (!\ULA_OP[1]~input_o )))

	.dataa(\ULA_OP[1]~input_o ),
	.datab(\memoriaDeInst|Q [3]),
	.datac(\memoriaDeInst|Q [2]),
	.datad(\ula|Mux_4|Mux23~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux23~3 .lut_mask = 16'hF700;
defparam \ula|Mux_4|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \comb~4 (
// Equation(s):
// \comb~4_combout  = (\comb~3_combout  & (!\ula|Mux_4|Mux23~3_combout  & (!\ula|Mux_4|Mux22~0_combout  & !\ula|Mux_4|Mux21~0_combout )))

	.dataa(\comb~3_combout ),
	.datab(\ula|Mux_4|Mux23~3_combout ),
	.datac(\ula|Mux_4|Mux22~0_combout ),
	.datad(\ula|Mux_4|Mux21~0_combout ),
	.cin(gnd),
	.combout(\comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb~4 .lut_mask = 16'h0002;
defparam \comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \comb~5 (
// Equation(s):
// \comb~5_combout  = (\comb~4_combout  & (!\ula|Mux_4|Mux19~0_combout  & (!\ula|Mux_4|Mux18~0_combout  & !\ula|Mux_4|Mux17~0_combout )))

	.dataa(\comb~4_combout ),
	.datab(\ula|Mux_4|Mux19~0_combout ),
	.datac(\ula|Mux_4|Mux18~0_combout ),
	.datad(\ula|Mux_4|Mux17~0_combout ),
	.cin(gnd),
	.combout(\comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb~5 .lut_mask = 16'h0002;
defparam \comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux15~3 (
// Equation(s):
// \ula|Mux_4|Mux15~3_combout  = (\ula|Mux_4|Mux15~2_combout  & (((\memoriaDeInst|Q [2]) # (!\memoriaDeInst|Q [3])) # (!\ULA_OP[1]~input_o )))

	.dataa(\ULA_OP[1]~input_o ),
	.datab(\memoriaDeInst|Q [3]),
	.datac(\memoriaDeInst|Q [2]),
	.datad(\ula|Mux_4|Mux15~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux15~3 .lut_mask = 16'hF700;
defparam \ula|Mux_4|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \comb~6 (
// Equation(s):
// \comb~6_combout  = (\comb~5_combout  & (!\ula|Mux_4|Mux16~0_combout  & (!\ula|Mux_4|Mux15~3_combout  & !\ula|Mux_4|Mux14~0_combout )))

	.dataa(\comb~5_combout ),
	.datab(\ula|Mux_4|Mux16~0_combout ),
	.datac(\ula|Mux_4|Mux15~3_combout ),
	.datad(\ula|Mux_4|Mux14~0_combout ),
	.cin(gnd),
	.combout(\comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb~6 .lut_mask = 16'h0002;
defparam \comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux12~3 (
// Equation(s):
// \ula|Mux_4|Mux12~3_combout  = (\ula|Mux_4|Mux12~2_combout  & (((\memoriaDeInst|Q [2]) # (!\memoriaDeInst|Q [3])) # (!\ULA_OP[1]~input_o )))

	.dataa(\ULA_OP[1]~input_o ),
	.datab(\memoriaDeInst|Q [3]),
	.datac(\memoriaDeInst|Q [2]),
	.datad(\ula|Mux_4|Mux12~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux12~3 .lut_mask = 16'hF700;
defparam \ula|Mux_4|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \comb~7 (
// Equation(s):
// \comb~7_combout  = (\comb~6_combout  & (!\ula|Mux_4|Mux13~0_combout  & (!\ula|Mux_4|Mux12~3_combout  & !\ula|Mux_4|Mux11~0_combout )))

	.dataa(\comb~6_combout ),
	.datab(\ula|Mux_4|Mux13~0_combout ),
	.datac(\ula|Mux_4|Mux12~3_combout ),
	.datad(\ula|Mux_4|Mux11~0_combout ),
	.cin(gnd),
	.combout(\comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb~7 .lut_mask = 16'h0002;
defparam \comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \comb~8 (
// Equation(s):
// \comb~8_combout  = (\comb~7_combout  & (!\ula|Mux_4|Mux10~0_combout  & ((\ucUla|Q [0]) # (!\ula|Mux_4|Mux9~2_combout ))))

	.dataa(\comb~7_combout ),
	.datab(\ucUla|Q [0]),
	.datac(\ula|Mux_4|Mux9~2_combout ),
	.datad(\ula|Mux_4|Mux10~0_combout ),
	.cin(gnd),
	.combout(\comb~8_combout ),
	.cout());
// synopsys translate_off
defparam \comb~8 .lut_mask = 16'h008A;
defparam \comb~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \comb~9 (
// Equation(s):
// \comb~9_combout  = (\comb~8_combout  & (!\ula|Mux_4|Mux8~0_combout  & (!\ula|Mux_4|Mux7~0_combout  & !\ula|Mux_4|Mux6~2_combout )))

	.dataa(\comb~8_combout ),
	.datab(\ula|Mux_4|Mux8~0_combout ),
	.datac(\ula|Mux_4|Mux7~0_combout ),
	.datad(\ula|Mux_4|Mux6~2_combout ),
	.cin(gnd),
	.combout(\comb~9_combout ),
	.cout());
// synopsys translate_off
defparam \comb~9 .lut_mask = 16'h0002;
defparam \comb~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \comb~10 (
// Equation(s):
// \comb~10_combout  = (\comb~9_combout  & (!\ula|Mux_4|Mux5~0_combout  & (!\ula|Mux_4|Mux4~1_combout  & !\ula|Mux_4|Mux3~1_combout )))

	.dataa(\comb~9_combout ),
	.datab(\ula|Mux_4|Mux5~0_combout ),
	.datac(\ula|Mux_4|Mux4~1_combout ),
	.datad(\ula|Mux_4|Mux3~1_combout ),
	.cin(gnd),
	.combout(\comb~10_combout ),
	.cout());
// synopsys translate_off
defparam \comb~10 .lut_mask = 16'h0002;
defparam \comb~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \DATA_MEM_R[31]~input (
	.i(DATA_MEM_R[31]),
	.ibar(gnd),
	.o(\DATA_MEM_R[31]~input_o ));
// synopsys translate_off
defparam \DATA_MEM_R[31]~input .bus_hold = "false";
defparam \DATA_MEM_R[31]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \muxUlaMem|Q[31]~1 (
// Equation(s):
// \muxUlaMem|Q[31]~1_combout  = (\MUX_ULA_MEM~input_o  & (\DATA_MEM_R[31]~input_o )) # (!\MUX_ULA_MEM~input_o  & ((\ula|Mux_4|Mux0~1_combout )))

	.dataa(\DATA_MEM_R[31]~input_o ),
	.datab(\ula|Mux_4|Mux0~1_combout ),
	.datac(gnd),
	.datad(\MUX_ULA_MEM~input_o ),
	.cin(gnd),
	.combout(\muxUlaMem|Q[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxUlaMem|Q[31]~1 .lut_mask = 16'hAACC;
defparam \muxUlaMem|Q[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[42] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[31]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[31]~1_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[31]~1 (
// Equation(s):
// \bancoReg|DADO_R_REG1[31]~1_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [42])) # (!\bancoReg|registrador~39_combout  & ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout 
// )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [42]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[31]~1 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_1_bypass[42] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[31]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_1_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[31]~1_combout }),
	.portaaddr({\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~4_combout ,\memoriaDeInst|content~1_combout ,\memoriaDeInst|content~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_address_width = 4;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_last_address = 15;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_1|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG2[31]~1 (
// Equation(s):
// \bancoReg|DADO_R_REG2[31]~1_combout  = (!\bancoReg|Equal1~0_combout  & ((\bancoReg|registrador~42_combout  & (\bancoReg|registrador_rtl_1_bypass [42])) # (!\bancoReg|registrador~42_combout  & 
// ((\bancoReg|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout )))))

	.dataa(\bancoReg|registrador_rtl_1_bypass [42]),
	.datab(\bancoReg|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout ),
	.datac(\bancoReg|registrador~42_combout ),
	.datad(\bancoReg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG2[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG2[31]~1 .lut_mask = 16'h00AC;
defparam \bancoReg|DADO_R_REG2[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER2[31] (
// Equation(s):
// \ula|ULA|INTER2 [31] = (\bancoReg|DADO_R_REG1[31]~1_combout  & (\ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[31]~1_combout )))))

	.dataa(\bancoReg|DADO_R_REG1[31]~1_combout ),
	.datab(\ucUla|Q [2]),
	.datac(\MUX_RT_IMM~input_o ),
	.datad(\bancoReg|DADO_R_REG2[31]~1_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER2 [31]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER2[31] .lut_mask = 16'h8288;
defparam \ula|ULA|INTER2[31] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux0~0 (
// Equation(s):
// \ula|Mux_4|Mux0~0_combout  = (\ula|ULA|INTER2 [31] & (!\ucUla|Q [0] & !\ucUla|Q[1]~0_combout ))

	.dataa(\ula|ULA|INTER2 [31]),
	.datab(gnd),
	.datac(\ucUla|Q [0]),
	.datad(\ucUla|Q[1]~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux0~0 .lut_mask = 16'h000A;
defparam \ula|Mux_4|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|INTER[31] (
// Equation(s):
// \ula|ULA|INTER [31] = \ucUla|Q [2] $ (\bancoReg|DADO_R_REG1[31]~1_combout  $ (((\bancoReg|DADO_R_REG2[31]~1_combout  & !\MUX_RT_IMM~input_o ))))

	.dataa(\bancoReg|DADO_R_REG2[31]~1_combout ),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(\ucUla|Q [2]),
	.datad(\bancoReg|DADO_R_REG1[31]~1_combout ),
	.cin(gnd),
	.combout(\ula|ULA|INTER [31]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|INTER[31] .lut_mask = 16'h2DD2;
defparam \ula|ULA|INTER[31] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|ULA|COUT[30] (
// Equation(s):
// \ula|ULA|COUT [30] = (\ula|ULA|INTER2[30]~0_combout ) # ((\ula|ULA|INTER [30] & ((\ula|ULA|INTER3 [29]) # (\ula|ULA|INTER2[29]~12_combout ))))

	.dataa(\ula|ULA|INTER2[30]~0_combout ),
	.datab(\ula|ULA|INTER [30]),
	.datac(\ula|ULA|INTER3 [29]),
	.datad(\ula|ULA|INTER2[29]~12_combout ),
	.cin(gnd),
	.combout(\ula|ULA|COUT [30]),
	.cout());
// synopsys translate_off
defparam \ula|ULA|COUT[30] .lut_mask = 16'hEEEA;
defparam \ula|ULA|COUT[30] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux0~1 (
// Equation(s):
// \ula|Mux_4|Mux0~1_combout  = (\ula|Mux_4|Mux0~0_combout ) # ((\ula|Mux_4|Mux6~0_combout  & (\ula|ULA|INTER [31] $ (\ula|ULA|COUT [30]))))

	.dataa(\ula|Mux_4|Mux0~0_combout ),
	.datab(\ula|Mux_4|Mux6~0_combout ),
	.datac(\ula|ULA|INTER [31]),
	.datad(\ula|ULA|COUT [30]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux0~1 .lut_mask = 16'hAEEA;
defparam \ula|Mux_4|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \comb~11 (
// Equation(s):
// \comb~11_combout  = (\comb~0_combout  & (\comb~10_combout  & (!\ula|Mux_4|Mux31~2_combout  & !\ula|Mux_4|Mux0~1_combout )))

	.dataa(\comb~0_combout ),
	.datab(\comb~10_combout ),
	.datac(\ula|Mux_4|Mux31~2_combout ),
	.datad(\ula|Mux_4|Mux0~1_combout ),
	.cin(gnd),
	.combout(\comb~11_combout ),
	.cout());
// synopsys translate_off
defparam \comb~11 .lut_mask = 16'h0008;
defparam \comb~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \muxPc|Q[3]~7 (
// Equation(s):
// \muxPc|Q[3]~7_combout  = (\comb~11_combout  & (\somadorBeq|Add0~0_combout )) # (!\comb~11_combout  & ((\somadorPc|Add0~2_combout )))

	.dataa(\somadorBeq|Add0~0_combout ),
	.datab(\somadorPc|Add0~2_combout ),
	.datac(gnd),
	.datad(\comb~11_combout ),
	.cin(gnd),
	.combout(\muxPc|Q[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \muxPc|Q[3]~7 .lut_mask = 16'hAACC;
defparam \muxPc|Q[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\muxPc|Q[3]~7_combout ),
	.asdata(\memoriaDeInst|Q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MUX_PC_BEQ_JMP~input_o ),
	.ena(\EN_BUT~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[3] .is_wysiwyg = "true";
defparam \PC|DOUT[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \somadorPc|Add0~4 (
// Equation(s):
// \somadorPc|Add0~4_combout  = (\PC|DOUT [4] & (\somadorPc|Add0~3  $ (GND))) # (!\PC|DOUT [4] & (!\somadorPc|Add0~3  & VCC))
// \somadorPc|Add0~5  = CARRY((\PC|DOUT [4] & !\somadorPc|Add0~3 ))

	.dataa(\PC|DOUT [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somadorPc|Add0~3 ),
	.combout(\somadorPc|Add0~4_combout ),
	.cout(\somadorPc|Add0~5 ));
// synopsys translate_off
defparam \somadorPc|Add0~4 .lut_mask = 16'hA50A;
defparam \somadorPc|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \somadorBeq|Add0~2 (
// Equation(s):
// \somadorBeq|Add0~2_combout  = (\somadorPc|Add0~4_combout  & ((\memoriaDeInst|Q [2] & (\somadorBeq|Add0~1  & VCC)) # (!\memoriaDeInst|Q [2] & (!\somadorBeq|Add0~1 )))) # (!\somadorPc|Add0~4_combout  & ((\memoriaDeInst|Q [2] & (!\somadorBeq|Add0~1 )) # 
// (!\memoriaDeInst|Q [2] & ((\somadorBeq|Add0~1 ) # (GND)))))
// \somadorBeq|Add0~3  = CARRY((\somadorPc|Add0~4_combout  & (!\memoriaDeInst|Q [2] & !\somadorBeq|Add0~1 )) # (!\somadorPc|Add0~4_combout  & ((!\somadorBeq|Add0~1 ) # (!\memoriaDeInst|Q [2]))))

	.dataa(\somadorPc|Add0~4_combout ),
	.datab(\memoriaDeInst|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somadorBeq|Add0~1 ),
	.combout(\somadorBeq|Add0~2_combout ),
	.cout(\somadorBeq|Add0~3 ));
// synopsys translate_off
defparam \somadorBeq|Add0~2 .lut_mask = 16'h9617;
defparam \somadorBeq|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \muxPc|Q[4]~6 (
// Equation(s):
// \muxPc|Q[4]~6_combout  = (\comb~11_combout  & (\somadorBeq|Add0~2_combout )) # (!\comb~11_combout  & ((\somadorPc|Add0~4_combout )))

	.dataa(\somadorBeq|Add0~2_combout ),
	.datab(\somadorPc|Add0~4_combout ),
	.datac(gnd),
	.datad(\comb~11_combout ),
	.cin(gnd),
	.combout(\muxPc|Q[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \muxPc|Q[4]~6 .lut_mask = 16'hAACC;
defparam \muxPc|Q[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\muxPc|Q[4]~6_combout ),
	.asdata(\memoriaDeInst|Q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MUX_PC_BEQ_JMP~input_o ),
	.ena(\EN_BUT~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[4] .is_wysiwyg = "true";
defparam \PC|DOUT[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \somadorPc|Add0~6 (
// Equation(s):
// \somadorPc|Add0~6_combout  = (\PC|DOUT [5] & (!\somadorPc|Add0~5 )) # (!\PC|DOUT [5] & ((\somadorPc|Add0~5 ) # (GND)))
// \somadorPc|Add0~7  = CARRY((!\somadorPc|Add0~5 ) # (!\PC|DOUT [5]))

	.dataa(\PC|DOUT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somadorPc|Add0~5 ),
	.combout(\somadorPc|Add0~6_combout ),
	.cout(\somadorPc|Add0~7 ));
// synopsys translate_off
defparam \somadorPc|Add0~6 .lut_mask = 16'h5A5F;
defparam \somadorPc|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \somadorBeq|Add0~4 (
// Equation(s):
// \somadorBeq|Add0~4_combout  = ((\somadorPc|Add0~6_combout  $ (\memoriaDeInst|Q [3] $ (!\somadorBeq|Add0~3 )))) # (GND)
// \somadorBeq|Add0~5  = CARRY((\somadorPc|Add0~6_combout  & ((\memoriaDeInst|Q [3]) # (!\somadorBeq|Add0~3 ))) # (!\somadorPc|Add0~6_combout  & (\memoriaDeInst|Q [3] & !\somadorBeq|Add0~3 )))

	.dataa(\somadorPc|Add0~6_combout ),
	.datab(\memoriaDeInst|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somadorBeq|Add0~3 ),
	.combout(\somadorBeq|Add0~4_combout ),
	.cout(\somadorBeq|Add0~5 ));
// synopsys translate_off
defparam \somadorBeq|Add0~4 .lut_mask = 16'h698E;
defparam \somadorBeq|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \muxPc|Q[5]~5 (
// Equation(s):
// \muxPc|Q[5]~5_combout  = (\comb~11_combout  & (\somadorBeq|Add0~4_combout )) # (!\comb~11_combout  & ((\somadorPc|Add0~6_combout )))

	.dataa(\somadorBeq|Add0~4_combout ),
	.datab(\somadorPc|Add0~6_combout ),
	.datac(gnd),
	.datad(\comb~11_combout ),
	.cin(gnd),
	.combout(\muxPc|Q[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \muxPc|Q[5]~5 .lut_mask = 16'hAACC;
defparam \muxPc|Q[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\muxPc|Q[5]~5_combout ),
	.asdata(\memoriaDeInst|Q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MUX_PC_BEQ_JMP~input_o ),
	.ena(\EN_BUT~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[5] .is_wysiwyg = "true";
defparam \PC|DOUT[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \somadorPc|Add0~8 (
// Equation(s):
// \somadorPc|Add0~8_combout  = (\PC|DOUT [6] & (\somadorPc|Add0~7  $ (GND))) # (!\PC|DOUT [6] & (!\somadorPc|Add0~7  & VCC))
// \somadorPc|Add0~9  = CARRY((\PC|DOUT [6] & !\somadorPc|Add0~7 ))

	.dataa(\PC|DOUT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somadorPc|Add0~7 ),
	.combout(\somadorPc|Add0~8_combout ),
	.cout(\somadorPc|Add0~9 ));
// synopsys translate_off
defparam \somadorPc|Add0~8 .lut_mask = 16'hA50A;
defparam \somadorPc|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \somadorBeq|Add0~6 (
// Equation(s):
// \somadorBeq|Add0~6_combout  = (\somadorPc|Add0~8_combout  & (!\somadorBeq|Add0~5 )) # (!\somadorPc|Add0~8_combout  & ((\somadorBeq|Add0~5 ) # (GND)))
// \somadorBeq|Add0~7  = CARRY((!\somadorBeq|Add0~5 ) # (!\somadorPc|Add0~8_combout ))

	.dataa(\somadorPc|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somadorBeq|Add0~5 ),
	.combout(\somadorBeq|Add0~6_combout ),
	.cout(\somadorBeq|Add0~7 ));
// synopsys translate_off
defparam \somadorBeq|Add0~6 .lut_mask = 16'h5A5F;
defparam \somadorBeq|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \muxPc|Q[6]~3 (
// Equation(s):
// \muxPc|Q[6]~3_combout  = (!\MUX_PC_BEQ_JMP~input_o  & ((\comb~11_combout  & (\somadorBeq|Add0~6_combout )) # (!\comb~11_combout  & ((\somadorPc|Add0~8_combout )))))

	.dataa(\somadorBeq|Add0~6_combout ),
	.datab(\somadorPc|Add0~8_combout ),
	.datac(\comb~11_combout ),
	.datad(\MUX_PC_BEQ_JMP~input_o ),
	.cin(gnd),
	.combout(\muxPc|Q[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxPc|Q[6]~3 .lut_mask = 16'h00AC;
defparam \muxPc|Q[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\muxPc|Q[6]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EN_BUT~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[6] .is_wysiwyg = "true";
defparam \PC|DOUT[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \somadorPc|Add0~10 (
// Equation(s):
// \somadorPc|Add0~10_combout  = (\PC|DOUT [7] & (!\somadorPc|Add0~9 )) # (!\PC|DOUT [7] & ((\somadorPc|Add0~9 ) # (GND)))
// \somadorPc|Add0~11  = CARRY((!\somadorPc|Add0~9 ) # (!\PC|DOUT [7]))

	.dataa(\PC|DOUT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somadorPc|Add0~9 ),
	.combout(\somadorPc|Add0~10_combout ),
	.cout(\somadorPc|Add0~11 ));
// synopsys translate_off
defparam \somadorPc|Add0~10 .lut_mask = 16'h5A5F;
defparam \somadorPc|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \somadorBeq|Add0~8 (
// Equation(s):
// \somadorBeq|Add0~8_combout  = ((\somadorPc|Add0~10_combout  $ (\memoriaDeInst|Q [13] $ (!\somadorBeq|Add0~7 )))) # (GND)
// \somadorBeq|Add0~9  = CARRY((\somadorPc|Add0~10_combout  & ((\memoriaDeInst|Q [13]) # (!\somadorBeq|Add0~7 ))) # (!\somadorPc|Add0~10_combout  & (\memoriaDeInst|Q [13] & !\somadorBeq|Add0~7 )))

	.dataa(\somadorPc|Add0~10_combout ),
	.datab(\memoriaDeInst|Q [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somadorBeq|Add0~7 ),
	.combout(\somadorBeq|Add0~8_combout ),
	.cout(\somadorBeq|Add0~9 ));
// synopsys translate_off
defparam \somadorBeq|Add0~8 .lut_mask = 16'h698E;
defparam \somadorBeq|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \muxPc|Q[7]~4 (
// Equation(s):
// \muxPc|Q[7]~4_combout  = (\comb~11_combout  & (\somadorBeq|Add0~8_combout )) # (!\comb~11_combout  & ((\somadorPc|Add0~10_combout )))

	.dataa(\somadorBeq|Add0~8_combout ),
	.datab(\somadorPc|Add0~10_combout ),
	.datac(gnd),
	.datad(\comb~11_combout ),
	.cin(gnd),
	.combout(\muxPc|Q[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxPc|Q[7]~4 .lut_mask = 16'hAACC;
defparam \muxPc|Q[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\muxPc|Q[7]~4_combout ),
	.asdata(\memoriaDeInst|Q [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MUX_PC_BEQ_JMP~input_o ),
	.ena(\EN_BUT~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[7] .is_wysiwyg = "true";
defparam \PC|DOUT[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \somadorPc|Add0~12 (
// Equation(s):
// \somadorPc|Add0~12_combout  = (\PC|DOUT [8] & (\somadorPc|Add0~11  $ (GND))) # (!\PC|DOUT [8] & (!\somadorPc|Add0~11  & VCC))
// \somadorPc|Add0~13  = CARRY((\PC|DOUT [8] & !\somadorPc|Add0~11 ))

	.dataa(\PC|DOUT [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somadorPc|Add0~11 ),
	.combout(\somadorPc|Add0~12_combout ),
	.cout(\somadorPc|Add0~13 ));
// synopsys translate_off
defparam \somadorPc|Add0~12 .lut_mask = 16'hA50A;
defparam \somadorPc|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \somadorBeq|Add0~10 (
// Equation(s):
// \somadorBeq|Add0~10_combout  = (\somadorPc|Add0~12_combout  & (!\somadorBeq|Add0~9 )) # (!\somadorPc|Add0~12_combout  & ((\somadorBeq|Add0~9 ) # (GND)))
// \somadorBeq|Add0~11  = CARRY((!\somadorBeq|Add0~9 ) # (!\somadorPc|Add0~12_combout ))

	.dataa(\somadorPc|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somadorBeq|Add0~9 ),
	.combout(\somadorBeq|Add0~10_combout ),
	.cout(\somadorBeq|Add0~11 ));
// synopsys translate_off
defparam \somadorBeq|Add0~10 .lut_mask = 16'h5A5F;
defparam \somadorBeq|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \muxPc|Q[8]~2 (
// Equation(s):
// \muxPc|Q[8]~2_combout  = (!\MUX_PC_BEQ_JMP~input_o  & ((\comb~11_combout  & (\somadorBeq|Add0~10_combout )) # (!\comb~11_combout  & ((\somadorPc|Add0~12_combout )))))

	.dataa(\somadorBeq|Add0~10_combout ),
	.datab(\somadorPc|Add0~12_combout ),
	.datac(\comb~11_combout ),
	.datad(\MUX_PC_BEQ_JMP~input_o ),
	.cin(gnd),
	.combout(\muxPc|Q[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxPc|Q[8]~2 .lut_mask = 16'h00AC;
defparam \muxPc|Q[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\muxPc|Q[8]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EN_BUT~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[8] .is_wysiwyg = "true";
defparam \PC|DOUT[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \somadorPc|Add0~14 (
// Equation(s):
// \somadorPc|Add0~14_combout  = (\PC|DOUT [9] & (!\somadorPc|Add0~13 )) # (!\PC|DOUT [9] & ((\somadorPc|Add0~13 ) # (GND)))
// \somadorPc|Add0~15  = CARRY((!\somadorPc|Add0~13 ) # (!\PC|DOUT [9]))

	.dataa(\PC|DOUT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somadorPc|Add0~13 ),
	.combout(\somadorPc|Add0~14_combout ),
	.cout(\somadorPc|Add0~15 ));
// synopsys translate_off
defparam \somadorPc|Add0~14 .lut_mask = 16'h5A5F;
defparam \somadorPc|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \somadorBeq|Add0~12 (
// Equation(s):
// \somadorBeq|Add0~12_combout  = (\somadorPc|Add0~14_combout  & (\somadorBeq|Add0~11  $ (GND))) # (!\somadorPc|Add0~14_combout  & (!\somadorBeq|Add0~11  & VCC))
// \somadorBeq|Add0~13  = CARRY((\somadorPc|Add0~14_combout  & !\somadorBeq|Add0~11 ))

	.dataa(\somadorPc|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somadorBeq|Add0~11 ),
	.combout(\somadorBeq|Add0~12_combout ),
	.cout(\somadorBeq|Add0~13 ));
// synopsys translate_off
defparam \somadorBeq|Add0~12 .lut_mask = 16'hA50A;
defparam \somadorBeq|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \muxPc|Q[9]~1 (
// Equation(s):
// \muxPc|Q[9]~1_combout  = (!\MUX_PC_BEQ_JMP~input_o  & ((\comb~11_combout  & (\somadorBeq|Add0~12_combout )) # (!\comb~11_combout  & ((\somadorPc|Add0~14_combout )))))

	.dataa(\somadorBeq|Add0~12_combout ),
	.datab(\somadorPc|Add0~14_combout ),
	.datac(\comb~11_combout ),
	.datad(\MUX_PC_BEQ_JMP~input_o ),
	.cin(gnd),
	.combout(\muxPc|Q[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxPc|Q[9]~1 .lut_mask = 16'h00AC;
defparam \muxPc|Q[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\muxPc|Q[9]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EN_BUT~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[9] .is_wysiwyg = "true";
defparam \PC|DOUT[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \somadorPc|Add0~16 (
// Equation(s):
// \somadorPc|Add0~16_combout  = \PC|DOUT [10] $ (!\somadorPc|Add0~15 )

	.dataa(\PC|DOUT [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\somadorPc|Add0~15 ),
	.combout(\somadorPc|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \somadorPc|Add0~16 .lut_mask = 16'hA5A5;
defparam \somadorPc|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \somadorBeq|Add0~14 (
// Equation(s):
// \somadorBeq|Add0~14_combout  = \somadorPc|Add0~16_combout  $ (\somadorBeq|Add0~13 )

	.dataa(\somadorPc|Add0~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\somadorBeq|Add0~13 ),
	.combout(\somadorBeq|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \somadorBeq|Add0~14 .lut_mask = 16'h5A5A;
defparam \somadorBeq|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \muxPc|Q[10]~0 (
// Equation(s):
// \muxPc|Q[10]~0_combout  = (!\MUX_PC_BEQ_JMP~input_o  & ((\comb~11_combout  & (\somadorBeq|Add0~14_combout )) # (!\comb~11_combout  & ((\somadorPc|Add0~16_combout )))))

	.dataa(\somadorBeq|Add0~14_combout ),
	.datab(\somadorPc|Add0~16_combout ),
	.datac(\comb~11_combout ),
	.datad(\MUX_PC_BEQ_JMP~input_o ),
	.cin(gnd),
	.combout(\muxPc|Q[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxPc|Q[10]~0 .lut_mask = 16'h00AC;
defparam \muxPc|Q[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\muxPc|Q[10]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EN_BUT~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[10] .is_wysiwyg = "true";
defparam \PC|DOUT[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDeInst|content~0 (
// Equation(s):
// \memoriaDeInst|content~0_combout  = (!\PC|DOUT [10] & (!\PC|DOUT [9] & (!\PC|DOUT [8] & !\PC|DOUT [6])))

	.dataa(\PC|DOUT [10]),
	.datab(\PC|DOUT [9]),
	.datac(\PC|DOUT [8]),
	.datad(\PC|DOUT [6]),
	.cin(gnd),
	.combout(\memoriaDeInst|content~0_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDeInst|content~0 .lut_mask = 16'h0001;
defparam \memoriaDeInst|content~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDeInst|content~1 (
// Equation(s):
// \memoriaDeInst|content~1_combout  = ((\PC|DOUT [7]) # ((\PC|DOUT [5]) # (\PC|DOUT [4]))) # (!\memoriaDeInst|content~0_combout )

	.dataa(\memoriaDeInst|content~0_combout ),
	.datab(\PC|DOUT [7]),
	.datac(\PC|DOUT [5]),
	.datad(\PC|DOUT [4]),
	.cin(gnd),
	.combout(\memoriaDeInst|content~1_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDeInst|content~1 .lut_mask = 16'hFFFD;
defparam \memoriaDeInst|content~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memoriaDeInst|Q[3] (
	.clk(\CLK~input_o ),
	.d(\memoriaDeInst|content~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDeInst|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDeInst|Q[3] .is_wysiwyg = "true";
defparam \memoriaDeInst|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \bancoReg|registrador_rtl_0_bypass[11] (
	.clk(\CLK~input_o ),
	.d(\muxUlaMem|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bancoReg|registrador_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \bancoReg|registrador_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\HAB_ESCRITA_REG~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\muxUlaMem|Q[0]~0_combout }),
	.portaaddr({\~GND~combout ,\muxRtRd|Q[3]~3_combout ,\muxRtRd|Q[2]~2_combout ,\muxRtRd|Q[1]~1_combout ,\muxRtRd|Q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaDeInst|content~1_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memoriaDeInst|content~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \bancoReg|registrador_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \bancoReg|DADO_R_REG1[0]~0 (
// Equation(s):
// \bancoReg|DADO_R_REG1[0]~0_combout  = (\memoriaDeInst|Q [3] & ((\bancoReg|registrador~39_combout  & (\bancoReg|registrador_rtl_0_bypass [11])) # (!\bancoReg|registrador~39_combout  & ((\bancoReg|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout 
// )))))

	.dataa(\memoriaDeInst|Q [3]),
	.datab(\bancoReg|registrador_rtl_0_bypass [11]),
	.datac(\bancoReg|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\bancoReg|registrador~39_combout ),
	.cin(gnd),
	.combout(\bancoReg|DADO_R_REG1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoReg|DADO_R_REG1[0]~0 .lut_mask = 16'h88A0;
defparam \bancoReg|DADO_R_REG1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_B|Q[0]~0 (
// Equation(s):
// \ula|Mux_B|Q[0]~0_combout  = \ucUla|Q [2] $ (((!\MUX_RT_IMM~input_o  & \bancoReg|DADO_R_REG2[0]~0_combout )))

	.dataa(\ucUla|Q [2]),
	.datab(\MUX_RT_IMM~input_o ),
	.datac(gnd),
	.datad(\bancoReg|DADO_R_REG2[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux_B|Q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_B|Q[0]~0 .lut_mask = 16'h99AA;
defparam \ula|Mux_B|Q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux31~0 (
// Equation(s):
// \ula|Mux_4|Mux31~0_combout  = (\ucUla|Q[1]~0_combout  & (\bancoReg|DADO_R_REG1[0]~0_combout  $ (\ula|Mux_B|Q[0]~0_combout  $ (\ucUla|Q [2])))) # (!\ucUla|Q[1]~0_combout  & (\bancoReg|DADO_R_REG1[0]~0_combout  & (\ula|Mux_B|Q[0]~0_combout )))

	.dataa(\bancoReg|DADO_R_REG1[0]~0_combout ),
	.datab(\ula|Mux_B|Q[0]~0_combout ),
	.datac(\ucUla|Q [2]),
	.datad(\ucUla|Q[1]~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux31~0 .lut_mask = 16'h9688;
defparam \ula|Mux_4|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux31~1 (
// Equation(s):
// \ula|Mux_4|Mux31~1_combout  = (\ula|ULA|INTER [31] & !\ula|ULA|COUT [30])

	.dataa(\ula|ULA|INTER [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ula|ULA|COUT [30]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux31~1 .lut_mask = 16'h00AA;
defparam \ula|Mux_4|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux31~2 (
// Equation(s):
// \ula|Mux_4|Mux31~2_combout  = (\ucUla|Q [0] & ((\ula|Mux_4|Mux31~1_combout  $ (\ula|ULA|INTER2 [31])))) # (!\ucUla|Q [0] & (\ula|Mux_4|Mux31~0_combout ))

	.dataa(\ula|Mux_4|Mux31~0_combout ),
	.datab(\ucUla|Q [0]),
	.datac(\ula|Mux_4|Mux31~1_combout ),
	.datad(\ula|ULA|INTER2 [31]),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux31~2 .lut_mask = 16'h2EE2;
defparam \ula|Mux_4|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux29~3 (
// Equation(s):
// \ula|Mux_4|Mux29~3_combout  = (\ula|Mux_4|Mux29~2_combout  & (((\memoriaDeInst|Q [2]) # (!\memoriaDeInst|Q [3])) # (!\ULA_OP[1]~input_o )))

	.dataa(\ULA_OP[1]~input_o ),
	.datab(\memoriaDeInst|Q [3]),
	.datac(\memoriaDeInst|Q [2]),
	.datad(\ula|Mux_4|Mux29~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux29~3 .lut_mask = 16'hF700;
defparam \ula|Mux_4|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|Mux_4|Mux9~3 (
// Equation(s):
// \ula|Mux_4|Mux9~3_combout  = (\ula|Mux_4|Mux9~2_combout  & (((\memoriaDeInst|Q [2]) # (!\memoriaDeInst|Q [3])) # (!\ULA_OP[1]~input_o )))

	.dataa(\ULA_OP[1]~input_o ),
	.datab(\memoriaDeInst|Q [3]),
	.datac(\memoriaDeInst|Q [2]),
	.datad(\ula|Mux_4|Mux9~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux_4|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux_4|Mux9~3 .lut_mask = 16'hF700;
defparam \ula|Mux_4|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDeInst|content~9 (
// Equation(s):
// \memoriaDeInst|content~9_combout  = (\PC|DOUT [4]) # ((\PC|DOUT [5]) # ((\PC|DOUT [2] & !\PC|DOUT [3])))

	.dataa(\PC|DOUT [2]),
	.datab(\PC|DOUT [3]),
	.datac(\PC|DOUT [4]),
	.datad(\PC|DOUT [5]),
	.cin(gnd),
	.combout(\memoriaDeInst|content~9_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDeInst|content~9 .lut_mask = 16'hFFF2;
defparam \memoriaDeInst|content~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDeInst|content~10 (
// Equation(s):
// \memoriaDeInst|content~10_combout  = (\PC|DOUT [7]) # ((\memoriaDeInst|content~9_combout ) # (!\memoriaDeInst|content~0_combout ))

	.dataa(\PC|DOUT [7]),
	.datab(\memoriaDeInst|content~9_combout ),
	.datac(gnd),
	.datad(\memoriaDeInst|content~0_combout ),
	.cin(gnd),
	.combout(\memoriaDeInst|content~10_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDeInst|content~10 .lut_mask = 16'hEEFF;
defparam \memoriaDeInst|content~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memoriaDeInst|Q[27] (
	.clk(\CLK~input_o ),
	.d(\memoriaDeInst|content~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDeInst|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDeInst|Q[27] .is_wysiwyg = "true";
defparam \memoriaDeInst|Q[27] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \HAB_LEITURA_MEM~input (
	.i(HAB_LEITURA_MEM),
	.ibar(gnd),
	.o(\HAB_LEITURA_MEM~input_o ));
// synopsys translate_off
defparam \HAB_LEITURA_MEM~input .bus_hold = "false";
defparam \HAB_LEITURA_MEM~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \HAB_ESCRITA_MEM~input (
	.i(HAB_ESCRITA_MEM),
	.ibar(gnd),
	.o(\HAB_ESCRITA_MEM~input_o ));
// synopsys translate_off
defparam \HAB_ESCRITA_MEM~input .bus_hold = "false";
defparam \HAB_ESCRITA_MEM~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
