// Seed: 2503658744
module module_0 (
    output supply0 id_0,
    output wand id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wand id_6,
    input wire id_7,
    input tri0 id_8,
    input tri1 id_9,
    input wire id_10,
    input supply1 id_11
);
endmodule
module module_1 (
    input logic id_0,
    input tri1 id_1,
    output tri1 id_2,
    output logic id_3,
    input wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wand id_7,
    input tri0 id_8,
    input wand id_9,
    input wand id_10,
    input wire id_11
);
  always @(posedge id_7 or posedge 1) begin
    id_3 <= id_0;
  end
  module_0(
      id_2, id_2, id_8, id_5, id_6, id_5, id_5, id_7, id_11, id_8, id_9, id_1
  );
  assign id_2 = 1;
endmodule
