xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
gtwizard_4_channel_tx_startup_fsm.v,verilog,xil_defaultlib,../../../../kc705_mig.srcs/sources_1/ip/gtwizard_4_channel/gtwizard_4_channel/example_design/gtwizard_4_channel_tx_startup_fsm.v,
gtwizard_4_channel_rx_startup_fsm.v,verilog,xil_defaultlib,../../../../kc705_mig.srcs/sources_1/ip/gtwizard_4_channel/gtwizard_4_channel/example_design/gtwizard_4_channel_rx_startup_fsm.v,
gtwizard_4_channel_init.v,verilog,xil_defaultlib,../../../../kc705_mig.srcs/sources_1/ip/gtwizard_4_channel/gtwizard_4_channel_init.v,
gtwizard_4_channel_cpll_railing.v,verilog,xil_defaultlib,../../../../kc705_mig.srcs/sources_1/ip/gtwizard_4_channel/gtwizard_4_channel_cpll_railing.v,
gtwizard_4_channel_gt.v,verilog,xil_defaultlib,../../../../kc705_mig.srcs/sources_1/ip/gtwizard_4_channel/gtwizard_4_channel_gt.v,
gtwizard_4_channel_multi_gt.v,verilog,xil_defaultlib,../../../../kc705_mig.srcs/sources_1/ip/gtwizard_4_channel/gtwizard_4_channel_multi_gt.v,
gtwizard_4_channel_sync_block.v,verilog,xil_defaultlib,../../../../kc705_mig.srcs/sources_1/ip/gtwizard_4_channel/gtwizard_4_channel/example_design/gtwizard_4_channel_sync_block.v,
gtwizard_4_channel.v,verilog,xil_defaultlib,../../../../kc705_mig.srcs/sources_1/ip/gtwizard_4_channel/gtwizard_4_channel.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
