TimeQuest Timing Analyzer report for fifi_ip
Fri May 05 16:31:29 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'r_clk[0]'
 13. Slow 1200mV 85C Model Setup: 'w_clk[0]'
 14. Slow 1200mV 85C Model Hold: 'r_clk[0]'
 15. Slow 1200mV 85C Model Hold: 'w_clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'r_clk[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'w_clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. MTBF Summary
 23. Synchronizer Summary
 24. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 25. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 26. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 27. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 28. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 29. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 30. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 31. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 32. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 42. Slow 1200mV 0C Model Fmax Summary
 43. Slow 1200mV 0C Model Setup Summary
 44. Slow 1200mV 0C Model Hold Summary
 45. Slow 1200mV 0C Model Recovery Summary
 46. Slow 1200mV 0C Model Removal Summary
 47. Slow 1200mV 0C Model Minimum Pulse Width Summary
 48. Slow 1200mV 0C Model Setup: 'r_clk[0]'
 49. Slow 1200mV 0C Model Setup: 'w_clk[0]'
 50. Slow 1200mV 0C Model Hold: 'w_clk[0]'
 51. Slow 1200mV 0C Model Hold: 'r_clk[0]'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'r_clk[0]'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'w_clk[0]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. MTBF Summary
 59. Synchronizer Summary
 60. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 61. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 62. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 65. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 66. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 67. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 68. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 69. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 70. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 71. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 72. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 73. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 74. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 75. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 76. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 78. Fast 1200mV 0C Model Setup Summary
 79. Fast 1200mV 0C Model Hold Summary
 80. Fast 1200mV 0C Model Recovery Summary
 81. Fast 1200mV 0C Model Removal Summary
 82. Fast 1200mV 0C Model Minimum Pulse Width Summary
 83. Fast 1200mV 0C Model Setup: 'r_clk[0]'
 84. Fast 1200mV 0C Model Setup: 'w_clk[0]'
 85. Fast 1200mV 0C Model Hold: 'w_clk[0]'
 86. Fast 1200mV 0C Model Hold: 'r_clk[0]'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'w_clk[0]'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'r_clk[0]'
 89. Setup Times
 90. Hold Times
 91. Clock to Output Times
 92. Minimum Clock to Output Times
 93. MTBF Summary
 94. Synchronizer Summary
 95. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 96. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 97. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 98. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 99. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
100. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
101. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
102. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
103. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
104. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
105. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
106. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
107. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
108. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
109. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
110. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
111. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
112. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
113. Multicorner Timing Analysis Summary
114. Setup Times
115. Hold Times
116. Clock to Output Times
117. Minimum Clock to Output Times
118. Board Trace Model Assignments
119. Input Transition Times
120. Signal Integrity Metrics (Slow 1200mv 0c Model)
121. Signal Integrity Metrics (Slow 1200mv 85c Model)
122. Signal Integrity Metrics (Fast 1200mv 0c Model)
123. Setup Transfers
124. Hold Transfers
125. Report TCCS
126. Report RSKM
127. Unconstrained Paths
128. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; fifi_ip                                             ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE22F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; r_clk[0]   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { r_clk[0] } ;
; w_clk[0]   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { w_clk[0] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 223.11 MHz ; 223.11 MHz      ; r_clk[0]   ;      ;
; 236.63 MHz ; 236.63 MHz      ; w_clk[0]   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; r_clk[0] ; -3.482 ; -103.112        ;
; w_clk[0] ; -3.226 ; -80.026         ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; r_clk[0] ; 0.454 ; 0.000           ;
; w_clk[0] ; 0.454 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; r_clk[0] ; -3.201 ; -91.289                       ;
; w_clk[0] ; -3.201 ; -85.466                       ;
+----------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'r_clk[0]'                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.482 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.642      ;
; -3.482 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.642      ;
; -3.482 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.642      ;
; -3.482 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.642      ;
; -3.482 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.642      ;
; -3.482 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.642      ;
; -3.482 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.642      ;
; -3.482 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.642      ;
; -3.418 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.238      ; 4.572      ;
; -3.418 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.238      ; 4.572      ;
; -3.418 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.238      ; 4.572      ;
; -3.418 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.238      ; 4.572      ;
; -3.418 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.238      ; 4.572      ;
; -3.418 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.238      ; 4.572      ;
; -3.418 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.238      ; 4.572      ;
; -3.418 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.238      ; 4.572      ;
; -3.394 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.554      ;
; -3.394 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.554      ;
; -3.394 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.554      ;
; -3.394 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.554      ;
; -3.394 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.554      ;
; -3.394 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.554      ;
; -3.394 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.554      ;
; -3.394 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.554      ;
; -3.338 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5      ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.080     ; 4.259      ;
; -3.331 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.074     ; 4.258      ;
; -3.331 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.074     ; 4.258      ;
; -3.296 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.222      ;
; -3.296 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.222      ;
; -3.296 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6         ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.222      ;
; -3.296 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.222      ;
; -3.296 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0      ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.222      ;
; -3.296 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.222      ;
; -3.296 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.222      ;
; -3.296 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.222      ;
; -3.296 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.222      ;
; -3.296 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.222      ;
; -3.296 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.222      ;
; -3.274 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5      ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.086     ; 4.189      ;
; -3.267 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.080     ; 4.188      ;
; -3.267 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.080     ; 4.188      ;
; -3.250 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5      ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.080     ; 4.171      ;
; -3.243 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.074     ; 4.170      ;
; -3.243 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.074     ; 4.170      ;
; -3.232 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.081     ; 4.152      ;
; -3.232 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.081     ; 4.152      ;
; -3.232 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6         ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.081     ; 4.152      ;
; -3.232 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.081     ; 4.152      ;
; -3.232 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0      ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.081     ; 4.152      ;
; -3.232 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.081     ; 4.152      ;
; -3.232 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.081     ; 4.152      ;
; -3.232 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.081     ; 4.152      ;
; -3.232 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.081     ; 4.152      ;
; -3.232 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.081     ; 4.152      ;
; -3.232 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.081     ; 4.152      ;
; -3.213 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.239      ; 4.368      ;
; -3.213 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.239      ; 4.368      ;
; -3.213 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.239      ; 4.368      ;
; -3.213 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.239      ; 4.368      ;
; -3.213 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.239      ; 4.368      ;
; -3.213 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.239      ; 4.368      ;
; -3.213 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.239      ; 4.368      ;
; -3.213 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.239      ; 4.368      ;
; -3.208 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.134      ;
; -3.208 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.134      ;
; -3.208 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6         ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.134      ;
; -3.208 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.134      ;
; -3.208 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0      ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.134      ;
; -3.208 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.134      ;
; -3.208 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.134      ;
; -3.208 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.134      ;
; -3.208 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.134      ;
; -3.208 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.134      ;
; -3.208 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.075     ; 4.134      ;
; -3.137 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.243      ; 4.296      ;
; -3.137 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.243      ; 4.296      ;
; -3.137 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.243      ; 4.296      ;
; -3.137 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.243      ; 4.296      ;
; -3.137 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.243      ; 4.296      ;
; -3.137 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.243      ; 4.296      ;
; -3.137 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.243      ; 4.296      ;
; -3.137 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.243      ; 4.296      ;
; -3.090 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.250      ;
; -3.090 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.250      ;
; -3.090 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.250      ;
; -3.090 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.250      ;
; -3.090 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.250      ;
; -3.090 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.250      ;
; -3.090 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.250      ;
; -3.090 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.244      ; 4.250      ;
; -3.069 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5      ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.085     ; 3.985      ;
; -3.062 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.079     ; 3.984      ;
; -3.062 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.079     ; 3.984      ;
; -3.044 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.238      ; 4.198      ;
; -3.044 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.238      ; 4.198      ;
; -3.044 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.238      ; 4.198      ;
; -3.044 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.238      ; 4.198      ;
; -3.044 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.238      ; 4.198      ;
; -3.044 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.238      ; 4.198      ;
; -3.044 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.238      ; 4.198      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'w_clk[0]'                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.226 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.080     ; 4.147      ;
; -3.205 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.076     ; 4.130      ;
; -3.131 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 4.051      ;
; -3.110 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.077     ; 4.034      ;
; -3.100 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 4.020      ;
; -3.083 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 4.003      ;
; -3.079 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.077     ; 4.003      ;
; -3.062 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.077     ; 3.986      ;
; -3.056 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.319      ; 4.423      ;
; -3.056 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.319      ; 4.423      ;
; -3.055 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.326      ; 4.429      ;
; -3.030 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.950      ;
; -2.961 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.318      ; 4.327      ;
; -2.961 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.318      ; 4.327      ;
; -2.960 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.325      ; 4.333      ;
; -2.949 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.080     ; 3.870      ;
; -2.949 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.080     ; 3.870      ;
; -2.949 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.080     ; 3.870      ;
; -2.935 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.082     ; 3.854      ;
; -2.930 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.318      ; 4.296      ;
; -2.930 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.318      ; 4.296      ;
; -2.929 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.325      ; 4.302      ;
; -2.913 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.318      ; 4.279      ;
; -2.913 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.318      ; 4.279      ;
; -2.912 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.325      ; 4.285      ;
; -2.911 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.831      ;
; -2.904 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.082     ; 3.823      ;
; -2.896 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.079     ; 3.818      ;
; -2.890 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.077     ; 3.814      ;
; -2.887 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.082     ; 3.806      ;
; -2.884 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.804      ;
; -2.875 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.075     ; 3.801      ;
; -2.863 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.077     ; 3.787      ;
; -2.854 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.774      ;
; -2.854 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.774      ;
; -2.854 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.774      ;
; -2.823 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.743      ;
; -2.823 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.743      ;
; -2.823 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.743      ;
; -2.816 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.080     ; 3.737      ;
; -2.816 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.080     ; 3.737      ;
; -2.814 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.080     ; 3.735      ;
; -2.813 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.080     ; 3.734      ;
; -2.811 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.080     ; 3.732      ;
; -2.806 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.726      ;
; -2.806 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.726      ;
; -2.806 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.726      ;
; -2.762 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.682      ;
; -2.761 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.681      ;
; -2.761 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.681      ;
; -2.759 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.679      ;
; -2.741 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.077     ; 3.665      ;
; -2.741 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.318      ; 4.107      ;
; -2.741 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.318      ; 4.107      ;
; -2.740 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.077     ; 3.664      ;
; -2.740 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.325      ; 4.113      ;
; -2.740 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.077     ; 3.664      ;
; -2.738 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.077     ; 3.662      ;
; -2.726 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.320      ; 4.094      ;
; -2.726 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.320      ; 4.094      ;
; -2.725 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.327      ; 4.100      ;
; -2.721 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.641      ;
; -2.721 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.641      ;
; -2.719 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.639      ;
; -2.718 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.638      ;
; -2.716 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.636      ;
; -2.715 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.082     ; 3.634      ;
; -2.714 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.318      ; 4.080      ;
; -2.714 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.318      ; 4.080      ;
; -2.713 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.325      ; 4.086      ;
; -2.711 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.080     ; 3.632      ;
; -2.700 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.080     ; 3.621      ;
; -2.690 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.076     ; 3.615      ;
; -2.690 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.610      ;
; -2.690 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.610      ;
; -2.688 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.608      ;
; -2.688 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.082     ; 3.607      ;
; -2.687 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.607      ;
; -2.685 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.605      ;
; -2.673 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.593      ;
; -2.673 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.593      ;
; -2.671 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.591      ;
; -2.670 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.590      ;
; -2.668 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.588      ;
; -2.668 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.588      ;
; -2.665 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.585      ;
; -2.647 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.077     ; 3.571      ;
; -2.644 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.077     ; 3.568      ;
; -2.634 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.554      ;
; -2.634 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.554      ;
; -2.634 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.081     ; 3.554      ;
; -2.619 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.079     ; 3.541      ;
; -2.619 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.079     ; 3.541      ;
; -2.619 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.079     ; 3.541      ;
; -2.619 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.079     ; 3.541      ;
; -2.619 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.079     ; 3.541      ;
; -2.619 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.079     ; 3.541      ;
; -2.619 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.079     ; 3.541      ;
; -2.619 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.079     ; 3.541      ;
; -2.619 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.079     ; 3.541      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'r_clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 0.746      ;
; 0.484 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2]                 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 0.776      ;
; 0.501 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 0.795      ;
; 0.579 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.406      ; 1.239      ;
; 0.589 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.406      ; 1.249      ;
; 0.591 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.406      ; 1.251      ;
; 0.629 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 0.921      ;
; 0.668 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 0.960      ;
; 0.669 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 0.961      ;
; 0.724 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.079      ; 1.015      ;
; 0.745 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1]                 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.037      ;
; 0.773 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.085      ; 1.070      ;
; 0.781 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.073      ;
; 0.785 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.077      ;
; 0.804 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.096      ;
; 0.805 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.085      ; 1.102      ;
; 0.805 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.097      ;
; 0.808 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.100      ;
; 0.813 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.406      ; 1.473      ;
; 0.815 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.107      ;
; 0.817 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.109      ;
; 0.825 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.117      ;
; 0.868 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.406      ; 1.528      ;
; 0.892 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.079      ; 1.183      ;
; 0.983 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.275      ;
; 1.028 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.085      ; 1.325      ;
; 1.055 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 1.342      ;
; 1.063 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.355      ;
; 1.065 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.357      ;
; 1.066 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.086      ; 1.364      ;
; 1.067 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.359      ;
; 1.069 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.361      ;
; 1.099 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.391      ;
; 1.102 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.394      ;
; 1.105 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.397      ;
; 1.105 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 1.392      ;
; 1.108 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.406      ; 1.768      ;
; 1.111 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.406      ; 1.771      ;
; 1.149 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.086      ; 1.447      ;
; 1.163 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.401      ; 1.818      ;
; 1.177 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.083      ; 1.472      ;
; 1.183 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.085      ; 1.480      ;
; 1.197 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.083      ; 1.492      ;
; 1.201 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.401      ; 1.856      ;
; 1.202 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.494      ;
; 1.212 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.084      ; 1.508      ;
; 1.217 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.509      ;
; 1.241 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.085      ; 1.538      ;
; 1.242 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.534      ;
; 1.245 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.537      ;
; 1.248 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.540      ;
; 1.263 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.085      ; 1.560      ;
; 1.309 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.085      ; 1.606      ;
; 1.322 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 1.609      ;
; 1.435 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 1.722      ;
; 1.447 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.739      ;
; 1.448 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 1.735      ;
; 1.449 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.084      ; 1.745      ;
; 1.450 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 1.737      ;
; 1.482 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 1.769      ;
; 1.499 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 1.786      ;
; 1.502 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 1.789      ;
; 1.503 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 1.790      ;
; 1.504 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 1.796      ;
; 1.505 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 1.792      ;
; 1.505 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 1.792      ;
; 1.521 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.406      ; 2.181      ;
; 1.522 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.085      ; 1.819      ;
; 1.715 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 2.007      ;
; 1.718 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 2.010      ;
; 1.719 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.085      ; 2.016      ;
; 1.721 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.080      ; 2.013      ;
; 1.754 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 2.041      ;
; 1.758 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.085      ; 2.055      ;
; 1.761 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 2.048      ;
; 1.778 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 2.065      ;
; 1.780 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 2.067      ;
; 1.816 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]                             ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.396      ; 2.423      ;
; 1.816 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]                             ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.396      ; 2.423      ;
; 1.816 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]                             ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.396      ; 2.423      ;
; 1.816 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]                             ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.396      ; 2.423      ;
; 1.816 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]                             ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.396      ; 2.423      ;
; 1.816 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]                             ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.396      ; 2.423      ;
; 1.816 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]                             ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.396      ; 2.423      ;
; 1.816 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]                             ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.396      ; 2.423      ;
; 1.818 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.085      ; 2.115      ;
; 1.824 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.085      ; 2.121      ;
; 1.844 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 2.131      ;
; 1.847 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 2.134      ;
; 1.848 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 2.135      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'w_clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 0.746      ;
; 0.503 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 0.795      ;
; 0.512 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 0.804      ;
; 0.519 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.476      ; 1.249      ;
; 0.627 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 0.919      ;
; 0.667 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 0.959      ;
; 0.713 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.476      ; 1.443      ;
; 0.727 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.476      ; 1.457      ;
; 0.732 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.081      ; 1.025      ;
; 0.748 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.081      ; 1.041      ;
; 0.781 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.073      ;
; 0.791 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.476      ; 1.521      ;
; 0.797 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.089      ;
; 0.799 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.091      ;
; 0.803 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.095      ;
; 0.804 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.096      ;
; 0.891 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.081      ; 1.184      ;
; 0.914 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.081      ; 1.207      ;
; 0.948 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.081      ; 1.241      ;
; 0.948 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.079      ; 1.239      ;
; 0.951 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[1]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.078      ; 1.241      ;
; 0.968 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.082      ; 1.262      ;
; 0.970 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.476      ; 1.700      ;
; 0.975 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.081      ; 1.268      ;
; 0.976 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.268      ;
; 0.978 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.081      ; 1.271      ;
; 0.978 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.270      ;
; 0.980 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.272      ;
; 1.001 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.293      ;
; 1.006 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[2]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.291      ;
; 1.013 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.076      ; 1.301      ;
; 1.031 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.476      ; 1.761      ;
; 1.035 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.082      ; 1.329      ;
; 1.037 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.081      ; 1.330      ;
; 1.037 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.082      ; 1.331      ;
; 1.037 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg         ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.476      ; 1.767      ;
; 1.037 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[6]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.322      ;
; 1.039 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.081      ; 1.332      ;
; 1.040 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.476      ; 1.770      ;
; 1.040 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.081      ; 1.333      ;
; 1.048 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.081      ; 1.341      ;
; 1.048 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.081      ; 1.341      ;
; 1.056 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[4]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.341      ;
; 1.059 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.351      ;
; 1.065 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.357      ;
; 1.066 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.084      ; 1.362      ;
; 1.070 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.362      ;
; 1.072 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.364      ;
; 1.072 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.364      ;
; 1.096 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.079      ; 1.387      ;
; 1.173 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.081      ; 1.466      ;
; 1.187 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.081      ; 1.480      ;
; 1.191 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[7]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.476      ;
; 1.194 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.082      ; 1.488      ;
; 1.199 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.491      ;
; 1.201 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.493      ;
; 1.202 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.494      ;
; 1.204 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.496      ;
; 1.206 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.082      ; 1.500      ;
; 1.210 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.081      ; 1.503      ;
; 1.226 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.082      ; 1.520      ;
; 1.249 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[8]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.534      ;
; 1.256 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[0]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.541      ;
; 1.263 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.476      ; 1.993      ;
; 1.279 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.082      ; 1.573      ;
; 1.281 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[3]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.074      ; 1.567      ;
; 1.312 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.476      ; 2.042      ;
; 1.381 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.079      ; 1.672      ;
; 1.408 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.079      ; 1.699      ;
; 1.449 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.081      ; 1.742      ;
; 1.455 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.747      ;
; 1.474 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[5]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.078      ; 1.764      ;
; 1.487 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.081      ; 1.780      ;
; 1.489 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.081      ; 1.782      ;
; 1.489 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.081      ; 1.782      ;
; 1.498 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.079      ; 1.789      ;
; 1.501 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.079      ; 1.792      ;
; 1.501 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.079      ; 1.792      ;
; 1.503 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.079      ; 1.794      ;
; 1.503 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.079      ; 1.794      ;
; 1.509 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.801      ;
; 1.509 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.801      ;
; 1.509 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.801      ;
; 1.509 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.801      ;
; 1.509 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.801      ;
; 1.509 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.801      ;
; 1.509 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.801      ;
; 1.509 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.801      ;
; 1.509 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.801      ;
; 1.509 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.801      ;
; 1.527 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0    ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.483      ; 2.264      ;
; 1.534 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.080      ; 1.826      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'r_clk[0]'                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; r_clk[0] ; Rise       ; r_clk[0]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                                  ;
; 0.199  ; 0.434        ; 0.235          ; Low Pulse Width  ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]                             ;
; 0.199  ; 0.434        ; 0.235          ; Low Pulse Width  ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]                             ;
; 0.199  ; 0.434        ; 0.235          ; Low Pulse Width  ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]                             ;
; 0.199  ; 0.434        ; 0.235          ; Low Pulse Width  ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]                             ;
; 0.199  ; 0.434        ; 0.235          ; Low Pulse Width  ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]                             ;
; 0.199  ; 0.434        ; 0.235          ; Low Pulse Width  ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]                             ;
; 0.199  ; 0.434        ; 0.235          ; Low Pulse Width  ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]                             ;
; 0.199  ; 0.434        ; 0.235          ; Low Pulse Width  ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]                             ;
; 0.200  ; 0.435        ; 0.235          ; Low Pulse Width  ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1]                 ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2]                 ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                                  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                                  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                                  ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'w_clk[0]'                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg         ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; w_clk[0] ; Rise       ; w_clk[0]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ;
; 0.182  ; 0.417        ; 0.235          ; Low Pulse Width  ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.182  ; 0.417        ; 0.235          ; Low Pulse Width  ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.184  ; 0.419        ; 0.235          ; Low Pulse Width  ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[1]                                          ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[3]                                          ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[5]                                          ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[0]                                          ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[2]                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_en       ; r_clk[0]   ; 3.970  ; 4.130  ; Rise       ; r_clk[0]        ;
; w_data[*]  ; w_clk[0]   ; 1.935  ; 2.170  ; Rise       ; w_clk[0]        ;
;  w_data[0] ; w_clk[0]   ; 1.329  ; 1.637  ; Rise       ; w_clk[0]        ;
;  w_data[1] ; w_clk[0]   ; 1.580  ; 1.835  ; Rise       ; w_clk[0]        ;
;  w_data[2] ; w_clk[0]   ; 1.770  ; 2.095  ; Rise       ; w_clk[0]        ;
;  w_data[3] ; w_clk[0]   ; 1.935  ; 2.170  ; Rise       ; w_clk[0]        ;
;  w_data[4] ; w_clk[0]   ; 1.667  ; 1.940  ; Rise       ; w_clk[0]        ;
;  w_data[5] ; w_clk[0]   ; 1.231  ; 1.522  ; Rise       ; w_clk[0]        ;
;  w_data[6] ; w_clk[0]   ; -0.810 ; -0.627 ; Rise       ; w_clk[0]        ;
;  w_data[7] ; w_clk[0]   ; -0.801 ; -0.608 ; Rise       ; w_clk[0]        ;
; w_en       ; w_clk[0]   ; 4.130  ; 4.374  ; Rise       ; w_clk[0]        ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_en       ; r_clk[0]   ; -2.378 ; -2.554 ; Rise       ; r_clk[0]        ;
; w_data[*]  ; w_clk[0]   ; 1.170  ; 0.993  ; Rise       ; w_clk[0]        ;
;  w_data[0] ; w_clk[0]   ; -0.873 ; -1.169 ; Rise       ; w_clk[0]        ;
;  w_data[1] ; w_clk[0]   ; -1.114 ; -1.360 ; Rise       ; w_clk[0]        ;
;  w_data[2] ; w_clk[0]   ; -1.296 ; -1.609 ; Rise       ; w_clk[0]        ;
;  w_data[3] ; w_clk[0]   ; -1.455 ; -1.681 ; Rise       ; w_clk[0]        ;
;  w_data[4] ; w_clk[0]   ; -1.198 ; -1.461 ; Rise       ; w_clk[0]        ;
;  w_data[5] ; w_clk[0]   ; -0.779 ; -1.060 ; Rise       ; w_clk[0]        ;
;  w_data[6] ; w_clk[0]   ; 1.170  ; 0.993  ; Rise       ; w_clk[0]        ;
;  w_data[7] ; w_clk[0]   ; 1.161  ; 0.974  ; Rise       ; w_clk[0]        ;
; w_en       ; w_clk[0]   ; -2.662 ; -2.823 ; Rise       ; w_clk[0]        ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_data[*]  ; r_clk[0]   ; 9.359  ; 9.097  ; Rise       ; r_clk[0]        ;
;  r_data[0] ; r_clk[0]   ; 8.608  ; 8.328  ; Rise       ; r_clk[0]        ;
;  r_data[1] ; r_clk[0]   ; 8.506  ; 8.289  ; Rise       ; r_clk[0]        ;
;  r_data[2] ; r_clk[0]   ; 8.991  ; 8.777  ; Rise       ; r_clk[0]        ;
;  r_data[3] ; r_clk[0]   ; 8.709  ; 8.438  ; Rise       ; r_clk[0]        ;
;  r_data[4] ; r_clk[0]   ; 8.820  ; 8.587  ; Rise       ; r_clk[0]        ;
;  r_data[5] ; r_clk[0]   ; 9.359  ; 9.097  ; Rise       ; r_clk[0]        ;
;  r_data[6] ; r_clk[0]   ; 8.572  ; 8.365  ; Rise       ; r_clk[0]        ;
;  r_data[7] ; r_clk[0]   ; 8.564  ; 8.357  ; Rise       ; r_clk[0]        ;
; r_empty    ; r_clk[0]   ; 10.420 ; 10.730 ; Rise       ; r_clk[0]        ;
; w_full     ; w_clk[0]   ; 11.037 ; 11.303 ; Rise       ; w_clk[0]        ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; r_data[*]  ; r_clk[0]   ; 8.221 ; 8.010 ; Rise       ; r_clk[0]        ;
;  r_data[0] ; r_clk[0]   ; 8.314 ; 8.043 ; Rise       ; r_clk[0]        ;
;  r_data[1] ; r_clk[0]   ; 8.221 ; 8.010 ; Rise       ; r_clk[0]        ;
;  r_data[2] ; r_clk[0]   ; 8.687 ; 8.479 ; Rise       ; r_clk[0]        ;
;  r_data[3] ; r_clk[0]   ; 8.414 ; 8.153 ; Rise       ; r_clk[0]        ;
;  r_data[4] ; r_clk[0]   ; 8.523 ; 8.297 ; Rise       ; r_clk[0]        ;
;  r_data[5] ; r_clk[0]   ; 9.040 ; 8.787 ; Rise       ; r_clk[0]        ;
;  r_data[6] ; r_clk[0]   ; 8.285 ; 8.084 ; Rise       ; r_clk[0]        ;
;  r_data[7] ; r_clk[0]   ; 8.277 ; 8.076 ; Rise       ; r_clk[0]        ;
; r_empty    ; r_clk[0]   ; 8.247 ; 8.516 ; Rise       ; r_clk[0]        ;
; w_full     ; w_clk[0]   ; 8.225 ; 8.443 ; Rise       ; w_clk[0]        ;
+------------+------------+-------+-------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                      ; Synchronization Node                                                                                                                      ; Typical MTBF (Years) ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[8] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[5] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[3] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[7] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[1] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.831         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.349       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -3.482       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.600         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.374       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -3.226       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.573         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.959       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.614       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.556         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.162       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -3.394       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.537         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.437       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -3.100       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.440         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.642       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.798       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.419         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.618       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.801       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.331         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.663       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.668       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.312         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.647       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.665       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.206         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.726       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -2.480       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.118         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; -0.654       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.464       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.097         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; 0.040        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -3.137       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.053         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.342       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.711       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -2.966         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; 0.040        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -3.006       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -2.963         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.632       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -2.331       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -2.858         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; 0.038        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.896       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -2.421         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.041        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -2.462       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -2.331         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.039        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -2.370       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 239.12 MHz ; 238.04 MHz      ; r_clk[0]   ; limit due to minimum period restriction (tmin) ;
; 250.56 MHz ; 238.04 MHz      ; w_clk[0]   ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; r_clk[0] ; -3.182 ; -93.986        ;
; w_clk[0] ; -2.991 ; -73.027        ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; w_clk[0] ; 0.402 ; 0.000          ;
; r_clk[0] ; 0.403 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; r_clk[0] ; -3.201 ; -91.289                      ;
; w_clk[0] ; -3.201 ; -85.466                      ;
+----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'r_clk[0]'                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.182 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 4.322      ;
; -3.182 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 4.322      ;
; -3.182 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 4.322      ;
; -3.182 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 4.322      ;
; -3.182 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 4.322      ;
; -3.182 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 4.322      ;
; -3.182 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 4.322      ;
; -3.182 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 4.322      ;
; -3.134 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 4.274      ;
; -3.134 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 4.274      ;
; -3.134 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 4.274      ;
; -3.134 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 4.274      ;
; -3.134 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 4.274      ;
; -3.134 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 4.274      ;
; -3.134 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 4.274      ;
; -3.134 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 4.274      ;
; -3.126 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.210      ; 4.260      ;
; -3.126 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.210      ; 4.260      ;
; -3.126 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.210      ; 4.260      ;
; -3.126 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.210      ; 4.260      ;
; -3.126 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.210      ; 4.260      ;
; -3.126 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.210      ; 4.260      ;
; -3.126 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.210      ; 4.260      ;
; -3.126 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.210      ; 4.260      ;
; -3.055 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.991      ;
; -3.055 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.991      ;
; -3.054 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5      ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.071     ; 3.985      ;
; -3.019 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.955      ;
; -3.019 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.955      ;
; -3.019 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6         ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.955      ;
; -3.019 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.955      ;
; -3.019 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0      ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.955      ;
; -3.019 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.955      ;
; -3.019 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.955      ;
; -3.019 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.955      ;
; -3.019 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.955      ;
; -3.019 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.955      ;
; -3.019 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.955      ;
; -3.007 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.943      ;
; -3.007 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.943      ;
; -3.006 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5      ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.071     ; 3.937      ;
; -2.999 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.072     ; 3.929      ;
; -2.999 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.072     ; 3.929      ;
; -2.998 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5      ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.077     ; 3.923      ;
; -2.971 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.907      ;
; -2.971 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.907      ;
; -2.971 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6         ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.907      ;
; -2.971 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.907      ;
; -2.971 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0      ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.907      ;
; -2.971 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.907      ;
; -2.971 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.907      ;
; -2.971 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.907      ;
; -2.971 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.907      ;
; -2.971 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.907      ;
; -2.971 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.066     ; 3.907      ;
; -2.963 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.072     ; 3.893      ;
; -2.963 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.072     ; 3.893      ;
; -2.963 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6         ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.072     ; 3.893      ;
; -2.963 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.072     ; 3.893      ;
; -2.963 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0      ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.072     ; 3.893      ;
; -2.963 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.072     ; 3.893      ;
; -2.963 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.072     ; 3.893      ;
; -2.963 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.072     ; 3.893      ;
; -2.963 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.072     ; 3.893      ;
; -2.963 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.072     ; 3.893      ;
; -2.963 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.072     ; 3.893      ;
; -2.923 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.211      ; 4.058      ;
; -2.923 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.211      ; 4.058      ;
; -2.923 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.211      ; 4.058      ;
; -2.923 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.211      ; 4.058      ;
; -2.923 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.211      ; 4.058      ;
; -2.923 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.211      ; 4.058      ;
; -2.923 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.211      ; 4.058      ;
; -2.923 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.211      ; 4.058      ;
; -2.917 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.215      ; 4.056      ;
; -2.917 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.215      ; 4.056      ;
; -2.917 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.215      ; 4.056      ;
; -2.917 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.215      ; 4.056      ;
; -2.917 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.215      ; 4.056      ;
; -2.917 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.215      ; 4.056      ;
; -2.917 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.215      ; 4.056      ;
; -2.917 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.215      ; 4.056      ;
; -2.825 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 3.965      ;
; -2.825 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 3.965      ;
; -2.825 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 3.965      ;
; -2.825 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 3.965      ;
; -2.825 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 3.965      ;
; -2.825 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 3.965      ;
; -2.825 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 3.965      ;
; -2.825 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.216      ; 3.965      ;
; -2.811 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.210      ; 3.945      ;
; -2.811 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.210      ; 3.945      ;
; -2.811 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.210      ; 3.945      ;
; -2.811 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.210      ; 3.945      ;
; -2.811 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.210      ; 3.945      ;
; -2.811 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.210      ; 3.945      ;
; -2.811 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.210      ; 3.945      ;
; -2.811 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.210      ; 3.945      ;
; -2.802 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.215      ; 3.941      ;
; -2.802 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.215      ; 3.941      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'w_clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.991 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.072     ; 3.921      ;
; -2.974 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.068     ; 3.908      ;
; -2.850 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.779      ;
; -2.833 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.069     ; 3.766      ;
; -2.826 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.755      ;
; -2.824 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.753      ;
; -2.812 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.287      ; 4.138      ;
; -2.811 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.282      ; 4.132      ;
; -2.811 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.282      ; 4.132      ;
; -2.809 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.738      ;
; -2.807 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.069     ; 3.740      ;
; -2.792 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.069     ; 3.725      ;
; -2.721 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.072     ; 3.651      ;
; -2.721 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.072     ; 3.651      ;
; -2.721 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.072     ; 3.651      ;
; -2.707 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.071     ; 3.638      ;
; -2.690 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.067     ; 3.625      ;
; -2.685 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.074     ; 3.613      ;
; -2.671 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.286      ; 3.996      ;
; -2.670 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.281      ; 3.990      ;
; -2.670 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.281      ; 3.990      ;
; -2.659 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.074     ; 3.587      ;
; -2.646 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.575      ;
; -2.645 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.286      ; 3.970      ;
; -2.644 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.074     ; 3.572      ;
; -2.644 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.281      ; 3.964      ;
; -2.644 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.281      ; 3.964      ;
; -2.630 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.286      ; 3.955      ;
; -2.629 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.069     ; 3.562      ;
; -2.629 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.281      ; 3.949      ;
; -2.629 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.281      ; 3.949      ;
; -2.620 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.549      ;
; -2.604 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.072     ; 3.534      ;
; -2.604 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.072     ; 3.534      ;
; -2.603 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.069     ; 3.536      ;
; -2.601 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.072     ; 3.531      ;
; -2.600 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.072     ; 3.530      ;
; -2.598 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.072     ; 3.528      ;
; -2.580 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.509      ;
; -2.580 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.509      ;
; -2.580 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.509      ;
; -2.554 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.483      ;
; -2.554 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.483      ;
; -2.554 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.483      ;
; -2.542 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.072     ; 3.472      ;
; -2.539 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.468      ;
; -2.539 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.468      ;
; -2.539 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.468      ;
; -2.528 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.288      ; 3.855      ;
; -2.527 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.283      ; 3.849      ;
; -2.527 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.283      ; 3.849      ;
; -2.525 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.454      ;
; -2.524 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.453      ;
; -2.508 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.069     ; 3.441      ;
; -2.508 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.437      ;
; -2.507 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.069     ; 3.440      ;
; -2.505 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.434      ;
; -2.499 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.072     ; 3.429      ;
; -2.491 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.069     ; 3.424      ;
; -2.488 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.069     ; 3.421      ;
; -2.482 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.068     ; 3.416      ;
; -2.481 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.074     ; 3.409      ;
; -2.467 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.286      ; 3.792      ;
; -2.466 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.281      ; 3.786      ;
; -2.466 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.281      ; 3.786      ;
; -2.463 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.392      ;
; -2.463 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.392      ;
; -2.460 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.389      ;
; -2.459 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.388      ;
; -2.457 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.386      ;
; -2.455 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.074     ; 3.383      ;
; -2.441 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.286      ; 3.766      ;
; -2.440 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.281      ; 3.760      ;
; -2.440 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.281      ; 3.760      ;
; -2.437 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.071     ; 3.368      ;
; -2.437 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.071     ; 3.368      ;
; -2.437 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.071     ; 3.368      ;
; -2.437 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.366      ;
; -2.437 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.366      ;
; -2.436 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.365      ;
; -2.435 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.364      ;
; -2.434 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.363      ;
; -2.433 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.362      ;
; -2.431 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.360      ;
; -2.422 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.351      ;
; -2.422 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.351      ;
; -2.419 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.069     ; 3.352      ;
; -2.419 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.348      ;
; -2.418 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.069     ; 3.351      ;
; -2.418 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.347      ;
; -2.416 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.073     ; 3.345      ;
; -2.394 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.071     ; 3.325      ;
; -2.394 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.071     ; 3.325      ;
; -2.394 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.071     ; 3.325      ;
; -2.394 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.071     ; 3.325      ;
; -2.394 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.071     ; 3.325      ;
; -2.394 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.071     ; 3.325      ;
; -2.394 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.071     ; 3.325      ;
; -2.394 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.071     ; 3.325      ;
; -2.394 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.071     ; 3.325      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'w_clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 0.669      ;
; 0.471 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 0.739      ;
; 0.490 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.421      ; 1.141      ;
; 0.580 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 0.847      ;
; 0.616 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 0.883      ;
; 0.650 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 0.918      ;
; 0.657 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.421      ; 1.308      ;
; 0.666 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 0.934      ;
; 0.671 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.421      ; 1.322      ;
; 0.726 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 0.993      ;
; 0.736 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.421      ; 1.387      ;
; 0.745 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.012      ;
; 0.752 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.019      ;
; 0.753 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.020      ;
; 0.753 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.020      ;
; 0.808 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.076      ;
; 0.833 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.101      ;
; 0.842 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[1]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.070      ; 1.107      ;
; 0.857 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.074      ; 1.126      ;
; 0.861 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.071      ; 1.127      ;
; 0.874 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.142      ;
; 0.887 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.421      ; 1.538      ;
; 0.891 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.159      ;
; 0.891 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.158      ;
; 0.891 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.158      ;
; 0.893 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[2]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.065      ; 1.153      ;
; 0.899 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.166      ;
; 0.904 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.172      ;
; 0.906 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.173      ;
; 0.906 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.068      ; 1.169      ;
; 0.914 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.074      ; 1.183      ;
; 0.915 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.074      ; 1.184      ;
; 0.917 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.185      ;
; 0.923 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[6]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.065      ; 1.183      ;
; 0.924 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.192      ;
; 0.930 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.198      ;
; 0.941 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.421      ; 1.592      ;
; 0.942 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.421      ; 1.593      ;
; 0.942 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[4]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.065      ; 1.202      ;
; 0.942 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.209      ;
; 0.945 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.076      ; 1.216      ;
; 0.945 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.213      ;
; 0.947 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg         ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.421      ; 1.598      ;
; 0.957 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.225      ;
; 0.966 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.071      ; 1.232      ;
; 0.978 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.245      ;
; 0.980 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.247      ;
; 0.980 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.247      ;
; 0.993 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.260      ;
; 1.043 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.311      ;
; 1.066 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[7]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.065      ; 1.326      ;
; 1.067 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.335      ;
; 1.079 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.074      ; 1.348      ;
; 1.082 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.350      ;
; 1.089 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.074      ; 1.358      ;
; 1.104 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.074      ; 1.373      ;
; 1.106 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[8]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.065      ; 1.366      ;
; 1.108 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.375      ;
; 1.110 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.377      ;
; 1.114 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.381      ;
; 1.116 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.383      ;
; 1.117 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[0]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.065      ; 1.377      ;
; 1.137 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[3]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.066      ; 1.398      ;
; 1.150 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.421      ; 1.801      ;
; 1.152 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.074      ; 1.421      ;
; 1.191 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.421      ; 1.842      ;
; 1.257 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.071      ; 1.523      ;
; 1.260 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.071      ; 1.526      ;
; 1.316 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.584      ;
; 1.319 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.586      ;
; 1.328 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.071      ; 1.594      ;
; 1.330 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.071      ; 1.596      ;
; 1.330 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.071      ; 1.596      ;
; 1.332 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.071      ; 1.598      ;
; 1.332 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.071      ; 1.598      ;
; 1.333 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[5]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.070      ; 1.598      ;
; 1.362 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.630      ;
; 1.364 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.632      ;
; 1.364 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.073      ; 1.632      ;
; 1.381 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.648      ;
; 1.381 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.648      ;
; 1.381 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.648      ;
; 1.381 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.648      ;
; 1.381 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.648      ;
; 1.381 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.648      ;
; 1.381 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.648      ;
; 1.381 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.648      ;
; 1.381 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.648      ;
; 1.381 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.648      ;
; 1.395 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.072      ; 1.662      ;
; 1.397 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0    ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.427      ; 2.054      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'r_clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 0.669      ;
; 0.449 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2]                 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 0.715      ;
; 0.471 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 0.738      ;
; 0.537 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.357      ; 1.124      ;
; 0.547 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.357      ; 1.134      ;
; 0.550 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.357      ; 1.137      ;
; 0.584 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 0.850      ;
; 0.619 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 0.885      ;
; 0.619 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 0.885      ;
; 0.645 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.070      ; 0.910      ;
; 0.692 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.076      ; 0.963      ;
; 0.695 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1]                 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 0.961      ;
; 0.718 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.076      ; 0.989      ;
; 0.727 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 0.993      ;
; 0.731 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 0.997      ;
; 0.749 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.357      ; 1.336      ;
; 0.752 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.018      ;
; 0.756 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.022      ;
; 0.757 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.023      ;
; 0.760 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.026      ;
; 0.763 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.029      ;
; 0.774 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.040      ;
; 0.799 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.357      ; 1.386      ;
; 0.815 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.070      ; 1.080      ;
; 0.915 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.181      ;
; 0.916 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.076      ; 1.187      ;
; 0.950 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.077      ; 1.222      ;
; 0.957 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.066      ; 1.218      ;
; 0.976 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.242      ;
; 0.978 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.244      ;
; 0.981 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.066      ; 1.242      ;
; 0.992 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.258      ;
; 0.997 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.263      ;
; 1.009 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.275      ;
; 1.013 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.279      ;
; 1.015 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.357      ; 1.602      ;
; 1.015 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.281      ;
; 1.024 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.357      ; 1.611      ;
; 1.027 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.077      ; 1.299      ;
; 1.051 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.352      ; 1.633      ;
; 1.061 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.076      ; 1.332      ;
; 1.066 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.074      ; 1.335      ;
; 1.082 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.074      ; 1.351      ;
; 1.096 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 1.366      ;
; 1.112 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.378      ;
; 1.123 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.352      ; 1.705      ;
; 1.123 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.076      ; 1.394      ;
; 1.126 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.392      ;
; 1.139 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.405      ;
; 1.143 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.409      ;
; 1.144 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.076      ; 1.415      ;
; 1.145 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.411      ;
; 1.166 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.076      ; 1.437      ;
; 1.177 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.066      ; 1.438      ;
; 1.295 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.066      ; 1.556      ;
; 1.307 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.075      ; 1.577      ;
; 1.319 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.066      ; 1.580      ;
; 1.319 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.585      ;
; 1.320 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.066      ; 1.581      ;
; 1.322 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.066      ; 1.583      ;
; 1.333 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.066      ; 1.594      ;
; 1.337 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.066      ; 1.598      ;
; 1.337 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.066      ; 1.598      ;
; 1.339 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.066      ; 1.600      ;
; 1.339 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.066      ; 1.600      ;
; 1.342 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.608      ;
; 1.388 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.076      ; 1.659      ;
; 1.393 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.357      ; 1.980      ;
; 1.555 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.076      ; 1.826      ;
; 1.559 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.825      ;
; 1.563 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.829      ;
; 1.565 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.071      ; 1.831      ;
; 1.573 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.076      ; 1.844      ;
; 1.587 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.066      ; 1.848      ;
; 1.592 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.066      ; 1.853      ;
; 1.600 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.066      ; 1.861      ;
; 1.601 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.066      ; 1.862      ;
; 1.651 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]                             ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.345      ; 2.186      ;
; 1.651 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]                             ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.345      ; 2.186      ;
; 1.651 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]                             ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.345      ; 2.186      ;
; 1.651 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]                             ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.345      ; 2.186      ;
; 1.651 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]                             ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.345      ; 2.186      ;
; 1.651 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]                             ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.345      ; 2.186      ;
; 1.651 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]                             ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.345      ; 2.186      ;
; 1.651 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]                             ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.345      ; 2.186      ;
; 1.657 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.066      ; 1.918      ;
; 1.661 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.066      ; 1.922      ;
; 1.663 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.066      ; 1.924      ;
; 1.663 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.066      ; 1.924      ;
; 1.669 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.076      ; 1.940      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'r_clk[0]'                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; r_clk[0] ; Rise       ; r_clk[0]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                                  ;
; 0.206  ; 0.436        ; 0.230          ; Low Pulse Width  ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]                             ;
; 0.206  ; 0.436        ; 0.230          ; Low Pulse Width  ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]                             ;
; 0.206  ; 0.436        ; 0.230          ; Low Pulse Width  ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]                             ;
; 0.206  ; 0.436        ; 0.230          ; Low Pulse Width  ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]                             ;
; 0.206  ; 0.436        ; 0.230          ; Low Pulse Width  ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]                             ;
; 0.206  ; 0.436        ; 0.230          ; Low Pulse Width  ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]                             ;
; 0.206  ; 0.436        ; 0.230          ; Low Pulse Width  ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]                             ;
; 0.206  ; 0.436        ; 0.230          ; Low Pulse Width  ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]                             ;
; 0.206  ; 0.436        ; 0.230          ; Low Pulse Width  ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1]                 ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2]                 ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                                  ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                                  ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                                  ;
; 0.332  ; 0.562        ; 0.230          ; High Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]                             ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'w_clk[0]'                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg         ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; w_clk[0] ; Rise       ; w_clk[0]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ;
; 0.188  ; 0.418        ; 0.230          ; Low Pulse Width  ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.188  ; 0.418        ; 0.230          ; Low Pulse Width  ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.190  ; 0.420        ; 0.230          ; Low Pulse Width  ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[0]                                          ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[1]                                          ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[2]                                          ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[3]                                          ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[4]                                          ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[5]                                          ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[6]                                          ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[7]                                          ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[8]                                          ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_en       ; r_clk[0]   ; 3.651  ; 3.567  ; Rise       ; r_clk[0]        ;
; w_data[*]  ; w_clk[0]   ; 1.789  ; 1.823  ; Rise       ; w_clk[0]        ;
;  w_data[0] ; w_clk[0]   ; 1.182  ; 1.353  ; Rise       ; w_clk[0]        ;
;  w_data[1] ; w_clk[0]   ; 1.441  ; 1.523  ; Rise       ; w_clk[0]        ;
;  w_data[2] ; w_clk[0]   ; 1.603  ; 1.758  ; Rise       ; w_clk[0]        ;
;  w_data[3] ; w_clk[0]   ; 1.789  ; 1.823  ; Rise       ; w_clk[0]        ;
;  w_data[4] ; w_clk[0]   ; 1.521  ; 1.621  ; Rise       ; w_clk[0]        ;
;  w_data[5] ; w_clk[0]   ; 1.092  ; 1.247  ; Rise       ; w_clk[0]        ;
;  w_data[6] ; w_clk[0]   ; -0.694 ; -0.429 ; Rise       ; w_clk[0]        ;
;  w_data[7] ; w_clk[0]   ; -0.691 ; -0.407 ; Rise       ; w_clk[0]        ;
; w_en       ; w_clk[0]   ; 3.813  ; 3.779  ; Rise       ; w_clk[0]        ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_en       ; r_clk[0]   ; -2.165 ; -2.140 ; Rise       ; r_clk[0]        ;
; w_data[*]  ; w_clk[0]   ; 1.019  ; 0.764  ; Rise       ; w_clk[0]        ;
;  w_data[0] ; w_clk[0]   ; -0.775 ; -0.939 ; Rise       ; w_clk[0]        ;
;  w_data[1] ; w_clk[0]   ; -1.024 ; -1.102 ; Rise       ; w_clk[0]        ;
;  w_data[2] ; w_clk[0]   ; -1.179 ; -1.328 ; Rise       ; w_clk[0]        ;
;  w_data[3] ; w_clk[0]   ; -1.358 ; -1.391 ; Rise       ; w_clk[0]        ;
;  w_data[4] ; w_clk[0]   ; -1.101 ; -1.196 ; Rise       ; w_clk[0]        ;
;  w_data[5] ; w_clk[0]   ; -0.689 ; -0.838 ; Rise       ; w_clk[0]        ;
;  w_data[6] ; w_clk[0]   ; 1.019  ; 0.764  ; Rise       ; w_clk[0]        ;
;  w_data[7] ; w_clk[0]   ; 1.016  ; 0.743  ; Rise       ; w_clk[0]        ;
; w_en       ; w_clk[0]   ; -2.439 ; -2.417 ; Rise       ; w_clk[0]        ;
+------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+------------+------------+-------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+-------+--------+------------+-----------------+
; r_data[*]  ; r_clk[0]   ; 8.568 ; 8.175  ; Rise       ; r_clk[0]        ;
;  r_data[0] ; r_clk[0]   ; 7.849 ; 7.457  ; Rise       ; r_clk[0]        ;
;  r_data[1] ; r_clk[0]   ; 7.755 ; 7.438  ; Rise       ; r_clk[0]        ;
;  r_data[2] ; r_clk[0]   ; 8.206 ; 7.887  ; Rise       ; r_clk[0]        ;
;  r_data[3] ; r_clk[0]   ; 7.978 ; 7.546  ; Rise       ; r_clk[0]        ;
;  r_data[4] ; r_clk[0]   ; 8.056 ; 7.707  ; Rise       ; r_clk[0]        ;
;  r_data[5] ; r_clk[0]   ; 8.568 ; 8.175  ; Rise       ; r_clk[0]        ;
;  r_data[6] ; r_clk[0]   ; 7.827 ; 7.501  ; Rise       ; r_clk[0]        ;
;  r_data[7] ; r_clk[0]   ; 7.813 ; 7.498  ; Rise       ; r_clk[0]        ;
; r_empty    ; r_clk[0]   ; 9.416 ; 9.872  ; Rise       ; r_clk[0]        ;
; w_full     ; w_clk[0]   ; 9.924 ; 10.439 ; Rise       ; w_clk[0]        ;
+------------+------------+-------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; r_data[*]  ; r_clk[0]   ; 7.480 ; 7.175 ; Rise       ; r_clk[0]        ;
;  r_data[0] ; r_clk[0]   ; 7.567 ; 7.190 ; Rise       ; r_clk[0]        ;
;  r_data[1] ; r_clk[0]   ; 7.480 ; 7.175 ; Rise       ; r_clk[0]        ;
;  r_data[2] ; r_clk[0]   ; 7.914 ; 7.606 ; Rise       ; r_clk[0]        ;
;  r_data[3] ; r_clk[0]   ; 7.695 ; 7.280 ; Rise       ; r_clk[0]        ;
;  r_data[4] ; r_clk[0]   ; 7.770 ; 7.433 ; Rise       ; r_clk[0]        ;
;  r_data[5] ; r_clk[0]   ; 8.261 ; 7.883 ; Rise       ; r_clk[0]        ;
;  r_data[6] ; r_clk[0]   ; 7.550 ; 7.236 ; Rise       ; r_clk[0]        ;
;  r_data[7] ; r_clk[0]   ; 7.536 ; 7.233 ; Rise       ; r_clk[0]        ;
; r_empty    ; r_clk[0]   ; 7.380 ; 7.751 ; Rise       ; r_clk[0]        ;
; w_full     ; w_clk[0]   ; 7.396 ; 7.709 ; Rise       ; w_clk[0]        ;
+------------+------------+-------+-------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                      ; Synchronization Node                                                                                                                      ; Typical MTBF (Years) ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[8] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[5] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[3] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[7] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[1] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.428         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.246       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -3.182       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.267         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.276       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.991       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.238         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.861       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.377       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.232         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.098       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -3.134       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.192         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.368       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.824       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.105         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.555       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.550       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.080         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.528       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.552       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -3.013         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.577       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.436       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -2.988         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.553       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.435       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -2.898         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.637       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -2.261       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -2.804         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; -0.565       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.239       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -2.781         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; 0.136        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -2.917       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -2.745         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.246       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.499       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -2.666         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; 0.136        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -2.802       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -2.665         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.541       ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -2.124       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -2.573         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; 0.134        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.707       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -2.127         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.137        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -2.264       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -2.052         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.134        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -2.186       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; r_clk[0] ; -0.950 ; -25.608        ;
; w_clk[0] ; -0.838 ; -16.469        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; w_clk[0] ; 0.180 ; 0.000          ;
; r_clk[0] ; 0.186 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; w_clk[0] ; -3.000 ; -58.242                      ;
; r_clk[0] ; -3.000 ; -55.487                      ;
+----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'r_clk[0]'                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.950 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 2.019      ;
; -0.950 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 2.019      ;
; -0.950 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 2.019      ;
; -0.950 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 2.019      ;
; -0.950 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 2.019      ;
; -0.950 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 2.019      ;
; -0.950 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 2.019      ;
; -0.950 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 2.019      ;
; -0.950 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 2.019      ;
; -0.950 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 2.019      ;
; -0.950 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 2.019      ;
; -0.950 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 2.019      ;
; -0.950 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 2.019      ;
; -0.950 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 2.019      ;
; -0.950 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 2.019      ;
; -0.950 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 2.019      ;
; -0.921 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.110      ; 1.986      ;
; -0.921 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.110      ; 1.986      ;
; -0.921 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.110      ; 1.986      ;
; -0.921 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.110      ; 1.986      ;
; -0.921 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.110      ; 1.986      ;
; -0.921 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.110      ; 1.986      ;
; -0.921 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.110      ; 1.986      ;
; -0.921 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.110      ; 1.986      ;
; -0.874 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.033     ; 1.828      ;
; -0.874 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5      ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.037     ; 1.824      ;
; -0.874 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.033     ; 1.828      ;
; -0.874 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.033     ; 1.828      ;
; -0.874 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5      ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.037     ; 1.824      ;
; -0.874 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.033     ; 1.828      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6         ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0      ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6         ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0      ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.852 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.034     ; 1.805      ;
; -0.845 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.111      ; 1.911      ;
; -0.845 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.111      ; 1.911      ;
; -0.845 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.111      ; 1.911      ;
; -0.845 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.111      ; 1.911      ;
; -0.845 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.111      ; 1.911      ;
; -0.845 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.111      ; 1.911      ;
; -0.845 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.111      ; 1.911      ;
; -0.845 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.111      ; 1.911      ;
; -0.845 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.037     ; 1.795      ;
; -0.845 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5      ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.041     ; 1.791      ;
; -0.845 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.037     ; 1.795      ;
; -0.823 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.038     ; 1.772      ;
; -0.823 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.038     ; 1.772      ;
; -0.823 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6         ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.038     ; 1.772      ;
; -0.823 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.038     ; 1.772      ;
; -0.823 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0      ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.038     ; 1.772      ;
; -0.823 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0] ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.038     ; 1.772      ;
; -0.823 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.038     ; 1.772      ;
; -0.823 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.038     ; 1.772      ;
; -0.823 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.038     ; 1.772      ;
; -0.823 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.038     ; 1.772      ;
; -0.823 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.038     ; 1.772      ;
; -0.811 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.113      ; 1.879      ;
; -0.811 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.113      ; 1.879      ;
; -0.811 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.113      ; 1.879      ;
; -0.811 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.113      ; 1.879      ;
; -0.811 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.113      ; 1.879      ;
; -0.811 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.113      ; 1.879      ;
; -0.811 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.113      ; 1.879      ;
; -0.811 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.113      ; 1.879      ;
; -0.791 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 1.860      ;
; -0.791 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 1.860      ;
; -0.791 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 1.860      ;
; -0.791 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 1.860      ;
; -0.791 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 1.860      ;
; -0.791 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 1.860      ;
; -0.791 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 1.860      ;
; -0.791 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.114      ; 1.860      ;
; -0.769 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.036     ; 1.720      ;
; -0.769 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5      ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.040     ; 1.716      ;
; -0.769 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                  ; r_clk[0]     ; r_clk[0]    ; 1.000        ; -0.036     ; 1.720      ;
; -0.766 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.111      ; 1.832      ;
; -0.766 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.111      ; 1.832      ;
; -0.766 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.111      ; 1.832      ;
; -0.766 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.111      ; 1.832      ;
; -0.766 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.111      ; 1.832      ;
; -0.766 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.111      ; 1.832      ;
; -0.766 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]             ; r_clk[0]     ; r_clk[0]    ; 1.000        ; 0.111      ; 1.832      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'w_clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.838 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.789      ;
; -0.837 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.033     ; 1.791      ;
; -0.775 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.142      ; 1.926      ;
; -0.775 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.142      ; 1.926      ;
; -0.773 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.145      ; 1.927      ;
; -0.764 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.714      ;
; -0.763 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.034     ; 1.716      ;
; -0.753 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.703      ;
; -0.752 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.034     ; 1.705      ;
; -0.747 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.697      ;
; -0.746 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.696      ;
; -0.745 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.034     ; 1.698      ;
; -0.723 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.674      ;
; -0.723 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.674      ;
; -0.723 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.674      ;
; -0.701 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.141      ; 1.851      ;
; -0.701 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.141      ; 1.851      ;
; -0.699 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.144      ; 1.852      ;
; -0.691 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.641      ;
; -0.690 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.034     ; 1.643      ;
; -0.690 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.141      ; 1.840      ;
; -0.690 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.141      ; 1.840      ;
; -0.688 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.144      ; 1.841      ;
; -0.683 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.141      ; 1.833      ;
; -0.683 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.141      ; 1.833      ;
; -0.681 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.144      ; 1.834      ;
; -0.673 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.035     ; 1.625      ;
; -0.673 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.038     ; 1.622      ;
; -0.672 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.623      ;
; -0.672 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.623      ;
; -0.672 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.032     ; 1.627      ;
; -0.670 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.621      ;
; -0.670 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.621      ;
; -0.668 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.619      ;
; -0.662 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.038     ; 1.611      ;
; -0.662 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.612      ;
; -0.661 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.034     ; 1.614      ;
; -0.655 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.038     ; 1.604      ;
; -0.649 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.599      ;
; -0.649 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.599      ;
; -0.649 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.599      ;
; -0.638 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.588      ;
; -0.638 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.588      ;
; -0.638 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.588      ;
; -0.631 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.581      ;
; -0.631 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.581      ;
; -0.631 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.581      ;
; -0.628 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.141      ; 1.778      ;
; -0.628 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.141      ; 1.778      ;
; -0.628 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.578      ;
; -0.627 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.034     ; 1.580      ;
; -0.626 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.144      ; 1.779      ;
; -0.610 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.143      ; 1.762      ;
; -0.610 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.143      ; 1.762      ;
; -0.608 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.558      ;
; -0.608 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.146      ; 1.763      ;
; -0.607 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.034     ; 1.560      ;
; -0.603 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.553      ;
; -0.602 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.034     ; 1.555      ;
; -0.600 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.038     ; 1.549      ;
; -0.599 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0 ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.141      ; 1.749      ;
; -0.599 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.141      ; 1.749      ;
; -0.598 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.548      ;
; -0.598 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.548      ;
; -0.597 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0  ; w_clk[0]     ; w_clk[0]    ; 1.000        ; 0.144      ; 1.750      ;
; -0.596 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.546      ;
; -0.596 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.546      ;
; -0.594 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.544      ;
; -0.590 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.541      ;
; -0.589 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.033     ; 1.543      ;
; -0.588 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.538      ;
; -0.587 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.537      ;
; -0.587 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.537      ;
; -0.587 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.034     ; 1.540      ;
; -0.585 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.535      ;
; -0.585 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.535      ;
; -0.584 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.534      ;
; -0.583 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.034     ; 1.536      ;
; -0.583 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.533      ;
; -0.582 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.533      ;
; -0.580 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.530      ;
; -0.580 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.530      ;
; -0.578 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.528      ;
; -0.578 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.528      ;
; -0.577 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.527      ;
; -0.576 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.034     ; 1.529      ;
; -0.576 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.526      ;
; -0.576 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.526      ;
; -0.576 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.526      ;
; -0.576 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.037     ; 1.526      ;
; -0.572 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.523      ;
; -0.572 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.523      ;
; -0.572 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.523      ;
; -0.572 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.523      ;
; -0.572 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.523      ;
; -0.572 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.523      ;
; -0.572 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.523      ;
; -0.572 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.523      ;
; -0.572 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.523      ;
; -0.572 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                ; w_clk[0]     ; w_clk[0]    ; 1.000        ; -0.036     ; 1.523      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'w_clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.222      ; 0.506      ;
; 0.187 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.315      ;
; 0.208 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.328      ;
; 0.253 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.373      ;
; 0.266 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.222      ; 0.592      ;
; 0.273 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.395      ;
; 0.283 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.404      ;
; 0.289 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.222      ; 0.615      ;
; 0.315 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.222      ; 0.642      ;
; 0.319 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.439      ;
; 0.323 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.443      ;
; 0.325 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.445      ;
; 0.326 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.446      ;
; 0.333 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.454      ;
; 0.350 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.471      ;
; 0.353 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.474      ;
; 0.358 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.479      ;
; 0.361 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.482      ;
; 0.365 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.485      ;
; 0.378 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[1]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.035      ; 0.497      ;
; 0.382 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.502      ;
; 0.384 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.038      ; 0.506      ;
; 0.386 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.506      ;
; 0.387 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.222      ; 0.713      ;
; 0.387 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.507      ;
; 0.394 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.514      ;
; 0.399 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.520      ;
; 0.400 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.521      ;
; 0.406 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.527      ;
; 0.407 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[2]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.032      ; 0.523      ;
; 0.407 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.528      ;
; 0.409 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.530      ;
; 0.411 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.038      ; 0.533      ;
; 0.412 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.038      ; 0.534      ;
; 0.413 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.533      ;
; 0.417 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.033      ; 0.534      ;
; 0.421 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.222      ; 0.747      ;
; 0.421 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[6]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.032      ; 0.537      ;
; 0.426 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.222      ; 0.752      ;
; 0.426 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.546      ;
; 0.427 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.040      ; 0.551      ;
; 0.433 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[4]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.032      ; 0.549      ;
; 0.448 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.568      ;
; 0.450 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.571      ;
; 0.450 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.570      ;
; 0.451 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.571      ;
; 0.457 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.038      ; 0.579      ;
; 0.464 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.038      ; 0.586      ;
; 0.469 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.038      ; 0.591      ;
; 0.471 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.592      ;
; 0.472 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[7]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.032      ; 0.588      ;
; 0.475 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg         ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.222      ; 0.801      ;
; 0.480 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.222      ; 0.806      ;
; 0.486 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.038      ; 0.608      ;
; 0.502 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.622      ;
; 0.504 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.624      ;
; 0.508 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.628      ;
; 0.510 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.630      ;
; 0.515 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[8]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.032      ; 0.631      ;
; 0.523 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[0]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.032      ; 0.639      ;
; 0.529 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[3]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.033      ; 0.646      ;
; 0.539 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.222      ; 0.865      ;
; 0.551 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.035      ; 0.670      ;
; 0.583 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.704      ;
; 0.593 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[5]                                          ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.035      ; 0.712      ;
; 0.593 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.035      ; 0.712      ;
; 0.603 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.724      ;
; 0.605 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.726      ;
; 0.606 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.727      ;
; 0.610 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.730      ;
; 0.611 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.731      ;
; 0.612 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.732      ;
; 0.612 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.732      ;
; 0.614 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.734      ;
; 0.614 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.734      ;
; 0.637 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.758      ;
; 0.637 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.758      ;
; 0.637 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.758      ;
; 0.637 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.758      ;
; 0.637 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.758      ;
; 0.637 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.758      ;
; 0.637 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.758      ;
; 0.637 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.758      ;
; 0.637 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.758      ;
; 0.637 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.037      ; 0.758      ;
; 0.666 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; w_clk[0]     ; w_clk[0]    ; 0.000        ; 0.036      ; 0.786      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'r_clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2]                 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.314      ;
; 0.214 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.187      ; 0.505      ;
; 0.219 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.187      ; 0.510      ;
; 0.221 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.187      ; 0.512      ;
; 0.255 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.376      ;
; 0.271 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.395      ;
; 0.298 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.040      ; 0.422      ;
; 0.298 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1]                 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.419      ;
; 0.309 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.040      ; 0.433      ;
; 0.314 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.435      ;
; 0.316 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.437      ;
; 0.323 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.444      ;
; 0.324 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.187      ; 0.615      ;
; 0.325 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.446      ;
; 0.326 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.447      ;
; 0.332 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.453      ;
; 0.333 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.454      ;
; 0.334 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.455      ;
; 0.336 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.036      ; 0.456      ;
; 0.351 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.187      ; 0.642      ;
; 0.377 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.498      ;
; 0.415 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.040      ; 0.539      ;
; 0.425 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.543      ;
; 0.425 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.546      ;
; 0.427 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.548      ;
; 0.432 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.041      ; 0.557      ;
; 0.443 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.187      ; 0.734      ;
; 0.446 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.187      ; 0.737      ;
; 0.446 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.567      ;
; 0.449 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.570      ;
; 0.453 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.041      ; 0.578      ;
; 0.457 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.038      ; 0.579      ;
; 0.458 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.038      ; 0.580      ;
; 0.458 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.576      ;
; 0.463 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.039      ; 0.587      ;
; 0.467 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.040      ; 0.592      ;
; 0.469 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.590      ;
; 0.483 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.040      ; 0.607      ;
; 0.489 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.040      ; 0.613      ;
; 0.502 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.623      ;
; 0.510 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.631      ;
; 0.522 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.643      ;
; 0.524 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.040      ; 0.648      ;
; 0.526 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.647      ;
; 0.528 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.649      ;
; 0.534 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.184      ; 0.822      ;
; 0.535 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.184      ; 0.823      ;
; 0.542 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.660      ;
; 0.571 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.039      ; 0.694      ;
; 0.576 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.694      ;
; 0.582 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.700      ;
; 0.583 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.701      ;
; 0.608 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.726      ;
; 0.611 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.729      ;
; 0.613 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.040      ; 0.737      ;
; 0.613 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.187      ; 0.904      ;
; 0.614 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.732      ;
; 0.615 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.736      ;
; 0.616 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.734      ;
; 0.616 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.734      ;
; 0.617 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.735      ;
; 0.618 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.739      ;
; 0.693 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.040      ; 0.817      ;
; 0.721 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.040      ; 0.845      ;
; 0.722 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.840      ;
; 0.726 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.847      ;
; 0.727 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.845      ;
; 0.727 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.040      ; 0.851      ;
; 0.729 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.040      ; 0.853      ;
; 0.729 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.850      ;
; 0.730 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.848      ;
; 0.731 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.852      ;
; 0.731 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.849      ;
; 0.734 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.852      ;
; 0.736 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.854      ;
; 0.736 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.854      ;
; 0.741 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.859      ;
; 0.770 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.888      ;
; 0.771 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1]                 ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.040      ; 0.895      ;
; 0.775 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.034      ; 0.893      ;
; 0.781 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.902      ;
; 0.785 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.906      ;
; 0.787 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.036      ; 0.907      ;
; 0.787 ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; r_clk[0]     ; r_clk[0]    ; 0.000        ; 0.037      ; 0.908      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'w_clk[0]'                                                                                                                                                                         ;
+--------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; w_clk[0] ; Rise       ; w_clk[0]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[8]                                                  ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_we_reg         ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[0]                                          ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[1]                                          ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[2]                                          ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[4]                                          ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[5]                                          ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[6]                                          ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[7]                                          ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[8]                                          ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[3]                                          ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[0]                                                  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[1]                                                  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[2]                                                  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; w_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|wrptr_g[3]                                                  ;
+--------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'r_clk[0]'                                                                                                                                                                         ;
+--------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; r_clk[0] ; Rise       ; r_clk[0]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                                  ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]                             ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]                             ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]                             ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]                             ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]                             ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]                             ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]                             ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]                             ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[1]                 ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2]                 ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                                  ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                                  ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                                  ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width ; r_clk[0] ; Rise       ; fifo_256_8_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0|clk1                                                               ;
+--------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_en       ; r_clk[0]   ; 1.714  ; 2.387  ; Rise       ; r_clk[0]        ;
; w_data[*]  ; w_clk[0]   ; 0.895  ; 1.544  ; Rise       ; w_clk[0]        ;
;  w_data[0] ; w_clk[0]   ; 0.662  ; 1.290  ; Rise       ; w_clk[0]        ;
;  w_data[1] ; w_clk[0]   ; 0.743  ; 1.366  ; Rise       ; w_clk[0]        ;
;  w_data[2] ; w_clk[0]   ; 0.849  ; 1.508  ; Rise       ; w_clk[0]        ;
;  w_data[3] ; w_clk[0]   ; 0.895  ; 1.544  ; Rise       ; w_clk[0]        ;
;  w_data[4] ; w_clk[0]   ; 0.790  ; 1.428  ; Rise       ; w_clk[0]        ;
;  w_data[5] ; w_clk[0]   ; 0.610  ; 1.223  ; Rise       ; w_clk[0]        ;
;  w_data[6] ; w_clk[0]   ; -0.310 ; -0.011 ; Rise       ; w_clk[0]        ;
;  w_data[7] ; w_clk[0]   ; -0.325 ; -0.014 ; Rise       ; w_clk[0]        ;
; w_en       ; w_clk[0]   ; 1.802  ; 2.499  ; Rise       ; w_clk[0]        ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_en       ; r_clk[0]   ; -1.039 ; -1.664 ; Rise       ; r_clk[0]        ;
; w_data[*]  ; w_clk[0]   ; 0.491  ; 0.179  ; Rise       ; w_clk[0]        ;
;  w_data[0] ; w_clk[0]   ; -0.452 ; -1.070 ; Rise       ; w_clk[0]        ;
;  w_data[1] ; w_clk[0]   ; -0.531 ; -1.143 ; Rise       ; w_clk[0]        ;
;  w_data[2] ; w_clk[0]   ; -0.632 ; -1.279 ; Rise       ; w_clk[0]        ;
;  w_data[3] ; w_clk[0]   ; -0.676 ; -1.314 ; Rise       ; w_clk[0]        ;
;  w_data[4] ; w_clk[0]   ; -0.575 ; -1.203 ; Rise       ; w_clk[0]        ;
;  w_data[5] ; w_clk[0]   ; -0.403 ; -1.005 ; Rise       ; w_clk[0]        ;
;  w_data[6] ; w_clk[0]   ; 0.477  ; 0.175  ; Rise       ; w_clk[0]        ;
;  w_data[7] ; w_clk[0]   ; 0.491  ; 0.179  ; Rise       ; w_clk[0]        ;
; w_en       ; w_clk[0]   ; -1.176 ; -1.833 ; Rise       ; w_clk[0]        ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; r_data[*]  ; r_clk[0]   ; 4.309 ; 4.459 ; Rise       ; r_clk[0]        ;
;  r_data[0] ; r_clk[0]   ; 3.914 ; 4.002 ; Rise       ; r_clk[0]        ;
;  r_data[1] ; r_clk[0]   ; 3.930 ; 4.015 ; Rise       ; r_clk[0]        ;
;  r_data[2] ; r_clk[0]   ; 4.162 ; 4.284 ; Rise       ; r_clk[0]        ;
;  r_data[3] ; r_clk[0]   ; 3.982 ; 4.089 ; Rise       ; r_clk[0]        ;
;  r_data[4] ; r_clk[0]   ; 4.070 ; 4.175 ; Rise       ; r_clk[0]        ;
;  r_data[5] ; r_clk[0]   ; 4.309 ; 4.459 ; Rise       ; r_clk[0]        ;
;  r_data[6] ; r_clk[0]   ; 3.939 ; 4.046 ; Rise       ; r_clk[0]        ;
;  r_data[7] ; r_clk[0]   ; 3.954 ; 4.056 ; Rise       ; r_clk[0]        ;
; r_empty    ; r_clk[0]   ; 4.898 ; 4.792 ; Rise       ; r_clk[0]        ;
; w_full     ; w_clk[0]   ; 5.246 ; 5.043 ; Rise       ; w_clk[0]        ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; r_data[*]  ; r_clk[0]   ; 3.790 ; 3.875 ; Rise       ; r_clk[0]        ;
;  r_data[0] ; r_clk[0]   ; 3.790 ; 3.875 ; Rise       ; r_clk[0]        ;
;  r_data[1] ; r_clk[0]   ; 3.804 ; 3.886 ; Rise       ; r_clk[0]        ;
;  r_data[2] ; r_clk[0]   ; 4.027 ; 4.144 ; Rise       ; r_clk[0]        ;
;  r_data[3] ; r_clk[0]   ; 3.857 ; 3.961 ; Rise       ; r_clk[0]        ;
;  r_data[4] ; r_clk[0]   ; 3.938 ; 4.039 ; Rise       ; r_clk[0]        ;
;  r_data[5] ; r_clk[0]   ; 4.168 ; 4.312 ; Rise       ; r_clk[0]        ;
;  r_data[6] ; r_clk[0]   ; 3.813 ; 3.916 ; Rise       ; r_clk[0]        ;
;  r_data[7] ; r_clk[0]   ; 3.827 ; 3.925 ; Rise       ; r_clk[0]        ;
; r_empty    ; r_clk[0]   ; 3.917 ; 3.844 ; Rise       ; r_clk[0]        ;
; w_full     ; w_clk[0]   ; 3.978 ; 3.856 ; Rise       ; w_clk[0]        ;
+------------+------------+-------+-------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                      ; Synchronization Node                                                                                                                      ; Typical MTBF (Years) ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[2] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[0] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[8] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[5] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[3] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[7] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[6] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[4] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[1] ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]         ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -0.547         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; 0.403        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -0.950       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -0.468         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; 0.482        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -0.950       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -0.428         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.156        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -0.584       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -0.426         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; 0.412        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -0.838       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -0.390         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.356        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -0.746       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -0.379         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.284        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -0.663       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -0.375         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 0.294        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -0.669       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -0.308         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; 0.276        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -0.584       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -0.290         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; 0.287        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -0.577       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -0.247         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; 0.251        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -0.498       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -0.234         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.276        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -0.510       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -0.234         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; 0.577        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -0.811       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -0.182         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; 0.408        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -0.590       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -0.170         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; 0.578        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -0.748       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -0.131         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; 0.293        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -0.424       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; -0.096         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; 0.577        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -0.673       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 0.019          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.577        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -0.558       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 0.096          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                ;              ;                  ;              ;
;  r_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                      ;                ;              ;                  ;              ;
;  w_clk[0]                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                        ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                ;              ;                  ;              ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.578        ;
;  fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -0.482       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.482   ; 0.180 ; N/A      ; N/A     ; -3.201              ;
;  r_clk[0]        ; -3.482   ; 0.186 ; N/A      ; N/A     ; -3.201              ;
;  w_clk[0]        ; -3.226   ; 0.180 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -183.138 ; 0.0   ; 0.0      ; 0.0     ; -176.755            ;
;  r_clk[0]        ; -103.112 ; 0.000 ; N/A      ; N/A     ; -91.289             ;
;  w_clk[0]        ; -80.026  ; 0.000 ; N/A      ; N/A     ; -85.466             ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_en       ; r_clk[0]   ; 3.970  ; 4.130  ; Rise       ; r_clk[0]        ;
; w_data[*]  ; w_clk[0]   ; 1.935  ; 2.170  ; Rise       ; w_clk[0]        ;
;  w_data[0] ; w_clk[0]   ; 1.329  ; 1.637  ; Rise       ; w_clk[0]        ;
;  w_data[1] ; w_clk[0]   ; 1.580  ; 1.835  ; Rise       ; w_clk[0]        ;
;  w_data[2] ; w_clk[0]   ; 1.770  ; 2.095  ; Rise       ; w_clk[0]        ;
;  w_data[3] ; w_clk[0]   ; 1.935  ; 2.170  ; Rise       ; w_clk[0]        ;
;  w_data[4] ; w_clk[0]   ; 1.667  ; 1.940  ; Rise       ; w_clk[0]        ;
;  w_data[5] ; w_clk[0]   ; 1.231  ; 1.522  ; Rise       ; w_clk[0]        ;
;  w_data[6] ; w_clk[0]   ; -0.310 ; -0.011 ; Rise       ; w_clk[0]        ;
;  w_data[7] ; w_clk[0]   ; -0.325 ; -0.014 ; Rise       ; w_clk[0]        ;
; w_en       ; w_clk[0]   ; 4.130  ; 4.374  ; Rise       ; w_clk[0]        ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_en       ; r_clk[0]   ; -1.039 ; -1.664 ; Rise       ; r_clk[0]        ;
; w_data[*]  ; w_clk[0]   ; 1.170  ; 0.993  ; Rise       ; w_clk[0]        ;
;  w_data[0] ; w_clk[0]   ; -0.452 ; -0.939 ; Rise       ; w_clk[0]        ;
;  w_data[1] ; w_clk[0]   ; -0.531 ; -1.102 ; Rise       ; w_clk[0]        ;
;  w_data[2] ; w_clk[0]   ; -0.632 ; -1.279 ; Rise       ; w_clk[0]        ;
;  w_data[3] ; w_clk[0]   ; -0.676 ; -1.314 ; Rise       ; w_clk[0]        ;
;  w_data[4] ; w_clk[0]   ; -0.575 ; -1.196 ; Rise       ; w_clk[0]        ;
;  w_data[5] ; w_clk[0]   ; -0.403 ; -0.838 ; Rise       ; w_clk[0]        ;
;  w_data[6] ; w_clk[0]   ; 1.170  ; 0.993  ; Rise       ; w_clk[0]        ;
;  w_data[7] ; w_clk[0]   ; 1.161  ; 0.974  ; Rise       ; w_clk[0]        ;
; w_en       ; w_clk[0]   ; -1.176 ; -1.833 ; Rise       ; w_clk[0]        ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_data[*]  ; r_clk[0]   ; 9.359  ; 9.097  ; Rise       ; r_clk[0]        ;
;  r_data[0] ; r_clk[0]   ; 8.608  ; 8.328  ; Rise       ; r_clk[0]        ;
;  r_data[1] ; r_clk[0]   ; 8.506  ; 8.289  ; Rise       ; r_clk[0]        ;
;  r_data[2] ; r_clk[0]   ; 8.991  ; 8.777  ; Rise       ; r_clk[0]        ;
;  r_data[3] ; r_clk[0]   ; 8.709  ; 8.438  ; Rise       ; r_clk[0]        ;
;  r_data[4] ; r_clk[0]   ; 8.820  ; 8.587  ; Rise       ; r_clk[0]        ;
;  r_data[5] ; r_clk[0]   ; 9.359  ; 9.097  ; Rise       ; r_clk[0]        ;
;  r_data[6] ; r_clk[0]   ; 8.572  ; 8.365  ; Rise       ; r_clk[0]        ;
;  r_data[7] ; r_clk[0]   ; 8.564  ; 8.357  ; Rise       ; r_clk[0]        ;
; r_empty    ; r_clk[0]   ; 10.420 ; 10.730 ; Rise       ; r_clk[0]        ;
; w_full     ; w_clk[0]   ; 11.037 ; 11.303 ; Rise       ; w_clk[0]        ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; r_data[*]  ; r_clk[0]   ; 3.790 ; 3.875 ; Rise       ; r_clk[0]        ;
;  r_data[0] ; r_clk[0]   ; 3.790 ; 3.875 ; Rise       ; r_clk[0]        ;
;  r_data[1] ; r_clk[0]   ; 3.804 ; 3.886 ; Rise       ; r_clk[0]        ;
;  r_data[2] ; r_clk[0]   ; 4.027 ; 4.144 ; Rise       ; r_clk[0]        ;
;  r_data[3] ; r_clk[0]   ; 3.857 ; 3.961 ; Rise       ; r_clk[0]        ;
;  r_data[4] ; r_clk[0]   ; 3.938 ; 4.039 ; Rise       ; r_clk[0]        ;
;  r_data[5] ; r_clk[0]   ; 4.168 ; 4.312 ; Rise       ; r_clk[0]        ;
;  r_data[6] ; r_clk[0]   ; 3.813 ; 3.916 ; Rise       ; r_clk[0]        ;
;  r_data[7] ; r_clk[0]   ; 3.827 ; 3.925 ; Rise       ; r_clk[0]        ;
; r_empty    ; r_clk[0]   ; 3.917 ; 3.844 ; Rise       ; r_clk[0]        ;
; w_full     ; w_clk[0]   ; 3.978 ; 3.856 ; Rise       ; w_clk[0]        ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; r_data[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w_full        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_empty       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; w_clk[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_clk[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_clk[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_clk[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_clk[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_clk[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_clk[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; r_clk[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; r_clk[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; r_clk[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; r_clk[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; r_clk[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; r_clk[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; r_clk[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_en                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; r_en                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_clk[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; r_clk[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; r_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; r_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; r_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; r_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; r_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; r_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; r_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; r_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; w_full        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; r_empty       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; r_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; r_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; r_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; w_full        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r_empty       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; r_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; r_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; r_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; w_full        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_empty       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; r_clk[0]   ; r_clk[0] ; 658      ; 0        ; 0        ; 0        ;
; w_clk[0]   ; r_clk[0] ; 9        ; 0        ; 0        ; 0        ;
; r_clk[0]   ; w_clk[0] ; 9        ; 0        ; 0        ; 0        ;
; w_clk[0]   ; w_clk[0] ; 569      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; r_clk[0]   ; r_clk[0] ; 658      ; 0        ; 0        ; 0        ;
; w_clk[0]   ; r_clk[0] ; 9        ; 0        ; 0        ; 0        ;
; r_clk[0]   ; w_clk[0] ; 9        ; 0        ; 0        ; 0        ;
; w_clk[0]   ; w_clk[0] ; 569      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 64    ; 64   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 44    ; 44   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri May 05 16:31:27 2017
Info: Command: quartus_sta fifi_ip -c fifi_ip
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_iif1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'fifi_ip.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name r_clk[0] r_clk[0]
    Info (332105): create_clock -period 1.000 -name w_clk[0] w_clk[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.482
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.482            -103.112 r_clk[0] 
    Info (332119):    -3.226             -80.026 w_clk[0] 
Info (332146): Worst-case hold slack is 0.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.454               0.000 r_clk[0] 
    Info (332119):     0.454               0.000 w_clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -91.289 r_clk[0] 
    Info (332119):    -3.201             -85.466 w_clk[0] 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.182             -93.986 r_clk[0] 
    Info (332119):    -2.991             -73.027 w_clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 w_clk[0] 
    Info (332119):     0.403               0.000 r_clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -91.289 r_clk[0] 
    Info (332119):    -3.201             -85.466 w_clk[0] 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.950
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.950             -25.608 r_clk[0] 
    Info (332119):    -0.838             -16.469 w_clk[0] 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 w_clk[0] 
    Info (332119):     0.186               0.000 r_clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -58.242 w_clk[0] 
    Info (332119):    -3.000             -55.487 r_clk[0] 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 505 megabytes
    Info: Processing ended: Fri May 05 16:31:29 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


