
AVRASM ver. 2.2.7  C:\Users\GuCa\Desktop\Snake\Snake\main.asm Mon May 27 17:22:28 2019

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m328pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m328pdef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Snake.asm
                                 ;
                                 ; Created: 2019-04-25 13:47:41
                                 ; Author : Jonna, Mike, Erik & Simon
                                 ;
                                 /* 
                                 	Fixa:
                                 	-Ormen ska inte kunna vnda 180 grader
                                 	-Mat
                                 	-Kollision
                                 
                                 	SelfCollision sitter i en loop
                                 
                                 	Beware: rr inte temp3 mellan rrelse av huvud/kropp
                                 
                                 */
                                 
                                 .DEF end = r16
                                 .DEF temp1 = r17
                                 .DEF temp2 = r18
                                 .DEF temp3 = r19
                                 .DEF temp4 = r20
                                 .DEF updateGame = r21
                                 .DEF loopcounter = r22
                                 .DEF totalLength = r23
                                 .DEF length = r24
                                 .DEF direction = r25
                                 ; r26 = random generator
                                 
                                 .DSEG
000100                           snakebody:		.BYTE 64
000140                           matrix:			.BYTE 8
                                 
                                 .CSEG
                                 .ORG 0x0000
000000 940c 0023                 	jmp init
000002 0000                      	nop
                                 .ORG 0x0020
000020 940c 048b                 	jmp gameUpdateTimer
000022 0000                      	nop
                                 
                                 init:
                                 	// Enable DDR registers
000023 e10f                          ldi r16, 0b00011111
000024 b907                          out DDRC, r16
000025 ef0c                          ldi r16, 0b11111100
000026 b90a                          out DDRD, r16
000027 e30f                          ldi r16, 0b00111111
000028 b904                          out DDRB, r16
                                 
                                 	// Pointers to matrix (snake)
000029 e0f1                      	ldi ZH, HIGH(snakebody)
00002a e0e0                      	ldi ZL, LOW(snakebody)
00002b e0d1                      	ldi YH, HIGH(matrix)
00002c e4c0                      	ldi YL, LOW(matrix)
00002d e084                      	ldi length, 4
00002e 2f78                      	mov totalLength, length
00002f 9573                      	inc totalLength
000030 e060                      	ldi loopcounter, 0
000031 e091                      	ldi direction, 0b00000001
                                 	
                                 	// Snake head
000032 e414                      	ldi temp1, 0b01000100
000033 8310                      	st Z, temp1
000034 e314                      	ldi temp1, 0b00110100
000035 8311                      	std Z+1, temp1
000036 e214                      	ldi temp1, 0b00100100
000037 8312                      	std Z+2, temp1	
000038 e114                      	ldi temp1, 0b00010100
000039 8313                      	std Z+3, temp1
                                 
                                 	//Food
00003a 940e 0460                 	call locateFood
00003c 0000                      	nop
                                 
                                 	// Matrix
00003d 8218                      	st Y, r1
00003e 8219                      	std Y+1, r1
00003f 821a                      	std Y+2, r1
000040 821b                      	std Y+3, r1
000041 821c                      	std Y+4, r1
000042 821d                      	std Y+5, r1
000043 821e                      	std Y+6, r1
000044 821f                      	std Y+7, r1
                                 	
                                 	// Enable Joystick
000045 e610                      	ldi		temp1, 0b01100000
000046 9310 007c                 	sts		ADMUX, temp1
000048 e817                         	ldi		temp1, 0b10000111
000049 9310 007a                    	sts		ADCSRA, temp1
                                 
                                 	// Set stack pointer
00004b e018                      	ldi		temp1, HIGH(RAMEND)
00004c bf1e                          out		SPH, temp1
00004d ef1f                          ldi		temp1, LOW(RAMEND)
00004e bf1d                          out		SPL, temp1
                                 
                                 	// Timer
00004f 9478                      	sei
000050 9110 0025                 	lds		temp1, TCCR0B
000052 6016                      	ori		temp1, 0b00000110
000053 9310 0045                 	sts		0x45, temp1
                                 
000055 e011                          ldi		temp1, (1<<TOIE0)
000056 9120 006e                     lds		temp2, TIMSK0
000058 2b12                          or		temp1, temp2
000059 9310 006e                     sts		TIMSK0, temp1
                                 
                                 resetAndDraw:
00005b e010                      	ldi temp1, 0
00005c e020                      	ldi temp2, 0
00005d e030                      	ldi temp3, 0
00005e e040                      	ldi temp4, 0
00005f e000                      	ldi end, 0
000060 e050                      	ldi updateGame, 0
000061 e060                      	ldi loopcounter, 0
000062 940c 013f                 	jmp drawMatrix
000064 0000                      	nop
                                 main:
000065 940e 006b                 	call updatesnake
000067 0000                      	nop
000068 940c 005b                 	jmp resetAndDraw			// Draws matrix, jumps back to main. *Do this last*
00006a 0000                      	nop
                                 updatesnake:
00006b 3051                      	cpi updateGame, 1			// Check if it's time to update (controlled by interrupts)
00006c f499                      	brne returntomain
00006d 940e 0431                 	call resetMatrix			// Reset matrix before calculating new positions
00006f 0000                      	nop
000070 940e 037d                 	call joystickinput			// Listen to input. This modifies values in Z
000072 0000                      	nop
000073 940e 0443                 	call detectCollision		// Check for head/food collision
000075 0000                      	nop
000076 940e 0093                 	call checkSelfCollision		// Check for self-collision
000078 0000                      	nop
000079 940e 0082                 	call moveBody				// Move body relative to head
00007b 0000                      	nop	
00007c 940e 00ac                 	call translatePositions		// Translates coordinates (Z) to matrix (Y)
00007e 0000                      	nop
00007f e050                      	ldi updateGame, 0			// Reset flag to update game
                                 returntomain:
000080 9508                      	ret
000081 0000                      	nop
                                 moveBody:						// Update body relative to previous head position
                                 	;Skip head and place pointer on body
000082 9111                      	ld temp1, Z+
                                 	;Decrement length since we're skipping head (restoring on exit to main)
000083 938f                      	push length
000084 958a                      	dec length
                                 	bodyLoop:	
000085 1786                      		cp length, loopcounter
000086 f039                      		breq exitupdate
000087 8110                      		ld temp1, Z
000088 9331                      		st Z+, temp3
000089 2f31                      		mov temp3, temp1
00008a 9563                      		inc loopcounter	
00008b 940c 0085                 		jmp bodyLoop
00008d 0000                      		nop
                                 	exitupdate:
00008e e060                      		ldi loopcounter, 0
00008f 918f                      		pop length
000090 e0e0                      		ldi ZL, LOW(snakebody)
000091 9508                      		ret
000092 0000                      		nop
                                 checkSelfCollision:				// Iterates through body and sees if head collides
000093 9111                      	ld temp1, Z+
000094 e062                      	ldi loopcounter, 2			
                                 	collisionLoop:
000095 1786                      		cp length, loopcounter
000096 f089                      		breq noCollision
000097 9121                      		ld temp2, Z+
000098 1712                      		cp temp1, temp2
000099 f041                      		breq collisionFound
00009a 0000                      		nop
00009b 940c 009e                 		jmp cIncrement
00009d 0000                      		nop
                                 	cIncrement:
00009e 9563                      		inc loopcounter
00009f 940c 0095                 		jmp collisionLoop
0000a1 0000                      		nop
                                 	collisionFound:
0000a2 940e 0431                 		call resetMatrix
0000a4 0000                      		nop
0000a5 940c 00a2                 		jmp collisionFound
0000a7 0000                      		nop
                                 		//jmp gameOver
                                 		//nop 
                                 	noCollision:
0000a8 e060                      		ldi loopcounter, 0
0000a9 e0e0                      		ldi ZL, LOW(snakebody)
0000aa 9508                      		ret
0000ab 0000                      		nop
                                 translatePositions:				// Iterates through Z (positions) to translate into matrix
0000ac 1776                      	cp totalLength, loopcounter
0000ad f121                      	breq exit2
0000ae 0000                      	nop
0000af 9111                      	ld temp1, Z+				// Load position from Z and post increment pointer
0000b0 2f21                      	mov temp2, temp1
0000b1 7f20                      	andi temp2, 0b11110000		// Mask out X-value (first 4 bits)
0000b2 9526                      	lsr temp2					// Shift 4 steps right to make compares easier
0000b3 9526                      	lsr temp2
0000b4 9526                      	lsr temp2
0000b5 9526                      	lsr temp2
0000b6 3020                      	cpi temp2, 0
0000b7 f0e9                      	breq X_0
0000b8 0000                      	nop
0000b9 3021                      	cpi temp2, 1
0000ba f0f1                      	breq X_1
0000bb 0000                      	nop
0000bc 3022                      	cpi temp2, 2
0000bd f0f9                      	breq X_2
0000be 0000                      	nop
0000bf 3023                      	cpi temp2, 3
0000c0 f101                      	breq X_3
0000c1 0000                      	nop
0000c2 3024                      	cpi temp2, 4
0000c3 f109                      	breq X_4
0000c4 0000                      	nop
0000c5 3025                      	cpi temp2, 5
0000c6 f111                      	breq X_5
0000c7 0000                      	nop
0000c8 3026                      	cpi temp2, 6
0000c9 f119                      	breq X_6
0000ca 0000                      	nop
0000cb 3027                      	cpi temp2, 7
0000cc f121                      	breq X_7
0000cd 0000                      	nop
                                 	exit1:
0000ce 5f6f                      	subi loopcounter, -1	// increment i
0000cf 940c 00ac                 	jmp translatePositions
0000d1 0000                      	nop
                                 	exit2:
0000d2 e0e0                      	ldi ZL, LOW(snakebody)	// reset pointer before returning to main
0000d3 9508                      	ret
0000d4 0000                      	nop
                                 	X_0:
0000d5 e031                      	ldi temp3, 0b00000001
0000d6 940c 00f5                 	jmp calcYPos
0000d8 0000                      	nop
                                 	X_1:
0000d9 e032                      	ldi temp3, 0b00000010
0000da 940c 00f5                 	jmp calcYPos
0000dc 0000                      	nop	
                                 	X_2:
0000dd e034                      	ldi temp3, 0b00000100
0000de 940c 00f5                 	jmp calcYPos
0000e0 0000                      	nop
                                 	X_3:
0000e1 e038                      	ldi temp3, 0b00001000
0000e2 940c 00f5                 	jmp calcYPos
0000e4 0000                      	nop
                                 	X_4:
0000e5 e130                      	ldi temp3, 0b00010000
0000e6 940c 00f5                 	jmp calcYPos
0000e8 0000                      	nop
                                 	X_5:
0000e9 e230                      	ldi temp3, 0b00100000
0000ea 940c 00f5                 	jmp calcYPos
0000ec 0000                      	nop
                                 	X_6:
0000ed e430                      	ldi temp3, 0b01000000
0000ee 940c 00f5                 	jmp calcYPos
0000f0 0000                      	nop
                                 	X_7:
0000f1 e830                      	ldi temp3, 0b10000000
0000f2 940c 00f5                 	jmp calcYPos
0000f4 0000                      	nop
                                 	calcYPos:					// Calculate which Y position in matrix to draw to
0000f5 2f41                      	mov temp4, temp1
0000f6 704f                      	andi temp4, 0b00001111
0000f7 3040                      	cpi temp4, 0
0000f8 f0b1                      	breq Y_0
0000f9 0000                      	nop
0000fa 3041                      	cpi temp4, 1
0000fb f0c9                      	breq Y_1
0000fc 0000                      	nop
0000fd 3042                      	cpi temp4, 2
0000fe f0e1                      	breq Y_2
0000ff 0000                      	nop
000100 3043                      	cpi temp4, 3
000101 f0f9                      	breq Y_3
000102 0000                      	nop
000103 3044                      	cpi temp4, 4
000104 f111                      	breq Y_4
000105 0000                      	nop
000106 3045                      	cpi temp4, 5
000107 f129                      	breq Y_5
000108 0000                      	nop
000109 3046                      	cpi temp4, 6
00010a f141                      	breq Y_6
00010b 0000                      	nop
00010c 3047                      	cpi temp4, 7
00010d f159                      	breq Y_7
00010e 0000                      	nop 
                                 	Y_0:						// Save previous value of matrix row and insert new
00010f 8148                      	ld temp4, Y
000110 2b34                      	or temp3, temp4
000111 8338                      	st Y, temp3
000112 940c 00ce                 	jmp exit1
000114 0000                      	nop
                                 	Y_1:
000115 8149                      	ldd temp4, Y+1
000116 2b34                      	or temp3, temp4
000117 8339                      	std Y+1, temp3
000118 940c 00ce                 	jmp exit1
00011a 0000                      	nop
                                 	Y_2:
00011b 814a                      	ldd temp4, Y+2
00011c 2b34                      	or temp3, temp4
00011d 833a                      	std Y+2, temp3
00011e 940c 00ce                 	jmp exit1
000120 0000                      	nop
                                 	Y_3:
000121 814b                      	ldd temp4, Y+3
000122 2b34                      	or temp3, temp4
000123 833b                      	std Y+3, temp3
000124 940c 00ce                 	jmp exit1
000126 0000                      	nop
                                 	Y_4:
000127 814c                      	ldd temp4, Y+4
000128 2b34                      	or temp3, temp4
000129 833c                      	std Y+4, temp3
00012a 940c 00ce                 	jmp exit1
00012c 0000                      	nop
                                 	Y_5:
00012d 814d                      	ldd temp4, Y+5
00012e 2b34                      	or temp3, temp4
00012f 833d                      	std Y+5, temp3
000130 940c 00ce                 	jmp exit1
000132 0000                      	nop
                                 	Y_6:
000133 814e                      	ldd temp4, Y+6
000134 2b34                      	or temp3, temp4
000135 833e                      	std Y+6, temp3
000136 940c 00ce                 	jmp exit1
000138 0000                      	nop
                                 	Y_7:
000139 814f                      	ldd temp4, Y+7
00013a 2b34                      	or temp3, temp4
00013b 833f                      	std Y+7, temp3
00013c 940c 00ce                 	jmp exit1
00013e 0000                      	nop
                                 drawMatrix:
                                 /*Begin drawing one row at a time. Load in value from matrix and make compares.
                                 Depending on value of row, the bits will translate correctly and be saved in register "end"
                                 Finally, each row outputs "end" to corresponding port*/
                                 calcrow_0:			
00013f 8118                      	ld temp1, Y
000140 e000                      	ldi end, 0b00000000
000141 3810                      	cpi temp1, 0b10000000
000142 f028                      	brlo calc64_0
000143 0000                      	nop
000144 e420                      	ldi temp2, 0b01000000
000145 9521                      	neg temp2
000146 1b02                      	sub end, temp2
000147 5810                      	subi temp1, 0b10000000
                                 calc64_0:
000148 3410                      	cpi temp1, 0b01000000
000149 f028                      	brlo calc32_0
00014a 0000                      	nop
00014b e820                      	ldi temp2, 0b10000000
00014c 9521                      	neg temp2
00014d 1b02                      	sub end, temp2
00014e 5410                      	subi temp1, 0b01000000
                                 calc32_0:
00014f 3210                      	cpi temp1, 0b00100000
000150 f028                      	brlo calc16_0
000151 0000                      	nop
000152 e021                      	ldi temp2, 0b00000001
000153 9521                      	neg temp2
000154 1b02                      	sub end, temp2
000155 5210                      	subi temp1, 0b00100000
                                 calc16_0:
000156 3110                      	cpi temp1, 0b00010000
000157 f028                      	brlo calc8_0
000158 0000                      	nop
000159 e022                      	ldi temp2, 0b00000010
00015a 9521                      	neg temp2
00015b 1b02                      	sub end, temp2
00015c 5110                      	subi temp1, 0b00010000
                                 calc8_0:
00015d 3018                      	cpi temp1, 0b00001000
00015e f028                      	brlo calc4_0
00015f 0000                      	nop
000160 e024                      	ldi temp2, 0b00000100
000161 9521                      	neg temp2
000162 1b02                      	sub end, temp2
000163 5018                      	subi temp1, 0b00001000
                                 calc4_0:
000164 3014                      	cpi temp1, 0b00000100
000165 f028                      	brlo calc2_0
000166 0000                      	nop
000167 e028                      	ldi temp2, 0b00001000
000168 9521                      	neg temp2
000169 1b02                      	sub end, temp2
00016a 5014                      	subi temp1, 0b00000100
                                 calc2_0:
00016b 3012                      	cpi temp1, 0b00000010
00016c f028                      	brlo calc1_0
00016d 0000                      	nop
00016e e120                      	ldi temp2, 0b00010000
00016f 9521                      	neg temp2
000170 1b02                      	sub end, temp2
000171 5012                      	subi temp1, 0b00000010
                                 calc1_0:
000172 3011                      	cpi temp1, 0b00000001
000173 f028                      	brlo outputrow_0
000174 0000                      	nop
000175 e220                      	ldi temp2, 0b00100000
000176 9521                      	neg temp2
000177 1b02                      	sub end, temp2
000178 5011                      	subi temp1, 0b00000001
                                 outputrow_0:
000179 e011                      	ldi temp1, 0b00000001
00017a b918                      	out PORTC, temp1
00017b 2f10                      	mov temp1, end
00017c 7c10                      	ANDI temp1, 0b11000000
00017d b91b                      	out PORTD, temp1
00017e 2f10                      	mov temp1, end
00017f 731f                      	ANDI temp1, 0b00111111
000180 b915                      	out PORTB, temp1
000181 940e 043b                 	call delay1
000183 0000                      	nop
000184 e330                      	ldi temp3, 0b00110000
000185 b938                      	out PORTC, temp3
000186 b81b                      	out PORTD, r1
000187 b815                      	out PORTB, r1
                                 calcrow_1:
000188 8119                      	ldd temp1, Y+1
000189 e000                      	ldi end, 0b00000000
00018a 3810                      	cpi temp1, 0b10000000
00018b f028                      	brlo calc64_1
00018c 0000                      	nop
00018d e420                      	ldi temp2, 0b01000000
00018e 9521                      	neg temp2
00018f 1b02                      	sub end, temp2
000190 5810                      	subi temp1, 0b10000000
                                 calc64_1:
000191 3410                      	cpi temp1, 0b01000000
000192 f028                      	brlo calc32_1
000193 0000                      	nop
000194 e820                      	ldi temp2, 0b10000000
000195 9521                      	neg temp2
000196 1b02                      	sub end, temp2
000197 5410                      	subi temp1, 0b01000000
                                 calc32_1:
000198 3210                      	cpi temp1, 0b00100000
000199 f028                      	brlo calc16_1
00019a 0000                      	nop
00019b e021                      	ldi temp2, 0b00000001
00019c 9521                      	neg temp2
00019d 1b02                      	sub end, temp2
00019e 5210                      	subi temp1, 0b00100000
                                 calc16_1:
00019f 3110                      	cpi temp1, 0b00010000
0001a0 f028                      	brlo calc8_1
0001a1 0000                      	nop
0001a2 e022                      	ldi temp2, 0b00000010
0001a3 9521                      	neg temp2
0001a4 1b02                      	sub end, temp2
0001a5 5110                      	subi temp1, 0b00010000
                                 calc8_1:
0001a6 3018                      	cpi temp1, 0b00001000
0001a7 f028                      	brlo calc4_1
0001a8 0000                      	nop
0001a9 e024                      	ldi temp2, 0b00000100
0001aa 9521                      	neg temp2
0001ab 1b02                      	sub end, temp2
0001ac 5018                      	subi temp1, 0b00001000
                                 calc4_1:
0001ad 3014                      	cpi temp1, 0b00000100
0001ae f028                      	brlo calc2_1
0001af 0000                      	nop
0001b0 e028                      	ldi temp2, 0b00001000
0001b1 9521                      	neg temp2
0001b2 1b02                      	sub end, temp2
0001b3 5014                      	subi temp1, 0b00000100
                                 calc2_1:
0001b4 3012                      	cpi temp1, 0b00000010
0001b5 f028                      	brlo calc1_1
0001b6 0000                      	nop
0001b7 e120                      	ldi temp2, 0b00010000
0001b8 9521                      	neg temp2
0001b9 1b02                      	sub end, temp2
0001ba 5012                      	subi temp1, 0b00000010
                                 calc1_1:
0001bb 3011                      	cpi temp1, 0b00000001
0001bc f028                      	brlo outputrow_1
0001bd 0000                      	nop
0001be e220                      	ldi temp2, 0b00100000
0001bf 9521                      	neg temp2
0001c0 1b02                      	sub end, temp2
0001c1 5011                      	subi temp1, 0b00000001
                                 outputrow_1:
0001c2 e012                      	ldi temp1, 0b00000010
0001c3 b918                      	out PORTC, temp1
0001c4 2f10                      	mov temp1, end
0001c5 7c10                      	ANDI temp1, 0b11000000
0001c6 b91b                      	out PORTD, temp1
0001c7 2f10                      	mov temp1, end
0001c8 731f                      	ANDI temp1, 0b00111111
0001c9 b915                      	out PORTB, temp1
0001ca 940e 043b                 	call delay1
0001cc 0000                      	nop
0001cd b938                      	out PORTC, temp3
0001ce b81b                      	out PORTD, r1
0001cf b815                      	out PORTB, r1
                                 calcrow_2:
0001d0 811a                      	ldd temp1, Y+2
0001d1 e000                      	ldi end, 0b00000000
0001d2 3810                      	cpi temp1, 0b10000000
0001d3 f028                      	brlo calc64_2
0001d4 0000                      	nop
0001d5 e420                      	ldi temp2, 0b01000000
0001d6 9521                      	neg temp2
0001d7 1b02                      	sub end, temp2
0001d8 5810                      	subi temp1, 0b10000000
                                 calc64_2:
0001d9 3410                      	cpi temp1, 0b01000000
0001da f028                      	brlo calc32_2
0001db 0000                      	nop
0001dc e820                      	ldi temp2, 0b10000000
0001dd 9521                      	neg temp2
0001de 1b02                      	sub end, temp2
0001df 5410                      	subi temp1, 0b01000000
                                 calc32_2:
0001e0 3210                      	cpi temp1, 0b00100000
0001e1 f028                      	brlo calc16_2
0001e2 0000                      	nop
0001e3 e021                      	ldi temp2, 0b00000001
0001e4 9521                      	neg temp2
0001e5 1b02                      	sub end, temp2
0001e6 5210                      	subi temp1, 0b00100000
                                 calc16_2:
0001e7 3110                      	cpi temp1, 0b00010000
0001e8 f028                      	brlo calc8_2
0001e9 0000                      	nop
0001ea e022                      	ldi temp2, 0b00000010
0001eb 9521                      	neg temp2
0001ec 1b02                      	sub end, temp2
0001ed 5110                      	subi temp1, 0b00010000
                                 calc8_2:
0001ee 3018                      	cpi temp1, 0b00001000
0001ef f028                      	brlo calc4_2
0001f0 0000                      	nop
0001f1 e024                      	ldi temp2, 0b00000100
0001f2 9521                      	neg temp2
0001f3 1b02                      	sub end, temp2
0001f4 5018                      	subi temp1, 0b00001000
                                 calc4_2:
0001f5 3014                      	cpi temp1, 0b00000100
0001f6 f028                      	brlo calc2_2
0001f7 0000                      	nop
0001f8 e028                      	ldi temp2, 0b00001000
0001f9 9521                      	neg temp2
0001fa 1b02                      	sub end, temp2
0001fb 5014                      	subi temp1, 0b00000100
                                 calc2_2:
0001fc 3012                      	cpi temp1, 0b00000010
0001fd f028                      	brlo calc1_2
0001fe 0000                      	nop
0001ff e120                      	ldi temp2, 0b00010000
000200 9521                      	neg temp2
000201 1b02                      	sub end, temp2
000202 5012                      	subi temp1, 0b00000010
                                 calc1_2:
000203 3011                      	cpi temp1, 0b00000001
000204 f028                      	brlo outputrow_2
000205 0000                      	nop
000206 e220                      	ldi temp2, 0b00100000
000207 9521                      	neg temp2
000208 1b02                      	sub end, temp2
000209 5011                      	subi temp1, 0b00000001
                                 outputrow_2:
00020a e014                      	ldi temp1, 0b00000100
00020b b918                      	out PORTC, temp1
00020c 2f10                      	mov temp1, end
00020d 7c10                      	ANDI temp1, 0b11000000
00020e b91b                      	out PORTD, temp1
00020f 2f10                      	mov temp1, end
000210 731f                      	ANDI temp1, 0b00111111
000211 b915                      	out PORTB, temp1
000212 940e 043b                 	call delay1
000214 0000                      	nop
000215 b938                      	out PORTC, temp3
000216 b81b                      	out PORTD, r1
000217 b815                      	out PORTB, r1
                                 calcrow_3:
000218 811b                      	ldd temp1, Y+3
000219 e000                      	ldi end, 0b00000000
00021a 3810                      	cpi temp1, 0b10000000
00021b f028                      	brlo calc64_3
00021c 0000                      	nop
00021d e420                      	ldi temp2, 0b01000000
00021e 9521                      	neg temp2
00021f 1b02                      	sub end, temp2
000220 5810                      	subi temp1, 0b10000000
                                 calc64_3:
000221 3410                      	cpi temp1, 0b01000000
000222 f028                      	brlo calc32_3
000223 0000                      	nop
000224 e820                      	ldi temp2, 0b10000000
000225 9521                      	neg temp2
000226 1b02                      	sub end, temp2
000227 5410                      	subi temp1, 0b01000000
                                 calc32_3:
000228 3210                      	cpi temp1, 0b00100000
000229 f028                      	brlo calc16_3
00022a 0000                      	nop
00022b e021                      	ldi temp2, 0b00000001
00022c 9521                      	neg temp2
00022d 1b02                      	sub end, temp2
00022e 5210                      	subi temp1, 0b00100000
                                 calc16_3:
00022f 3110                      	cpi temp1, 0b00010000
000230 f028                      	brlo calc8_3
000231 0000                      	nop
000232 e022                      	ldi temp2, 0b00000010
000233 9521                      	neg temp2
000234 1b02                      	sub end, temp2
000235 5110                      	subi temp1, 0b00010000
                                 calc8_3:
000236 3018                      	cpi temp1, 0b00001000
000237 f028                      	brlo calc4_3
000238 0000                      	nop
000239 e024                      	ldi temp2, 0b00000100
00023a 9521                      	neg temp2
00023b 1b02                      	sub end, temp2
00023c 5018                      	subi temp1, 0b00001000
                                 calc4_3:
00023d 3014                      	cpi temp1, 0b00000100
00023e f028                      	brlo calc2_3
00023f 0000                      	nop
000240 e028                      	ldi temp2, 0b00001000
000241 9521                      	neg temp2
000242 1b02                      	sub end, temp2
000243 5014                      	subi temp1, 0b00000100
                                 calc2_3:
000244 3012                      	cpi temp1, 0b00000010
000245 f028                      	brlo calc1_3
000246 0000                      	nop
000247 e120                      	ldi temp2, 0b00010000
000248 9521                      	neg temp2
000249 1b02                      	sub end, temp2
00024a 5012                      	subi temp1, 0b00000010
                                 calc1_3:
00024b 3011                      	cpi temp1, 0b00000001
00024c f028                      	brlo outputrow_3
00024d 0000                      	nop
00024e e220                      	ldi temp2, 0b00100000
00024f 9521                      	neg temp2
000250 1b02                      	sub end, temp2
000251 5011                      	subi temp1, 0b00000001
                                 outputrow_3:
000252 e018                      	ldi temp1, 0b00001000
000253 b918                      	out PORTC, temp1
000254 2f10                      	mov temp1, end
000255 7c10                      	ANDI temp1, 0b11000000
000256 b91b                      	out PORTD, temp1
000257 2f10                      	mov temp1, end
000258 731f                      	ANDI temp1, 0b00111111
000259 b915                      	out PORTB, temp1
00025a 940e 043b                 	call delay1
00025c 0000                      	nop
                                 calcrow_4:
00025d 811c                      	ldd temp1, Y+4
00025e e000                      	ldi end, 0b00000000
00025f 3810                      	cpi temp1, 0b10000000
000260 f028                      	brlo calc64_4
000261 0000                      	nop
000262 e420                      	ldi temp2, 0b01000000
000263 9521                      	neg temp2
000264 1b02                      	sub end, temp2
000265 5810                      	subi temp1, 0b10000000
                                 calc64_4:
000266 3410                      	cpi temp1, 0b01000000
000267 f028                      	brlo calc32_4
000268 0000                      	nop
000269 e820                      	ldi temp2, 0b10000000
00026a 9521                      	neg temp2
00026b 1b02                      	sub end, temp2
00026c 5410                      	subi temp1, 0b01000000
                                 calc32_4:
00026d 3210                      	cpi temp1, 0b00100000
00026e f028                      	brlo calc16_4
00026f 0000                      	nop
000270 e021                      	ldi temp2, 0b00000001
000271 9521                      	neg temp2
000272 1b02                      	sub end, temp2
000273 5210                      	subi temp1, 0b00100000
                                 calc16_4:
000274 3110                      	cpi temp1, 0b00010000
000275 f028                      	brlo calc8_4
000276 0000                      	nop
000277 e022                      	ldi temp2, 0b00000010
000278 9521                      	neg temp2
000279 1b02                      	sub end, temp2
00027a 5110                      	subi temp1, 0b00010000
                                 calc8_4:
00027b 3018                      	cpi temp1, 0b00001000
00027c f028                      	brlo calc4_4
00027d 0000                      	nop
00027e e024                      	ldi temp2, 0b00000100
00027f 9521                      	neg temp2
000280 1b02                      	sub end, temp2
000281 5018                      	subi temp1, 0b00001000
                                 calc4_4:
000282 3014                      	cpi temp1, 0b00000100
000283 f028                      	brlo calc2_4
000284 0000                      	nop
000285 e028                      	ldi temp2, 0b00001000
000286 9521                      	neg temp2
000287 1b02                      	sub end, temp2
000288 5014                      	subi temp1, 0b00000100
                                 calc2_4:
000289 3012                      	cpi temp1, 0b00000010
00028a f028                      	brlo calc1_4
00028b 0000                      	nop
00028c e120                      	ldi temp2, 0b00010000
00028d 9521                      	neg temp2
00028e 1b02                      	sub end, temp2
00028f 5012                      	subi temp1, 0b00000010
                                 calc1_4:
000290 3011                      	cpi temp1, 0b00000001
000291 f028                      	brlo outputrow_4
000292 0000                      	nop
000293 e220                      	ldi temp2, 0b00100000
000294 9521                      	neg temp2
000295 1b02                      	sub end, temp2
000296 5011                      	subi temp1, 0b00000001
                                 outputrow_4:
000297 b818                      	out PORTC, r1
000298 2f10                      	mov temp1, end
000299 7c10                      	ANDI temp1, 0b11000000
00029a 6014                      	ORI temp1, 0b00000100
00029b b91b                      	out PORTD, temp1
00029c 2f10                      	mov temp1, end
00029d 731f                      	ANDI temp1, 0b00111111
00029e b915                      	out PORTB, temp1
00029f 940e 043b                 	call delay1
0002a1 0000                      	nop
0002a2 b938                      	out PORTC, temp3
0002a3 b81b                      	out PORTD, r1
0002a4 b815                      	out PORTB, r1
                                 calcrow_5:
0002a5 811d                      	ldd temp1, Y+5
0002a6 e000                      	ldi end, 0b00000000
0002a7 3810                      	cpi temp1, 0b10000000
0002a8 f028                      	brlo calc64_5
0002a9 0000                      	nop
0002aa e420                      	ldi temp2, 0b01000000
0002ab 9521                      	neg temp2
0002ac 1b02                      	sub end, temp2
0002ad 5810                      	subi temp1, 0b10000000
                                 calc64_5:
0002ae 3410                      	cpi temp1, 0b01000000
0002af f028                      	brlo calc32_5
0002b0 0000                      	nop
0002b1 e820                      	ldi temp2, 0b10000000
0002b2 9521                      	neg temp2
0002b3 1b02                      	sub end, temp2
0002b4 5410                      	subi temp1, 0b01000000
                                 calc32_5:
0002b5 3210                      	cpi temp1, 0b00100000
0002b6 f028                      	brlo calc16_5
0002b7 0000                      	nop
0002b8 e021                      	ldi temp2, 0b00000001
0002b9 9521                      	neg temp2
0002ba 1b02                      	sub end, temp2
0002bb 5210                      	subi temp1, 0b00100000
                                 calc16_5:
0002bc 3110                      	cpi temp1, 0b00010000
0002bd f028                      	brlo calc8_5
0002be 0000                      	nop
0002bf e022                      	ldi temp2, 0b00000010
0002c0 9521                      	neg temp2
0002c1 1b02                      	sub end, temp2
0002c2 5110                      	subi temp1, 0b00010000
                                 calc8_5:
0002c3 3018                      	cpi temp1, 0b00001000
0002c4 f028                      	brlo calc4_5
0002c5 0000                      	nop
0002c6 e024                      	ldi temp2, 0b00000100
0002c7 9521                      	neg temp2
0002c8 1b02                      	sub end, temp2
0002c9 5018                      	subi temp1, 0b00001000
                                 calc4_5:
0002ca 3014                      	cpi temp1, 0b00000100
0002cb f028                      	brlo calc2_5
0002cc 0000                      	nop
0002cd e028                      	ldi temp2, 0b00001000
0002ce 9521                      	neg temp2
0002cf 1b02                      	sub end, temp2
0002d0 5014                      	subi temp1, 0b00000100
                                 calc2_5:
0002d1 3012                      	cpi temp1, 0b00000010
0002d2 f028                      	brlo calc1_5
0002d3 0000                      	nop
0002d4 e120                      	ldi temp2, 0b00010000
0002d5 9521                      	neg temp2
0002d6 1b02                      	sub end, temp2
0002d7 5012                      	subi temp1, 0b00000010
                                 calc1_5:
0002d8 3011                      	cpi temp1, 0b00000001
0002d9 f028                      	brlo outputrow_5
0002da 0000                      	nop
0002db e220                      	ldi temp2, 0b00100000
0002dc 9521                      	neg temp2
0002dd 1b02                      	sub end, temp2
0002de 5011                      	subi temp1, 0b00000001
                                 outputrow_5:
0002df 2f10                      	mov temp1, end
0002e0 7c10                      	ANDI temp1, 0b11000000
0002e1 6018                      	ORI temp1, 0b00001000
0002e2 b91b                      	out PORTD, temp1
0002e3 2f10                      	mov temp1, end
0002e4 731f                      	ANDI temp1, 0b00111111
0002e5 b915                      	out PORTB, temp1
0002e6 940e 043b                 	call delay1
0002e8 0000                      	nop
0002e9 b938                      	out PORTC, temp3
0002ea b81b                      	out PORTD, r1
0002eb b815                      	out PORTB, r1
                                 calcrow_6:
0002ec 811e                      	ldd temp1, Y+6
0002ed e000                      	ldi end, 0b00000000
0002ee 3810                      	cpi temp1, 0b10000000
0002ef f028                      	brlo calc64_6
0002f0 0000                      	nop
0002f1 e420                      	ldi temp2, 0b01000000
0002f2 9521                      	neg temp2
0002f3 1b02                      	sub end, temp2
0002f4 5810                      	subi temp1, 0b10000000
                                 calc64_6:
0002f5 3410                      	cpi temp1, 0b01000000
0002f6 f028                      	brlo calc32_6
0002f7 0000                      	nop
0002f8 e820                      	ldi temp2, 0b10000000
0002f9 9521                      	neg temp2
0002fa 1b02                      	sub end, temp2
0002fb 5410                      	subi temp1, 0b01000000
                                 calc32_6:
0002fc 3210                      	cpi temp1, 0b00100000
0002fd f028                      	brlo calc16_6
0002fe 0000                      	nop
0002ff e021                      	ldi temp2, 0b00000001
000300 9521                      	neg temp2
000301 1b02                      	sub end, temp2
000302 5210                      	subi temp1, 0b00100000
                                 calc16_6:
000303 3110                      	cpi temp1, 0b00010000
000304 f028                      	brlo calc8_6
000305 0000                      	nop
000306 e022                      	ldi temp2, 0b00000010
000307 9521                      	neg temp2
000308 1b02                      	sub end, temp2
000309 5110                      	subi temp1, 0b00010000
                                 calc8_6:
00030a 3018                      	cpi temp1, 0b00001000
00030b f028                      	brlo calc4_6
00030c 0000                      	nop
00030d e024                      	ldi temp2, 0b00000100
00030e 9521                      	neg temp2
00030f 1b02                      	sub end, temp2
000310 5018                      	subi temp1, 0b00001000
                                 calc4_6:
000311 3014                      	cpi temp1, 0b00000100
000312 f028                      	brlo calc2_6
000313 0000                      	nop
000314 e028                      	ldi temp2, 0b00001000
000315 9521                      	neg temp2
000316 1b02                      	sub end, temp2
000317 5014                      	subi temp1, 0b00000100
                                 calc2_6:
000318 3012                      	cpi temp1, 0b00000010
000319 f028                      	brlo calc1_6
00031a 0000                      	nop
00031b e120                      	ldi temp2, 0b00010000
00031c 9521                      	neg temp2
00031d 1b02                      	sub end, temp2
00031e 5012                      	subi temp1, 0b00000010
                                 calc1_6:
00031f 3011                      	cpi temp1, 0b00000001
000320 f028                      	brlo outputrow_6
000321 0000                      	nop
000322 e220                      	ldi temp2, 0b00100000
000323 9521                      	neg temp2
000324 1b02                      	sub end, temp2
000325 5011                      	subi temp1, 0b00000001
                                 outputrow_6:
000326 2f10                      	mov temp1, end
000327 7c10                      	ANDI temp1, 0b11000000
000328 6110                      	ORI temp1, 0b00010000
000329 b91b                      	out PORTD, temp1
00032a 2f10                      	mov temp1, end
00032b 731f                      	ANDI temp1, 0b00111111
00032c b915                      	out PORTB, temp1
00032d 940e 043b                 	call delay1
00032f 0000                      	nop
000330 b938                      	out PORTC, temp3
000331 b81b                      	out PORTD, r1
000332 b815                      	out PORTB, r1
                                 calcrow_7:
000333 811f                      	ldd temp1, Y+7
000334 e000                      	ldi end, 0b00000000
000335 3810                      	cpi temp1, 0b10000000
000336 f028                      	brlo calc64_7
000337 0000                      	nop
000338 e420                      	ldi temp2, 0b01000000
000339 9521                      	neg temp2
00033a 1b02                      	sub end, temp2
00033b 5810                      	subi temp1, 0b10000000
                                 calc64_7:
00033c 3410                      	cpi temp1, 0b01000000
00033d f028                      	brlo calc32_7
00033e 0000                      	nop
00033f e820                      	ldi temp2, 0b10000000
000340 9521                      	neg temp2
000341 1b02                      	sub end, temp2
000342 5410                      	subi temp1, 0b01000000
                                 calc32_7:
000343 3210                      	cpi temp1, 0b00100000
000344 f028                      	brlo calc16_7
000345 0000                      	nop
000346 e021                      	ldi temp2, 0b00000001
000347 9521                      	neg temp2
000348 1b02                      	sub end, temp2
000349 5210                      	subi temp1, 0b00100000
                                 calc16_7:
00034a 3110                      	cpi temp1, 0b00010000
00034b f028                      	brlo calc8_7
00034c 0000                      	nop
00034d e022                      	ldi temp2, 0b00000010
00034e 9521                      	neg temp2
00034f 1b02                      	sub end, temp2
000350 5110                      	subi temp1, 0b00010000
                                 calc8_7:
000351 3018                      	cpi temp1, 0b00001000
000352 f028                      	brlo calc4_7
000353 0000                      	nop
000354 e024                      	ldi temp2, 0b00000100
000355 9521                      	neg temp2
000356 1b02                      	sub end, temp2
000357 5018                      	subi temp1, 0b00001000
                                 calc4_7:
000358 3014                      	cpi temp1, 0b00000100
000359 f028                      	brlo calc2_7
00035a 0000                      	nop
00035b e028                      	ldi temp2, 0b00001000
00035c 9521                      	neg temp2
00035d 1b02                      	sub end, temp2
00035e 5014                      	subi temp1, 0b00000100
                                 calc2_7:
00035f 3012                      	cpi temp1, 0b00000010
000360 f028                      	brlo calc1_7
000361 0000                      	nop
000362 e120                      	ldi temp2, 0b00010000
000363 9521                      	neg temp2
000364 1b02                      	sub end, temp2
000365 5012                      	subi temp1, 0b00000010
                                 calc1_7:
000366 3011                      	cpi temp1, 0b00000001
000367 f028                      	brlo outputrow_7
000368 0000                      	nop
000369 e220                      	ldi temp2, 0b00100000
00036a 9521                      	neg temp2
00036b 1b02                      	sub end, temp2
00036c 5011                      	subi temp1, 0b00000001
                                 outputrow_7:
00036d 2f10                      	mov temp1, end
00036e 7c10                      	ANDI temp1, 0b11000000
00036f 6210                      	ORI temp1, 0b00100000
000370 b91b                      	out PORTD, temp1
000371 2f10                      	mov temp1, end
000372 731f                      	ANDI temp1, 0b00111111
000373 b915                      	out PORTB, temp1
000374 940e 043b                 	call delay1
000376 0000                      	nop
000377 b938                      	out PORTC, temp3
000378 b81b                      	out PORTD, r1
000379 b815                      	out PORTB, r1
00037a 940c 0065                 	jmp main
00037c 0000                      	nop
                                 	;Draw matrix ends
                                 joystickinput:		//Listen to joystick (X-axis first)
00037d e015                      	ldi		temp1, 0b00000101		
00037e 9120 007c                 	lds		temp2, ADMUX
000380 7f28                      	andi	temp2, 0b11111000
000381 2b21                      	or		temp2, temp1
000382 9320 007c                 	sts		ADMUX, temp2
                                 
000384 e410                      	ldi		temp1, (1<<ADSC)
000385 9120 007a                 	lds		temp2, ADCSRA
000387 2b21                      	or		temp2, temp1
000388 9320 007a                 	sts		ADCSRA, temp2
                                 wait1:
                                 	;Wait until "read" is finished (bit 6 = 0)
00038a 9120 007a                 	lds temp2, ADCSRA
00038c fd26                      	sbrc temp2, ADSC
00038d 940c 038a                 	jmp wait1
00038f 0000                      	nop
000390 9130 0079                 	lds temp3, ADCH
000392 0fa3                      	add r26, temp3
000393 940c 0396                 	jmp joyinputY
000395 0000                      	nop
                                 
                                 joyinputY:				//Listen to joystick (Y-axis)
000396 e014                      	ldi		temp1, 0b00000100			
000397 9120 007c                 	lds		temp2, ADMUX
000399 7f28                      	andi	temp2, 0b11111000
00039a 2b21                      	or		temp2, temp1
00039b 9320 007c                 	sts		ADMUX, temp2
                                 
00039d e410                      	ldi		temp1, (1<<ADSC)
00039e 9120 007a                 	lds		temp2, ADCSRA
0003a0 2b21                      	or		temp2, temp1
0003a1 9320 007a                 	sts		ADCSRA, temp2	
                                 wait2:
                                 	;Same as wait1 but with up/down motion
0003a3 9120 007a                 	lds temp2, ADCSRA
0003a5 fd26                      	sbrc temp2, ADSC
0003a6 940c 03a3                 	jmp wait2
0003a8 0000                      	nop
0003a9 9140 0079                 	lds temp4, ADCH
0003ab 0fa4                      	add r26, temp4 ;for random spawn point
                                 
0003ac 940c 03db                 	jmp compareinput
0003ae 0000                      	nop
                                 east:
0003af 3092                      	cpi direction, 0b00000010
0003b0 f0d9                      	breq moveWest
0003b1 0000                      	nop
0003b2 e091                      	ldi direction, 0b00000001
0003b3 940c 041e                 	jmp calcDirection
0003b5 0000                      	nop
                                 moveEast:					
0003b6 8110                      	ld temp1, Z
0003b7 2f31                      	mov temp3, temp1
0003b8 3110                      	cpi temp1, 16
0003b9 f030                      	brlo wrapAroundEast
0003ba 0000                      	nop
0003bb 5110                      	subi temp1, 16
0003bc 8310                      	st Z, temp1
0003bd 940c 041d                 	jmp exitinput
0003bf 0000                      	nop
                                 wrapAroundEast:
0003c0 6710                      	ori temp1, 0b01110000
0003c1 8310                      	st Z, temp1
0003c2 940c 041d                 	jmp exitinput
0003c4 0000                      	nop
                                 west:
0003c5 3091                      	cpi direction, 0b00000001
0003c6 f379                      	breq moveEast
0003c7 0000                      	nop
0003c8 e092                      	ldi direction, 0b00000010
0003c9 940c 041e                 	jmp calcDirection 
0003cb 0000                      	nop
                                 moveWest:                   ;Move sideways = read old position of head,
0003cc 8110                          ld temp1, Z             ;subtract/add LSB of X position (bit value 16), 
0003cd 2f31                          mov temp3, temp1		;then insert new value back to Z
0003ce 3710                          cpi temp1, 112            
0003cf f430                          brsh wrapAroundWest
0003d0 0000                          nop
0003d1 5f10                          subi temp1, -16            
0003d2 8310                          st Z, temp1
0003d3 940c 041d                     jmp exitinput
0003d5 0000                          nop
                                 wrapAroundWest:
0003d6 701f                          andi temp1, 0b00001111
0003d7 8310                          st Z, temp1
0003d8 940c 041d                     jmp exitinput
0003da 0000                          nop
                                 compareinput:	;Compare input and branch accordingly. Set direction
0003db 383c                      	cpi temp3, 140
0003dc f690                      	brsh east
0003dd 0000                      	nop
0003de 3035                      	cpi temp3, 5
0003df f328                      	brlo west
0003e0 0000                      	nop	
0003e1 3248                      	cpi temp4, 40
0003e2 f438                      	brsh north
0003e3 0000                      	nop
0003e4 3041                      	cpi temp4, 1
0003e5 f0f0                      	brlo south 
0003e6 0000                      	nop
0003e7 940c 041d                 	jmp exitinput			;Exit if no input 
0003e9 0000                      	nop
                                 north:
0003ea 3094                      	cpi direction, 0b00000100
0003eb f0f9                      	breq moveSouth
0003ec 0000                      	nop	
0003ed e098                      	ldi direction, 0b00001000
0003ee 940c 041e                 	jmp calcDirection
0003f0 0000                      	nop
                                 moveNorth:					;Move upwards/downwards = read old position,
0003f1 8110                      	ld temp1, Z				;subtract/add LSB of Y position (bit value 1),
0003f2 2f31                      	mov temp3, temp1
0003f3 2f21                      	mov temp2, temp1		;then insert new value back to Z
0003f4 702f                      	andi temp2, 0b00001111
0003f5 3020                      	cpi temp2, 0
0003f6 f031                      	breq wrapAroundNorth
0003f7 0000                      	nop	
0003f8 5011                      	subi temp1, 1
0003f9 8310                      	st Z, temp1
0003fa 940c 041d                 	jmp exitinput
0003fc 0000                      	nop
                                 wrapAroundNorth:
0003fd e027                      	ldi temp2, 0b00000111
0003fe 7710                      	andi temp1, 0b01110000
0003ff 2b12                      	or temp1, temp2
000400 8310                      	st Z, temp1
000401 940c 041d                 	jmp exitinput
000403 0000                      	nop
                                 south:
000404 3098                      	cpi direction, 0b00001000
000405 f359                      	breq moveNorth
000406 0000                      	nop
000407 e094                      	ldi direction, 0b00000100
000408 940c 041e                 	jmp calcDirection
00040a 0000                      	nop
                                 moveSouth:
00040b 8110                      	ld temp1, Z
00040c 2f31                      	mov temp3, temp1
00040d 2f21                      	mov temp2, temp1
00040e 702f                      	andi temp2, 0b00001111
00040f 3027                      	cpi temp2, 7
000410 f031                      	breq wrapAroundSouth
000411 0000                      	nop
000412 5f1f                      	subi temp1, -1
000413 8310                      	st Z, temp1
000414 940c 041d                 	jmp exitinput
000416 0000                      	nop
                                 wrapAroundSouth:
000417 7710                      	andi temp1, 0b01110000
000418 2911                      	or temp1, r1
000419 8310                      	st Z, temp1
00041a 940c 041d                 	jmp exitinput
00041c 0000                      	nop
                                 exitinput:					;Reset input and go back to main after moving
00041d 9508                      	ret
                                 calcDirection:				;Checks value of "direction" and moves snake's head accordingly
00041e fd90                      	sbrc direction, 0
00041f 940c 03cc                 	jmp moveWest
000421 0000                      	nop
000422 fd91                      	sbrc direction, 1
000423 940c 03b6                 	jmp moveEast
000425 0000                      	nop
000426 fd92                      	sbrc direction, 2
000427 940c 040b                 	jmp moveSouth
000429 0000                      	nop
00042a fd93                      	sbrc direction, 3
00042b 940c 03f1                 	jmp moveNorth
00042d 0000                      	nop
00042e 940c 041d                 	jmp exitinput
000430 0000                      	nop
                                 
                                 
                                 
                                 
                                 resetMatrix:				;Reset matrix
000431 8218                      	st Y, r1
000432 8219                          std Y+1, r1
000433 821a                          std Y+2, r1
000434 821b                          std Y+3, r1
000435 821c                          std Y+4, r1
000436 821d                          std Y+5, r1
000437 821e                          std Y+6, r1
000438 821f                          std Y+7, r1
000439 9508                      	ret
00043a 0000                      	nop
                                 delay1:						;Delay called after each output
00043b e03d                          ldi  temp3, 13
00043c ef4c                          ldi  temp4, 252
00043d 954a                      	L1:	dec  temp4
00043e f7f1                      		brne L1
00043f 953a                      		dec  temp3
000440 f7e1                      		brne L1
000441 9508                      		ret
000442 0000                      		nop
                                 detectCollision:
000443 8110                      		ld temp1, Z ;head
                                 	getApple:
000444 1776                      		cp totalLength, loopcounter
000445 f441                      		brne dIncrement
000446 0000                      		nop
000447 9122                      		ld temp2, -Z ;food
000448 1712                      		cp temp1, temp2
000449 f049                      		breq grow
00044a 0000                      		nop
00044b 940c 045c                 		jmp exitDetection
00044d 0000                      		nop
                                 	dIncrement:
00044e 9121                      		ld temp2, Z+
00044f 9563                      		inc loopcounter
000450 940c 0444                 		jmp getApple
000452 0000                      		nop 
                                 	grow:
000453 9583                      		inc length
000454 940e 048e                 		call syncLength
000456 0000                      		nop	
000457 e060                      		ldi loopcounter, 0
000458 e0e0                      		ldi ZL, LOW(snakebody)
000459 940c 0460                 		jmp locateFood 
00045b 0000                      		nop
                                 	exitDetection:
00045c e060                      		ldi loopcounter, 0
00045d e0e0                      		ldi ZL, LOW(snakebody)
00045e 9508                      		ret
00045f 0000                      		nop
                                 locateFood:
                                 	;Pick a "random" position within the grid	
000460 2f1a                      	 mov temp1, r26
000461 7717                      	 andi temp1, 0b01110111 ;Convert to coordinate
                                 	 locationLoop:
                                 	 ;Compare to snake
000462 9121                      	 ld temp2, Z+
000463 1712                      	 cp temp1, temp2
                                 	 
                                 	 ;If collision found
000464 f041                      	 breq pickNewValue
000465 0000                      	 nop
                                 
000466 1786                      	 cp length, loopcounter
000467 f079                      	 breq foundFoodLocation
000468 0000                      	 nop
000469 9563                      	 inc loopcounter
00046a 940c 0462                 	 jmp locationLoop
00046c 0000                      	 nop
                                 	 pickNewValue:
00046d 9120 0079                 		lds temp2, ADCH
00046f 0f12                      		add temp1, temp2
000470 9510                      		com temp1
000471 7717                      		andi temp1, 0b01110111
000472 e060                      		ldi loopcounter, 0
000473 e0e0                      		ldi ZL, LOW(snakebody)
000474 940c 0462                 		jmp locationLoop
000476 0000                      		nop
                                 	 foundFoodLocation:
000477 e060                      		ldi loopcounter, 0
000478 e0e0                      		ldi ZL, LOW(snakebody)
000479 940c 047c                 		jmp insertNewFoodPosition
00047b 0000                      		nop
                                 
                                 insertNewFoodPosition:
                                 		;Routine for inserting the new position into game matrix
                                 		;(Food is placed in last)
00047c 1776                      		cp totalLength, loopcounter
00047d f421                      		brne increment
00047e 8310                      		st Z, temp1
00047f 940c 0487                 		jmp exitLocate
000481 0000                      		nop
                                 	increment:
000482 9121                      		ld temp2, Z+
000483 9563                      		inc loopcounter
000484 940c 047c                 		jmp insertNewFoodPosition
000486 0000                      		nop
                                 	exitLocate:
000487 e0e0                      		ldi ZL, LOW(snakebody)
000488 e060                      		ldi loopcounter, 0
000489 9508                      		ret
00048a 0000                      		nop
                                 gameUpdateTimer:		; Flag set by interrupt to update game
00048b e051                      	ldi updateGame, 0b00000001
00048c 9518                      	reti
00048d 0000                      	nop
                                 syncLength:				; Called each time length is incremented
00048e 2f78                      	mov totalLength, length
00048f 9573                      	inc totalLength
000490 9508                      	ret
000491 0000                      	nop
                                 gameOver:
000492 940e 0431                 	call resetMatrix
000494 0000                      	nop
000495 940c 0492                 	jmp gameOver
000497 0000                      	nop
                                 
                                 /* iterate
                                 	detectLoop:
                                 		cp totalLength, loopcounter
                                 		brne dIncrement
                                 		
                                 		ret
                                 		nop
                                 	dIncrement:
                                 		inc loopcounter
                                 		jmp detectLoop
                                 		nop 
                                 */
                                 
                                 /*	
                                 	gammal sheet
                                 	uniquePosition: 
                                 		;Cycle until food does not collide with snake
                                 		;If no part of snake collides with food, insert the new position into food matrix
                                 		;If snake collides with food, pick a new position (based on ADCH and multiplication)
                                 		cp length, loopcounter
                                 		breq validPosition
                                 		nop
                                 		inc temp1
                                 		mul temp2, temp1
                                 		andi temp2, 0b00000111
                                 		andi temp1, 0b01110000
                                 		or temp1, temp2
                                 		ld temp2, Z+
                                 		cp temp2, temp1
                                 		breq uniquePosition
                                 		nop
                                 
                                 		jmp uniquePosition
                                 		nop
                                 	iterateBody:
                                 		;Iterate through every body part and compare it to the potential food position
                                 		cp length, loopcounter
                                 		breq validPosition
                                 		nop
                                 		ld temp2, Z+
                                 		;See if they collide 
                                 		cp temp2, temp1
                                 		brne uIncrement
                                 		nop
                                 		;Pick a new position and reset loop counter + pointer
                                 		ldi ZL, LOW(snakebody)
                                 		ldi loopcounter, 0
                                 		jmp uniquePosition
                                 		nop
                                 	uIncrement:
                                 		inc loopcounter
                                 		jmp iterateBody
                                 		nop
                                 	validPosition:
                                 		ldi ZL, LOW(snakebody)
                                 		ldi loopcounter, 0
                                 		jmp insertNewFoodPosition
                                 		nop


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :  40 z  :  28 r0 :   0 r1 :  32 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  95 r17: 274 r18: 245 r19:  45 r20:  33 
r21:   4 r22:  22 r23:   7 r24:  10 r25:  13 r26:   3 r27:   0 r28:   1 
r29:   1 r30:   9 r31:   1 
Registers used: 18 out of 35 (51.4%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   3 adiw  :   0 and   :   0 
andi  :  27 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  29 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :  67 brlt  :   0 brmi  :   0 
brne  :   5 brpl  :   0 brsh  :   3 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  19 cbi   :   0 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   1 cp    :   9 cpc   :   0 
cpi   :  93 cpse  :   0 dec   :   3 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   8 jmp   :  57 
ld    :  16 ldd   :  14 ldi   : 140 lds   :  11 lpm   :   0 lsl   :   0 
lsr   :   4 mov   :  28 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :  64 nop   : 184 or    :  15 ori   :   6 out   :  47 pop   :   1 
push  :   1 rcall :   0 ret   :  10 reti  :   1 rjmp  :   0 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   0 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   6 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :  14 std   :  24 sts   :   8 
sub   :  64 subi  :  69 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 35 out of 113 (31.0%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000930   2294      0   2294   32768   7.0%
[.dseg] 0x000100 0x000148      0     72     72    2048   3.5%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
