INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/code/CS202_Proj_CPU/CPU.srcs/sources_1/new/debounce_button.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_button
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/code/CS202_Proj_CPU/CPU.srcs/sources_1/new/divclk_20ms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divclk_20ms
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/code/CS202_Proj_CPU/CPU.srcs/sources_1/new/light_7seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_7seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/code/CS202_Proj_CPU/CPU.srcs/sources_1/new/test1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/code/CS202_Proj_CPU/CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
