$version Generated by VerilatedVcd $end
$date Mon Sep 26 10:00:54 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 ( clk $end
  $var wire  1 ) clk_out $end
  $scope module divide_3 $end
   $var wire  1 ( clk $end
   $var wire  1 ) clk_out $end
   $var wire  1 $ d0 $end
   $var wire  1 # d1 $end
   $var wire  1 # q0 $end
   $var wire  1 & q0bar $end
   $var wire  1 % q1 $end
   $var wire  1 ' q1bar $end
   $var wire  1 * q2 $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#100
1#
0$
0%
0&
1'
1(
0)
0*
#210
0(
#320
0#
1%
1&
0'
1(
1)
#430
0(
1*
#540
1$
0%
1'
1(
#650
0(
0)
0*
#760
1#
0$
0&
1(
#870
0(
#980
0#
1%
1&
0'
1(
1)
#1090
0(
1*
#1200
1$
0%
1'
1(
#1310
0(
0)
0*
#1420
1#
0$
0&
1(
#1530
0(
#1640
0#
1%
1&
0'
1(
1)
#1750
0(
1*
#1860
1$
0%
1'
1(
#1970
0(
0)
0*
#2080
1#
0$
0&
1(
#2190
0(
#2300
0#
1%
1&
0'
1(
1)
#2410
0(
1*
#2520
1$
0%
1'
1(
#2630
0(
0)
0*
#2740
1#
0$
0&
1(
#2850
0(
#2960
0#
1%
1&
0'
1(
1)
#3070
0(
1*
#3180
1$
0%
1'
1(
#3290
0(
0)
0*
#3400
1#
0$
0&
1(
#3510
0(
#3620
0#
1%
1&
0'
1(
1)
#3730
0(
1*
#3840
1$
0%
1'
1(
#3950
0(
0)
0*
#4060
1#
0$
0&
1(
#4170
0(
#4280
0#
1%
1&
0'
1(
1)
#4390
0(
1*
#4500
1$
0%
1'
1(
#4610
0(
0)
0*
#4720
1#
0$
0&
1(
#4830
0(
#4940
0#
1%
1&
0'
1(
1)
