v 20201216 2
C 42500 46400 1 0 0 in-1.sym
{
T 42500 46900 5 10 0 0 0 0 1
footprint=anchor
T 42500 46700 5 10 0 0 0 0 1
device=INPUT
T 42500 46500 5 10 1 1 0 7 1
refdes=O5
}
C 42500 47000 1 0 0 in-1.sym
{
T 42500 47500 5 10 0 0 0 0 1
footprint=anchor
T 42500 47300 5 10 0 0 0 0 1
device=INPUT
T 42500 47100 5 10 1 1 0 7 1
refdes=O2
}
C 42500 46800 1 0 0 in-1.sym
{
T 42500 47300 5 10 0 0 0 0 1
footprint=anchor
T 42500 47100 5 10 0 0 0 0 1
device=INPUT
T 42500 46900 5 10 1 1 0 7 1
refdes=O3
}
C 42500 46600 1 0 0 in-1.sym
{
T 42500 47100 5 10 0 0 0 0 1
footprint=anchor
T 42500 46900 5 10 0 0 0 0 1
device=INPUT
T 42500 46700 5 10 1 1 0 7 1
refdes=O4
}
C 42500 46200 1 0 0 in-1.sym
{
T 42500 46700 5 10 0 0 0 0 1
footprint=anchor
T 42500 46500 5 10 0 0 0 0 1
device=INPUT
T 42500 46300 5 10 1 1 0 7 1
refdes=O6
}
C 42500 46000 1 0 0 in-1.sym
{
T 42500 46500 5 10 0 0 0 0 1
footprint=anchor
T 42500 46300 5 10 0 0 0 0 1
device=INPUT
T 42500 46100 5 10 1 1 0 7 1
refdes=O7
}
N 43100 46900 43300 46900 4
{
T 43350 46900 5 10 1 1 0 1 1
netname=O3
}
N 46100 49300 46300 49300 4
{
T 46050 49300 5 10 1 1 0 7 1
netname=O6#
}
N 43300 46700 43100 46700 4
{
T 43350 46700 5 10 1 1 0 1 1
netname=O4
}
N 44000 49000 44700 49000 4
{
T 44250 49050 5 10 1 1 0 0 1
netname=Flag
}
N 45500 48900 46300 48900 4
{
T 45650 48900 5 10 1 1 0 2 1
netname=Cond#
}
C 47900 49100 1 0 0 out-1.sym
{
T 47900 49600 5 10 0 0 0 0 1
footprint=anchor
T 47900 49400 5 10 0 0 0 0 1
device=OUTPUT
T 48050 49250 5 10 1 1 0 0 1
refdes=Ret
}
N 46300 47900 46300 48900 4
C 46300 47300 1 0 0 nor.sym
{
T 46700 47800 5 10 1 1 0 4 1
refdes=S4
}
C 47900 47700 1 0 0 out-1.sym
{
T 47900 48200 5 10 0 0 0 0 1
footprint=anchor
T 47900 48000 5 10 0 0 0 0 1
device=OUTPUT
T 47950 47850 5 10 1 1 0 0 1
refdes=Jump
}
C 49100 46600 1 0 0 out-1.sym
{
T 49100 47100 5 10 0 0 0 0 1
footprint=anchor
T 49100 46900 5 10 0 0 0 0 1
device=OUTPUT
T 49150 46750 5 10 1 1 0 0 1
refdes=VPush
}
C 47100 48000 1 0 0 nor.sym
{
T 47500 48500 5 10 1 1 0 4 1
refdes=S
}
N 47100 49200 47100 48600 4
N 47100 46800 47100 48400 4
C 47900 48400 1 0 0 out-1.sym
{
T 47900 48900 5 10 0 0 0 0 1
footprint=anchor
T 47900 48700 5 10 0 0 0 0 1
device=OUTPUT
T 48050 48550 5 10 1 1 0 0 1
refdes=Inc
}
C 44900 48100 1 0 0 gnd-1.sym
C 47300 45900 1 0 0 gnd-1.sym
C 46500 47000 1 0 0 gnd-1.sym
C 47300 47700 1 0 0 gnd-1.sym
C 46500 48400 1 0 0 gnd-1.sym
C 43400 49500 1 0 0 vdd-1.sym
C 44800 49400 1 0 0 vdd-1.sym
C 46400 49700 1 0 0 vdd-1.sym
C 47200 49000 1 0 0 vdd-1.sym
C 46400 48300 1 0 0 vdd-1.sym
C 47200 47200 1 0 0 vdd-1.sym
N 47100 46600 46900 46600 4
{
T 46850 46600 5 10 1 1 0 7 1
netname=O5
}
N 44700 48800 44300 48800 4
{
T 44500 48800 5 10 1 1 0 5 1
netname=O2
}
C 46300 48700 1 0 0 nor4.sym
{
T 46700 49200 5 10 1 1 0 4 1
refdes=S2
}
N 47900 47800 47100 47800 4
N 46100 49100 46300 49100 4
{
T 46050 49100 5 10 1 1 0 7 1
netname=O7
}
N 47900 49200 47100 49200 4
{
T 47400 49200 5 10 1 1 0 0 1
netname=Ret
}
C 47100 46200 1 0 0 nand.sym
{
T 47500 46700 5 10 1 1 0 4 1
refdes=S5
}
C 48600 46100 1 0 0 gnd-1.sym
C 47700 40800 1 0 0 in-1.sym
{
T 47700 41300 5 10 0 0 0 0 1
footprint=anchor
T 47700 41100 5 10 0 0 0 0 1
device=INPUT
T 47700 40900 5 10 1 1 0 7 1
refdes=Vdd
}
C 47700 40600 1 0 0 in-1.sym
{
T 47700 41100 5 10 0 0 0 0 1
footprint=anchor
T 47700 40900 5 10 0 0 0 0 1
device=INPUT
T 47700 40700 5 10 1 1 0 7 1
refdes=GND
}
C 48100 40900 1 0 0 vdd-1.sym
C 48200 40400 1 0 0 gnd-1.sym
N 46100 49500 46300 49500 4
{
T 46050 49500 5 10 1 1 0 7 1
netname=O5#
}
N 43100 47100 43300 47100 4
{
T 43350 47100 5 10 1 1 0 1 1
netname=O2
}
N 43100 46500 43300 46500 4
{
T 43350 46500 5 10 1 1 0 1 1
netname=O5
}
N 43100 46300 43300 46300 4
{
T 43350 46300 5 10 1 1 0 1 1
netname=O6
}
N 43100 46100 43300 46100 4
{
T 43350 46100 5 10 1 1 0 1 1
netname=O7
}
C 43500 47800 1 0 0 gnd-1.sym
C 43000 48500 1 0 0 nandor.sym
{
T 43650 49000 5 10 1 1 0 4 1
refdes=F
}
T 47400 47600 9 10 1 0 0 0 1
(includes call)
C 42500 44400 1 0 0 in-1.sym
{
T 42500 44700 5 10 0 0 0 0 1
device=INPUT
T 42500 44900 5 10 0 0 0 0 1
footprint=anchor
T 42500 44500 5 10 1 1 0 7 1
refdes=I3#
}
C 42500 44600 1 0 0 in-1.sym
{
T 42500 44900 5 10 0 0 0 0 1
device=INPUT
T 42500 45100 5 10 0 0 0 0 1
footprint=anchor
T 42500 44700 5 10 1 1 0 7 1
refdes=I3
}
C 42500 44000 1 0 0 in-1.sym
{
T 42500 44300 5 10 0 0 0 0 1
device=INPUT
T 42500 44100 5 10 1 1 0 7 1
refdes=I4#
T 42500 44500 5 10 0 0 0 0 1
footprint=anchor
}
C 42500 44200 1 0 0 in-1.sym
{
T 42500 44500 5 10 0 0 0 0 1
device=INPUT
T 42500 44300 5 10 1 1 0 7 1
refdes=I4
T 42500 44700 5 10 0 0 0 0 1
footprint=anchor
}
C 42500 43800 1 0 0 in-1.sym
{
T 42500 44100 5 10 0 0 0 0 1
device=INPUT
T 42500 44300 5 10 0 0 0 0 1
footprint=anchor
T 42500 43900 5 10 1 1 0 7 1
refdes=I5
}
C 42500 43600 1 0 0 in-1.sym
{
T 42500 43900 5 10 0 0 0 0 1
device=INPUT
T 42500 44100 5 10 0 0 0 0 1
footprint=anchor
T 42500 43700 5 10 1 1 0 7 1
refdes=I5#
}
C 42500 43400 1 0 0 in-1.sym
{
T 42500 43700 5 10 0 0 0 0 1
device=INPUT
T 42500 43500 5 10 1 1 0 7 1
refdes=I6
T 42500 43900 5 10 0 0 0 0 1
footprint=anchor
}
C 42500 43200 1 0 0 in-1.sym
{
T 42500 43500 5 10 0 0 0 0 1
device=INPUT
T 42500 43300 5 10 1 1 0 7 1
refdes=I6#
T 42500 43700 5 10 0 0 0 0 1
footprint=anchor
}
C 42500 43000 1 0 0 in-1.sym
{
T 42500 43300 5 10 0 0 0 0 1
device=INPUT
T 42500 43500 5 10 0 0 0 0 1
footprint=anchor
T 42500 43100 5 10 1 1 0 7 1
refdes=I7
}
C 42500 42800 1 0 0 in-1.sym
{
T 42500 43100 5 10 0 0 0 0 1
device=INPUT
T 42500 43300 5 10 0 0 0 0 1
footprint=anchor
T 42500 42900 5 10 1 1 0 7 1
refdes=I7#
}
N 43100 44500 43300 44500 4
{
T 43350 44500 5 10 1 1 0 1 1
netname=I3#
}
N 43100 44700 43300 44700 4
{
T 43350 44700 5 10 1 1 0 1 1
netname=I3
}
N 43100 44100 43300 44100 4
{
T 43350 44100 5 10 1 1 0 1 1
netname=I4#
}
N 43100 44300 43300 44300 4
{
T 43350 44300 5 10 1 1 0 1 1
netname=I4
}
N 43100 43900 43300 43900 4
{
T 43350 43900 5 10 1 1 0 1 1
netname=I5
}
N 43100 43700 43300 43700 4
{
T 43350 43700 5 10 1 1 0 1 1
netname=I5#
}
N 43100 43500 43300 43500 4
{
T 43350 43500 5 10 1 1 0 1 1
netname=I6
}
N 43100 43300 43300 43300 4
{
T 43350 43300 5 10 1 1 0 1 1
netname=I6#
}
N 43100 43100 43300 43100 4
{
T 43350 43100 5 10 1 1 0 1 1
netname=I7
}
N 43100 42900 43300 42900 4
{
T 43350 42900 5 10 1 1 0 1 1
netname=I7#
}
C 56300 48400 1 0 0 out-1.sym
{
T 56300 48700 5 10 0 0 0 0 1
device=OUTPUT
T 56900 48500 5 10 1 1 0 1 1
refdes=AND
T 56300 48900 5 10 0 0 0 0 1
footprint=anchor
}
C 54600 43400 1 0 0 gnd-1.sym
C 54700 45700 1 0 0 vdd-1.sym
C 52600 47800 1 0 0 out-1.sym
{
T 52600 48100 5 10 0 0 0 0 1
device=OUTPUT
T 52600 48300 5 10 0 0 0 0 1
footprint=anchor
T 53200 47900 5 10 1 1 0 1 1
refdes=AS
}
N 51600 48000 51800 48000 4
{
T 51550 48000 5 10 1 1 0 7 1
netname=I2#
}
N 51800 47800 51600 47800 4
{
T 51550 47800 5 10 1 1 0 7 1
netname=I67#
}
C 52000 47100 1 0 0 gnd-1.sym
C 51900 48400 1 0 0 vdd-1.sym
C 53400 49100 1 0 0 out-1.sym
{
T 53400 49400 5 10 0 0 0 0 1
device=OUTPUT
T 53400 49600 5 10 0 0 0 0 1
footprint=anchor
T 54000 49200 5 10 1 1 0 1 1
refdes=AR#
}
C 52000 45800 1 0 0 gnd-1.sym
C 52600 46500 1 0 0 out-1.sym
{
T 52600 46800 5 10 0 0 0 0 1
device=OUTPUT
T 52600 47000 5 10 0 0 0 0 1
footprint=anchor
T 53200 46600 5 10 1 1 0 1 1
refdes=N#
}
C 51900 47100 1 0 0 vdd-1.sym
N 51800 46800 51600 46800 4
{
T 51550 46800 5 10 1 1 0 7 1
netname=I67#
}
N 51800 46600 51600 46600 4
{
T 51550 46600 5 10 1 1 0 7 1
netname=I3#
}
N 55500 49100 55500 48500 4
C 55800 48500 1 0 0 gnd-1.sym
C 55700 49400 1 0 0 vdd-1.sym
C 56300 49000 1 0 0 out-1.sym
{
T 56300 49300 5 10 0 0 0 0 1
device=OUTPUT
T 56900 49100 5 10 1 1 0 1 1
refdes=CS#
T 56300 49500 5 10 0 0 0 0 1
footprint=anchor
}
C 52600 48900 1 0 0 cnot.sym
{
T 52925 49200 5 10 1 1 0 4 1
refdes=N6
}
C 52900 48600 1 0 0 gnd-1.sym
C 52800 49500 1 0 0 vdd-1.sym
N 56300 48500 55500 48500 4
C 42500 44800 1 0 0 in-1.sym
{
T 42500 45100 5 10 0 0 0 0 1
device=INPUT
T 42500 45300 5 10 0 0 0 0 1
footprint=anchor
T 42500 44900 5 10 1 1 0 7 1
refdes=I2#
}
C 42500 45000 1 0 0 in-1.sym
{
T 42500 45300 5 10 0 0 0 0 1
device=INPUT
T 42500 45500 5 10 0 0 0 0 1
footprint=anchor
T 42500 45100 5 10 1 1 0 7 1
refdes=I2
}
N 43100 44900 43300 44900 4
{
T 43350 44900 5 10 1 1 0 1 1
netname=I2#
}
N 43100 45100 43300 45100 4
{
T 43350 45100 5 10 1 1 0 1 1
netname=I2
}
C 55500 48800 1 0 0 cnot.sym
{
T 55825 49100 5 10 1 1 0 4 1
refdes=N7
}
N 49800 44800 50000 44800 4
{
T 50050 44800 5 10 1 1 0 1 1
netname=I67#
}
C 45300 42600 1 270 1 out-1.sym
{
T 45600 42600 5 10 0 0 90 2 1
device=OUTPUT
T 45800 42600 5 10 0 0 90 2 1
footprint=anchor
T 45425 42850 5 10 1 1 90 5 1
refdes=OUT#
}
N 51800 49100 51600 49100 4
{
T 51550 49100 5 10 1 1 0 7 1
netname=I67#
}
N 51800 49300 51600 49300 4
{
T 51550 49300 5 10 1 1 0 7 1
netname=I2
}
C 51900 49700 1 0 0 vdd-1.sym
C 52000 48400 1 0 0 gnd-1.sym
C 49600 49100 1 0 0 not.sym
{
T 49950 49400 5 10 1 1 0 4 1
refdes=N1
}
C 49800 49700 1 0 0 vdd-1.sym
C 50100 48800 1 0 1 gnd-1.sym
C 49600 48200 1 0 0 not.sym
{
T 49950 48500 5 10 1 1 0 4 1
refdes=N2
}
C 49800 48800 1 0 0 vdd-1.sym
C 50100 47900 1 0 1 gnd-1.sym
C 49600 47300 1 0 0 not.sym
{
T 49950 47600 5 10 1 1 0 4 1
refdes=N4
}
C 49800 47900 1 0 0 vdd-1.sym
C 50100 47000 1 0 1 gnd-1.sym
N 50400 49400 50700 49400 4
{
T 50400 49400 5 10 1 1 0 0 1
netname=O3#
}
N 50800 48500 50400 48500 4
{
T 50400 48500 5 10 1 1 0 0 1
netname=O5#
}
N 50400 47600 50800 47600 4
{
T 50400 47600 5 10 1 1 0 0 1
netname=O6#
}
C 43200 48000 1 0 0 2n7002.sym
{
T 43425 48300 5 10 1 1 0 1 1
refdes=M1
T 43300 48800 5 10 0 1 0 0 1
value=2N7002P
T 43700 48600 5 10 0 1 0 0 1
footprint=sot23-nmos
T 44700 48600 5 10 0 1 0 0 1
device=NMOS
}
C 54700 48000 1 0 0 nor.sym
{
T 55100 48500 5 10 1 1 0 4 1
refdes=S12
}
N 54700 48600 54600 48600 4
{
T 54600 48600 5 10 1 1 0 7 1
netname=I2#
}
N 54700 48400 54600 48400 4
{
T 54600 48400 5 10 1 1 0 7 1
netname=I3#
}
C 54800 49000 1 0 0 vdd-1.sym
C 55100 47700 1 0 1 gnd-1.sym
C 51800 44800 1 0 0 nor.sym
{
T 52200 45300 5 10 1 1 0 4 1
refdes=S8
}
N 51800 45400 51700 45400 4
{
T 51700 45400 5 10 1 1 0 7 1
netname=I2
}
N 51800 45200 51700 45200 4
{
T 51700 45200 5 10 1 1 0 7 1
netname=I3#
}
C 51900 45800 1 0 0 vdd-1.sym
C 52200 44500 1 0 1 gnd-1.sym
C 52600 45200 1 0 0 out-1.sym
{
T 52600 45500 5 10 0 0 0 0 1
device=OUTPUT
T 52600 45700 5 10 0 0 0 0 1
footprint=anchor
T 53200 45300 5 10 1 1 0 1 1
refdes=CR
}
C 49200 44000 1 0 0 gnd-1.sym
C 49100 45300 1 0 0 vdd-1.sym
C 49000 44300 1 0 0 nand.sym
{
T 49400 44800 5 10 1 1 0 4 1
refdes=S6
}
N 49000 44900 48800 44900 4
{
T 48750 44900 5 10 1 1 0 7 1
netname=I6
}
N 49000 44700 48800 44700 4
{
T 48750 44700 5 10 1 1 0 7 1
netname=I7
}
C 51800 48700 1 0 0 nor.sym
{
T 52200 49200 5 10 1 1 0 4 1
refdes=S9
}
C 51800 47400 1 0 0 nor.sym
{
T 52200 47900 5 10 1 1 0 4 1
refdes=S10
}
C 49800 40900 1 0 0 2n7002.sym
{
T 50025 41200 5 10 1 1 0 1 1
refdes=M5
T 49900 41700 5 10 0 1 0 0 1
value=2N7002P
T 50300 41500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 51300 41500 5 10 0 1 0 0 1
device=NMOS
}
C 51200 40300 1 0 1 2n7002.sym
{
T 50975 40600 5 10 1 1 0 7 1
refdes=M6
T 51100 41100 5 10 0 1 0 6 1
value=2N7002P
T 50700 40900 5 10 0 1 0 6 1
footprint=sot23-nmos
T 49700 40900 5 10 0 1 0 6 1
device=NMOS
}
N 49800 41200 49600 41200 4
{
T 49550 41200 5 10 1 1 0 7 1
netname=I4
}
N 51200 40600 51400 40600 4
{
T 51450 40600 5 10 1 1 0 1 1
netname=I6#
}
C 52500 40100 1 0 1 gnd-1.sym
N 49800 40600 49600 40600 4
{
T 49550 40600 5 10 1 1 0 7 1
netname=I2#
}
C 52800 41500 1 0 1 2n7002.sym
{
T 52700 42300 5 10 0 1 0 6 1
value=2N7002P
T 52300 42100 5 10 0 1 0 6 1
footprint=sot23-nmos
T 51300 42100 5 10 0 1 0 6 1
device=NMOS
T 52575 41800 5 10 1 1 0 7 1
refdes=M10
}
C 51200 40900 1 0 1 2n7002.sym
{
T 51100 41700 5 10 0 1 0 6 1
value=2N7002P
T 50700 41500 5 10 0 1 0 6 1
footprint=sot23-nmos
T 49700 41500 5 10 0 1 0 6 1
device=NMOS
T 50975 41200 5 10 1 1 0 7 1
refdes=M13
}
C 52800 40300 1 0 1 2n7002.sym
{
T 52700 41100 5 10 0 1 0 6 1
value=2N7002P
T 52300 40900 5 10 0 1 0 6 1
footprint=sot23-nmos
T 51300 40900 5 10 0 1 0 6 1
device=NMOS
T 52575 40600 5 10 1 1 0 7 1
refdes=M11
}
C 52800 40900 1 0 1 2n7002.sym
{
T 52700 41700 5 10 0 1 0 6 1
value=2N7002P
T 52300 41500 5 10 0 1 0 6 1
footprint=sot23-nmos
T 51300 41500 5 10 0 1 0 6 1
device=NMOS
T 52575 41200 5 10 1 1 0 7 1
refdes=M9
}
N 53000 40600 52800 40600 4
{
T 53050 40600 5 10 1 1 0 1 1
netname=I67#
}
N 51400 41200 51200 41200 4
{
T 51450 41200 5 10 1 1 0 1 1
netname=I6
}
N 52800 41800 53000 41800 4
{
T 53050 41800 5 10 1 1 0 1 1
netname=I2
}
N 52800 41200 53000 41200 4
{
T 53050 41200 5 10 1 1 0 1 1
netname=I4#
}
N 52400 42100 51600 42100 4
N 52400 41000 52400 40800 4
C 49800 40300 1 0 0 2n7002.sym
{
T 49900 41100 5 10 0 1 0 0 1
value=2N7002P
T 50300 40900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 51300 40900 5 10 0 1 0 0 1
device=NMOS
T 50025 40600 5 10 1 1 0 1 1
refdes=M14
}
N 49600 49400 49400 49400 4
{
T 49350 49400 5 10 1 1 0 7 1
netname=O3
}
N 49600 48500 49400 48500 4
{
T 49350 48500 5 10 1 1 0 7 1
netname=O5
}
N 49600 47600 49400 47600 4
{
T 49350 47600 5 10 1 1 0 7 1
netname=O6
}
N 52400 41400 52400 41600 4
N 51600 43200 50200 43200 4
N 50200 41000 50200 40800 4
C 54300 44200 1 0 0 2n7002.sym
{
T 54525 44500 5 10 1 1 0 1 1
refdes=M15
T 54400 45000 5 10 0 1 0 0 1
value=2N7002P
T 54800 44800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 55800 44800 5 10 0 1 0 0 1
device=NMOS
}
C 55200 44200 1 0 0 2n7002.sym
{
T 55425 44500 5 10 1 1 0 1 1
refdes=M17
T 55300 45000 5 10 0 1 0 0 1
value=2N7002P
T 55700 44800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 56700 44800 5 10 0 1 0 0 1
device=NMOS
}
C 56400 44200 1 0 1 2n7002.sym
{
T 56175 44500 5 10 1 1 0 7 1
refdes=M19
T 56300 45000 5 10 0 1 0 6 1
value=2N7002P
T 55900 44800 5 10 0 1 0 6 1
footprint=sot23-nmos
T 54900 44800 5 10 0 1 0 6 1
device=NMOS
}
C 54300 43600 1 0 0 2n7002.sym
{
T 54525 43900 5 10 1 1 0 1 1
refdes=M16
T 54400 44400 5 10 0 1 0 0 1
value=2N7002P
T 54800 44200 5 10 0 1 0 0 1
footprint=sot23-nmos
T 55800 44200 5 10 0 1 0 0 1
device=NMOS
}
C 55200 43600 1 0 0 2n7002.sym
{
T 55425 43900 5 10 1 1 0 1 1
refdes=M18
T 55300 44400 5 10 0 1 0 0 1
value=2N7002P
T 55700 44200 5 10 0 1 0 0 1
footprint=sot23-nmos
T 56700 44200 5 10 0 1 0 0 1
device=NMOS
}
C 56400 43600 1 0 1 2n7002.sym
{
T 56175 43900 5 10 1 1 0 7 1
refdes=M20
T 56300 44400 5 10 0 1 0 6 1
value=2N7002P
T 55900 44200 5 10 0 1 0 6 1
footprint=sot23-nmos
T 54900 44200 5 10 0 1 0 6 1
device=NMOS
}
C 57100 43600 1 0 1 2n7002.sym
{
T 56875 43900 5 10 1 1 0 7 1
refdes=M21
T 57000 44400 5 10 0 1 0 6 1
value=2N7002P
T 56600 44200 5 10 0 1 0 6 1
footprint=sot23-nmos
T 55600 44200 5 10 0 1 0 6 1
device=NMOS
}
C 57800 43600 1 0 1 2n7002.sym
{
T 57575 43900 5 10 1 1 0 7 1
refdes=M22
T 57700 44400 5 10 0 1 0 6 1
value=2N7002P
T 57300 44200 5 10 0 1 0 6 1
footprint=sot23-nmos
T 56300 44200 5 10 0 1 0 6 1
device=NMOS
}
C 55000 44800 1 90 0 resistor-load.sym
{
T 54600 45100 5 10 0 0 90 0 1
device=RESISTOR
T 54850 45450 5 10 1 1 90 0 1
refdes=R1
T 54900 45200 5 10 0 1 90 0 1
footprint=0603-boxed
T 54900 45200 5 10 0 1 90 0 1
value=3.3k
}
N 54700 44100 54700 44300 4
N 54700 44200 57400 44200 4
N 57400 44200 57400 44100 4
N 56700 44100 56700 44200 4
N 56000 44100 56000 44200 4
N 56000 44300 56000 44200 4
N 55600 44100 55600 44200 4
N 55600 44200 55600 44300 4
N 54700 44700 54700 44800 4
N 54700 44800 56000 44800 4
{
T 55000 44800 5 10 1 1 0 0 1
netname=CW
}
N 56000 44800 56000 44700 4
N 55600 44700 55600 44800 4
N 54100 44500 54300 44500 4
{
T 54100 44500 5 10 1 1 0 7 1
netname=I7#
}
N 55000 44500 55200 44500 4
{
T 55200 44400 5 10 1 1 0 7 1
netname=I6
}
N 56400 44500 56400 44700 4
{
T 56400 44750 5 10 1 1 0 3 1
netname=I5
}
N 56400 43900 56400 43700 4
{
T 56400 43650 5 10 1 1 180 3 1
netname=I5#
}
N 54100 43900 54300 43900 4
{
T 54100 43900 5 10 1 1 0 7 1
netname=I7
}
N 55000 43900 55200 43900 4
{
T 55200 43800 5 10 1 1 0 7 1
netname=I6#
}
N 57100 43900 57100 43700 4
{
T 57100 43650 5 10 1 1 180 3 1
netname=I4
}
N 57800 43900 57800 43700 4
{
T 57800 43650 5 10 1 1 180 3 1
netname=I2#
}
C 55500 43400 1 0 0 gnd-1.sym
C 55900 43400 1 0 0 gnd-1.sym
C 56600 43400 1 0 0 gnd-1.sym
C 57300 43400 1 0 0 gnd-1.sym
N 43000 49100 42800 49100 4
{
T 42750 49100 5 10 1 1 0 7 1
netname=O3
}
N 43000 48700 42800 48700 4
{
T 42750 48700 5 10 1 1 0 7 1
netname=O3#
}
N 43200 48300 43000 48300 4
{
T 42950 48300 5 10 1 1 0 7 1
netname=O4
}
N 51800 46400 51600 46400 4
{
T 51550 46400 5 10 1 1 0 7 1
netname=I2
}
B 48900 40200 4900 3100 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 53800 43300 4200 2700 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 44700 48400 1 0 0 xnor.sym
{
T 44900 49000 5 10 1 1 0 0 1
refdes=S1
}
C 45600 41700 1 0 0 2n7002.sym
{
T 45825 42000 5 10 1 1 0 1 1
refdes=M2
T 45700 42500 5 10 0 1 0 0 1
value=2N7002P
T 46100 42300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 47100 42300 5 10 0 1 0 0 1
device=NMOS
}
C 45600 41100 1 0 0 2n7002.sym
{
T 45825 41400 5 10 1 1 0 1 1
refdes=M3
T 45700 41900 5 10 0 1 0 0 1
value=2N7002P
T 46100 41700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 47100 41700 5 10 0 1 0 0 1
device=NMOS
}
C 45600 40500 1 0 0 2n7002.sym
{
T 45825 40800 5 10 1 1 0 1 1
refdes=M4
T 45700 41300 5 10 0 1 0 0 1
value=2N7002P
T 46100 41100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 47100 41100 5 10 0 1 0 0 1
device=NMOS
}
N 46000 41000 46000 41200 4
N 46000 41800 46000 41600 4
C 46100 40300 1 0 1 gnd-1.sym
N 45400 42000 45600 42000 4
{
T 45350 42000 5 10 1 1 0 7 1
netname=I5#
}
N 45400 41400 45600 41400 4
{
T 45350 41400 5 10 1 1 0 7 1
netname=I6
}
N 45400 40800 45600 40800 4
{
T 45350 40800 5 10 1 1 0 7 1
netname=I7#
}
C 44600 42300 1 0 0 not.sym
{
T 44950 42600 5 10 1 1 0 4 1
refdes=N3
}
C 46100 42300 1 0 0 not.sym
{
T 46450 42600 5 10 1 1 0 4 1
refdes=N5
}
N 44400 42600 44600 42600 4
{
T 44350 42600 5 10 1 1 0 7 1
netname=I4#
}
N 45900 42600 46100 42600 4
{
T 45850 42600 5 10 1 1 0 7 1
netname=I4
}
N 45000 42300 46500 42300 4
N 46000 42200 46000 42300 4
C 44800 42900 1 0 0 vdd-1.sym
C 46300 42900 1 0 0 vdd-1.sym
C 47700 41500 1 0 0 in-1.sym
{
T 47700 41600 5 10 1 1 0 7 1
refdes=Ï•1
T 47700 42000 5 10 0 0 0 0 1
footprint=anchor
T 47700 41800 5 10 0 0 0 0 1
device=INPUT
}
C 48600 41500 1 0 1 phi1.sym
C 47400 43200 1 90 1 phi1.sym
C 47200 42000 1 0 0 gnd-1.sym
C 47700 42500 1 0 0 out-1.sym
{
T 47700 42800 5 10 0 0 0 0 1
device=OUTPUT
T 47700 43000 5 10 0 0 0 0 1
footprint=anchor
T 48300 42600 5 10 1 1 0 1 1
refdes=MW
}
C 42800 40800 1 0 0 nor4.sym
{
T 43200 41300 5 10 1 1 0 4 1
refdes=S13
}
C 43600 41200 1 0 0 out-1.sym
{
T 43600 41500 5 10 0 0 0 0 1
device=OUTPUT
T 43600 41700 5 10 0 0 0 0 1
footprint=anchor
T 44200 41300 5 10 1 1 0 1 1
refdes=IN
}
N 42600 41000 42800 41000 4
{
T 42550 41000 5 10 1 1 0 7 1
netname=I7#
}
N 42600 41200 42800 41200 4
{
T 42550 41200 5 10 1 1 0 7 1
netname=I6
}
N 42600 41400 42800 41400 4
{
T 42550 41400 5 10 1 1 0 7 1
netname=I5#
}
N 42600 41600 42800 41600 4
{
T 42550 41600 5 10 1 1 0 7 1
netname=I3
}
C 42900 41800 1 0 0 vdd-1.sym
C 43200 40500 1 0 1 gnd-1.sym
C 51900 44500 1 0 0 vdd-1.sym
N 51900 43800 51700 43800 4
{
T 51650 43800 5 10 1 1 0 7 1
netname=CW
}
N 51500 44200 51300 44200 4
{
T 51250 44200 5 10 1 1 0 7 1
netname=I6
}
N 51500 44400 51300 44400 4
{
T 51250 44400 5 10 1 1 0 7 1
netname=I3#
}
C 52000 43200 1 0 0 gnd-1.sym
C 44700 43600 1 0 0 norod.sym
{
T 45100 44100 5 10 1 1 0 4 1
refdes=S16
}
N 44500 44200 44700 44200 4
{
T 44450 44200 5 10 1 1 0 7 1
netname=I6
}
N 44500 44000 44700 44000 4
{
T 44450 44000 5 10 1 1 0 7 1
netname=I5
}
N 45500 44300 45500 44100 4
N 45000 45000 45200 45000 4
{
T 44950 45000 5 10 1 1 0 7 1
netname=I7
}
N 45000 44800 45200 44800 4
{
T 44950 44800 5 10 1 1 0 7 1
netname=I3
}
N 45000 44600 45200 44600 4
{
T 44950 44600 5 10 1 1 0 7 1
netname=I2
}
C 45300 45300 1 0 0 vdd-1.sym
C 44900 43300 1 0 0 gnd-1.sym
C 46800 44700 1 0 0 out-1.sym
{
T 46800 45000 5 10 0 0 0 0 1
device=OUTPUT
T 46800 45200 5 10 0 0 0 0 1
footprint=anchor
T 47400 44800 5 10 1 1 0 1 1
refdes=MR
}
C 46000 44500 1 0 0 cnot.sym
{
T 46325 44800 5 10 1 1 0 4 1
refdes=N8
}
C 45200 44300 1 0 0 nand3.sym
{
T 45600 44800 5 10 1 1 0 4 1
refdes=S15
}
C 46300 44200 1 0 0 gnd-1.sym
C 46200 45100 1 0 0 vdd-1.sym
C 55600 45200 1 0 0 out-1.sym
{
T 56200 45300 5 14 1 1 0 1 1
refdes=CW
T 55600 45700 5 10 0 0 0 0 1
footprint=anchor
T 55600 45500 5 10 0 0 0 0 1
device=OUTPUT
}
N 55600 44800 55600 45300 4
C 51800 46100 1 0 0 nand3.sym
{
T 52200 46600 5 10 1 1 0 4 1
refdes=S11
}
C 56900 46800 1 0 0 out-1.sym
{
T 56900 47100 5 10 0 0 0 0 1
device=OUTPUT
T 56900 47300 5 10 0 0 0 0 1
footprint=anchor
T 57500 46900 5 14 1 1 0 1 1
refdes=OR
}
N 55900 46500 55900 46300 4
{
T 55900 46250 5 10 1 1 180 3 1
netname=I2
}
N 56600 46500 56600 46300 4
{
T 56600 46250 5 10 1 1 0 5 1
netname=I3#
}
N 57300 46500 57300 46300 4
{
T 57300 46250 5 10 1 1 0 5 1
netname=I4
}
C 46900 42300 1 0 0 notp.sym
{
T 47250 42600 5 10 1 1 0 4 1
refdes=I9
}
C 42400 49200 1 0 0 in-1.sym
{
T 42400 49500 5 10 0 0 0 0 1
device=INPUT
T 42400 49700 5 10 0 0 0 0 1
footprint=anchor
T 42400 49300 5 10 1 1 0 7 1
refdes=Zo#
}
C 42400 48800 1 0 0 in-1.sym
{
T 42400 49100 5 10 0 0 0 0 1
device=INPUT
T 42400 49300 5 10 0 0 0 0 1
footprint=anchor
T 42400 48900 5 10 1 1 0 7 1
refdes=Co#
}
C 45700 47600 1 0 0 in-1.sym
{
T 45700 48100 5 10 0 0 0 0 1
footprint=anchor
T 45700 47900 5 10 0 0 0 0 1
device=INPUT
T 45700 47700 5 10 1 1 0 7 1
refdes=OJump#
}
C 49200 41700 1 0 0 in-1.sym
{
T 49200 42000 5 10 0 0 0 0 1
device=INPUT
T 49200 42200 5 10 0 0 0 0 1
footprint=anchor
T 49200 41800 5 10 1 1 0 7 1
refdes=Co
}
N 50800 40800 50800 41000 4
N 50800 41400 50800 42100 4
C 52600 43900 1 0 0 out-1.sym
{
T 53200 44000 5 10 1 1 0 1 1
refdes=ZW#
T 52600 44400 5 10 0 0 0 0 1
footprint=anchor
T 52600 44200 5 10 0 0 0 0 1
device=OUTPUT
}
C 51500 43500 1 0 0 nor1and3.sym
{
T 52250 44000 5 10 1 1 0 4 1
refdes=S3
}
N 51500 44000 51300 44000 4
{
T 51250 44000 5 10 1 1 0 7 1
netname=I7
}
T 46300 43800 9 12 1 0 0 0 1
FIXME - check for MW transient on phi1 rising
C 49800 41500 1 0 0 2n7002.sym
{
T 50025 41800 5 10 1 1 0 1 1
refdes=M12
T 49900 42300 5 10 0 1 0 0 1
value=2N7002P
T 50300 42100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 51300 42100 5 10 0 1 0 0 1
device=NMOS
}
C 49800 42100 1 0 0 2n7002.sym
{
T 49900 42900 5 10 0 1 0 0 1
value=2N7002P
T 50300 42700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 51300 42700 5 10 0 1 0 0 1
device=NMOS
T 50025 42400 5 10 1 1 0 1 1
refdes=M8
}
C 49800 42700 1 0 0 2n7002.sym
{
T 49900 43500 5 10 0 1 0 0 1
value=2N7002P
T 50300 43300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 51300 43300 5 10 0 1 0 0 1
device=NMOS
T 50025 43000 5 10 1 1 0 1 1
refdes=M7
}
N 49600 43000 49800 43000 4
{
T 49550 43000 5 10 1 1 0 7 1
netname=I3#
}
N 49600 42400 49800 42400 4
{
T 49550 42400 5 10 1 1 0 7 1
netname=I7
}
N 50200 42800 50200 42600 4
N 50800 42100 50200 42100 4
C 50100 40100 1 0 0 gnd-1.sym
C 50700 40100 1 0 0 gnd-1.sym
N 50200 42000 50200 42200 4
N 50200 41400 50200 41600 4
C 52400 42000 1 0 0 out-1.sym
{
T 53000 42100 5 14 1 1 0 1 1
refdes=CoE#
T 52400 42500 5 10 0 0 0 0 1
footprint=anchor
T 52400 42300 5 10 0 0 0 0 1
device=OUTPUT
}
N 51600 42100 51600 43200 4
C 52100 42100 1 90 0 resistor-load.sym
{
T 51700 42400 5 10 0 0 90 0 1
device=RESISTOR
T 52000 42500 5 10 0 1 90 0 1
footprint=0603-boxed
T 52000 42500 5 10 0 1 90 0 1
value=3.3k
T 51950 42750 5 10 1 1 90 0 1
refdes=R3
}
C 51800 43000 1 0 0 vdd-1.sym
N 52400 42000 52400 42100 4
N 50200 40900 50800 40900 4
B 53800 40200 4200 3100 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 42000 45900 8900 4000 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 50800 46000 9 12 1 0 0 6 1
Branch Control
T 53800 49700 9 12 1 0 0 0 1
Arithmetic Control
L 50900 43300 50900 45900 5 0 1 0 -1 -1
T 49700 45700 9 12 1 0 0 0 1
Misc. Logic
C 54700 46100 1 0 0 gnd-1.sym
C 54600 47400 1 0 0 vdd-1.sym
C 54500 46400 1 0 0 nand.sym
{
T 54900 46900 5 10 1 1 0 4 1
refdes=S7
}
N 54500 47000 54300 47000 4
{
T 54250 47000 5 10 1 1 0 7 1
netname=I6
}
N 54500 46800 54300 46800 4
{
T 54250 46800 5 10 1 1 0 7 1
netname=I7
}
N 56900 46900 55300 46900 4
C 55900 46200 1 0 1 2n7002.sym
{
T 55675 46500 5 10 1 1 0 7 1
refdes=M29
T 55800 47000 5 10 0 1 0 6 1
value=2N7002P
T 55400 46800 5 10 0 1 0 6 1
footprint=sot23-nmos
T 54400 46800 5 10 0 1 0 6 1
device=NMOS
}
C 56600 46200 1 0 1 2n7002.sym
{
T 56375 46500 5 10 1 1 0 7 1
refdes=M30
T 56500 47000 5 10 0 1 0 6 1
value=2N7002P
T 56100 46800 5 10 0 1 0 6 1
footprint=sot23-nmos
T 55100 46800 5 10 0 1 0 6 1
device=NMOS
}
C 57300 46200 1 0 1 2n7002.sym
{
T 57075 46500 5 10 1 1 0 7 1
refdes=M31
T 57200 47000 5 10 0 1 0 6 1
value=2N7002P
T 56800 46800 5 10 0 1 0 6 1
footprint=sot23-nmos
T 55800 46800 5 10 0 1 0 6 1
device=NMOS
}
B 53800 46000 4200 1700 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 55600 46000 1 0 1 gnd-1.sym
C 56300 46000 1 0 1 gnd-1.sym
C 56800 46000 1 0 0 gnd-1.sym
N 55500 46700 55500 46900 4
N 56200 46700 56200 46900 4
N 56900 46700 56900 46900 4
C 56800 42000 1 0 0 out-1.sym
{
T 56800 42300 5 10 0 0 0 0 1
device=OUTPUT
T 56800 42500 5 10 0 0 0 0 1
footprint=anchor
T 57400 42100 5 14 1 1 0 1 1
refdes=QE
}
N 55200 41500 55400 41500 4
{
T 55450 41600 5 10 1 1 0 7 1
netname=I6#
}
N 56800 41200 57000 41200 4
{
T 57050 41200 5 10 1 1 0 1 1
netname=I3
}
N 57000 40600 56800 40600 4
{
T 56850 40700 5 10 1 1 0 1 1
netname=I5
}
N 54200 41800 54400 41800 4
{
T 54450 41900 5 10 1 1 0 7 1
netname=I7#
}
C 55600 43000 1 0 0 vdd-1.sym
N 56800 41800 57000 41800 4
{
T 57050 41800 5 10 1 1 0 1 1
netname=I2
}
C 56800 41500 1 0 1 2n7002.sym
{
T 56700 42300 5 10 0 1 0 6 1
value=2N7002P
T 56300 42100 5 10 0 1 0 6 1
footprint=sot23-nmos
T 55300 42100 5 10 0 1 0 6 1
device=NMOS
T 56575 41800 5 10 1 1 0 7 1
refdes=M27
}
C 56800 40900 1 0 1 2n7002.sym
{
T 56700 41700 5 10 0 1 0 6 1
value=2N7002P
T 56300 41500 5 10 0 1 0 6 1
footprint=sot23-nmos
T 55300 41500 5 10 0 1 0 6 1
device=NMOS
T 56575 41200 5 10 1 1 0 7 1
refdes=M26
}
C 55400 41200 1 0 0 2n7002.sym
{
T 55500 42000 5 10 0 1 0 0 1
value=2N7002P
T 55900 41800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 56900 41800 5 10 0 1 0 0 1
device=NMOS
T 55625 41500 5 10 1 1 0 1 1
refdes=M24
}
C 54400 41500 1 0 0 2n7002.sym
{
T 54500 42300 5 10 0 1 0 0 1
value=2N7002P
T 54900 42100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 55900 42100 5 10 0 1 0 0 1
device=NMOS
T 54625 41800 5 10 1 1 0 1 1
refdes=M23
}
C 56800 40300 1 0 1 2n7002.sym
{
T 56700 41100 5 10 0 1 0 6 1
value=2N7002P
T 56300 40900 5 10 0 1 0 6 1
footprint=sot23-nmos
T 55300 40900 5 10 0 1 0 6 1
device=NMOS
T 56575 40600 5 10 1 1 0 7 1
refdes=M25
}
N 54800 42000 54800 42100 4
N 56400 40800 56400 41000 4
C 55900 42100 1 90 0 resistor-load.sym
{
T 55500 42400 5 10 0 0 90 0 1
device=RESISTOR
T 55800 42500 5 10 0 1 90 0 1
footprint=0603-boxed
T 55800 42500 5 10 0 1 90 0 1
value=3.3k
T 55750 42750 5 10 1 1 90 0 1
refdes=R2
}
C 55400 40300 1 0 0 2n7002.sym
{
T 55500 41100 5 10 0 1 0 0 1
value=2N7002P
T 55900 40900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 56900 40900 5 10 0 1 0 0 1
device=NMOS
T 55625 40600 5 10 1 1 0 1 1
refdes=M28
}
N 55200 40600 55400 40600 4
{
T 55150 40600 5 10 1 1 0 7 1
netname=I6
}
N 55800 40800 55800 41300 4
C 54900 41300 1 0 1 gnd-1.sym
C 55900 40100 1 0 1 gnd-1.sym
C 56300 40100 1 0 0 gnd-1.sym
N 55800 40900 56400 40900 4
N 56400 41600 56400 41400 4
N 56400 42100 56400 42000 4
N 54800 42100 56800 42100 4
N 55800 42100 55800 41700 4
C 48800 47300 1 90 1 phi1.sym
C 48300 46400 1 0 0 notp.sym
{
T 48650 46700 5 10 1 1 0 4 1
refdes=N9
}
N 48300 46700 47900 46700 4
{
T 47900 46700 5 10 1 1 0 0 1
netname=Push#
}
C 44700 46400 1 0 0 not.sym
{
T 45050 46700 5 10 1 1 0 4 1
refdes=N10
}
C 45000 46100 1 0 0 gnd-1.sym
C 44900 47000 1 0 0 vdd-1.sym
N 44700 46700 44300 46700 4
{
T 44300 46700 5 10 1 1 0 0 1
netname=Push#
}
C 45500 46600 1 0 0 out-1.sym
{
T 45500 47100 5 10 0 0 0 0 1
footprint=anchor
T 45500 46900 5 10 0 0 0 0 1
device=OUTPUT
T 45550 46750 5 10 1 1 0 0 1
refdes=Push
}
B 42000 40200 16000 9700 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 46300 43500 9 12 1 0 0 0 1
OUT# should be phi1 strobe.
