
ubuntu-preinstalled/expand:     file format elf32-littlearm


Disassembly of section .init:

00000ec0 <.init>:
 ec0:	push	{r3, lr}
 ec4:	bl	1508 <__assert_fail@plt+0x3a0>
 ec8:	pop	{r3, pc}

Disassembly of section .plt:

00000ecc <calloc@plt-0x14>:
     ecc:	push	{lr}		; (str lr, [sp, #-4]!)
     ed0:	ldr	lr, [pc, #4]	; edc <calloc@plt-0x4>
     ed4:	add	lr, pc, lr
     ed8:	ldr	pc, [lr, #8]!
     edc:	andeq	r4, r1, ip, ror #31

00000ee0 <calloc@plt>:
     ee0:	add	ip, pc, #0, 12
     ee4:	add	ip, ip, #20, 20	; 0x14000
     ee8:	ldr	pc, [ip, #4076]!	; 0xfec

00000eec <fputs_unlocked@plt>:
     eec:			; <UNDEFINED> instruction: 0xe7fd4778
     ef0:	add	ip, pc, #0, 12
     ef4:	add	ip, ip, #20, 20	; 0x14000
     ef8:	ldr	pc, [ip, #4064]!	; 0xfe0

00000efc <raise@plt>:
     efc:	add	ip, pc, #0, 12
     f00:	add	ip, ip, #20, 20	; 0x14000
     f04:	ldr	pc, [ip, #4056]!	; 0xfd8

00000f08 <strcmp@plt>:
     f08:	add	ip, pc, #0, 12
     f0c:	add	ip, ip, #20, 20	; 0x14000
     f10:	ldr	pc, [ip, #4048]!	; 0xfd0

00000f14 <__cxa_finalize@plt>:
     f14:	add	ip, pc, #0, 12
     f18:	add	ip, ip, #20, 20	; 0x14000
     f1c:	ldr	pc, [ip, #4040]!	; 0xfc8

00000f20 <posix_fadvise64@plt>:
     f20:			; <UNDEFINED> instruction: 0xe7fd4778
     f24:	add	ip, pc, #0, 12
     f28:	add	ip, ip, #20, 20	; 0x14000
     f2c:	ldr	pc, [ip, #4028]!	; 0xfbc

00000f30 <fflush@plt>:
     f30:			; <UNDEFINED> instruction: 0xe7fd4778
     f34:	add	ip, pc, #0, 12
     f38:	add	ip, ip, #20, 20	; 0x14000
     f3c:	ldr	pc, [ip, #4016]!	; 0xfb0

00000f40 <free@plt>:
     f40:	add	ip, pc, #0, 12
     f44:	add	ip, ip, #20, 20	; 0x14000
     f48:	ldr	pc, [ip, #4008]!	; 0xfa8

00000f4c <strndup@plt>:
     f4c:	add	ip, pc, #0, 12
     f50:	add	ip, ip, #20, 20	; 0x14000
     f54:	ldr	pc, [ip, #4000]!	; 0xfa0

00000f58 <_exit@plt>:
     f58:	add	ip, pc, #0, 12
     f5c:	add	ip, ip, #20, 20	; 0x14000
     f60:	ldr	pc, [ip, #3992]!	; 0xf98

00000f64 <memcpy@plt>:
     f64:			; <UNDEFINED> instruction: 0xe7fd4778
     f68:	add	ip, pc, #0, 12
     f6c:	add	ip, ip, #20, 20	; 0x14000
     f70:	ldr	pc, [ip, #3980]!	; 0xf8c

00000f74 <mbsinit@plt>:
     f74:	add	ip, pc, #0, 12
     f78:	add	ip, ip, #20, 20	; 0x14000
     f7c:	ldr	pc, [ip, #3972]!	; 0xf84

00000f80 <memcmp@plt>:
     f80:	add	ip, pc, #0, 12
     f84:	add	ip, ip, #20, 20	; 0x14000
     f88:	ldr	pc, [ip, #3964]!	; 0xf7c

00000f8c <dcgettext@plt>:
     f8c:	add	ip, pc, #0, 12
     f90:	add	ip, ip, #20, 20	; 0x14000
     f94:	ldr	pc, [ip, #3956]!	; 0xf74

00000f98 <__stack_chk_fail@plt>:
     f98:	add	ip, pc, #0, 12
     f9c:	add	ip, ip, #20, 20	; 0x14000
     fa0:	ldr	pc, [ip, #3948]!	; 0xf6c

00000fa4 <realloc@plt>:
     fa4:	add	ip, pc, #0, 12
     fa8:	add	ip, ip, #20, 20	; 0x14000
     fac:	ldr	pc, [ip, #3940]!	; 0xf64

00000fb0 <textdomain@plt>:
     fb0:	add	ip, pc, #0, 12
     fb4:	add	ip, ip, #20, 20	; 0x14000
     fb8:	ldr	pc, [ip, #3932]!	; 0xf5c

00000fbc <iswprint@plt>:
     fbc:	add	ip, pc, #0, 12
     fc0:	add	ip, ip, #20, 20	; 0x14000
     fc4:	ldr	pc, [ip, #3924]!	; 0xf54

00000fc8 <fwrite@plt>:
     fc8:	add	ip, pc, #0, 12
     fcc:	add	ip, ip, #20, 20	; 0x14000
     fd0:	ldr	pc, [ip, #3916]!	; 0xf4c

00000fd4 <lseek64@plt>:
     fd4:	add	ip, pc, #0, 12
     fd8:	add	ip, ip, #20, 20	; 0x14000
     fdc:	ldr	pc, [ip, #3908]!	; 0xf44

00000fe0 <__ctype_get_mb_cur_max@plt>:
     fe0:	add	ip, pc, #0, 12
     fe4:	add	ip, ip, #20, 20	; 0x14000
     fe8:	ldr	pc, [ip, #3900]!	; 0xf3c

00000fec <__fpending@plt>:
     fec:	add	ip, pc, #0, 12
     ff0:	add	ip, ip, #20, 20	; 0x14000
     ff4:	ldr	pc, [ip, #3892]!	; 0xf34

00000ff8 <mbrtowc@plt>:
     ff8:	add	ip, pc, #0, 12
     ffc:	add	ip, ip, #20, 20	; 0x14000
    1000:	ldr	pc, [ip, #3884]!	; 0xf2c

00001004 <error@plt>:
    1004:	add	ip, pc, #0, 12
    1008:	add	ip, ip, #20, 20	; 0x14000
    100c:	ldr	pc, [ip, #3876]!	; 0xf24

00001010 <malloc@plt>:
    1010:	add	ip, pc, #0, 12
    1014:	add	ip, ip, #20, 20	; 0x14000
    1018:	ldr	pc, [ip, #3868]!	; 0xf1c

0000101c <__libc_start_main@plt>:
    101c:	add	ip, pc, #0, 12
    1020:	add	ip, ip, #20, 20	; 0x14000
    1024:	ldr	pc, [ip, #3860]!	; 0xf14

00001028 <__freading@plt>:
    1028:	add	ip, pc, #0, 12
    102c:	add	ip, ip, #20, 20	; 0x14000
    1030:	ldr	pc, [ip, #3852]!	; 0xf0c

00001034 <__gmon_start__@plt>:
    1034:	add	ip, pc, #0, 12
    1038:	add	ip, ip, #20, 20	; 0x14000
    103c:	ldr	pc, [ip, #3844]!	; 0xf04

00001040 <getopt_long@plt>:
    1040:	add	ip, pc, #0, 12
    1044:	add	ip, ip, #20, 20	; 0x14000
    1048:	ldr	pc, [ip, #3836]!	; 0xefc

0000104c <__ctype_b_loc@plt>:
    104c:	add	ip, pc, #0, 12
    1050:	add	ip, ip, #20, 20	; 0x14000
    1054:	ldr	pc, [ip, #3828]!	; 0xef4

00001058 <exit@plt>:
    1058:	add	ip, pc, #0, 12
    105c:	add	ip, ip, #20, 20	; 0x14000
    1060:	ldr	pc, [ip, #3820]!	; 0xeec

00001064 <strlen@plt>:
    1064:	add	ip, pc, #0, 12
    1068:	add	ip, ip, #20, 20	; 0x14000
    106c:	ldr	pc, [ip, #3812]!	; 0xee4

00001070 <__errno_location@plt>:
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #20, 20	; 0x14000
    1078:	ldr	pc, [ip, #3804]!	; 0xedc

0000107c <__cxa_atexit@plt>:
    107c:			; <UNDEFINED> instruction: 0xe7fd4778
    1080:	add	ip, pc, #0, 12
    1084:	add	ip, ip, #20, 20	; 0x14000
    1088:	ldr	pc, [ip, #3792]!	; 0xed0

0000108c <memset@plt>:
    108c:			; <UNDEFINED> instruction: 0xe7fd4778
    1090:	add	ip, pc, #0, 12
    1094:	add	ip, ip, #20, 20	; 0x14000
    1098:	ldr	pc, [ip, #3780]!	; 0xec4

0000109c <__printf_chk@plt>:
    109c:	add	ip, pc, #0, 12
    10a0:	add	ip, ip, #20, 20	; 0x14000
    10a4:	ldr	pc, [ip, #3772]!	; 0xebc

000010a8 <fileno@plt>:
    10a8:	add	ip, pc, #0, 12
    10ac:	add	ip, ip, #20, 20	; 0x14000
    10b0:	ldr	pc, [ip, #3764]!	; 0xeb4

000010b4 <__fprintf_chk@plt>:
    10b4:			; <UNDEFINED> instruction: 0xe7fd4778
    10b8:	add	ip, pc, #0, 12
    10bc:	add	ip, ip, #20, 20	; 0x14000
    10c0:	ldr	pc, [ip, #3752]!	; 0xea8

000010c4 <fclose@plt>:
    10c4:			; <UNDEFINED> instruction: 0xe7fd4778
    10c8:	add	ip, pc, #0, 12
    10cc:	add	ip, ip, #20, 20	; 0x14000
    10d0:	ldr	pc, [ip, #3740]!	; 0xe9c

000010d4 <fseeko64@plt>:
    10d4:			; <UNDEFINED> instruction: 0xe7fd4778
    10d8:	add	ip, pc, #0, 12
    10dc:	add	ip, ip, #20, 20	; 0x14000
    10e0:	ldr	pc, [ip, #3728]!	; 0xe90

000010e4 <__uflow@plt>:
    10e4:	add	ip, pc, #0, 12
    10e8:	add	ip, ip, #20, 20	; 0x14000
    10ec:	ldr	pc, [ip, #3720]!	; 0xe88

000010f0 <__overflow@plt>:
    10f0:	add	ip, pc, #0, 12
    10f4:	add	ip, ip, #20, 20	; 0x14000
    10f8:	ldr	pc, [ip, #3712]!	; 0xe80

000010fc <setlocale@plt>:
    10fc:	add	ip, pc, #0, 12
    1100:	add	ip, ip, #20, 20	; 0x14000
    1104:	ldr	pc, [ip, #3704]!	; 0xe78

00001108 <strrchr@plt>:
    1108:	add	ip, pc, #0, 12
    110c:	add	ip, ip, #20, 20	; 0x14000
    1110:	ldr	pc, [ip, #3696]!	; 0xe70

00001114 <nl_langinfo@plt>:
    1114:	add	ip, pc, #0, 12
    1118:	add	ip, ip, #20, 20	; 0x14000
    111c:	ldr	pc, [ip, #3688]!	; 0xe68

00001120 <clearerr_unlocked@plt>:
    1120:	add	ip, pc, #0, 12
    1124:	add	ip, ip, #20, 20	; 0x14000
    1128:	ldr	pc, [ip, #3680]!	; 0xe60

0000112c <fopen64@plt>:
    112c:	add	ip, pc, #0, 12
    1130:	add	ip, ip, #20, 20	; 0x14000
    1134:	ldr	pc, [ip, #3672]!	; 0xe58

00001138 <bindtextdomain@plt>:
    1138:	add	ip, pc, #0, 12
    113c:	add	ip, ip, #20, 20	; 0x14000
    1140:	ldr	pc, [ip, #3664]!	; 0xe50

00001144 <strncmp@plt>:
    1144:	add	ip, pc, #0, 12
    1148:	add	ip, ip, #20, 20	; 0x14000
    114c:	ldr	pc, [ip, #3656]!	; 0xe48

00001150 <abort@plt>:
    1150:	add	ip, pc, #0, 12
    1154:	add	ip, ip, #20, 20	; 0x14000
    1158:	ldr	pc, [ip, #3648]!	; 0xe40

0000115c <strspn@plt>:
    115c:	add	ip, pc, #0, 12
    1160:	add	ip, ip, #20, 20	; 0x14000
    1164:	ldr	pc, [ip, #3640]!	; 0xe38

00001168 <__assert_fail@plt>:
    1168:	add	ip, pc, #0, 12
    116c:	add	ip, ip, #20, 20	; 0x14000
    1170:	ldr	pc, [ip, #3632]!	; 0xe30

Disassembly of section .text:

00001178 <.text>:
    1178:	blmi	feed3c68 <max_column_width@@Base+0xfeebda58>
    117c:	push	{r1, r3, r4, r5, r6, sl, lr}
    1180:			; <UNDEFINED> instruction: 0x46814ff0
    1184:	ldrdlt	r5, [fp], r3
    1188:	strmi	r6, [sp], -r8, lsl #16
    118c:	movwls	r6, #38939	; 0x981b
    1190:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1194:			; <UNDEFINED> instruction: 0xffd8f000
    1198:			; <UNDEFINED> instruction: 0x200649b4
    119c:			; <UNDEFINED> instruction: 0x26004cb4
    11a0:	svcmi	0x00b44479
    11a4:	svc	0x00aaf7ff
    11a8:	ldmibmi	r3!, {r2, r3, r4, r5, r6, sl, lr}
    11ac:			; <UNDEFINED> instruction: 0x4620447f
    11b0:	sbclt	pc, r8, #14614528	; 0xdf0000
    11b4:			; <UNDEFINED> instruction: 0xf8df4479
    11b8:			; <UNDEFINED> instruction: 0xf7ffa2c8
    11bc:			; <UNDEFINED> instruction: 0x4620efbe
    11c0:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
    11c4:	ldrbtmi	r4, [fp], #2991	; 0xbaf
    11c8:	ldmpl	r8!, {r1, r3, r4, r5, r6, r7, sl, lr}^
    11cc:	blx	ebd1e0 <max_column_width@@Base+0xea6fd0>
    11d0:	andcs	r4, r1, #177152	; 0x2b400
    11d4:	movwls	r5, #14587	; 0x38fb
    11d8:			; <UNDEFINED> instruction: 0x4652701a
    11dc:			; <UNDEFINED> instruction: 0x4629465b
    11e0:	strls	r4, [r0], -r8, asr #12
    11e4:	svc	0x002cf7ff
    11e8:	strmi	r1, [r4], -r2, asr #24
    11ec:	ldccs	0, cr13, [r9], #-240	; 0xffffff10
    11f0:	stccs	12, cr13, [pc], #-88	; 11a0 <__assert_fail@plt+0x38>
    11f4:	stclne	12, cr13, [r1], #160	; 0xa0
    11f8:	bmi	fe93565c <max_column_width@@Base+0xfe91f44c>
    11fc:	stmibmi	r5!, {r2, r5, r7, r8, r9, fp, lr}
    1200:	ldmpl	r8!, {r2, r3, r4, r5, r7, fp, ip, lr}^
    1204:	bmi	fe9123f0 <max_column_width@@Base+0xfe8fc1e0>
    1208:	stmdavs	r0, {r0, r1, r5, fp, sp, lr}
    120c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    1210:	stmibmi	r2!, {r9, sl, ip}
    1214:			; <UNDEFINED> instruction: 0xf0024479
    1218:	mulcs	r0, fp, sp
    121c:	svc	0x001cf7ff
    1220:	tstle	r8, r9, ror #24
    1224:	andsvc	r9, lr, r3, lsl #22
    1228:	strcc	lr, [r2], #-2007	; 0xfffff829
    122c:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
    1230:			; <UNDEFINED> instruction: 0xf0002000
    1234:			; <UNDEFINED> instruction: 0x2c74f9cd
    1238:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
    123c:	ldmpl	fp!, {r3, r4, r7, r8, r9, fp, lr}^
    1240:			; <UNDEFINED> instruction: 0xf0006818
    1244:	strb	pc, [r8, r7, ror #23]	; <UNPREDICTABLE>
    1248:	ldmpl	fp!, {r0, r2, r4, r7, r8, r9, fp, lr}^
    124c:	tstlt	fp, fp, lsl r8
    1250:			; <UNDEFINED> instruction: 0xf0001e58
    1254:			; <UNDEFINED> instruction: 0xe7c0fbdf
    1258:			; <UNDEFINED> instruction: 0xf88da808
    125c:			; <UNDEFINED> instruction: 0xf88d4020
    1260:			; <UNDEFINED> instruction: 0xf0003021
    1264:	sbfx	pc, r7, #23, #25
    1268:	stc2l	0, cr15, [lr]
    126c:	ldmpl	fp!, {r0, r2, r3, r7, r8, r9, fp, lr}^
    1270:	strbmi	r6, [r8, #-2072]	; 0xfffff7e8
    1274:	bl	17114c <max_column_width@@Base+0x15af3c>
    1278:	andcs	r0, r0, r0, lsl #1
    127c:	stc2l	0, cr15, [r2]
    1280:			; <UNDEFINED> instruction: 0xf0002000
    1284:			; <UNDEFINED> instruction: 0x4606fdf3
    1288:	subsle	r2, r1, r0, lsl #16
    128c:	stmdbeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1290:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    1294:	beq	7d3d8 <max_column_width@@Base+0x671c8>
    1298:	movwls	r2, #29440	; 0x7300
    129c:	ldrdcc	lr, [r1, -r6]
    12a0:	svclt	0x003e428b
    12a4:	rsbsvs	r1, r1, r9, asr ip
    12a8:	mulhi	r0, r3, r8
    12ac:			; <UNDEFINED> instruction: 0xf1bad231
    12b0:	andsle	r0, ip, r0, lsl #30
    12b4:	svceq	0x0009f1b8
    12b8:			; <UNDEFINED> instruction: 0xf1b8d075
    12bc:	suble	r0, r8, r8, lsl #30
    12c0:			; <UNDEFINED> instruction: 0xf1453401
    12c4:	b	15026cc <max_column_width@@Base+0x14ec4bc>
    12c8:			; <UNDEFINED> instruction: 0xf0000305
    12cc:	blls	e15e8 <max_column_width@@Base+0xcb3d8>
    12d0:	mulge	r0, r3, r8
    12d4:	svceq	0x0000f1ba
    12d8:			; <UNDEFINED> instruction: 0xf7ffd106
    12dc:	stmdavs	r2, {r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    12e0:	andscs	pc, r8, r2, lsl r8	; <UNPREDICTABLE>
    12e4:	beq	7d2f4 <max_column_width@@Base+0x670e4>
    12e8:	svceq	0x0000f1b8
    12ec:	stmdbmi	r8!, {r5, r8, r9, fp, ip, lr, pc}^
    12f0:	andlt	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    12f4:	ldrdeq	pc, [r0], -fp
    12f8:	ldrdcc	lr, [r5, -r0]
    12fc:	svclt	0x003e428b
    1300:	cmpvs	r1, r9, asr ip
    1304:	andhi	pc, r0, r3, lsl #17
    1308:			; <UNDEFINED> instruction: 0xf1b8d239
    130c:	bicle	r0, r5, sl, lsl #30
    1310:			; <UNDEFINED> instruction: 0x4630e7be
    1314:	mcr	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    1318:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    131c:	ldrtmi	sp, [r0], -r7, asr #21
    1320:	stc2	0, cr15, [r4]
    1324:	stmdacs	r0, {r1, r2, r9, sl, lr}
    1328:			; <UNDEFINED> instruction: 0xf1bad1b8
    132c:	bicle	r0, r7, r0, lsl #30
    1330:	cdp2	0, 5, cr15, cr6, cr0, {0}
    1334:	bmi	17540ac <max_column_width@@Base+0x173de9c>
    1338:	ldrbtmi	r5, [sl], #-2299	; 0xfffff705
    133c:	blmi	129b3a4 <max_column_width@@Base+0x1285194>
    1340:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1344:	subsmi	r9, sl, r9, lsl #22
    1348:	addhi	pc, sl, r0, asr #32
    134c:	pop	{r0, r1, r3, ip, sp, pc}
    1350:	b	1525318 <max_column_width@@Base+0x150f108>
    1354:	bls	1c1f70 <max_column_width@@Base+0x1abd60>
    1358:	tstcs	r1, r4, lsl pc
    135c:	bne	1909764 <max_column_width@@Base+0x18f3554>
    1360:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    1364:	streq	lr, [r1, #-2917]	; 0xfffff49b
    1368:	svclt	0x0018428a
    136c:	andls	r3, r7, #4096	; 0x1000
    1370:			; <UNDEFINED> instruction: 0xf8939b03
    1374:			; <UNDEFINED> instruction: 0xf1baa000
    1378:			; <UNDEFINED> instruction: 0xd1b80f00
    137c:	blx	17fb238 <max_column_width@@Base+0x17e5028>
    1380:			; <UNDEFINED> instruction: 0xf7fff188
    1384:	stmdacs	r0, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    1388:			; <UNDEFINED> instruction: 0xf7ffdabf
    138c:	stmdbmi	r8, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    1390:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1394:	andcs	r6, r0, r4, lsl #16
    1398:	ldcl	7, cr15, [r8, #1020]!	; 0x3fc
    139c:	strmi	r4, [r2], -r1, lsr #12
    13a0:			; <UNDEFINED> instruction: 0xf7ff2001
    13a4:			; <UNDEFINED> instruction: 0xf10dee30
    13a8:	bge	1c201c <max_column_width@@Base+0x1abe0c>
    13ac:	strtmi	r4, [r9], -r0, lsr #12
    13b0:	ldc2l	0, cr15, [r0], {0}
    13b4:	mulsgt	fp, sp, r8
    13b8:	strmi	r4, [fp], -r2, lsl #12
    13bc:	svceq	0x0000f1bc
    13c0:	stclne	0, cr13, [fp], #-60	; 0xffffffc4
    13c4:			; <UNDEFINED> instruction: 0xf1b4bf08
    13c8:	teqle	ip, pc	; <illegal shifter operand>
    13cc:	andcs	r4, r5, #933888	; 0xe4000
    13d0:	andcs	r4, r0, r9, ror r4
    13d4:	ldcl	7, cr15, [sl, #1020]	; 0x3fc
    13d8:	strmi	r2, [r2], -r0, lsl #2
    13dc:			; <UNDEFINED> instruction: 0xf7ff2001
    13e0:	adcmi	lr, r9, #288	; 0x120
    13e4:	adcmi	fp, r0, #8, 30
    13e8:	strcc	sp, [r1], #-1008	; 0xfffffc10
    13ec:	streq	pc, [r0, #-325]	; 0xfffffebb
    13f0:	svclt	0x0008428d
    13f4:	eorle	r4, r9, #132, 4	; 0x40000008
    13f8:			; <UNDEFINED> instruction: 0xf8574925
    13fc:	and	fp, r6, r1
    1400:			; <UNDEFINED> instruction: 0xf1453401
    1404:	addsmi	r0, sp, #0, 10
    1408:	addsmi	fp, r4, #8, 30
    140c:			; <UNDEFINED> instruction: 0xf8dbd21e
    1410:	ldmib	r0, {}^	; <UNPREDICTABLE>
    1414:	strmi	ip, [ip, #261]	; 0x105
    1418:			; <UNDEFINED> instruction: 0xf10cbf3e
    141c:	cmpvs	r1, r1, lsl #2
    1420:	andls	pc, r0, ip, lsl #17
    1424:			; <UNDEFINED> instruction: 0x2120d3ec
    1428:	movwcs	lr, #18893	; 0x49cd
    142c:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1430:	movwcs	lr, #18909	; 0x49dd
    1434:	ble	ff8cb43c <max_column_width@@Base+0xff8b522c>
    1438:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
    143c:	andcs	r4, r5, #491520	; 0x78000
    1440:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    1444:	strcc	lr, [r1], #-1959	; 0xfffff859
    1448:	streq	pc, [r0, #-325]	; 0xfffffebb
    144c:	stmdaeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1450:	andcs	lr, r1, lr, lsl #15
    1454:			; <UNDEFINED> instruction: 0xf8bcf000
    1458:	andcs	r4, r5, #24, 18	; 0x60000
    145c:			; <UNDEFINED> instruction: 0xe7b84479
    1460:	ldc	7, cr15, [sl, #1020]	; 0x3fc
    1464:	andeq	r4, r1, r8, asr #26
    1468:	andeq	r0, r0, r8, ror #1
    146c:	andeq	r3, r0, r8, ror r5
    1470:	andeq	r3, r0, r8, asr r7
    1474:	andeq	r4, r1, r8, lsl sp
    1478:	strdeq	r3, [r0], -r8
    147c:	andeq	r4, r1, r2, lsl #23
    1480:	andeq	r3, r0, ip, asr #16
    1484:	andeq	r0, r0, r0, lsl #2
    1488:	strdeq	r0, [r0], -r8
    148c:	strdeq	r0, [r0], -r4
    1490:	andeq	r0, r0, r0, lsl r1
    1494:			; <UNDEFINED> instruction: 0x000037bc
    1498:	strdeq	r3, [r0], -r0
    149c:			; <UNDEFINED> instruction: 0x000034b4
    14a0:	andeq	r0, r0, r4, lsr r1
    14a4:	andeq	r0, r0, ip, ror #1
    14a8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    14ac:	andeq	r4, r1, sl, lsl #23
    14b0:	andeq	r3, r0, r6, asr r6
    14b4:	andeq	r3, r0, r0, lsl #12
    14b8:	andeq	r3, r0, r8, lsr #11
    14bc:	andeq	r3, r0, r4, ror r5
    14c0:	bleq	3d604 <max_column_width@@Base+0x273f4>
    14c4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    14c8:	strbtmi	fp, [sl], -r2, lsl #24
    14cc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    14d0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    14d4:	ldrmi	sl, [sl], #776	; 0x308
    14d8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    14dc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    14e0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    14e4:			; <UNDEFINED> instruction: 0xf85a4b06
    14e8:	stmdami	r6, {r0, r1, ip, sp}
    14ec:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    14f0:	ldc	7, cr15, [r4, #1020]	; 0x3fc
    14f4:	mcr	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    14f8:	ldrdeq	r4, [r1], -r0
    14fc:	ldrdeq	r0, [r0], -ip
    1500:	andeq	r0, r0, ip, lsl #2
    1504:	andeq	r0, r0, r4, lsl r1
    1508:	ldr	r3, [pc, #20]	; 1524 <__assert_fail@plt+0x3bc>
    150c:	ldr	r2, [pc, #20]	; 1528 <__assert_fail@plt+0x3c0>
    1510:	add	r3, pc, r3
    1514:	ldr	r2, [r3, r2]
    1518:	cmp	r2, #0
    151c:	bxeq	lr
    1520:	b	1034 <__gmon_start__@plt>
    1524:			; <UNDEFINED> instruction: 0x000149b0
    1528:	andeq	r0, r0, r4, lsl #2
    152c:	blmi	1d354c <max_column_width@@Base+0x1bd33c>
    1530:	bmi	1d2718 <max_column_width@@Base+0x1bc508>
    1534:	addmi	r4, r3, #2063597568	; 0x7b000000
    1538:	andle	r4, r3, sl, ror r4
    153c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1540:	ldrmi	fp, [r8, -r3, lsl #2]
    1544:	svclt	0x00004770
    1548:	andeq	r4, r1, ip, asr fp
    154c:	andeq	r4, r1, r8, asr fp
    1550:	andeq	r4, r1, ip, lsl #19
    1554:	andeq	r0, r0, r4, ror #1
    1558:	stmdbmi	r9, {r3, fp, lr}
    155c:	bmi	252744 <max_column_width@@Base+0x23c534>
    1560:	bne	25274c <max_column_width@@Base+0x23c53c>
    1564:	svceq	0x00cb447a
    1568:			; <UNDEFINED> instruction: 0x01a1eb03
    156c:	andle	r1, r3, r9, asr #32
    1570:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1574:	ldrmi	fp, [r8, -r3, lsl #2]
    1578:	svclt	0x00004770
    157c:	andeq	r4, r1, r0, lsr fp
    1580:	andeq	r4, r1, ip, lsr #22
    1584:	andeq	r4, r1, r0, ror #18
    1588:	andeq	r0, r0, r0, lsr r1
    158c:	blmi	2ae9b4 <max_column_width@@Base+0x2987a4>
    1590:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1594:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1598:	blmi	26fb4c <max_column_width@@Base+0x25993c>
    159c:	ldrdlt	r5, [r3, -r3]!
    15a0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    15a4:			; <UNDEFINED> instruction: 0xf7ff6818
    15a8:			; <UNDEFINED> instruction: 0xf7ffecb6
    15ac:	blmi	1c14b0 <max_column_width@@Base+0x1ab2a0>
    15b0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    15b4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    15b8:	strdeq	r4, [r1], -sl
    15bc:	andeq	r4, r1, r0, lsr r9
    15c0:	andeq	r0, r0, r0, ror #1
    15c4:	andeq	r4, r1, lr, asr sl
    15c8:	ldrdeq	r4, [r1], -sl
    15cc:	svclt	0x0000e7c4
    15d0:	strmi	r4, [r6], -r3, lsl #21
    15d4:	ldrbtmi	r4, [sl], #-2947	; 0xfffff47d
    15d8:	strlt	r4, [r0, #3203]	; 0xc83
    15dc:	ldmpl	r3, {r4, r7, ip, sp, pc}^
    15e0:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    15e4:			; <UNDEFINED> instruction: 0xf04f930f
    15e8:	orrslt	r0, r8, r0, lsl #6
    15ec:	andcs	r4, r5, #130048	; 0x1fc00
    15f0:	andcs	r4, r0, pc, ror r9
    15f4:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    15f8:			; <UNDEFINED> instruction: 0xf7ff681d
    15fc:	blmi	1f7c924 <max_column_width@@Base+0x1f66714>
    1600:	stmiapl	r3!, {r0, r8, sp}^
    1604:			; <UNDEFINED> instruction: 0x4602681b
    1608:			; <UNDEFINED> instruction: 0xf7ff4628
    160c:			; <UNDEFINED> instruction: 0x4630ed56
    1610:	stc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1614:	andcs	r4, r5, #120, 18	; 0x1e0000
    1618:	svcge	0x00014d78
    161c:			; <UNDEFINED> instruction: 0xf7ff4479
    1620:	blmi	1d3c900 <max_column_width@@Base+0x1d266f0>
    1624:	stmiapl	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    1628:			; <UNDEFINED> instruction: 0x4601681a
    162c:			; <UNDEFINED> instruction: 0xf7ff2001
    1630:	ldmdbmi	r3!, {r1, r2, r4, r5, r8, sl, fp, sp, lr, pc}^
    1634:	ldrtmi	r2, [r0], -r5, lsl #4
    1638:			; <UNDEFINED> instruction: 0xf7ff4479
    163c:	blmi	1c7c8e4 <max_column_width@@Base+0x1c666d4>
    1640:	stmdavs	r1!, {r2, r5, r6, r7, fp, ip, lr}
    1644:	mrrc	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    1648:	andcs	r4, r5, #1818624	; 0x1bc000
    164c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1650:	ldc	7, cr15, [ip], {255}	; 0xff
    1654:			; <UNDEFINED> instruction: 0xf7ff6821
    1658:	stmdbmi	ip!, {r2, r3, r6, sl, fp, sp, lr, pc}^
    165c:	ldrtmi	r2, [r0], -r5, lsl #4
    1660:			; <UNDEFINED> instruction: 0xf7ff4479
    1664:	stmdavs	r1!, {r2, r4, r7, sl, fp, sp, lr, pc}
    1668:	mcrr	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    166c:	andcs	r4, r5, #104, 18	; 0x1a0000
    1670:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1674:	stc	7, cr15, [sl], {255}	; 0xff
    1678:			; <UNDEFINED> instruction: 0xf7ff6821
    167c:			; <UNDEFINED> instruction: 0xf000ec3a
    1680:	stmdbmi	r4!, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}^
    1684:	ldrtmi	r2, [r0], -r5, lsl #4
    1688:			; <UNDEFINED> instruction: 0xf7ff4479
    168c:	stmdavs	r1!, {r7, sl, fp, sp, lr, pc}
    1690:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    1694:	andcs	r4, r5, #96, 18	; 0x180000
    1698:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    169c:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
    16a0:			; <UNDEFINED> instruction: 0xf7ff6821
    16a4:	stcgt	12, cr14, [pc, #-152]	; 1614 <__assert_fail@plt+0x4ac>
    16a8:	strgt	r4, [pc], #-1596	; 16b0 <__assert_fail@plt+0x548>
    16ac:			; <UNDEFINED> instruction: 0xf8ddcd0f
    16b0:	strgt	ip, [pc], #-4	; 16b8 <__assert_fail@plt+0x550>
    16b4:	strgt	ip, [pc], #-3343	; 16bc <__assert_fail@plt+0x554>
    16b8:	muleq	r3, r5, r8
    16bc:	andeq	lr, r3, r4, lsl #17
    16c0:	svceq	0x0000f1bc
    16c4:	ldclmi	0, cr13, [r5, #-52]	; 0xffffffcc
    16c8:	and	r4, r4, sp, ror r4
    16cc:	svcgt	0x0008f857
    16d0:	svceq	0x0000f1bc
    16d4:	strbtmi	sp, [r1], -r5
    16d8:			; <UNDEFINED> instruction: 0xf7ff4628
    16dc:	stmdacs	r0, {r1, r2, r4, sl, fp, sp, lr, pc}
    16e0:	ldmdavs	ip!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    16e4:	sfmcs	f2, 4, [r0], {5}
    16e8:	stmdbmi	sp, {r0, r1, r2, r4, r5, ip, lr, pc}^
    16ec:	ldrbtmi	r2, [r9], #-0
    16f0:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    16f4:	bmi	1314428 <max_column_width@@Base+0x12fe218>
    16f8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    16fc:	andcs	r4, r1, r1, lsl #12
    1700:	stcl	7, cr15, [ip], {255}	; 0xff
    1704:	andcs	r2, r5, r0, lsl #2
    1708:	ldcl	7, cr15, [r8], #1020	; 0x3fc
    170c:	stmdbmi	r7, {r4, r5, r8, ip, sp, pc}^
    1710:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
    1714:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
    1718:	cmple	r1, r0, lsl #16
    171c:	andcs	r4, r5, #68, 18	; 0x110000
    1720:	stclmi	0, cr2, [r4, #-0]
    1724:			; <UNDEFINED> instruction: 0xf7ff4479
    1728:	ldrbtmi	lr, [sp], #-3122	; 0xfffff3ce
    172c:	strtmi	r4, [fp], -r2, asr #20
    1730:			; <UNDEFINED> instruction: 0x4601447a
    1734:			; <UNDEFINED> instruction: 0xf7ff2001
    1738:	stmdbmi	r0, {r1, r4, r5, r7, sl, fp, sp, lr, pc}^
    173c:	andcs	r2, r0, r5, lsl #4
    1740:			; <UNDEFINED> instruction: 0xf7ff4479
    1744:	adcmi	lr, ip, #36, 24	; 0x2400
    1748:	suble	r4, r6, r1, lsl #12
    174c:	ldrbtmi	r4, [fp], #-2876	; 0xfffff4c4
    1750:	andcs	r4, r1, r2, lsr #12
    1754:	stc	7, cr15, [r2], #1020	; 0x3fc
    1758:	ldmdbmi	sl!, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    175c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1760:	ldc	7, cr15, [r4], {255}	; 0xff
    1764:	bmi	e5444c <max_column_width@@Base+0xe3e23c>
    1768:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    176c:	andcs	r4, r1, r1, lsl #12
    1770:	ldc	7, cr15, [r4], {255}	; 0xff
    1774:	andcs	r4, r5, r1, lsr #12
    1778:	stcl	7, cr15, [r0], {255}	; 0xff
    177c:	ldmdbmi	r4!, {r3, r5, r8, ip, sp, pc}
    1780:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
    1784:	ldcl	7, cr15, [lr], {255}	; 0xff
    1788:	ldmdbmi	r2!, {r6, r7, r8, fp, ip, sp, pc}
    178c:	andcs	r2, r0, r5, lsl #4
    1790:	ldrbtmi	r4, [r9], #-3121	; 0xfffff3cf
    1794:	bl	ffebf798 <max_column_width@@Base+0xffea9588>
    1798:	bmi	c12990 <max_column_width@@Base+0xbfc780>
    179c:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    17a0:	andcs	r4, r1, r1, lsl #12
    17a4:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
    17a8:	andcs	r4, r5, #737280	; 0xb4000
    17ac:	ldrbtmi	r2, [r9], #-0
    17b0:	bl	ffb3f7b4 <max_column_width@@Base+0xffb295a4>
    17b4:	ldrbtmi	r4, [fp], #-2859	; 0xfffff4d5
    17b8:	strb	r4, [r9, r1, lsl #12]
    17bc:	ldrbtmi	r4, [ip], #-3114	; 0xfffff3d6
    17c0:	andcs	r4, r5, #688128	; 0xa8000
    17c4:	ldrbtmi	r2, [r9], #-0
    17c8:	bl	ff83f7cc <max_column_width@@Base+0xff8295bc>
    17cc:	ldrbtmi	r4, [sl], #-2600	; 0xfffff5d8
    17d0:	andcs	r4, r1, r1, lsl #12
    17d4:	stcl	7, cr15, [r2], #-1020	; 0xfffffc04
    17d8:	blmi	9bb660 <max_column_width@@Base+0x9a5450>
    17dc:			; <UNDEFINED> instruction: 0xe7b7447b
    17e0:	andeq	r4, r1, lr, ror #17
    17e4:	andeq	r0, r0, r8, ror #1
    17e8:	andeq	r4, r1, r4, ror #17
    17ec:	strdeq	r0, [r0], -ip
    17f0:	ldrdeq	r3, [r0], -sl
    17f4:	andeq	r0, r0, r0, lsr #2
    17f8:	ldrdeq	r3, [r0], -ip
    17fc:	andeq	r4, r1, r0, ror #19
    1800:	andeq	r3, r0, r4, ror #1
    1804:	andeq	r0, r0, r0, lsl r1
    1808:	andeq	r3, r0, r2, lsl r1
    180c:	andeq	r3, r0, r8, lsr r1
    1810:	andeq	r3, r0, r2, ror r1
    1814:	andeq	r3, r0, ip, asr #3
    1818:	andeq	r3, r0, sl, ror #3
    181c:	andeq	r3, r0, r0
    1820:	andeq	r3, r0, lr, asr #3
    1824:	ldrdeq	r3, [r0], -ip
    1828:	andeq	r3, r0, r2, lsl #4
    182c:	strdeq	r3, [r0], -sl
    1830:	andeq	r3, r0, r4, lsr r2
    1834:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    1838:	andeq	r3, r0, r4, lsr #3
    183c:	andeq	r3, r0, r8, lsr r2
    1840:	andeq	r2, r0, sl, asr #31
    1844:	andeq	r3, r0, lr, asr r1
    1848:	andeq	r3, r0, ip, ror #2
    184c:	muleq	r0, r2, r1
    1850:	andeq	r3, r0, sl, lsl #3
    1854:	andeq	r3, r0, r6, asr #3
    1858:	andeq	r2, r0, r0, lsr pc
    185c:	andeq	r3, r0, r6, lsr r1
    1860:	andeq	r3, r0, sl, asr #3
    1864:	andeq	r2, r0, lr, lsr #29
    1868:	andeq	r2, r0, sl, lsl #30
    186c:	andeq	r3, r0, sl, asr #2
    1870:	strdeq	r2, [r0], -sl
    1874:	andeq	r2, r0, r8, lsl #29
    1878:			; <UNDEFINED> instruction: 0x4605b538
    187c:	strmi	r4, [ip], -sp, lsl #22
    1880:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1884:	tstmi	r3, #0, 6
    1888:	andcs	fp, r1, r8, lsl #30
    188c:	blmi	2b5ca4 <max_column_width@@Base+0x29fa94>
    1890:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1894:	cfldrslt	mvf5, [r8, #-0]
    1898:	andcs	r4, r5, #8, 18	; 0x20000
    189c:	ldrbtmi	r2, [r9], #-0
    18a0:	bl	1d3f8a4 <max_column_width@@Base+0x1d29694>
    18a4:	strmi	r2, [r2], -r0, lsl #2
    18a8:			; <UNDEFINED> instruction: 0xf7ff4608
    18ac:	andcs	lr, r0, ip, lsr #23
    18b0:	svclt	0x0000e7ed
    18b4:	andeq	r4, r1, r4, lsl r8
    18b8:	andeq	r4, r1, r4, lsl #16
    18bc:	muleq	r0, sl, r1
    18c0:			; <UNDEFINED> instruction: 0x4605b538
    18c4:	strmi	r4, [ip], -sp, lsl #22
    18c8:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    18cc:	tstmi	r3, #134217728	; 0x8000000
    18d0:	andcs	fp, r1, r8, lsl #30
    18d4:	blmi	2b5cec <max_column_width@@Base+0x29fadc>
    18d8:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    18dc:	cfldrslt	mvf5, [r8, #-8]!
    18e0:	andcs	r4, r5, #8, 18	; 0x20000
    18e4:	ldrbtmi	r2, [r9], #-0
    18e8:	bl	143f8ec <max_column_width@@Base+0x14296dc>
    18ec:	strmi	r2, [r2], -r0, lsl #2
    18f0:			; <UNDEFINED> instruction: 0xf7ff4608
    18f4:	andcs	lr, r0, r8, lsl #23
    18f8:	svclt	0x0000e7ed
    18fc:	andeq	r4, r1, ip, asr #15
    1900:			; <UNDEFINED> instruction: 0x000147bc
    1904:	andeq	r3, r0, r2, lsl #3
    1908:	push	{r2, r3, r4, r5, r9, fp, lr}
    190c:	ldrbtmi	r4, [sl], #-2032	; 0xfffff810
    1910:	ldrdge	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    1914:	ldmdbvs	r3, {r2, r9, sl, lr}
    1918:	ldrbtmi	r4, [sl], #1549	; 0x60d
    191c:			; <UNDEFINED> instruction: 0x0c05e9d2
    1920:			; <UNDEFINED> instruction: 0xf103b19b
    1924:	stmdbcc	r1, {r8, ip, lr}
    1928:	biceq	lr, r1, r0, lsl #22
    192c:	stmdbhi	r0, {r0, r4, r6, r7, r8, fp, sp, lr, pc}
    1930:	svclt	0x0008454d
    1934:	subsle	r4, ip, #68, 10	; 0x11000000
    1938:	svclt	0x001e4563
    193c:	strmi	lr, [r2, #-2497]	; 0xfffff63f
    1940:	tstvs	r3, r1, lsl #6
    1944:	pop	{r0, r1, r2, r5, ip, lr, pc}
    1948:			; <UNDEFINED> instruction: 0x462687f0
    194c:	strbmi	r4, [r3, #-1551]!	; 0xfffff9f1
    1950:	stmdbmi	ip!, {r0, r1, r5, ip, lr, pc}
    1954:	sbceq	lr, r3, r0, lsl #22
    1958:	movwcc	r4, #6699	; 0x1a2b
    195c:	stmib	r0, {r0, r3, r4, r5, r6, sl, lr}^
    1960:	tstvs	fp, r0, lsl #10
    1964:			; <UNDEFINED> instruction: 0xf85a2300
    1968:	adcsmi	r1, fp, #2
    196c:	svclt	0x0008680a
    1970:	rscle	r4, r8, #536870923	; 0x2000000b
    1974:	svclt	0x00082f01
    1978:	svclt	0x00382e00
    197c:	mvnle	r6, #14
    1980:	andcs	r4, r5, #557056	; 0x88000
    1984:	ldrbtmi	r2, [r9], #-0
    1988:	bl	3f98c <max_column_width@@Base+0x2977c>
    198c:	strmi	r2, [r2], -r0, lsl #2
    1990:			; <UNDEFINED> instruction: 0xf7ff2001
    1994:			; <UNDEFINED> instruction: 0x2600eb38
    1998:			; <UNDEFINED> instruction: 0xb1b82700
    199c:			; <UNDEFINED> instruction: 0x23aaf64a
    19a0:			; <UNDEFINED> instruction: 0x23aaf6c0
    19a4:	andsle	r4, lr, #156, 10	; 0x27000000
    19a8:	movweq	pc, #4364	; 0x110c	; <UNPREDICTABLE>
    19ac:	mrrceq	11, 0, lr, ip, cr3
    19b0:	biceq	lr, ip, pc, asr #20
    19b4:	ldrsbhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    19b8:			; <UNDEFINED> instruction: 0xf8c844f8
    19bc:			; <UNDEFINED> instruction: 0xf002c018
    19c0:			; <UNDEFINED> instruction: 0xf8d8fa59
    19c4:			; <UNDEFINED> instruction: 0xf8c83010
    19c8:	bfi	r0, r4, #0, #3
    19cc:	svceq	0x0000f1bc
    19d0:	b	17f5a04 <max_column_width@@Base+0x17df7f4>
    19d4:	svclt	0x0014735c
    19d8:	movwcs	r2, #769	; 0x301
    19dc:	biceq	lr, ip, pc, asr sl
    19e0:	blcs	369ec <max_column_width@@Base+0x207dc>
    19e4:			; <UNDEFINED> instruction: 0xf002d0e6
    19e8:	strdcs	pc, [r0, #-169]	; 0xffffff57
    19ec:	stceq	0, cr15, [r8], {79}	; 0x4f
    19f0:	bl	fed3b978 <max_column_width@@Base+0xfed25768>
    19f4:	bl	194321c <max_column_width@@Base+0x192d00c>
    19f8:	str	r0, [r8, r9, lsl #14]!
    19fc:	andeq	r4, r1, r6, lsl #15
    1a00:	andeq	r4, r1, sl, lsr #11
    1a04:	andeq	r4, r1, r8, lsr r7
    1a08:	andeq	r0, r0, r8, lsr #2
    1a0c:	andeq	r3, r0, r2, lsl r1
    1a10:	ldrdeq	r4, [r1], -ip
    1a14:	svcmi	0x00f0e92d
    1a18:			; <UNDEFINED> instruction: 0xf890b087
    1a1c:			; <UNDEFINED> instruction: 0xf1bbb000
    1a20:	subsle	r0, fp, r0, lsl #30
    1a24:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1a28:	movwcs	r2, #512	; 0x200
    1a2c:	strbmi	r4, [r8], r4, lsl #12
    1a30:	strbmi	r4, [lr], -pc, asr #12
    1a34:	beq	7db78 <max_column_width@@Base+0x67968>
    1a38:	movwcs	lr, #2509	; 0x9cd
    1a3c:			; <UNDEFINED> instruction: 0xf7ffe022
    1a40:	stmdavs	r3, {r1, r2, r8, r9, fp, sp, lr, pc}
    1a44:	andspl	pc, fp, r3, lsr r8	; <UNPREDICTABLE>
    1a48:	streq	pc, [r1, #-21]	; 0xffffffeb
    1a4c:			; <UNDEFINED> instruction: 0xf1bbd11d
    1a50:	suble	r0, r6, pc, lsr #30
    1a54:	svceq	0x002bf1bb
    1a58:			; <UNDEFINED> instruction: 0xf1abd066
    1a5c:			; <UNDEFINED> instruction: 0xf1bb0b30
    1a60:	vmax.f32	d0, d0, d9
    1a64:	mcrcs	0, 0, r8, cr0, cr4, {6}
    1a68:			; <UNDEFINED> instruction: 0x46a1d177
    1a6c:			; <UNDEFINED> instruction: 0x17dc465b
    1a70:	stmib	sp, {r0, r9, sl, sp}^
    1a74:	strbmi	r3, [ip], -r0, lsl #8
    1a78:	mullt	r1, r4, r8
    1a7c:			; <UNDEFINED> instruction: 0xf1bb3401
    1a80:	andsle	r0, r8, r0, lsl #30
    1a84:	svceq	0x002cf1bb
    1a88:	mcrcs	1, 0, sp, cr0, cr9, {6}
    1a8c:	ldmib	sp, {r2, r4, r5, r6, r7, ip, lr, pc}^
    1a90:	svccs	0x00000100
    1a94:			; <UNDEFINED> instruction: 0xf1b8d142
    1a98:	eorsle	r0, sl, r0, lsl #30
    1a9c:			; <UNDEFINED> instruction: 0xff10f7ff
    1aa0:	stmdacs	r0, {r7, r9, sl, lr}
    1aa4:	sbchi	pc, r3, r0
    1aa8:	mullt	r1, r4, r8
    1aac:	strcc	r2, [r1], #-1536	; 0xfffffa00
    1ab0:	svceq	0x0000f1bb
    1ab4:	b	5b6254 <max_column_width@@Base+0x5a0044>
    1ab8:	andle	r0, fp, sl, lsl #30
    1abc:	ldrdeq	lr, [r0, -sp]
    1ac0:			; <UNDEFINED> instruction: 0xf0402f00
    1ac4:			; <UNDEFINED> instruction: 0xf1b8809c
    1ac8:			; <UNDEFINED> instruction: 0xf0000f00
    1acc:			; <UNDEFINED> instruction: 0xf7ff8093
    1ad0:			; <UNDEFINED> instruction: 0x4682fef7
    1ad4:	svceq	0x0000f1ba
    1ad8:	adchi	pc, r9, r0
    1adc:	pop	{r0, r1, r2, ip, sp, pc}
    1ae0:			; <UNDEFINED> instruction: 0x46b08ff0
    1ae4:	cdpcs	7, 0, cr2, cr0, cr1, {0}
    1ae8:	ldmdbmi	r2, {r1, r2, r6, r7, ip, lr, pc}^
    1aec:	strtmi	r2, [r8], -r5, lsl #4
    1af0:	ldrbtmi	r4, [r9], #-1706	; 0xfffff956
    1af4:			; <UNDEFINED> instruction: 0xf7ff46a8
    1af8:	ldrtmi	lr, [r7], -sl, asr #20
    1afc:	strtmi	r9, [r0], -r3
    1b00:			; <UNDEFINED> instruction: 0xffaef001
    1b04:	strtmi	r9, [r9], -r3, lsl #20
    1b08:	strtmi	r4, [r8], -r3, lsl #12
    1b0c:	b	1ebfb10 <max_column_width@@Base+0x1ea9900>
    1b10:			; <UNDEFINED> instruction: 0xf7ffe7b2
    1b14:			; <UNDEFINED> instruction: 0x4647fef9
    1b18:	str	r4, [sp, r6, asr #12]!
    1b1c:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1b20:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    1b24:	add	sp, r2, r0, asr #3
    1b28:			; <UNDEFINED> instruction: 0xf04f4637
    1b2c:	cdpcs	8, 0, cr0, cr0, cr1, {0}
    1b30:	stmdbmi	r1, {r1, r5, r7, ip, lr, pc}^
    1b34:	strtmi	r2, [r8], -r5, lsl #4
    1b38:	ldrbtmi	r4, [r9], #-1706	; 0xfffff956
    1b3c:			; <UNDEFINED> instruction: 0xf7ff462f
    1b40:	ldrtmi	lr, [r0], r6, lsr #20
    1b44:	strtmi	r9, [r0], -r3
    1b48:			; <UNDEFINED> instruction: 0xff8af001
    1b4c:	strtmi	r9, [r9], -r3, lsl #20
    1b50:	strtmi	r4, [r8], -r3, lsl #12
    1b54:	b	15bfb58 <max_column_width@@Base+0x15a9948>
    1b58:	ldmib	sp, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}^
    1b5c:			; <UNDEFINED> instruction: 0xf6490100
    1b60:			; <UNDEFINED> instruction: 0xf6c11399
    1b64:			; <UNDEFINED> instruction: 0xf04f1399
    1b68:	addmi	r3, fp, #-1879048183	; 0x90000009
    1b6c:	addmi	fp, r2, #8, 30
    1b70:	ldmdbmi	r2!, {r1, r5, r9, ip, lr, pc}
    1b74:			; <UNDEFINED> instruction: 0xf04f4648
    1b78:	ldrbtmi	r0, [r9], #-2560	; 0xfffff600
    1b7c:	b	ffbbfb80 <max_column_width@@Base+0xffba9970>
    1b80:	strbmi	r4, [r8], -r4, lsl #12
    1b84:	stccc	6, cr4, [r1], {33}	; 0x21
    1b88:	blx	11bdb98 <max_column_width@@Base+0x11a7988>
    1b8c:	andcs	r4, r5, #44, 18	; 0xb0000
    1b90:	ldrbtmi	r4, [r9], #-1100	; 0xfffffbb4
    1b94:	ldrbmi	r4, [r0], -r5, lsl #12
    1b98:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b9c:	strtmi	r9, [r8], -r3
    1ba0:			; <UNDEFINED> instruction: 0xff5ef001
    1ba4:	ldrbmi	r9, [r1], -r3, lsl #20
    1ba8:	ldrbmi	r4, [r0], -r3, lsl #12
    1bac:	b	abfbb0 <max_column_width@@Base+0xaa99a0>
    1bb0:			; <UNDEFINED> instruction: 0xf7ff4628
    1bb4:	ldrb	lr, [pc, -r6, asr #19]
    1bb8:	strmi	r1, [sl], -r3, lsl #16
    1bbc:	andeq	lr, r2, #66560	; 0x10400
    1bc0:	ldmne	fp, {r0, r8, fp, ip, pc}^
    1bc4:	ldmdane	fp, {r1, r4, r6, r8, lr}
    1bc8:	andeq	lr, r2, #66560	; 0x10400
    1bcc:	movwls	r1, #18651	; 0x48db
    1bd0:	movweq	lr, #11074	; 0x2b42
    1bd4:	ldmib	sp, {r0, r2, r8, r9, ip, pc}^
    1bd8:	ldmib	sp, {r2, r8, r9, sp}^
    1bdc:	bl	481fe4 <max_column_width@@Base+0x46bdd4>
    1be0:	bl	10c2414 <max_column_width@@Base+0x10ac204>
    1be4:	addmi	r7, fp, #-1409286141	; 0xac000003
    1be8:	addmi	fp, r2, #8, 30
    1bec:	stmib	sp, {r0, r6, r7, r8, r9, ip, lr, pc}^
    1bf0:	strb	r2, [r1, -r0, lsl #6]
    1bf4:	pop	{r0, r1, r2, ip, sp, pc}
    1bf8:			; <UNDEFINED> instruction: 0xf7ff4ff0
    1bfc:			; <UNDEFINED> instruction: 0xf7ffbe85
    1c00:			; <UNDEFINED> instruction: 0x4682fe3b
    1c04:	svceq	0x0000f1ba
    1c08:	svcge	0x0068f47f
    1c0c:	stmdbmi	sp, {r0, r1, r2, r3, sp, lr, pc}
    1c10:	strtmi	r2, [r8], -r5, lsl #4
    1c14:			; <UNDEFINED> instruction: 0xf7ff4479
    1c18:			; <UNDEFINED> instruction: 0x9000e9ba
    1c1c:			; <UNDEFINED> instruction: 0xf0014620
    1c20:	bls	418a4 <max_column_width@@Base+0x2b694>
    1c24:	strmi	r4, [r3], -r9, lsr #12
    1c28:			; <UNDEFINED> instruction: 0xf7ff4628
    1c2c:	andcs	lr, r1, ip, ror #19
    1c30:	b	4bfc34 <max_column_width@@Base+0x4a9a24>
    1c34:			; <UNDEFINED> instruction: 0x00002fbe
    1c38:	andeq	r2, r0, r2, lsr #31
    1c3c:	andeq	r2, r0, lr, lsl #31
    1c40:	andeq	r2, r0, r2, lsl #31
    1c44:	andeq	r2, r0, ip, lsl pc
    1c48:	mvnsmi	lr, #737280	; 0xb4000
    1c4c:	bmi	e14930 <max_column_width@@Base+0xdfe720>
    1c50:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1c54:			; <UNDEFINED> instruction: 0x1604e9d3
    1c58:	suble	r2, r2, r0, lsl #18
    1c5c:	streq	pc, [r8], #-422	; 0xfffffe5a
    1c60:	movwcs	r2, #512	; 0x200
    1c64:	ldrmi	r2, [r0], r0
    1c68:	ldmib	r4!, {r0, r3, r4, r7, r9, sl, lr}^
    1c6c:	b	148a87c <max_column_width@@Base+0x147466c>
    1c70:	subsle	r0, r1, r3, lsl #10
    1c74:	svclt	0x00084599
    1c78:	suble	r4, r9, #144, 10	; 0x24000000
    1c7c:	addmi	r3, r1, #1
    1c80:	blmi	b3644c <max_column_width@@Base+0xb2023c>
    1c84:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1c88:	b	1513098 <max_column_width@@Base+0x14fce88>
    1c8c:	andle	r0, r3, r5, lsl #4
    1c90:	movwcs	lr, #2515	; 0x9d3
    1c94:	tstle	r9, r3, lsl r3
    1c98:	andle	r2, r7, r1, lsl #18
    1c9c:	andcs	r4, r0, r6, lsr #22
    1ca0:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    1ca4:	smlabteq	r8, r3, r9, lr
    1ca8:	mvnshi	lr, #12386304	; 0xbd0000
    1cac:	ldrbtmi	r4, [r9], #-2339	; 0xfffff6dd
    1cb0:	ldrdvc	lr, [r0], -r1
    1cb4:	andeq	lr, r7, #68, 20	; 0x44000
    1cb8:	movweq	lr, #2629	; 0xa45
    1cbc:	svclt	0x00044313
    1cc0:	movwcs	lr, #2518	; 0x9d6
    1cc4:	movwcs	lr, #35265	; 0x89c1
    1cc8:	strb	sp, [sp, r8, ror #3]!
    1ccc:	andcs	r4, r5, #28, 18	; 0x70000
    1cd0:	andcs	r4, r0, r9, ror r4
    1cd4:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cd8:	strmi	r2, [r2], -r0, lsl #2
    1cdc:			; <UNDEFINED> instruction: 0xf7ff2001
    1ce0:	ldmib	r3, {r1, r4, r7, r8, fp, sp, lr, pc}^
    1ce4:	ldmib	r3, {r1, r8, r9, sl, sp, lr}^
    1ce8:	b	15930f0 <max_column_width@@Base+0x157cee0>
    1cec:	tstle	r7, r7, lsl #6
    1cf0:	movweq	lr, #23124	; 0x5a54
    1cf4:	strtmi	sp, [r4], sl
    1cf8:	blmi	4d3d48 <max_column_width@@Base+0x4bdb38>
    1cfc:	ldrbtmi	r5, [fp], #-2066	; 0xfffff7ee
    1d00:	smlabtmi	r8, r3, r9, lr
    1d04:	andgt	pc, r0, r2, asr #17
    1d08:	mvnshi	lr, #12386304	; 0xbd0000
    1d0c:	ldrb	r2, [r2, r8, lsl #8]!
    1d10:	andcs	r4, r5, #229376	; 0x38000
    1d14:			; <UNDEFINED> instruction: 0xe7dc4479
    1d18:	andcs	r4, r5, #212992	; 0x34000
    1d1c:			; <UNDEFINED> instruction: 0xe7d84479
    1d20:	movweq	lr, #23124	; 0x5a54
    1d24:	ssatmi	sp, #21, r2, asr #3
    1d28:			; <UNDEFINED> instruction: 0xe7e54634
    1d2c:	andeq	r4, r1, r4, asr #8
    1d30:	andeq	r4, r1, r2, ror r2
    1d34:	andeq	r4, r1, r0, lsl r4
    1d38:	strdeq	r4, [r1], -r2
    1d3c:	andeq	r4, r1, r6, ror #7
    1d40:	andeq	r2, r0, r0, asr #29
    1d44:	andeq	r0, r0, r8, lsr #2
    1d48:	muleq	r1, r6, r3
    1d4c:	andeq	r2, r0, r0, ror #28
    1d50:	andeq	r2, r0, r0, asr #28
    1d54:	ldrdgt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    1d58:	svcmi	0x00f8e92d
    1d5c:			; <UNDEFINED> instruction: 0xf04f44fc
    1d60:	strmi	r0, [r2], r0, lsl #28
    1d64:	stmdbhi	r8, {r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    1d68:			; <UNDEFINED> instruction: 0xf883468b
    1d6c:	b	1639d74 <max_column_width@@Base+0x1623b64>
    1d70:	tstle	ip, r9, lsl #12
    1d74:	ldrdhi	pc, [r0], -r2
    1d78:			; <UNDEFINED> instruction: 0xe010f8dc
    1d7c:	stmdble	r5!, {r1, r2, r6, r7, r8, sl, lr}
    1d80:			; <UNDEFINED> instruction: 0x0014f8dc
    1d84:	tsteq	r1, r8, lsl #2	; <UNPREDICTABLE>
    1d88:	sbceq	lr, r8, r0, lsl #22
    1d8c:	ldrbmi	lr, [r1, #-3]!
    1d90:			; <UNDEFINED> instruction: 0x46616011
    1d94:	ldm	r0!, {r1, r3, r4, ip, lr, pc}^
    1d98:			; <UNDEFINED> instruction: 0xf1014502
    1d9c:	strmi	r0, [fp, #3073]!	; 0xc01
    1da0:	strmi	fp, [r2, #3848]!	; 0xf08
    1da4:			; <UNDEFINED> instruction: 0x4620d2f3
    1da8:	pop	{r0, r3, r5, r9, sl, lr}
    1dac:	bl	625d94 <max_column_width@@Base+0x60fb84>
    1db0:	strbmi	r0, [r2], -r0, lsl #12
    1db4:	bl	12536e8 <max_column_width@@Base+0x123d4d8>
    1db8:			; <UNDEFINED> instruction: 0xf0020701
    1dbc:	bne	fed40b98 <max_column_width@@Base+0xfed2a988>
    1dc0:	streq	lr, [r3, #-2919]	; 0xfffff499
    1dc4:	strtmi	r4, [r9], -r0, lsr #12
    1dc8:	svchi	0x00f8e8bd
    1dcc:	ldrbtmi	r4, [sl], #-2588	; 0xfffff5e4
    1dd0:	ldrdeq	lr, [r0, -r2]
    1dd4:			; <UNDEFINED> instruction: 0x0601ea50
    1dd8:	ldmib	r2, {r0, r2, r3, r4, r8, ip, lr, pc}^
    1ddc:	b	15131ec <max_column_width@@Base+0x14fcfdc>
    1de0:	svclt	0x00040105
    1de4:	andsvc	r2, sl, r1, lsl #4
    1de8:	ldmdbvs	r3, {r0, r2, r3, r4, r6, r7, ip, lr, pc}^
    1dec:	stmdaeq	sl, {r2, r4, r8, r9, fp, sp, lr, pc}
    1df0:	stmdbeq	fp, {r0, r2, r6, r8, r9, fp, sp, lr, pc}
    1df4:	bl	d3684 <max_column_width@@Base+0xbd474>
    1df8:	strtmi	r0, [fp], -lr, asr #29
    1dfc:	tsteq	r2, lr, asr r9
    1e00:			; <UNDEFINED> instruction: 0x0000ebba
    1e04:	tsteq	r1, fp, ror #22
    1e08:	blx	13bde1a <max_column_width@@Base+0x13a7c0a>
    1e0c:	streq	lr, [r2], #-3000	; 0xfffff448
    1e10:	streq	lr, [r3, #-2921]	; 0xfffff497
    1e14:	bl	43bd38 <max_column_width@@Base+0x425b28>
    1e18:	strmi	r0, [r2], -sl, lsl #16
    1e1c:	stmdbeq	fp, {r0, r6, r8, r9, fp, sp, lr, pc}
    1e20:	ldrbmi	r4, [r0], -fp, lsl #12
    1e24:			; <UNDEFINED> instruction: 0xf0024659
    1e28:	bl	fee40b2c <max_column_width@@Base+0xfee2a91c>
    1e2c:	bl	1a42e3c <max_column_width@@Base+0x1a2cc2c>
    1e30:	strtmi	r0, [r0], -r3, lsl #10
    1e34:	pop	{r0, r3, r5, r9, sl, lr}
    1e38:	svclt	0x00008ff8
    1e3c:	andeq	r4, r1, r8, lsr r3
    1e40:	andeq	r4, r1, r6, asr #5
    1e44:	andcs	r4, r0, #6144	; 0x1800
    1e48:			; <UNDEFINED> instruction: 0xf883447b
    1e4c:	tstlt	r8, r8, lsr #32
    1e50:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    1e54:			; <UNDEFINED> instruction: 0x477062d8
    1e58:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    1e5c:	svclt	0x0000e7f8
    1e60:	andeq	r4, r1, ip, asr #4
    1e64:	andeq	r4, r1, r2, asr #4
    1e68:	andeq	r4, r1, r2, ror #3
    1e6c:	ldrbmi	lr, [r0, sp, lsr #18]!
    1e70:	ldrbtmi	r4, [pc], #-3916	; 1e78 <__assert_fail@plt+0xd10>
    1e74:	mcrmi	1, 2, fp, cr12, cr0, {4}
    1e78:	blvs	d53078 <max_column_width@@Base+0xd3ce68>
    1e7c:			; <UNDEFINED> instruction: 0xf0002d00
    1e80:	stmdavs	r3, {r0, r1, r2, r7, pc}
    1e84:	ldreq	r4, [fp], r4, lsl #12
    1e88:	stmdavc	fp!, {r1, r3, r5, r6, sl, ip, lr, pc}
    1e8c:	blcs	b53714 <max_column_width@@Base+0xb3d504>
    1e90:	stmdavc	fp!, {r1, r2, r3, r6, r8, ip, lr, pc}^
    1e94:	cmple	fp, r0, lsl #22
    1e98:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e9c:	ldrbtmi	r4, [sl], #-2627	; 0xfffff5bd
    1ea0:	vldrne	s12, [r9, #-844]	; 0xfffffcb4
    1ea4:	ldmdavs	ip, {r0, r4, r6, r7, r9, sp, lr}
    1ea8:			; <UNDEFINED> instruction: 0xf8dfb34c
    1eac:			; <UNDEFINED> instruction: 0xf8df9104
    1eb0:	sqtmis	f0, f4
    1eb4:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    1eb8:	stmdavc	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
    1ebc:	eorle	r2, r2, sp, lsr #22
    1ec0:	strtmi	r4, [r0], -r9, asr #12
    1ec4:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ec8:	bllt	f536e4 <max_column_width@@Base+0xf3d4d4>
    1ecc:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ed0:	tstcs	r3, r2, lsr #12
    1ed4:	ldrdge	pc, [r0], -r0
    1ed8:			; <UNDEFINED> instruction: 0xf0014628
    1edc:			; <UNDEFINED> instruction: 0x4632fcf9
    1ee0:			; <UNDEFINED> instruction: 0x46034651
    1ee4:			; <UNDEFINED> instruction: 0xf7ff4628
    1ee8:	blmi	d3c128 <max_column_width@@Base+0xd25f18>
    1eec:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    1ef0:	cmpvs	r9, #892928	; 0xda000
    1ef4:	sbcsvs	r1, r9, #1088	; 0x440
    1ef8:	stccs	8, cr6, [r0], {20}
    1efc:	strcs	sp, [r0, #-477]	; 0xfffffe23
    1f00:	pop	{r3, r5, r9, sl, lr}
    1f04:	stmdavc	r3!, {r4, r5, r6, r7, r8, r9, sl, pc}^
    1f08:	bicsle	r2, r9, r0, lsl #22
    1f0c:	andcs	r4, r1, #44, 22	; 0xb000
    1f10:	eorcs	pc, r8, r8, lsl #17
    1f14:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    1f18:	sbcsle	r2, r7, r0, lsl #26
    1f1c:	strtmi	r4, [r8], -r9, lsr #22
    1f20:	ldrbtmi	r2, [fp], #-258	; 0xfffffefe
    1f24:			; <UNDEFINED> instruction: 0xf000631c
    1f28:			; <UNDEFINED> instruction: 0x4628f8fd
    1f2c:			; <UNDEFINED> instruction: 0x87f0e8bd
    1f30:			; <UNDEFINED> instruction: 0xf87af002
    1f34:	adcsle	r2, r1, r0, lsl #16
    1f38:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f3c:	tstcs	r3, r2, lsr #24
    1f40:	blvs	893138 <max_column_width@@Base+0x87cf28>
    1f44:	andcs	r6, r0, r5, lsl #16
    1f48:	stc2l	0, cr15, [r2], {1}
    1f4c:			; <UNDEFINED> instruction: 0x46294a1f
    1f50:			; <UNDEFINED> instruction: 0x4603447a
    1f54:			; <UNDEFINED> instruction: 0xf7ff2000
    1f58:	movwcs	lr, #6230	; 0x1856
    1f5c:	ldr	r6, [sp, r3, ror #6]
    1f60:	stm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f64:	tstcs	r3, sl, lsr #12
    1f68:	ldrdhi	pc, [r0], -r0
    1f6c:			; <UNDEFINED> instruction: 0xf0012000
    1f70:	bmi	601234 <max_column_width@@Base+0x5eb024>
    1f74:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
    1f78:	andcs	r4, r0, r3, lsl #12
    1f7c:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f80:	movwcs	r6, #6965	; 0x1b35
    1f84:			; <UNDEFINED> instruction: 0x46206373
    1f88:	blcs	b6003c <max_column_width@@Base+0xb49e2c>
    1f8c:			; <UNDEFINED> instruction: 0xe780d1d0
    1f90:	vpadd.i8	d20, d0, d0
    1f94:	ldmdbmi	r0, {r0, r2, r4, r6, r9, ip}
    1f98:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
    1f9c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1fa0:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fa4:	andeq	r4, r1, r2, asr r0
    1fa8:	andeq	r4, r1, ip, lsl r2
    1fac:	strdeq	r4, [r1], -r6
    1fb0:	andeq	r2, r0, ip, lsr #26
    1fb4:	ldrdeq	r4, [r1], -lr
    1fb8:	andeq	r2, r0, r0, lsr #25
    1fbc:	andeq	r4, r1, r6, lsr #3
    1fc0:	andeq	r0, r0, r8, lsl #2
    1fc4:	andeq	r4, r1, r2, ror r1
    1fc8:	andeq	r4, r1, r4, asr r1
    1fcc:	andeq	r2, r0, r8, lsl #24
    1fd0:	andeq	r2, r0, r2, ror #23
    1fd4:	strdeq	r2, [r0], -lr
    1fd8:	andeq	r2, r0, r4, lsr #24
    1fdc:	andeq	r2, r0, r6, lsr ip
    1fe0:	blmi	2ef408 <max_column_width@@Base+0x2d91f8>
    1fe4:	ldrbtmi	r4, [fp], #-2571	; 0xfffff5f5
    1fe8:			; <UNDEFINED> instruction: 0xf893447a
    1fec:	stmdblt	r3, {r3, r5, ip, sp}
    1ff0:	blmi	271418 <max_column_width@@Base+0x25b208>
    1ff4:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    1ff8:			; <UNDEFINED> instruction: 0xf816f002
    1ffc:	rscsle	r2, r7, r0, lsl #16
    2000:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2004:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
    2008:	andcs	r6, r1, r1, lsl #16
    200c:	svc	0x00faf7fe
    2010:	andeq	r4, r1, lr, lsr #1
    2014:	ldrdeq	r3, [r1], -ip
    2018:	andeq	r0, r0, r8, lsl #2
    201c:	ldrdeq	r2, [r0], -lr
    2020:	andcs	r4, r5, #12, 18	; 0x30000
    2024:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    2028:	andcs	r4, r0, fp, lsl #24
    202c:	svc	0x00aef7fe
    2030:	ldrbtmi	r4, [ip], #-2570	; 0xfffff5f6
    2034:	stmiapl	r4!, {r0, r1, r5, r9, sl, lr}
    2038:			; <UNDEFINED> instruction: 0xf7fe6821
    203c:	stmdbmi	r8, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    2040:	andcs	r2, r0, r5, lsl #4
    2044:			; <UNDEFINED> instruction: 0xf7fe4479
    2048:	stmdavs	r1!, {r1, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    204c:			; <UNDEFINED> instruction: 0x4010e8bd
    2050:	svclt	0x004cf7fe
    2054:	andeq	r2, r0, r2, asr #23
    2058:	muleq	r1, r2, lr
    205c:	andeq	r0, r0, r0, lsl r1
    2060:	andeq	r2, r0, r4, ror #23
    2064:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    2068:			; <UNDEFINED> instruction: 0x47706018
    206c:	andeq	r4, r1, sl, rrx
    2070:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    2074:			; <UNDEFINED> instruction: 0x47707118
    2078:	andeq	r4, r1, lr, asr r0
    207c:	addlt	fp, r4, r0, ror r5
    2080:	blmi	7d5100 <max_column_width@@Base+0x7beef0>
    2084:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    2088:			; <UNDEFINED> instruction: 0xf0026818
    208c:	smlalbblt	pc, r8, r5, r8	; <UNPREDICTABLE>
    2090:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    2094:			; <UNDEFINED> instruction: 0xf7fe791e
    2098:	strmi	lr, [r5], -ip, ror #31
    209c:	stmdavs	r3, {r1, r2, r4, r6, r8, ip, sp, pc}
    20a0:	tstle	r7, r0, lsr #22
    20a4:	stmiapl	r3!, {r3, r4, r8, r9, fp, lr}^
    20a8:			; <UNDEFINED> instruction: 0xf0026818
    20ac:	stmiblt	r0, {r0, r2, r4, r5, r6, fp, ip, sp, lr, pc}^
    20b0:	ldcllt	0, cr11, [r0, #-16]!
    20b4:	andcs	r4, r5, #344064	; 0x54000
    20b8:	ldrbtmi	r2, [r9], #-0
    20bc:	svc	0x0066f7fe
    20c0:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    20c4:	ldmdavs	r8, {r1, r2, r9, sl, lr}
    20c8:	stmdavs	fp!, {r7, r8, ip, sp, pc}
    20cc:			; <UNDEFINED> instruction: 0xf0019303
    20d0:	bmi	4410ac <max_column_width@@Base+0x42ae9c>
    20d4:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
    20d8:	strmi	r9, [r3], -r0, lsl #12
    20dc:			; <UNDEFINED> instruction: 0xf7fe2000
    20e0:	blmi	37df30 <max_column_width@@Base+0x367d20>
    20e4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    20e8:	svc	0x0036f7fe
    20ec:	ldrtmi	r4, [r3], -fp, lsl #20
    20f0:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    20f4:	svc	0x0086f7fe
    20f8:	svclt	0x0000e7f3
    20fc:	andeq	r3, r1, r0, asr #28
    2100:	andeq	r0, r0, r0, lsl r1
    2104:	andeq	r4, r1, lr, lsr r0
    2108:	strdeq	r0, [r0], -ip
    210c:	andeq	r2, r0, lr, lsr #18
    2110:	andeq	r4, r1, lr
    2114:	ldrdeq	r2, [r0], -r6
    2118:	andeq	r0, r0, r8, lsl r1
    211c:	andeq	r2, r0, r6, ror #20
    2120:	mrclt	7, 7, APSR_nzcv, cr14, cr14, {7}
    2124:	ldrblt	fp, [r0, #376]	; 0x178
    2128:	strcs	fp, [r0], -r4, lsl #1
    212c:	strmi	r2, [ip], -r0, lsl #14
    2130:	svc	0x00baf7fe
    2134:			; <UNDEFINED> instruction: 0x463b4632
    2138:	stmib	sp, {r1, sl, ip, pc}^
    213c:			; <UNDEFINED> instruction: 0xf7fe6700
    2140:	strdlt	lr, [r4], -r2
    2144:			; <UNDEFINED> instruction: 0x4770bdd0
    2148:	mrcmi	5, 0, fp, cr10, cr8, {7}
    214c:	teqlt	r0, #2113929216	; 0x7e000000
    2150:	strmi	r2, [r4], -pc, lsr #2
    2154:	svc	0x00d8f7fe
    2158:			; <UNDEFINED> instruction: 0xb1b84605
    215c:	blne	ec9280 <max_column_width@@Base+0xeb3070>
    2160:	vldrle	d2, [r3, #-24]	; 0xffffffe8
    2164:	stmdacc	r6, {r2, r4, r8, fp, lr}
    2168:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
    216c:	svc	0x00eaf7fe
    2170:	stmdavc	fp!, {r5, r6, r8, fp, ip, sp, pc}^
    2174:	tstle	r0, ip, ror #22
    2178:	blcs	1d2036c <max_column_width@@Base+0x1d0a15c>
    217c:	ldmvc	fp!, {r0, r2, r3, r8, ip, lr, pc}
    2180:	tstle	sl, sp, lsr #22
    2184:	fstmdbxne	ip!, {d4-d9}	;@ Deprecated
    2188:			; <UNDEFINED> instruction: 0x601c58f3
    218c:	blmi	3549c4 <max_column_width@@Base+0x33e7b4>
    2190:	andsvs	r4, r4, sl, ror r4
    2194:			; <UNDEFINED> instruction: 0x601c58f3
    2198:			; <UNDEFINED> instruction: 0x463cbdf8
    219c:	blmi	2bc17c <max_column_width@@Base+0x2a5f6c>
    21a0:	stmdami	sl, {r0, r1, r2, r4, r5, r9, sp}
    21a4:	ldmpl	r3!, {r0, r8, sp}^
    21a8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    21ac:	svc	0x000cf7fe
    21b0:	svc	0x00cef7fe
    21b4:	andeq	r3, r1, r8, ror sp
    21b8:	andeq	r2, r0, r2, lsl #25
    21bc:	andeq	r0, r0, ip, lsr #2
    21c0:	andeq	r3, r1, r8, asr #30
    21c4:	andeq	r0, r0, ip, lsl r1
    21c8:	strdeq	r0, [r0], -ip
    21cc:	andeq	r2, r0, ip, lsl #24
    21d0:	eorscs	fp, r0, #56, 10	; 0xe000000
    21d4:	tstcs	r0, sp, lsl #12
    21d8:			; <UNDEFINED> instruction: 0xf7fe4604
    21dc:	stccs	15, cr14, [sl, #-360]	; 0xfffffe98
    21e0:	strtmi	sp, [r0], -r2
    21e4:	ldclt	0, cr6, [r8, #-148]!	; 0xffffff6c
    21e8:	svc	0x00b2f7fe
    21ec:	andcs	fp, r5, #112, 10	; 0x1c000000
    21f0:	strmi	r4, [lr], -r5, lsl #12
    21f4:	andcs	r4, r0, r1, lsl #12
    21f8:	mcr	7, 6, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    21fc:	strmi	r4, [r4], -r5, lsl #5
    2200:	strtmi	sp, [r0], -r1
    2204:			; <UNDEFINED> instruction: 0xf002bd70
    2208:	stmdavc	r3, {r0, fp, ip, sp, lr, pc}
    220c:	nopeq	{35}	; 0x23
    2210:	tstle	r7, r5, asr fp
    2214:			; <UNDEFINED> instruction: 0xf0237843
    2218:	blcs	1502ea0 <max_column_width@@Base+0x14ecc90>
    221c:	stmvc	r3, {r4, r5, r8, ip, lr, pc}
    2220:	nopeq	{35}	; 0x23
    2224:			; <UNDEFINED> instruction: 0xd12b2b46
    2228:	blcs	b6053c <max_column_width@@Base+0xb4a32c>
    222c:	stmdbvc	r3, {r3, r5, r8, ip, lr, pc}
    2230:			; <UNDEFINED> instruction: 0xd1252b38
    2234:	bllt	6e0748 <max_column_width@@Base+0x6ca538>
    2238:	blcs	18202cc <max_column_width@@Base+0x180a0bc>
    223c:	ldcmi	0, cr13, [r8], {41}	; 0x29
    2240:			; <UNDEFINED> instruction: 0xe7de447c
    2244:	tstle	fp, r7, asr #22
    2248:			; <UNDEFINED> instruction: 0xf0237843
    224c:	blcs	1082ed4 <max_column_width@@Base+0x106ccc4>
    2250:	stmvc	r3, {r1, r2, r4, r8, ip, lr, pc}
    2254:	tstle	r3, r1, lsr fp
    2258:	blcs	e2056c <max_column_width@@Base+0xe0a35c>
    225c:	stmdbvc	r3, {r4, r8, ip, lr, pc}
    2260:	tstle	sp, r0, lsr fp
    2264:	blcs	ce0778 <max_column_width@@Base+0xcca568>
    2268:	stmibvc	r3, {r1, r3, r8, ip, lr, pc}
    226c:	tstle	r7, r0, lsr fp
    2270:	stmdblt	fp!, {r0, r1, r6, r7, r8, fp, ip, sp, lr}
    2274:	blcs	1820308 <max_column_width@@Base+0x180a0f8>
    2278:	stcmi	0, cr13, [sl], {14}
    227c:			; <UNDEFINED> instruction: 0xe7c0447c
    2280:	andle	r2, r3, r9, lsl #28
    2284:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
    2288:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    228c:	ldrbtmi	r4, [ip], #-3079	; 0xfffff3f9
    2290:	stcmi	7, cr14, [r7], {183}	; 0xb7
    2294:			; <UNDEFINED> instruction: 0xe7b4447c
    2298:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
    229c:	svclt	0x0000e7b1
    22a0:			; <UNDEFINED> instruction: 0x00002bb8
    22a4:	andeq	r2, r0, r0, lsl #23
    22a8:	andeq	r2, r0, r2, lsl #23
    22ac:	andeq	r2, r0, r6, ror #22
    22b0:	andeq	r2, r0, r0, ror fp
    22b4:	andeq	r2, r0, r6, ror #22
    22b8:	svcmi	0x00f0e92d
    22bc:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
    22c0:	strmi	r8, [r9], r2, lsl #22
    22c4:	stmib	sp, {r0, r2, r3, r4, r7, ip, sp, pc}^
    22c8:			; <UNDEFINED> instruction: 0xf8df3206
    22cc:			; <UNDEFINED> instruction: 0xf8df2bfc
    22d0:	ldrbtmi	r3, [sl], #-3068	; 0xfffff404
    22d4:	ldrdhi	pc, [r0], sp	; <UNPREDICTABLE>
    22d8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    22dc:			; <UNDEFINED> instruction: 0xf04f931b
    22e0:	blls	a82ee8 <max_column_width@@Base+0xa6ccd8>
    22e4:	blls	ae6f24 <max_column_width@@Base+0xad0d14>
    22e8:	blls	a66f3c <max_column_width@@Base+0xa50d2c>
    22ec:	streq	pc, [r2], #-3
    22f0:	tstls	r2, #44, 22	; 0xb000
    22f4:	mrc	7, 3, APSR_nzcv, cr4, cr14, {7}
    22f8:			; <UNDEFINED> instruction: 0xf3c39b29
    22fc:	movwls	r0, #37696	; 0x9340
    2300:			; <UNDEFINED> instruction: 0xf1b8900f
    2304:	vmax.f32	d0, d1, d10
    2308:	ldm	pc, {r0, r2, r3, r5, pc}^	; <UNPREDICTABLE>
    230c:	rsbseq	pc, r1, #24
    2310:	adceq	r0, r4, #-268435449	; 0xf0000007
    2314:	andseq	r0, lr, #536870921	; 0x20000009
    2318:	subseq	r0, r2, #-1879048189	; 0x90000003
    231c:	andeq	r0, fp, r4, ror #4
    2320:	andeq	r0, fp, fp
    2324:	svceq	0x000af1b8
    2328:			; <UNDEFINED> instruction: 0xf8dfd00e
    232c:	strbmi	r0, [r1], -r4, lsr #23
    2330:			; <UNDEFINED> instruction: 0xf7ff4478
    2334:			; <UNDEFINED> instruction: 0x4641ff5b
    2338:			; <UNDEFINED> instruction: 0xf8df4603
    233c:	tstls	r3, #152, 22	; 0x26000
    2340:			; <UNDEFINED> instruction: 0xf7ff4478
    2344:	andsls	pc, r2, r3, asr pc	; <UNPREDICTABLE>
    2348:	bleq	3e48c <max_column_width@@Base+0x2827c>
    234c:			; <UNDEFINED> instruction: 0xf0002c00
    2350:	ldcls	7, cr8, [r2, #-176]	; 0xffffff50
    2354:	strls	r2, [r8], #-1025	; 0xfffffbff
    2358:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx8
    235c:			; <UNDEFINED> instruction: 0xf7fe5a10
    2360:	movwcs	lr, #3714	; 0xe82
    2364:	stmib	sp, {r4, r8, r9, ip, pc}^
    2368:	tstls	r1, #671088640	; 0x28000000
    236c:	strcs	r9, [r0, -sp]
    2370:	movwcc	r9, #6918	; 0x1b06
    2374:	tsthi	r0, r0	; <UNPREDICTABLE>
    2378:	blne	ff768f98 <max_column_width@@Base+0xff752d88>
    237c:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    2380:			; <UNDEFINED> instruction: 0xf0002d00
    2384:	blls	2a27d0 <max_column_width@@Base+0x28c5c0>
    2388:			; <UNDEFINED> instruction: 0xf1b89807
    238c:	svclt	0x000c0f02
    2390:			; <UNDEFINED> instruction: 0xf0032300
    2394:	ldrmi	r0, [lr], -r1, lsl #6
    2398:	movwls	r1, #51651	; 0xc9c3
    239c:			; <UNDEFINED> instruction: 0xf0002e00
    23a0:	bls	363038 <max_column_width@@Base+0x34ce28>
    23a4:			; <UNDEFINED> instruction: 0xf0002a00
    23a8:	blls	1a3508 <max_column_width@@Base+0x18d2f8>
    23ac:	bl	1ccbb8 <max_column_width@@Base+0x1b69a8>
    23b0:	ldrmi	r0, [r1], -r2, lsl #8
    23b4:	mvnscc	pc, #-1073741784	; 0xc0000028
    23b8:			; <UNDEFINED> instruction: 0xf383fab3
    23bc:	cmpne	r3, #323584	; 0x4f000
    23c0:	movwcs	fp, #3992	; 0xf98
    23c4:			; <UNDEFINED> instruction: 0xf7feb113
    23c8:	andls	lr, r6, lr, asr #28
    23cc:	addsmi	r9, ip, #6144	; 0x1800
    23d0:	strbhi	pc, [r1], #-512	; 0xfffffe00	; <UNPREDICTABLE>
    23d4:	bne	43dc3c <max_column_width@@Base+0x427a2c>
    23d8:	stmdals	ip, {r0, r2, r3, r9, fp, ip, pc}
    23dc:	ldcl	7, cr15, [r0, #1016]	; 0x3f8
    23e0:			; <UNDEFINED> instruction: 0xf0402800
    23e4:	blls	2634cc <max_column_width@@Base+0x24d2bc>
    23e8:			; <UNDEFINED> instruction: 0xf0402b00
    23ec:	blls	322f00 <max_column_width@@Base+0x30ccf0>
    23f0:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
    23f4:	cmnhi	pc, r0, lsl #4	; <UNPREDICTABLE>
    23f8:			; <UNDEFINED> instruction: 0xf014e8df
    23fc:	cmneq	sp, r8, lsl r1
    2400:	cmneq	sp, sp, ror r1
    2404:	cmneq	sp, sp, ror r1
    2408:	rsceq	r0, ip, #1073741855	; 0x4000001f
    240c:	adceq	r0, fp, #224, 4
    2410:	rscseq	r0, r5, #-536870898	; 0xe000000e
    2414:	rscseq	r0, r1, #805306383	; 0x3000000f
    2418:	cmneq	sp, sp, ror r1
    241c:	cmneq	sp, sp, ror r1
    2420:	cmneq	sp, sp, ror r1
    2424:	cmneq	sp, sp, ror r1
    2428:	cmneq	sp, sp, ror r1
    242c:	cmneq	sp, sp, ror r1
    2430:	cmneq	sp, sp, ror r1
    2434:	cmneq	sp, sp, ror r1
    2438:	cmneq	sp, sp, ror r1
    243c:	ldrsbeq	r0, [r9, #-101]!	; 0xffffff9b
    2440:			; <UNDEFINED> instruction: 0x06d30179
    2444:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    2448:	rsbseq	r0, ip, #1073741854	; 0x4000001e
    244c:	cmneq	r9, r9, ror r1
    2450:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    2454:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2458:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    245c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2460:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2464:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2468:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    246c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2470:	cmneq	r9, pc, ror r0
    2474:	cmneq	r9, r9, ror r1
    2478:	rsbeq	r0, r3, #1073741854	; 0x4000001e
    247c:	rsbseq	r0, pc, sp, ror r1	; <UNPREDICTABLE>
    2480:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2484:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2488:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    248c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2490:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2494:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2498:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    249c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    24a0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    24a4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    24a8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    24ac:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    24b0:	cmneq	r9, pc, ror r0
    24b4:	rsbseq	r0, pc, r7, asr #4
    24b8:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    24bc:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    24c0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    24c4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    24c8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    24cc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    24d0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    24d4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    24d8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    24dc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    24e0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    24e4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    24e8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    24ec:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    24f0:	eorseq	r0, r3, #127	; 0x7f
    24f4:	eorseq	r0, r3, #1073741854	; 0x4000001e
    24f8:			; <UNDEFINED> instruction: 0x463206d3
    24fc:	movwcs	r4, #1589	; 0x635
    2500:	stmdals	lr, {r1, r2, r4, r9, sl, lr}
    2504:			; <UNDEFINED> instruction: 0xf0002800
    2508:	vshr.u64	q12, <illegal reg q2.5>, #60
    250c:			; <UNDEFINED> instruction: 0xf0041147
    2510:			; <UNDEFINED> instruction: 0xf850021f
    2514:	blx	8465a0 <max_column_width@@Base+0x830390>
    2518:	ldrbeq	pc, [r2, r2, lsl #4]	; <UNPREDICTABLE>
    251c:	sbchi	pc, sl, r0, asr #2
    2520:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    2524:	blx	fece8d50 <max_column_width@@Base+0xfecd2b40>
    2528:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    252c:			; <UNDEFINED> instruction: 0xf0402a00
    2530:	bls	2e3c88 <max_column_width@@Base+0x2cda78>
    2534:	andeq	pc, r1, #130	; 0x82
    2538:	andsle	r4, r5, r3, lsl r0
    253c:	movwls	r4, #46553	; 0xb5d9
    2540:	eorcs	fp, r7, #132, 30	; 0x210
    2544:	andcs	pc, fp, sl, lsl #16
    2548:	andeq	pc, r1, #-1073741822	; 0xc0000002
    254c:	svclt	0x00844591
    2550:			; <UNDEFINED> instruction: 0xf80a2124
    2554:			; <UNDEFINED> instruction: 0xf10b1002
    2558:			; <UNDEFINED> instruction: 0xf10b0202
    255c:	ldrmi	r0, [r1, #2819]	; 0xb03
    2560:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
    2564:	andne	pc, r2, sl, lsl #16
    2568:			; <UNDEFINED> instruction: 0xf10745d9
    256c:	svclt	0x00840701
    2570:			; <UNDEFINED> instruction: 0xf80a235c
    2574:			; <UNDEFINED> instruction: 0xf10b300b
    2578:	blls	205184 <max_column_width@@Base+0x1eef74>
    257c:	svclt	0x003845cb
    2580:	andmi	pc, fp, sl, lsl #16
    2584:			; <UNDEFINED> instruction: 0xf10b2d00
    2588:	svclt	0x00080b01
    258c:	movwls	r2, #33536	; 0x8300
    2590:	movwcc	r9, #6918	; 0x1b06
    2594:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {3}
    2598:	vldrpl	d25, [sp, #28]
    259c:	svclt	0x00183d00
    25a0:	cfstr32cs	mvfx2, [r0, #-4]
    25a4:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    25a8:	andeq	pc, r2, #168, 2	; 0x2a
    25ac:	blx	feca89d8 <max_column_width@@Base+0xfec927c8>
    25b0:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    25b4:	movweq	lr, #6658	; 0x1a02
    25b8:	svceq	0x0000f1bb
    25bc:	movwcs	fp, #3864	; 0xf18
    25c0:			; <UNDEFINED> instruction: 0xf0402b00
    25c4:			; <UNDEFINED> instruction: 0xf08181d0
    25c8:	andsmi	r0, sl, r1, lsl #6
    25cc:	ldrbthi	pc, [r2], -r0	; <UNPREDICTABLE>
    25d0:	blcs	29218 <max_column_width@@Base+0x13008>
    25d4:	strbthi	pc, [pc], -r0	; <UNPREDICTABLE>
    25d8:	blcs	29200 <max_column_width@@Base+0x12ff0>
    25dc:	ldrhi	pc, [r4], r0, asr #32
    25e0:	bls	42922c <max_column_width@@Base+0x41301c>
    25e4:	svclt	0x00183b00
    25e8:			; <UNDEFINED> instruction: 0xf1b92301
    25ec:	svclt	0x00180f00
    25f0:	blcs	b1f8 <version_etc_copyright@@Base+0x606c>
    25f4:	ldrbhi	pc, [pc], -r0	; <UNPREDICTABLE>
    25f8:			; <UNDEFINED> instruction: 0xf8dd9a11
    25fc:	tstcs	r1, r4, asr #32
    2600:	andscc	lr, r0, #3358720	; 0x334000
    2604:			; <UNDEFINED> instruction: 0xf88a2327
    2608:	andcs	r3, r0, #0
    260c:	stmiacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2610:			; <UNDEFINED> instruction: 0xf04f468b
    2614:	tstls	sp, r2, lsl #16
    2618:	andls	r4, r9, #2063597568	; 0x7b000000
    261c:	bcc	43de44 <max_column_width@@Base+0x427c34>
    2620:	blls	27c0bc <max_column_width@@Base+0x265eac>
    2624:			; <UNDEFINED> instruction: 0xf0402b00
    2628:	ldrmi	r8, [lr], -r7, ror #12
    262c:	andeq	pc, r2, #168, 2	; 0x2a
    2630:	blx	feca9264 <max_column_width@@Base+0xfec93054>
    2634:			; <UNDEFINED> instruction: 0xf083f282
    2638:	ldmdbeq	r2, {r0, r8, r9}^
    263c:			; <UNDEFINED> instruction: 0xf0004013
    2640:	ldrbmi	r8, [r9, #1360]	; 0x550
    2644:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
    2648:	andne	pc, fp, sl, lsl #16
    264c:	tsteq	r1, fp, lsl #2	; <UNPREDICTABLE>
    2650:	svclt	0x00844589
    2654:			; <UNDEFINED> instruction: 0xf80a2024
    2658:			; <UNDEFINED> instruction: 0xf10b0001
    265c:	strmi	r0, [r9, #258]	; 0x102
    2660:	eorcs	fp, r7, r4, lsl #31
    2664:	andeq	pc, r1, sl, lsl #16
    2668:	tsteq	r3, fp, lsl #2	; <UNPREDICTABLE>
    266c:	vrshl.s8	d20, d9, d16
    2670:	pkhtbmi	r8, fp, r2, asr #10
    2674:	movwls	r4, #46681	; 0xb659
    2678:			; <UNDEFINED> instruction: 0xf80a235c
    267c:			; <UNDEFINED> instruction: 0xf1b8300b
    2680:			; <UNDEFINED> instruction: 0xf10b0f02
    2684:			; <UNDEFINED> instruction: 0xf0000b01
    2688:	stmdals	r6, {r2, r4, r5, r6, r8, sl, pc}
    268c:	addmi	r1, r3, #31488	; 0x7b00
    2690:	stmdals	r7, {r0, r2, r9, ip, lr, pc}
    2694:	blcc	c199a8 <max_column_width@@Base+0xc03798>
    2698:	vqdmulh.s<illegal width 8>	d18, d0, d9
    269c:	ldrtcs	r8, [r0], #-1393	; 0xfffffa8f
    26a0:			; <UNDEFINED> instruction: 0xf0839b0a
    26a4:	tstmi	sl, #67108864	; 0x4000000
    26a8:	svclt	0x0008462b
    26ac:			; <UNDEFINED> instruction: 0xf43f4615
    26b0:	strcs	sl, [r0, #-3880]	; 0xfffff0d8
    26b4:			; <UNDEFINED> instruction: 0xf47f2e00
    26b8:	bls	2ee38c <max_column_width@@Base+0x2d817c>
    26bc:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    26c0:	andsmi	r3, r3, r1, lsl #14
    26c4:	blcs	2f238 <max_column_width@@Base+0x19028>
    26c8:	svcge	0x0057f43f
    26cc:	svclt	0x008445d9
    26d0:			; <UNDEFINED> instruction: 0xf80a2327
    26d4:			; <UNDEFINED> instruction: 0xf10b300b
    26d8:			; <UNDEFINED> instruction: 0xf10b0301
    26dc:	ldrmi	r0, [r9, #2818]	; 0xb02
    26e0:	eorcs	fp, r7, #132, 30	; 0x210
    26e4:	andcs	pc, r3, sl, lsl #16
    26e8:	movwls	r2, #45824	; 0xb300
    26ec:	ldrtmi	lr, [r2], -r5, asr #14
    26f0:	str	r2, [r3, -r0, lsl #12]
    26f4:	blls	3cbefc <max_column_width@@Base+0x3b5cec>
    26f8:			; <UNDEFINED> instruction: 0xf0402b01
    26fc:			; <UNDEFINED> instruction: 0xf7fe83fb
    2700:	eorlt	lr, r3, #42496	; 0xa600
    2704:	stmdavs	r2, {r0, r1, r2, r3, r8, fp, ip, pc}
    2708:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    270c:	orrmi	pc, r0, #50331648	; 0x3000000
    2710:	blls	28d318 <max_column_width@@Base+0x277108>
    2714:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    2718:	andeq	pc, r1, #3
    271c:	strcs	fp, [r0, #-3852]	; 0xfffff0f4
    2720:	bcs	af28 <version_etc_copyright@@Base+0x5d9c>
    2724:	ldrbthi	pc, [r0], #64	; 0x40	; <UNPREDICTABLE>
    2728:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    272c:			; <UNDEFINED> instruction: 0xf383fab3
    2730:	bls	284ca4 <max_column_width@@Base+0x26ea94>
    2734:	andeq	pc, r1, #130	; 0x82
    2738:			; <UNDEFINED> instruction: 0xf43f4313
    273c:	blls	26e2cc <max_column_width@@Base+0x2580bc>
    2740:			; <UNDEFINED> instruction: 0xf0002b00
    2744:	movwcs	r8, #187	; 0xbb
    2748:	stccs	6, cr14, [r0], {219}	; 0xdb
    274c:	ldrbthi	pc, [pc], #64	; 2754 <__assert_fail@plt+0x15ec>	; <UNPREDICTABLE>
    2750:	movwls	r2, #41729	; 0xa301
    2754:	svceq	0x0000f1b9
    2758:	strbhi	pc, [r9, #64]!	; 0x40	; <UNPREDICTABLE>
    275c:			; <UNDEFINED> instruction: 0x377cf8df
    2760:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2764:	ldmdbls	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    2768:			; <UNDEFINED> instruction: 0xf8cd447b
    276c:			; <UNDEFINED> instruction: 0xf8cd902c
    2770:	cdp	0, 0, cr9, cr8, cr4, {1}
    2774:	movwcs	r3, #6672	; 0x1a10
    2778:	movwls	r4, #34459	; 0x869b
    277c:	ldrb	r9, [r6, #781]!	; 0x30d
    2780:			; <UNDEFINED> instruction: 0xf0402c00
    2784:			; <UNDEFINED> instruction: 0xf1b98587
    2788:			; <UNDEFINED> instruction: 0xf0000f00
    278c:	movwcs	r8, #5325	; 0x14cd
    2790:	ldrmi	r9, [fp], r8, lsl #6
    2794:	movwmi	lr, #39373	; 0x99cd
    2798:			; <UNDEFINED> instruction: 0x2322930d
    279c:	andcc	pc, r0, sl, lsl #17
    27a0:			; <UNDEFINED> instruction: 0x373cf8df
    27a4:	ldrbtmi	r9, [fp], #-1040	; 0xfffffbf0
    27a8:	ldrls	r9, [r1], #-1035	; 0xfffffbf5
    27ac:	bcc	43dfd4 <max_column_width@@Base+0x427dc4>
    27b0:	movwcs	lr, #5597	; 0x15dd
    27b4:	stmib	sp, {r3, r8, r9, ip, pc}^
    27b8:	andcs	r3, r0, #603979776	; 0x24000000
    27bc:	ldrmi	r9, [r3], sp, lsl #6
    27c0:			; <UNDEFINED> instruction: 0x3720f8df
    27c4:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    27c8:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    27cc:	andsls	r9, r1, #-1342177280	; 0xb0000000
    27d0:	bcc	43dff8 <max_column_width@@Base+0x427de8>
    27d4:	movwcs	lr, #1483	; 0x5cb
    27d8:	cdp	2, 0, cr2, cr8, cr1, {0}
    27dc:			; <UNDEFINED> instruction: 0x469b3a10
    27e0:	tstls	r0, #8, 4	; 0x80000000
    27e4:	movwcs	lr, #43469	; 0xa9cd
    27e8:	movwls	r9, #37649	; 0x9311
    27ec:	ldr	r9, [lr, #781]!	; 0x30d
    27f0:	strbmi	r2, [r3], r0, lsl #6
    27f4:	bcc	43e01c <max_column_width@@Base+0x427e0c>
    27f8:	ldmdacc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    27fc:	stmib	sp, {r0, r1, r3, r8, r9, ip, pc}^
    2800:	movwcs	r3, #4873	; 0x1309
    2804:	eorshi	pc, r4, sp, asr #17
    2808:	ldr	r9, [r0, #776]!	; 0x308
    280c:	tstls	r0, #0, 6
    2810:	movwls	r4, #46747	; 0xb69b
    2814:	andcs	r9, r1, #1140850688	; 0x44000000
    2818:			; <UNDEFINED> instruction: 0xf8df930a
    281c:			; <UNDEFINED> instruction: 0xf8cd36cc
    2820:			; <UNDEFINED> instruction: 0xf04f8034
    2824:	ldrbtmi	r0, [fp], #-2050	; 0xfffff7fe
    2828:	andls	r9, r9, #8, 4	; 0x80000000
    282c:	bcc	43e054 <max_column_width@@Base+0x427e44>
    2830:	movwcs	lr, #5533	; 0x159d
    2834:	stmib	sp, {r3, r8, r9, ip, pc}^
    2838:	andcs	r3, r0, #603979776	; 0x24000000
    283c:	ldrmi	r9, [r3], sp, lsl #6
    2840:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    2844:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2848:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    284c:	andsls	r9, r1, #-1342177280	; 0xb0000000
    2850:	bcc	43e078 <max_column_width@@Base+0x427e68>
    2854:	cfstr32cs	mvfx14, [r0], {139}	; 0x8b
    2858:	ldrbhi	pc, [r2, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
    285c:	ldrb	r9, [r9, -sl, lsl #8]!
    2860:	blls	18c068 <max_column_width@@Base+0x175e58>
    2864:			; <UNDEFINED> instruction: 0xf0003301
    2868:	blls	1a34f4 <max_column_width@@Base+0x18d2e4>
    286c:	svclt	0x00181e5a
    2870:			; <UNDEFINED> instruction: 0xf1a82201
    2874:	blx	fecc3484 <max_column_width@@Base+0xfecad274>
    2878:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    287c:	svccs	0x0000b912
    2880:	bichi	pc, r2, r0
    2884:	ldrb	r2, [r4, -r0, lsl #10]
    2888:			; <UNDEFINED> instruction: 0xf1b82600
    288c:			; <UNDEFINED> instruction: 0xf0000f02
    2890:	ldmib	sp, {r2, r8, r9, pc}^
    2894:	ldrbcs	r2, [ip], #-777	; 0xfffffcf7
    2898:	bls	3528ec <max_column_width@@Base+0x33c6dc>
    289c:	svclt	0x00082a00
    28a0:	strtmi	r2, [r2], -r0, lsl #6
    28a4:			; <UNDEFINED> instruction: 0xf0402b00
    28a8:	blls	2a34a0 <max_column_width@@Base+0x28d290>
    28ac:			; <UNDEFINED> instruction: 0xf0402b00
    28b0:	blls	263a4c <max_column_width@@Base+0x24d83c>
    28b4:	blcs	bcbc <version_etc_copyright@@Base+0x6b30>
    28b8:	svcge	0x0045f47f
    28bc:	ldrbt	r9, [r9], r9, lsl #22
    28c0:			; <UNDEFINED> instruction: 0xf1b82600
    28c4:			; <UNDEFINED> instruction: 0xf0000f02
    28c8:			; <UNDEFINED> instruction: 0xf1b882f7
    28cc:	tstle	ip, r5, lsl #30
    28d0:			; <UNDEFINED> instruction: 0xf0139b29
    28d4:	andle	r0, r9, r4, lsl #6
    28d8:	vldmiane	fp!, {s18-s23}
    28dc:	andle	r4, r4, #805306377	; 0x30000009
    28e0:	ldmdavc	r4, {r2, r3, r9, fp, ip, pc}^
    28e4:			; <UNDEFINED> instruction: 0xf0002c3f
    28e8:	movwcs	r8, #1147	; 0x47b
    28ec:			; <UNDEFINED> instruction: 0x461d243f
    28f0:			; <UNDEFINED> instruction: 0x2600e71f
    28f4:	svceq	0x0002f1b8
    28f8:	ldrls	fp, [r0, #-3870]	; 0xfffff0e2
    28fc:	strtcs	r2, [r7], #-768	; 0xfffffd00
    2900:	svcge	0x0017f47f
    2904:	bllt	fe0e9530 <max_column_width@@Base+0xfe0d3320>
    2908:	blx	fece9554 <max_column_width@@Base+0xfecd3344>
    290c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    2910:	svceq	0x0000f1b9
    2914:	movwcs	fp, #3848	; 0xf08
    2918:			; <UNDEFINED> instruction: 0xf0402b00
    291c:	ldrbmi	r8, [r9, #1002]	; 0x3ea
    2920:			; <UNDEFINED> instruction: 0x2327bf84
    2924:	andcc	pc, fp, sl, lsl #16
    2928:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    292c:	svclt	0x00844599
    2930:			; <UNDEFINED> instruction: 0xf80a225c
    2934:			; <UNDEFINED> instruction: 0xf10b2003
    2938:	ldrmi	r0, [r9, #770]	; 0x302
    293c:	eorcs	sp, r7, #32768	; 0x8000
    2940:	andcs	pc, r3, sl, lsl #16
    2944:			; <UNDEFINED> instruction: 0xf10b2300
    2948:	strtcs	r0, [r7], #-2819	; 0xfffff4fd
    294c:	ldrls	r9, [r0, #-779]	; 0xfffffcf5
    2950:	rsbscs	lr, r4, #176, 12	; 0xb000000
    2954:			; <UNDEFINED> instruction: 0xf1b89b09
    2958:	svclt	0x00140f02
    295c:			; <UNDEFINED> instruction: 0xf0032300
    2960:	blcs	356c <__assert_fail@plt+0x2404>
    2964:			; <UNDEFINED> instruction: 0xf04fd0a1
    2968:	blls	284978 <max_column_width@@Base+0x26e768>
    296c:	svclt	0x00182b00
    2970:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2974:			; <UNDEFINED> instruction: 0x46499a12
    2978:	ldrbmi	r9, [r0], -r9, lsr #22
    297c:			; <UNDEFINED> instruction: 0xf8cd2400
    2980:	andls	r8, r4, #0
    2984:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    2988:	movwls	r9, #6675	; 0x1a13
    298c:	andls	r9, r3, #33554432	; 0x2000000
    2990:	bls	1e95b0 <max_column_width@@Base+0x1d33a0>
    2994:	ldc2	7, cr15, [r0], {255}	; 0xff
    2998:			; <UNDEFINED> instruction: 0xf8df4683
    299c:			; <UNDEFINED> instruction: 0xf8df2554
    29a0:	ldrbtmi	r3, [sl], #-1324	; 0xfffffad4
    29a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    29a8:	subsmi	r9, sl, fp, lsl fp
    29ac:	ldrbhi	pc, [r8], #64	; 0x40	; <UNPREDICTABLE>
    29b0:	andslt	r4, sp, r8, asr r6
    29b4:	blhi	bdcb0 <max_column_width@@Base+0xa7aa0>
    29b8:	svchi	0x00f0e8bd
    29bc:			; <UNDEFINED> instruction: 0xf1a82462
    29c0:	bls	2435d0 <max_column_width@@Base+0x22d3c0>
    29c4:			; <UNDEFINED> instruction: 0xf383fab3
    29c8:	bcs	4f3c <quoting_style_vals@@Base+0xc0>
    29cc:	orrhi	pc, r5, #64	; 0x40
    29d0:	strb	r4, [r9, #1557]	; 0x615
    29d4:	ldrb	r2, [r2, r1, ror #8]!
    29d8:	strcs	r2, [r0, #-1134]	; 0xfffffb92
    29dc:	ldrbtcs	lr, [r2], #-1440	; 0xfffffa60
    29e0:	strbtcs	lr, [r6], #-2043	; 0xfffff805
    29e4:	rsbscs	lr, r6, #61603840	; 0x3ac0000
    29e8:	blls	1fc76c <max_column_width@@Base+0x1e655c>
    29ec:	ldclcs	13, cr5, [lr], #-880	; 0xfffffc90
    29f0:	mcrge	6, 4, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    29f4:			; <UNDEFINED> instruction: 0xf853a302
    29f8:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    29fc:	svclt	0x00004718
    2a00:	andeq	r0, r0, pc, lsl r2
    2a04:			; <UNDEFINED> instruction: 0xfffffcf7
    2a08:			; <UNDEFINED> instruction: 0xfffffcf7
    2a0c:			; <UNDEFINED> instruction: 0xfffffcf7
    2a10:			; <UNDEFINED> instruction: 0xfffffcf7
    2a14:			; <UNDEFINED> instruction: 0xfffffcf7
    2a18:			; <UNDEFINED> instruction: 0xfffffcf7
    2a1c:	andeq	r0, r0, r3, asr r2
    2a20:	andeq	r0, r0, r7, asr #4
    2a24:			; <UNDEFINED> instruction: 0xffffff53
    2a28:	andeq	r0, r0, pc, asr #4
    2a2c:			; <UNDEFINED> instruction: 0xffffffe7
    2a30:	andeq	r0, r0, r7, lsr r2
    2a34:	andeq	r0, r0, fp, asr #4
    2a38:			; <UNDEFINED> instruction: 0xfffffcf7
    2a3c:			; <UNDEFINED> instruction: 0xfffffcf7
    2a40:			; <UNDEFINED> instruction: 0xfffffcf7
    2a44:			; <UNDEFINED> instruction: 0xfffffcf7
    2a48:			; <UNDEFINED> instruction: 0xfffffcf7
    2a4c:			; <UNDEFINED> instruction: 0xfffffcf7
    2a50:			; <UNDEFINED> instruction: 0xfffffcf7
    2a54:			; <UNDEFINED> instruction: 0xfffffcf7
    2a58:			; <UNDEFINED> instruction: 0xfffffcf7
    2a5c:			; <UNDEFINED> instruction: 0xfffffcf7
    2a60:			; <UNDEFINED> instruction: 0xfffffcf7
    2a64:			; <UNDEFINED> instruction: 0xfffffcf7
    2a68:			; <UNDEFINED> instruction: 0xfffffcf7
    2a6c:			; <UNDEFINED> instruction: 0xfffffcf7
    2a70:			; <UNDEFINED> instruction: 0xfffffcf7
    2a74:			; <UNDEFINED> instruction: 0xfffffcf7
    2a78:			; <UNDEFINED> instruction: 0xfffffcf7
    2a7c:			; <UNDEFINED> instruction: 0xfffffcf7
    2a80:	andeq	r0, r0, fp, lsr r2
    2a84:	strdeq	r0, [r0], -sp
    2a88:	strdeq	r0, [r0], -sp
    2a8c:	andeq	r0, r0, r3, lsl r2
    2a90:	strdeq	r0, [r0], -sp
    2a94:			; <UNDEFINED> instruction: 0xfffffd29
    2a98:	strdeq	r0, [r0], -sp
    2a9c:			; <UNDEFINED> instruction: 0xfffffef5
    2aa0:	strdeq	r0, [r0], -sp
    2aa4:	strdeq	r0, [r0], -sp
    2aa8:	strdeq	r0, [r0], -sp
    2aac:			; <UNDEFINED> instruction: 0xfffffd29
    2ab0:			; <UNDEFINED> instruction: 0xfffffd29
    2ab4:			; <UNDEFINED> instruction: 0xfffffd29
    2ab8:			; <UNDEFINED> instruction: 0xfffffd29
    2abc:			; <UNDEFINED> instruction: 0xfffffd29
    2ac0:			; <UNDEFINED> instruction: 0xfffffd29
    2ac4:			; <UNDEFINED> instruction: 0xfffffd29
    2ac8:			; <UNDEFINED> instruction: 0xfffffd29
    2acc:			; <UNDEFINED> instruction: 0xfffffd29
    2ad0:			; <UNDEFINED> instruction: 0xfffffd29
    2ad4:			; <UNDEFINED> instruction: 0xfffffd29
    2ad8:			; <UNDEFINED> instruction: 0xfffffd29
    2adc:			; <UNDEFINED> instruction: 0xfffffd29
    2ae0:			; <UNDEFINED> instruction: 0xfffffd29
    2ae4:			; <UNDEFINED> instruction: 0xfffffd29
    2ae8:			; <UNDEFINED> instruction: 0xfffffd29
    2aec:	strdeq	r0, [r0], -sp
    2af0:	strdeq	r0, [r0], -sp
    2af4:	strdeq	r0, [r0], -sp
    2af8:	strdeq	r0, [r0], -sp
    2afc:			; <UNDEFINED> instruction: 0xfffffec3
    2b00:			; <UNDEFINED> instruction: 0xfffffcf7
    2b04:			; <UNDEFINED> instruction: 0xfffffd29
    2b08:			; <UNDEFINED> instruction: 0xfffffd29
    2b0c:			; <UNDEFINED> instruction: 0xfffffd29
    2b10:			; <UNDEFINED> instruction: 0xfffffd29
    2b14:			; <UNDEFINED> instruction: 0xfffffd29
    2b18:			; <UNDEFINED> instruction: 0xfffffd29
    2b1c:			; <UNDEFINED> instruction: 0xfffffd29
    2b20:			; <UNDEFINED> instruction: 0xfffffd29
    2b24:			; <UNDEFINED> instruction: 0xfffffd29
    2b28:			; <UNDEFINED> instruction: 0xfffffd29
    2b2c:			; <UNDEFINED> instruction: 0xfffffd29
    2b30:			; <UNDEFINED> instruction: 0xfffffd29
    2b34:			; <UNDEFINED> instruction: 0xfffffd29
    2b38:			; <UNDEFINED> instruction: 0xfffffd29
    2b3c:			; <UNDEFINED> instruction: 0xfffffd29
    2b40:			; <UNDEFINED> instruction: 0xfffffd29
    2b44:			; <UNDEFINED> instruction: 0xfffffd29
    2b48:			; <UNDEFINED> instruction: 0xfffffd29
    2b4c:			; <UNDEFINED> instruction: 0xfffffd29
    2b50:			; <UNDEFINED> instruction: 0xfffffd29
    2b54:			; <UNDEFINED> instruction: 0xfffffd29
    2b58:			; <UNDEFINED> instruction: 0xfffffd29
    2b5c:			; <UNDEFINED> instruction: 0xfffffd29
    2b60:			; <UNDEFINED> instruction: 0xfffffd29
    2b64:			; <UNDEFINED> instruction: 0xfffffd29
    2b68:			; <UNDEFINED> instruction: 0xfffffd29
    2b6c:	strdeq	r0, [r0], -sp
    2b70:			; <UNDEFINED> instruction: 0xfffffe8b
    2b74:			; <UNDEFINED> instruction: 0xfffffd29
    2b78:	strdeq	r0, [r0], -sp
    2b7c:			; <UNDEFINED> instruction: 0xfffffd29
    2b80:	strdeq	r0, [r0], -sp
    2b84:			; <UNDEFINED> instruction: 0xfffffd29
    2b88:			; <UNDEFINED> instruction: 0xfffffd29
    2b8c:			; <UNDEFINED> instruction: 0xfffffd29
    2b90:			; <UNDEFINED> instruction: 0xfffffd29
    2b94:			; <UNDEFINED> instruction: 0xfffffd29
    2b98:			; <UNDEFINED> instruction: 0xfffffd29
    2b9c:			; <UNDEFINED> instruction: 0xfffffd29
    2ba0:			; <UNDEFINED> instruction: 0xfffffd29
    2ba4:			; <UNDEFINED> instruction: 0xfffffd29
    2ba8:			; <UNDEFINED> instruction: 0xfffffd29
    2bac:			; <UNDEFINED> instruction: 0xfffffd29
    2bb0:			; <UNDEFINED> instruction: 0xfffffd29
    2bb4:			; <UNDEFINED> instruction: 0xfffffd29
    2bb8:			; <UNDEFINED> instruction: 0xfffffd29
    2bbc:			; <UNDEFINED> instruction: 0xfffffd29
    2bc0:			; <UNDEFINED> instruction: 0xfffffd29
    2bc4:			; <UNDEFINED> instruction: 0xfffffd29
    2bc8:			; <UNDEFINED> instruction: 0xfffffd29
    2bcc:			; <UNDEFINED> instruction: 0xfffffd29
    2bd0:			; <UNDEFINED> instruction: 0xfffffd29
    2bd4:			; <UNDEFINED> instruction: 0xfffffd29
    2bd8:			; <UNDEFINED> instruction: 0xfffffd29
    2bdc:			; <UNDEFINED> instruction: 0xfffffd29
    2be0:			; <UNDEFINED> instruction: 0xfffffd29
    2be4:			; <UNDEFINED> instruction: 0xfffffd29
    2be8:			; <UNDEFINED> instruction: 0xfffffd29
    2bec:			; <UNDEFINED> instruction: 0xfffffe63
    2bf0:	strdeq	r0, [r0], -sp
    2bf4:			; <UNDEFINED> instruction: 0xfffffe63
    2bf8:	andeq	r0, r0, r3, lsl r2
    2bfc:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    2c00:	blx	feccc008 <max_column_width@@Base+0xfecb5df8>
    2c04:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    2c08:	andsmi	r9, sl, #36864	; 0x9000
    2c0c:	cfldrsge	mvf15, [r1, #252]	; 0xfc
    2c10:			; <UNDEFINED> instruction: 0xf1a8e6a9
    2c14:	blx	fecc3824 <max_column_width@@Base+0xfecad614>
    2c18:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    2c1c:	blls	2bc4e0 <max_column_width@@Base+0x2a62d0>
    2c20:			; <UNDEFINED> instruction: 0xf47f2b00
    2c24:	blls	a6e024 <max_column_width@@Base+0xa57e14>
    2c28:	svclt	0x004807d9
    2c2c:			; <UNDEFINED> instruction: 0xf53f3701
    2c30:	vmovls.32	d26[0], sl
    2c34:	rsbcs	lr, r6, #63963136	; 0x3d00000
    2c38:			; <UNDEFINED> instruction: 0xf1a8e637
    2c3c:	blx	fecc384c <max_column_width@@Base+0xfecad63c>
    2c40:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    2c44:	rsbcs	lr, r2, #224, 14	; 0x3800000
    2c48:	rsbscs	lr, r2, #49283072	; 0x2f00000
    2c4c:	rsbcs	lr, lr, #136314880	; 0x8200000
    2c50:	rsbcs	lr, r1, #128, 12	; 0x8000000
    2c54:	blls	33c500 <max_column_width@@Base+0x3262f0>
    2c58:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
    2c5c:	stclge	6, cr15, [sl, #-252]	; 0xffffff04
    2c60:			; <UNDEFINED> instruction: 0xf853a302
    2c64:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    2c68:	svclt	0x00004718
    2c6c:			; <UNDEFINED> instruction: 0xfffff9b7
    2c70:			; <UNDEFINED> instruction: 0xfffffa89
    2c74:			; <UNDEFINED> instruction: 0xfffffa89
    2c78:			; <UNDEFINED> instruction: 0xfffffa89
    2c7c:			; <UNDEFINED> instruction: 0xfffffa89
    2c80:			; <UNDEFINED> instruction: 0xfffffa89
    2c84:			; <UNDEFINED> instruction: 0xfffffa89
    2c88:			; <UNDEFINED> instruction: 0xfffffd69
    2c8c:			; <UNDEFINED> instruction: 0xfffffd51
    2c90:	andeq	r0, r0, r9, lsr #4
    2c94:			; <UNDEFINED> instruction: 0xfffffd6d
    2c98:	andeq	r0, r0, r3, lsr #4
    2c9c:			; <UNDEFINED> instruction: 0xfffffd77
    2ca0:			; <UNDEFINED> instruction: 0xfffffd73
    2ca4:			; <UNDEFINED> instruction: 0xfffffa89
    2ca8:			; <UNDEFINED> instruction: 0xfffffa89
    2cac:			; <UNDEFINED> instruction: 0xfffffa89
    2cb0:			; <UNDEFINED> instruction: 0xfffffa89
    2cb4:			; <UNDEFINED> instruction: 0xfffffa89
    2cb8:			; <UNDEFINED> instruction: 0xfffffa89
    2cbc:			; <UNDEFINED> instruction: 0xfffffa89
    2cc0:			; <UNDEFINED> instruction: 0xfffffa89
    2cc4:			; <UNDEFINED> instruction: 0xfffffa89
    2cc8:			; <UNDEFINED> instruction: 0xfffffa89
    2ccc:			; <UNDEFINED> instruction: 0xfffffa89
    2cd0:			; <UNDEFINED> instruction: 0xfffffa89
    2cd4:			; <UNDEFINED> instruction: 0xfffffa89
    2cd8:			; <UNDEFINED> instruction: 0xfffffa89
    2cdc:			; <UNDEFINED> instruction: 0xfffffa89
    2ce0:			; <UNDEFINED> instruction: 0xfffffa89
    2ce4:			; <UNDEFINED> instruction: 0xfffffa89
    2ce8:			; <UNDEFINED> instruction: 0xfffffa89
    2cec:	andeq	r0, r0, r7, lsl r2
    2cf0:	andeq	r0, r0, r3, lsl #4
    2cf4:	andeq	r0, r0, r3, lsl #4
    2cf8:	andeq	r0, r0, r7, lsl #4
    2cfc:	andeq	r0, r0, r3, lsl #4
    2d00:	strdeq	r0, [r0], -sp
    2d04:	andeq	r0, r0, r3, lsl #4
    2d08:			; <UNDEFINED> instruction: 0xfffffc87
    2d0c:	andeq	r0, r0, r3, lsl #4
    2d10:	andeq	r0, r0, r3, lsl #4
    2d14:	andeq	r0, r0, r3, lsl #4
    2d18:	strdeq	r0, [r0], -sp
    2d1c:	strdeq	r0, [r0], -sp
    2d20:	strdeq	r0, [r0], -sp
    2d24:	strdeq	r0, [r0], -sp
    2d28:	strdeq	r0, [r0], -sp
    2d2c:	strdeq	r0, [r0], -sp
    2d30:	strdeq	r0, [r0], -sp
    2d34:	strdeq	r0, [r0], -sp
    2d38:	strdeq	r0, [r0], -sp
    2d3c:	strdeq	r0, [r0], -sp
    2d40:	strdeq	r0, [r0], -sp
    2d44:	strdeq	r0, [r0], -sp
    2d48:	strdeq	r0, [r0], -sp
    2d4c:	strdeq	r0, [r0], -sp
    2d50:	strdeq	r0, [r0], -sp
    2d54:	strdeq	r0, [r0], -sp
    2d58:	andeq	r0, r0, r3, lsl #4
    2d5c:	andeq	r0, r0, r3, lsl #4
    2d60:	andeq	r0, r0, r3, lsl #4
    2d64:	andeq	r0, r0, r3, lsl #4
    2d68:			; <UNDEFINED> instruction: 0xfffffc55
    2d6c:			; <UNDEFINED> instruction: 0xfffffa89
    2d70:	strdeq	r0, [r0], -sp
    2d74:	strdeq	r0, [r0], -sp
    2d78:	strdeq	r0, [r0], -sp
    2d7c:	strdeq	r0, [r0], -sp
    2d80:	strdeq	r0, [r0], -sp
    2d84:	strdeq	r0, [r0], -sp
    2d88:	strdeq	r0, [r0], -sp
    2d8c:	strdeq	r0, [r0], -sp
    2d90:	strdeq	r0, [r0], -sp
    2d94:	strdeq	r0, [r0], -sp
    2d98:	strdeq	r0, [r0], -sp
    2d9c:	strdeq	r0, [r0], -sp
    2da0:	strdeq	r0, [r0], -sp
    2da4:	strdeq	r0, [r0], -sp
    2da8:	strdeq	r0, [r0], -sp
    2dac:	strdeq	r0, [r0], -sp
    2db0:	strdeq	r0, [r0], -sp
    2db4:	strdeq	r0, [r0], -sp
    2db8:	strdeq	r0, [r0], -sp
    2dbc:	strdeq	r0, [r0], -sp
    2dc0:	strdeq	r0, [r0], -sp
    2dc4:	strdeq	r0, [r0], -sp
    2dc8:	strdeq	r0, [r0], -sp
    2dcc:	strdeq	r0, [r0], -sp
    2dd0:	strdeq	r0, [r0], -sp
    2dd4:	strdeq	r0, [r0], -sp
    2dd8:	andeq	r0, r0, r3, lsl #4
    2ddc:			; <UNDEFINED> instruction: 0xfffffc1d
    2de0:	strdeq	r0, [r0], -sp
    2de4:	andeq	r0, r0, r3, lsl #4
    2de8:	strdeq	r0, [r0], -sp
    2dec:	andeq	r0, r0, r3, lsl #4
    2df0:	strdeq	r0, [r0], -sp
    2df4:	strdeq	r0, [r0], -sp
    2df8:	strdeq	r0, [r0], -sp
    2dfc:	strdeq	r0, [r0], -sp
    2e00:	strdeq	r0, [r0], -sp
    2e04:	strdeq	r0, [r0], -sp
    2e08:	strdeq	r0, [r0], -sp
    2e0c:	strdeq	r0, [r0], -sp
    2e10:	strdeq	r0, [r0], -sp
    2e14:	strdeq	r0, [r0], -sp
    2e18:	strdeq	r0, [r0], -sp
    2e1c:	strdeq	r0, [r0], -sp
    2e20:	strdeq	r0, [r0], -sp
    2e24:	strdeq	r0, [r0], -sp
    2e28:	strdeq	r0, [r0], -sp
    2e2c:	strdeq	r0, [r0], -sp
    2e30:	strdeq	r0, [r0], -sp
    2e34:	strdeq	r0, [r0], -sp
    2e38:	strdeq	r0, [r0], -sp
    2e3c:	strdeq	r0, [r0], -sp
    2e40:	strdeq	r0, [r0], -sp
    2e44:	strdeq	r0, [r0], -sp
    2e48:	strdeq	r0, [r0], -sp
    2e4c:	strdeq	r0, [r0], -sp
    2e50:	strdeq	r0, [r0], -sp
    2e54:	strdeq	r0, [r0], -sp
    2e58:			; <UNDEFINED> instruction: 0xfffffbf5
    2e5c:	andeq	r0, r0, r3, lsl #4
    2e60:			; <UNDEFINED> instruction: 0xfffffbf5
    2e64:	andeq	r0, r0, r7, lsl #4
    2e68:			; <UNDEFINED> instruction: 0xf7ff2200
    2e6c:	andcs	fp, r0, #72704	; 0x11c00
    2e70:	andcs	lr, r0, #1040187392	; 0x3e000000
    2e74:			; <UNDEFINED> instruction: 0xf0402f00
    2e78:	ldrtmi	r8, [r5], -fp, lsr #2
    2e7c:			; <UNDEFINED> instruction: 0x4616463b
    2e80:	andcs	lr, r0, #1459617792	; 0x57000000
    2e84:	movwcs	r4, #1589	; 0x635
    2e88:	strtcs	r4, [r0], #-1558	; 0xfffff9ea
    2e8c:			; <UNDEFINED> instruction: 0x2600e451
    2e90:	str	r2, [sl, #-630]	; 0xfffffd8a
    2e94:	rsbscs	r2, r4, #0, 12
    2e98:	blls	27c410 <max_column_width@@Base+0x266200>
    2e9c:			; <UNDEFINED> instruction: 0xf47f2b00
    2ea0:	blls	2ee438 <max_column_width@@Base+0x2d8228>
    2ea4:	strcs	r3, [r0, #-1793]	; 0xfffff8ff
    2ea8:	str	r2, [ip], #-1116	; 0xfffffba4
    2eac:	ldmdavc	sl, {r0, r1, r2, r8, r9, fp, ip, pc}^
    2eb0:	svclt	0x00183a00
    2eb4:	ldrb	r2, [ip], #513	; 0x201
    2eb8:	blcs	29ae4 <max_column_width@@Base+0x138d4>
    2ebc:	cfldrdge	mvd15, [r5, #-508]	; 0xfffffe04
    2ec0:	ldrtcs	r4, [pc], #-1565	; 2ec8 <__assert_fail@plt+0x1d60>
    2ec4:	bllt	ffdc0ec8 <max_column_width@@Base+0xffdaacb8>
    2ec8:	strdeq	r3, [r1], -r2
    2ecc:	andeq	r0, r0, r8, ror #1
    2ed0:	ldrdeq	r2, [r0], -ip
    2ed4:	andeq	r2, r0, r8, asr #21
    2ed8:	strdeq	r2, [r0], -r0
    2edc:	andeq	r2, r0, r0, lsr #13
    2ee0:	andeq	r2, r0, lr, asr #12
    2ee4:	andeq	r2, r0, sl, lsr #12
    2ee8:	andeq	r2, r0, r2, ror #11
    2eec:			; <UNDEFINED> instruction: 0x000025be
    2ef0:	andeq	r3, r1, r2, lsr #10
    2ef4:	andcs	sl, r0, #25600	; 0x6400
    2ef8:	andscs	lr, r9, #3358720	; 0x334000
    2efc:	bcc	fe43e724 <max_column_width@@Base+0xfe428514>
    2f00:	movwcc	r9, #6918	; 0x1b06
    2f04:	stmdals	r7, {r0, r1, r8, ip, lr, pc}
    2f08:	stmia	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f0c:			; <UNDEFINED> instruction: 0xf8cd9006
    2f10:	blge	62f088 <max_column_width@@Base+0x618e78>
    2f14:	blt	fe43e77c <max_column_width@@Base+0xfe42856c>
    2f18:	stmib	sp, {r9, sp}^
    2f1c:			; <UNDEFINED> instruction: 0x46164615
    2f20:	subsls	pc, r0, sp, asr #17
    2f24:	bls	194990 <max_column_width@@Base+0x17e780>
    2f28:	stmdbls	r7, {r2, r3, r4, r5, r7, r8, fp, ip}
    2f2c:	blne	4948a0 <max_column_width@@Base+0x47e690>
    2f30:	strtmi	r4, [r1], #-1608	; 0xfffff9b8
    2f34:			; <UNDEFINED> instruction: 0xf8faf001
    2f38:	bicslt	r4, r8, r1, lsl #12
    2f3c:			; <UNDEFINED> instruction: 0xf0001c43
    2f40:	stfned	f0, [r8], {70}	; 0x46
    2f44:	orrhi	pc, sp, r0
    2f48:			; <UNDEFINED> instruction: 0xf1b89b09
    2f4c:	svclt	0x00140f02
    2f50:			; <UNDEFINED> instruction: 0xf0032300
    2f54:	blcs	3b60 <__assert_fail@plt+0x29f8>
    2f58:	addshi	pc, r2, r0, asr #32
    2f5c:	strmi	r9, [lr], #-2072	; 0xfffff7e8
    2f60:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f64:	ldrbmi	r2, [r8], -r0, lsl #16
    2f68:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    2f6c:	stmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f70:	sbcsle	r2, r8, r0, lsl #16
    2f74:			; <UNDEFINED> instruction: 0xf0859b0a
    2f78:	ldrtmi	r0, [r1], -r1, lsl #4
    2f7c:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
    2f80:	andsmi	r6, sl, r6, lsl fp
    2f84:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    2f88:			; <UNDEFINED> instruction: 0xf67f2901
    2f8c:	strmi	sl, [fp], -sl, asr #23
    2f90:			; <UNDEFINED> instruction: 0xf8dd443b
    2f94:	andcs	lr, r0, r0, lsr r0
    2f98:	ldrmi	r9, [r9], -ip, lsl #10
    2f9c:			; <UNDEFINED> instruction: 0xf04f9d0b
    2fa0:	bcs	6044 <version_etc_copyright@@Base+0xeb8>
    2fa4:			; <UNDEFINED> instruction: 0xf1a8d04c
    2fa8:	stmdals	r9, {r1, r8, r9}
    2fac:			; <UNDEFINED> instruction: 0xf383fab3
    2fb0:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
    2fb4:	adchi	pc, r2, r0, asr #32
    2fb8:	andeq	pc, r1, r5, lsl #1
    2fbc:	andsle	r4, r3, r3
    2fc0:	andeq	pc, r1, fp, lsl #2
    2fc4:	svclt	0x008845d9
    2fc8:	andgt	pc, fp, sl, lsl #16
    2fcc:	svclt	0x00844581
    2fd0:			; <UNDEFINED> instruction: 0xf80a2524
    2fd4:			; <UNDEFINED> instruction: 0xf10b5000
    2fd8:			; <UNDEFINED> instruction: 0xf10b0002
    2fdc:	ldrmi	r0, [sp], -r3, lsl #22
    2fe0:	svclt	0x00884581
    2fe4:	andgt	pc, r0, sl, lsl #16
    2fe8:			; <UNDEFINED> instruction: 0xf10745d9
    2fec:	svclt	0x00840701
    2ff0:			; <UNDEFINED> instruction: 0xf80a235c
    2ff4:			; <UNDEFINED> instruction: 0xf10b300b
    2ff8:	ldrmi	r0, [r9, #769]	; 0x301
    2ffc:	stmibeq	r0!, {r1, r7, r8, r9, sl, fp, ip, sp, pc}
    3000:			; <UNDEFINED> instruction: 0xf80a3030
    3004:			; <UNDEFINED> instruction: 0xf10b0003
    3008:			; <UNDEFINED> instruction: 0xf10b0302
    300c:	ldrmi	r0, [r9, #2819]	; 0xb03
    3010:			; <UNDEFINED> instruction: 0xf3c4bf88
    3014:			; <UNDEFINED> instruction: 0xf00400c2
    3018:	svclt	0x00840407
    301c:			; <UNDEFINED> instruction: 0xf80a3030
    3020:	addmi	r0, pc, #3
    3024:	ldrteq	pc, [r0], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    3028:			; <UNDEFINED> instruction: 0x4610d271
    302c:	svclt	0x008845d9
    3030:	andmi	pc, fp, sl, lsl #16
    3034:	bleq	7f468 <max_column_width@@Base+0x69258>
    3038:	svcmi	0x0001f81e
    303c:			; <UNDEFINED> instruction: 0xd1b22a00
    3040:	movweq	pc, #4224	; 0x1080	; <UNPREDICTABLE>
    3044:	sbcslt	r4, fp, #43	; 0x2b
    3048:	ldrbmi	fp, [r9, #310]	; 0x136
    304c:	ldrbcs	fp, [ip], -r4, lsl #31
    3050:	andvs	pc, fp, sl, lsl #16
    3054:	bleq	7f488 <max_column_width@@Base+0x69278>
    3058:	addmi	r3, pc, #262144	; 0x40000
    305c:	blcs	379a4 <max_column_width@@Base+0x21794>
    3060:			; <UNDEFINED> instruction: 0xf10bd060
    3064:	strcs	r0, [r0], -r1, lsl #6
    3068:			; <UNDEFINED> instruction: 0x463545d9
    306c:			; <UNDEFINED> instruction: 0xf80abf88
    3070:	ldrmi	ip, [r9, #11]
    3074:	bleq	bf4a8 <max_column_width@@Base+0xa9298>
    3078:			; <UNDEFINED> instruction: 0xf80abf88
    307c:	ldrb	ip, [r5, r3]
    3080:			; <UNDEFINED> instruction: 0xf43f2901
    3084:	stmdals	r7, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    3088:	stmdane	r3, {r1, r5, r6, sl, fp, ip}^
    308c:	ldrmi	r4, [ip], #-1026	; 0xfffffbfe
    3090:	blcc	810e0 <max_column_width@@Base+0x6aed0>
    3094:	blcs	851e08 <max_column_width@@Base+0x83bbf8>
    3098:	ldm	pc, {r1, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    309c:	ldrne	pc, [r4], #-3
    30a0:	ldrne	r1, [r1], #-1041	; 0xfffffbef
    30a4:	tstne	r1, r1, lsl r1
    30a8:	tstne	r1, r1, lsl r1
    30ac:	tstne	r1, r1, lsl r1
    30b0:	tstne	r1, r1, lsl r1
    30b4:	tstne	r1, r1, lsl r1
    30b8:	tstne	r1, r1, lsl r1
    30bc:	ldrne	r1, [r1], #-273	; 0xfffffeef
    30c0:			; <UNDEFINED> instruction: 0xd1e54294
    30c4:			; <UNDEFINED> instruction: 0xf8dde74a
    30c8:			; <UNDEFINED> instruction: 0xf04f9050
    30cc:	strb	r0, [ip], #-2050	; 0xfffff7fe
    30d0:	ldrmi	r2, [r6], -r0, lsl #10
    30d4:			; <UNDEFINED> instruction: 0xf7ff462b
    30d8:	bls	2b1930 <max_column_width@@Base+0x29b720>
    30dc:	andls	r4, sl, #26
    30e0:	ldrbmi	lr, [r9, #1091]	; 0x443
    30e4:	blls	2f2f0c <max_column_width@@Base+0x2dccfc>
    30e8:	bge	ff1409ec <max_column_width@@Base+0xff12a7dc>
    30ec:			; <UNDEFINED> instruction: 0xf7ff4659
    30f0:			; <UNDEFINED> instruction: 0xf8cdbac6
    30f4:			; <UNDEFINED> instruction: 0xf8dd9044
    30f8:	strt	r9, [r3], #-36	; 0xffffffdc
    30fc:	ldrt	r9, [r4], #-778	; 0xfffffcf6
    3100:	cfstr32ls	mvfx9, [ip, #-44]	; 0xffffffd4
    3104:	blt	ff801108 <max_column_width@@Base+0xff7eaef8>
    3108:	strcs	r9, [r0, #-2570]	; 0xfffff5f6
    310c:	strls	lr, [fp, #-1855]	; 0xfffff8c1
    3110:			; <UNDEFINED> instruction: 0xf7ff9d0c
    3114:			; <UNDEFINED> instruction: 0xf10bba32
    3118:	strcs	r0, [r0, #-2820]	; 0xfffff4fc
    311c:	movwls	r2, #46128	; 0xb430
    3120:	blt	ff241124 <max_column_width@@Base+0xff22af14>
    3124:	usada8	r1, lr, r6, r4
    3128:	movwls	r2, #33537	; 0x8301
    312c:	movwls	r4, #42651	; 0xa69b
    3130:	blmi	fe367d6c <max_column_width@@Base+0xfe351b5c>
    3134:	subls	pc, r4, sp, asr #17
    3138:			; <UNDEFINED> instruction: 0xf8cd447b
    313c:			; <UNDEFINED> instruction: 0xf8cd9040
    3140:	cdp	0, 0, cr9, cr8, cr12, {1}
    3144:			; <UNDEFINED> instruction: 0xf8cd3a10
    3148:			; <UNDEFINED> instruction: 0xf7ff9024
    314c:	movwcs	fp, #2320	; 0x910
    3150:			; <UNDEFINED> instruction: 0x469b9310
    3154:	tstls	r1, #738197504	; 0x2c000000
    3158:	movwls	r2, #41473	; 0xa201
    315c:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3160:	andls	r4, r8, #133120	; 0x20800
    3164:	andls	r4, r9, #2063597568	; 0x7b000000
    3168:	cdp	2, 0, cr9, cr8, cr13, {0}
    316c:			; <UNDEFINED> instruction: 0xf7ff3a10
    3170:			; <UNDEFINED> instruction: 0x462bb8fe
    3174:	strcs	r2, [r0, #-1072]	; 0xfffffbd0
    3178:	blt	fe74117c <max_column_width@@Base+0xfe72af6c>
    317c:	strt	r4, [ip], #-1556	; 0xfffff9ec
    3180:			; <UNDEFINED> instruction: 0xf04f45d9
    3184:	svclt	0x00840430
    3188:			; <UNDEFINED> instruction: 0xf80a2330
    318c:	stcne	0, cr3, [fp], {11}
    3190:	bleq	ff59c <max_column_width@@Base+0xe938c>
    3194:	svclt	0x00844599
    3198:			; <UNDEFINED> instruction: 0xf80a2030
    319c:			; <UNDEFINED> instruction: 0xf7ff0003
    31a0:			; <UNDEFINED> instruction: 0x4632ba7f
    31a4:	ldrtmi	lr, [r2], -r6, ror #12
    31a8:	bls	4fcb60 <max_column_width@@Base+0x4e6950>
    31ac:	ldmdavc	r3, {r0, r1, r5, r7, r9, sl, lr}
    31b0:			; <UNDEFINED> instruction: 0xf43f2b00
    31b4:	ldrbmi	sl, [r9, #2254]	; 0x8ce
    31b8:			; <UNDEFINED> instruction: 0xf80abf88
    31bc:			; <UNDEFINED> instruction: 0xf812300b
    31c0:			; <UNDEFINED> instruction: 0xf10b3f01
    31c4:	blcs	5dd0 <version_etc_copyright@@Base+0xc44>
    31c8:			; <UNDEFINED> instruction: 0xf7ffd1f5
    31cc:	ldrtmi	fp, [r1], -r2, asr #17
    31d0:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
    31d4:	strcs	r6, [r0, #-2838]	; 0xfffff4ea
    31d8:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    31dc:	ldrb	r9, [r3], sl, lsl #20
    31e0:	vldmiapl	r1, {s19-s25}
    31e4:	eoreq	pc, r1, #1073741864	; 0x40000028
    31e8:	ldmdale	r0, {r0, r2, r3, r4, r9, fp, sp}
    31ec:			; <UNDEFINED> instruction: 0xf002e8df
    31f0:	svceq	0x000f0f13
    31f4:	tstne	r3, #15, 30	; 0x3c
    31f8:	svceq	0x000f0f13
    31fc:	svceq	0x00130f13
    3200:	svceq	0x000f0f0f
    3204:	svceq	0x000f0f0f
    3208:	movwne	r0, #65295	; 0xff0f
    320c:	movwcs	r1, #787	; 0x313
    3210:			; <UNDEFINED> instruction: 0xf7ff461d
    3214:	bls	271c54 <max_column_width@@Base+0x25ba44>
    3218:			; <UNDEFINED> instruction: 0xf47f2a00
    321c:	ldrbmi	sl, [r9, #2987]	; 0xbab
    3220:	ldrmi	r4, [pc], -ip, lsl #12
    3224:	eorscs	fp, pc, #132, 30	; 0x210
    3228:	andcs	pc, fp, sl, lsl #16
    322c:	andeq	pc, r1, #-1073741822	; 0xc0000002
    3230:	svclt	0x00844591
    3234:			; <UNDEFINED> instruction: 0xf80a2022
    3238:			; <UNDEFINED> instruction: 0xf10b0002
    323c:	ldrmi	r0, [r1, #514]	; 0x202
    3240:	eorcs	fp, r2, r4, lsl #31
    3244:	andeq	pc, r2, sl, lsl #16
    3248:	andeq	pc, r3, #-1073741822	; 0xc0000002
    324c:	bleq	13f680 <max_column_width@@Base+0x129470>
    3250:	svclt	0x00844591
    3254:			; <UNDEFINED> instruction: 0xf80a203f
    3258:	andcs	r0, r0, #2
    325c:			; <UNDEFINED> instruction: 0xf7ff4615
    3260:	bls	1b1ae4 <max_column_width@@Base+0x19b8d4>
    3264:	ldrtmi	r4, [r1], -r3, lsr #12
    3268:	ldrsblt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    326c:	ldmib	sp, {r0, r1, r4, r7, r9, lr}^
    3270:			; <UNDEFINED> instruction: 0xf8dd4615
    3274:	eorsle	r9, ip, #80	; 0x50
    3278:	ldmib	sp, {r1, r3, r9, sl, lr}^
    327c:	and	r0, r3, r6, lsl #2
    3280:	ldmne	fp!, {r0, r9, ip, sp}
    3284:	ldmdble	r3!, {r3, r4, r7, r9, lr}
    3288:	stccs	12, cr5, [r0, #-820]	; 0xfffffccc
    328c:			; <UNDEFINED> instruction: 0x4611d1f8
    3290:	ldrbt	r9, [r9], -sl, lsl #20
    3294:	movwls	r2, #33537	; 0x8301
    3298:	movwcc	lr, #39373	; 0x99cd
    329c:	movwls	r2, #53760	; 0xd200
    32a0:	blmi	cd4cf4 <max_column_width@@Base+0xcbeae4>
    32a4:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    32a8:	andsls	r9, r1, #-1342177280	; 0xb0000000
    32ac:	bcc	43ead4 <max_column_width@@Base+0x4288c4>
    32b0:	ldmdalt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    32b4:	mrc	6, 0, r4, cr8, cr10, {0}
    32b8:	blcs	11b00 <version_etc_copyright@@Base+0xc974>
    32bc:	andcs	fp, r0, #12, 30	; 0x30
    32c0:	andeq	pc, r1, #2
    32c4:	ldmdavc	fp, {r1, r3, r5, r6, r8, ip, sp, pc}
    32c8:	bcs	43eb30 <max_column_width@@Base+0x428920>
    32cc:	ldrbmi	fp, [r9, #331]	; 0x14b
    32d0:			; <UNDEFINED> instruction: 0xf80abf88
    32d4:			; <UNDEFINED> instruction: 0xf812300b
    32d8:			; <UNDEFINED> instruction: 0xf10b3f01
    32dc:	blcs	5ee8 <version_etc_copyright@@Base+0xd5c>
    32e0:	ldrbmi	sp, [r9, #501]	; 0x1f5
    32e4:	movwcs	fp, #3972	; 0xf84
    32e8:	andcc	pc, fp, sl, lsl #16
    32ec:	bllt	15812f0 <max_column_width@@Base+0x156b0e0>
    32f0:	bls	294b3c <max_column_width@@Base+0x27e92c>
    32f4:	strb	r2, [r7], -r0, lsl #10
    32f8:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    32fc:			; <UNDEFINED> instruction: 0xf383fab3
    3300:	movwls	r0, #43355	; 0xa95b
    3304:	bllt	c81308 <max_column_width@@Base+0xc6b0f8>
    3308:	strcs	r9, [r5], #-2834	; 0xfffff4ee
    330c:	stmdbls	lr, {r0, r1, r4, r9, fp, ip, pc}
    3310:	movwls	r9, #18473	; 0x4829
    3314:	tstls	r2, r3, lsl #4
    3318:	ldrbmi	r9, [r0], -r1
    331c:	bls	1e9f3c <max_column_width@@Base+0x1d3d2c>
    3320:	strls	r9, [r0], #-2321	; 0xfffff6ef
    3324:			; <UNDEFINED> instruction: 0xffc8f7fe
    3328:			; <UNDEFINED> instruction: 0xf7ff4683
    332c:	movwcs	fp, #2870	; 0xb36
    3330:	ldrmi	r2, [sl], -r1, lsl #2
    3334:			; <UNDEFINED> instruction: 0xf8cd930b
    3338:	tstls	r8, r4, asr #32
    333c:	ldmdblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3340:	tstls	r0, #0, 6
    3344:	movwls	r4, #46747	; 0xb69b
    3348:	andcs	r9, r1, #1140850688	; 0x44000000
    334c:	blmi	267f7c <max_column_width@@Base+0x251d6c>
    3350:	ldrbtmi	r9, [fp], #-520	; 0xfffffdf8
    3354:	andls	r9, sp, #-1879048192	; 0x90000000
    3358:	bcc	43eb80 <max_column_width@@Base+0x428970>
    335c:	stmdalt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3360:	mrc	7, 0, APSR_nzcv, cr10, cr13, {7}
    3364:	mrc	7, 7, APSR_nzcv, cr4, cr13, {7}
    3368:			; <UNDEFINED> instruction: 0x00001cbc
    336c:	andeq	r1, r0, r4, lsr #25
    3370:	andeq	r1, r0, lr, asr #22
    3374:			; <UNDEFINED> instruction: 0x00001ab6
    3378:	svcmi	0x00f0e92d
    337c:	strmi	fp, [r5], -sp, lsl #1
    3380:	pkhbtmi	r4, r9, ip, lsl #12
    3384:			; <UNDEFINED> instruction: 0xf7fd4692
    3388:	svcmi	0x0043ee74
    338c:	ldrbtmi	r2, [pc], #-3328	; 3394 <__assert_fail@plt+0x222c>
    3390:	stmdavs	r3, {r1, r2, r3, r4, r5, fp, sp, lr}
    3394:	blle	1f27fc0 <max_column_width@@Base+0x1f11db0>
    3398:	strmi	r4, [r0], r0, asr #22
    339c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    33a0:	lfmle	f4, 4, [ip], {171}	; 0xab
    33a4:	cmnmi	r0, #111	; 0x6f	; <UNPREDICTABLE>
    33a8:	ble	1c13e24 <max_column_width@@Base+0x1bfdc14>
    33ac:			; <UNDEFINED> instruction: 0xf1051d3b
    33b0:	addsmi	r0, lr, #1024	; 0x400
    33b4:	biceq	lr, fp, pc, asr #20
    33b8:			; <UNDEFINED> instruction: 0x4630d05d
    33bc:	ldc2l	0, cr15, [sl, #-0]
    33c0:	eorsvs	r4, r8, r6, lsl #12
    33c4:	tstcs	r0, r6, lsr pc
    33c8:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    33cc:	andeq	lr, r0, #175104	; 0x2ac00
    33d0:	sbceq	lr, r0, r6, lsl #22
    33d4:			; <UNDEFINED> instruction: 0xf7fd00d2
    33d8:			; <UNDEFINED> instruction: 0xf8c7ee5c
    33dc:	bvs	ff9ef3e4 <max_column_width@@Base+0xff9d91d4>
    33e0:	biceq	lr, r5, #6144	; 0x1800
    33e4:	eorsne	pc, r5, r6, asr r8	; <UNPREDICTABLE>
    33e8:	andeq	pc, r8, #4, 2
    33ec:			; <UNDEFINED> instruction: 0xf8d46858
    33f0:			; <UNDEFINED> instruction: 0xf8d4b004
    33f4:	strls	ip, [r4, -r8, lsr #32]
    33f8:	bleq	7f52c <max_column_width@@Base+0x6931c>
    33fc:	andls	r6, r8, #2555904	; 0x270000
    3400:	movwls	r4, #46666	; 0xb64a
    3404:	smlsdls	r0, r3, r6, r4
    3408:			; <UNDEFINED> instruction: 0xf8cd9f08
    340c:			; <UNDEFINED> instruction: 0xf8cdc00c
    3410:	strls	fp, [r2, -r4]
    3414:	andls	r9, r7, sl, lsl #2
    3418:			; <UNDEFINED> instruction: 0xff4ef7fe
    341c:	addmi	r9, r1, #163840	; 0x28000
    3420:	blmi	8394b0 <max_column_width@@Base+0x8232a0>
    3424:	stmdals	r7, {r0, r6, sl, fp, ip}
    3428:			; <UNDEFINED> instruction: 0xf846447b
    342c:	addsmi	r1, r8, #53	; 0x35
    3430:	tstls	r7, r3
    3434:	stc	7, cr15, [r4, #1012]	; 0x3f4
    3438:	strmi	r9, [r8], -r7, lsl #18
    343c:			; <UNDEFINED> instruction: 0xf0009107
    3440:	svcls	0x000bfcf5
    3444:	ldrbmi	r6, [r3], -r6, ror #21
    3448:	strbmi	r6, [sl], -r5, lsr #21
    344c:	ldrdgt	pc, [r0], -r4
    3450:	rsbsvs	r9, r8, r7, lsl #18
    3454:	stmib	sp, {r3, r8, r9, sl, fp, ip, pc}^
    3458:			; <UNDEFINED> instruction: 0xf8cd5603
    345c:	stmib	sp, {lr, pc}^
    3460:	andls	fp, r7, r1, lsl #14
    3464:			; <UNDEFINED> instruction: 0xff28f7fe
    3468:	stmdals	r7, {r0, r3, r8, r9, fp, ip, pc}
    346c:	andcc	pc, r0, r8, asr #17
    3470:	pop	{r0, r2, r3, ip, sp, pc}
    3474:	strdcs	r8, [r0], -r0
    3478:			; <UNDEFINED> instruction: 0xf0009307
    347c:	blls	202870 <max_column_width@@Base+0x1ec660>
    3480:	ldm	r3, {r1, r2, r9, sl, lr}
    3484:	eorsvs	r0, lr, r3
    3488:	andeq	lr, r3, r6, lsl #17
    348c:			; <UNDEFINED> instruction: 0xf000e79a
    3490:			; <UNDEFINED> instruction: 0xf7fdfda5
    3494:	svclt	0x0000ee5e
    3498:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    349c:			; <UNDEFINED> instruction: 0x00012cb0
    34a0:	andeq	r2, r1, r4, lsl #25
    34a4:			; <UNDEFINED> instruction: 0x00012cb4
    34a8:			; <UNDEFINED> instruction: 0x4604b570
    34ac:	stcl	7, cr15, [r0, #1012]!	; 0x3f4
    34b0:	strmi	r6, [r5], -r6, lsl #16
    34b4:	strtmi	fp, [r0], -ip, lsr #2
    34b8:			; <UNDEFINED> instruction: 0xf0002130
    34bc:	eorvs	pc, lr, r5, ror sp	; <UNPREDICTABLE>
    34c0:	stcmi	13, cr11, [r5], {112}	; 0x70
    34c4:	ldrbtmi	r2, [ip], #-304	; 0xfffffed0
    34c8:	strvc	pc, [r0], #1284	; 0x504
    34cc:			; <UNDEFINED> instruction: 0xf0004620
    34d0:	eorvs	pc, lr, fp, ror #26
    34d4:	svclt	0x0000bd70
    34d8:	andeq	r2, r1, r6, lsl ip
    34dc:	stmdavs	r0, {r3, r8, ip, sp, pc}
    34e0:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    34e4:			; <UNDEFINED> instruction: 0xf5004478
    34e8:	stmdavs	r0, {r7, ip, sp, lr}
    34ec:	svclt	0x00004770
    34f0:	strdeq	r2, [r1], -r8
    34f4:	andvs	fp, r1, r8, lsl #2
    34f8:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    34fc:			; <UNDEFINED> instruction: 0xf5004478
    3500:	andvs	r7, r1, r0, lsl #1
    3504:	svclt	0x00004770
    3508:	andeq	r2, r1, r0, ror #23
    350c:	orrslt	fp, r8, r0, lsr r4
    3510:			; <UNDEFINED> instruction: 0xf100094c
    3514:			; <UNDEFINED> instruction: 0xf0010308
    3518:			; <UNDEFINED> instruction: 0xf853011f
    351c:	blx	9575b4 <max_column_width@@Base+0x9413a4>
    3520:	submi	pc, r2, r1
    3524:	andeq	pc, r1, r0
    3528:	andeq	pc, r1, #2
    352c:	rsbmi	r4, sl, sl, lsl #1
    3530:	eorcs	pc, r4, r3, asr #16
    3534:			; <UNDEFINED> instruction: 0x4770bc30
    3538:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    353c:	addvc	pc, r0, r0, lsl #10
    3540:	svclt	0x0000e7e6
    3544:	andeq	r2, r1, r2, lsr #23
    3548:	tstlt	r0, r3, lsl #12
    354c:	subsvs	r6, r9, r8, asr r8
    3550:	blmi	d5318 <max_column_width@@Base+0xbf108>
    3554:			; <UNDEFINED> instruction: 0xf503447b
    3558:	ldmdavs	r8, {r7, r8, r9, ip, sp, lr}^
    355c:			; <UNDEFINED> instruction: 0x47706059
    3560:	andeq	r2, r1, r8, lsl #23
    3564:	cmplt	r8, r8, lsl #10
    3568:	svclt	0x00182a00
    356c:			; <UNDEFINED> instruction: 0xf04f2900
    3570:	andvs	r0, r3, sl, lsl #6
    3574:	stmib	r0, {r0, r1, r2, ip, lr, pc}^
    3578:	sfmlt	f1, 4, [r8, #-40]	; 0xffffffd8
    357c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    3580:	addvc	pc, r0, r0, lsl #10
    3584:			; <UNDEFINED> instruction: 0xf7fde7f0
    3588:	svclt	0x0000ede4
    358c:	andeq	r2, r1, lr, asr fp
    3590:	mvnsmi	lr, sp, lsr #18
    3594:	strmi	fp, [r6], -sl, lsl #1
    3598:	mvnlt	r9, r0, lsl ip
    359c:	movwcs	lr, #35277	; 0x89cd
    35a0:			; <UNDEFINED> instruction: 0xf7fd9107
    35a4:	bvs	ff9feb44 <max_column_width@@Base+0xff9e8934>
    35a8:	movwcs	lr, #35293	; 0x89dd
    35ac:			; <UNDEFINED> instruction: 0xf8d09907
    35b0:	strmi	r8, [r5], -r0
    35b4:	ldrtmi	r9, [r0], -r4, lsl #14
    35b8:			; <UNDEFINED> instruction: 0xf1046aa6
    35bc:	stmib	sp, {r3, r8, r9, sl}^
    35c0:	stmdavs	r6!, {r1, r9, sl, ip, sp, lr}^
    35c4:	stmdavs	r4!, {r0, r9, sl, ip, pc}
    35c8:			; <UNDEFINED> instruction: 0xf7fe9400
    35cc:			; <UNDEFINED> instruction: 0xf8c5fe75
    35d0:	andlt	r8, sl, r0
    35d4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    35d8:	ldrbtmi	r4, [ip], #-3074	; 0xfffff3fe
    35dc:	strvc	pc, [r0], #1284	; 0x504
    35e0:	svclt	0x0000e7dc
    35e4:	andeq	r2, r1, r2, lsl #22
    35e8:	svcmi	0x00f0e92d
    35ec:	addlt	r4, fp, ip, lsl r6
    35f0:	strmi	r4, [fp], -r3, lsl #13
    35f4:	stccs	6, cr4, [r0], {21}
    35f8:	movwls	sp, #28731	; 0x703b
    35fc:	ldc	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    3600:	smlattcs	r0, r7, sl, r6
    3604:			; <UNDEFINED> instruction: 0xf1046862
    3608:	blls	1c5a30 <max_column_width@@Base+0x1af820>
    360c:	svclt	0x0014428d
    3610:			; <UNDEFINED> instruction: 0xf0424690
    3614:	ldrbmi	r0, [sl], -r1, lsl #16
    3618:			; <UNDEFINED> instruction: 0xf8d09308
    361c:	strmi	sl, [r6], -r0
    3620:	strmi	r9, [r8], -r4, lsl #14
    3624:			; <UNDEFINED> instruction: 0xf8cd6aa7
    3628:			; <UNDEFINED> instruction: 0xf8cd9008
    362c:	strls	r8, [r3, -r4]
    3630:	strls	r6, [r0, -r7, lsr #16]
    3634:	mcr2	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    3638:	andls	r1, r9, r1, asr #24
    363c:	strmi	r9, [r8], -r7, lsl #2
    3640:	blx	ffd3f64a <max_column_width@@Base+0xffd2943a>
    3644:	ldrbmi	r6, [sl], -r7, ror #21
    3648:	movwne	lr, #31197	; 0x79dd
    364c:	bvs	fe9e9264 <max_column_width@@Base+0xfe9d3054>
    3650:	stmdbhi	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    3654:	stmdavs	r4!, {r0, r1, r8, r9, sl, ip, pc}
    3658:	strmi	r9, [r3], r0, lsl #8
    365c:	mcr2	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    3660:	andge	pc, r0, r6, asr #17
    3664:	blls	26faa0 <max_column_width@@Base+0x259890>
    3668:	ldrbmi	r6, [r8], -fp, lsr #32
    366c:	pop	{r0, r1, r3, ip, sp, pc}
    3670:	stcmi	15, cr8, [r2], {240}	; 0xf0
    3674:			; <UNDEFINED> instruction: 0xf504447c
    3678:	ldr	r7, [lr, r0, lsl #9]!
    367c:	andeq	r2, r1, r8, ror #20
    3680:	andcs	r4, r0, #19922944	; 0x1300000
    3684:	svclt	0x00b0f7ff
    3688:	blmi	615eec <max_column_width@@Base+0x5ffcdc>
    368c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    3690:	ldrblt	r6, [r0, #-2066]!	; 0xfffff7ee
    3694:	ldmdavs	lr, {r0, r9, fp, sp}
    3698:			; <UNDEFINED> instruction: 0xf1a6dd0a
    369c:	ldrtmi	r0, [r4], -r8, lsl #10
    36a0:	strbeq	lr, [r2, #2821]	; 0xb05
    36a4:	strcc	r6, [r8], #-2272	; 0xfffff720
    36a8:	mcrr	7, 15, pc, sl, cr13	; <UNPREDICTABLE>
    36ac:	mvnsle	r4, ip, lsr #5
    36b0:	ldmdavs	r0!, {r0, r1, r2, r3, sl, fp, lr}^
    36b4:	adcmi	r4, r0, #124, 8	; 0x7c000000
    36b8:			; <UNDEFINED> instruction: 0xf7fdd007
    36bc:	blmi	37e7cc <max_column_width@@Base+0x3685bc>
    36c0:	addvc	pc, r0, #1325400064	; 0x4f000000
    36c4:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    36c8:	cfstrsmi	mvf2, [fp], {1}
    36cc:	cfstrsne	mvf4, [r5, #-496]!	; 0xfffffe10
    36d0:	andle	r4, r3, lr, lsr #5
    36d4:			; <UNDEFINED> instruction: 0xf7fd4630
    36d8:	eorvs	lr, r5, r4, lsr ip
    36dc:	andcs	r4, r1, #7168	; 0x1c00
    36e0:	andsvs	r4, sl, fp, ror r4
    36e4:	svclt	0x0000bd70
    36e8:	andeq	r2, r1, r0, asr #19
    36ec:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    36f0:	andeq	r2, r1, r8, lsr #20
    36f4:			; <UNDEFINED> instruction: 0x000129bc
    36f8:			; <UNDEFINED> instruction: 0x000129b4
    36fc:	andeq	r2, r1, ip, ror #18
    3700:			; <UNDEFINED> instruction: 0xf04f4b03
    3704:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    3708:	orrvc	pc, r0, #12582912	; 0xc00000
    370c:	svclt	0x0000e634
    3710:	ldrdeq	r2, [r1], -r6
    3714:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    3718:	orrvc	pc, r0, #12582912	; 0xc00000
    371c:	svclt	0x0000e62c
    3720:	andeq	r2, r1, r6, asr #19
    3724:	strmi	r4, [r1], -r4, lsl #22
    3728:	rscscc	pc, pc, #79	; 0x4f
    372c:	ldrbtmi	r2, [fp], #-0
    3730:	orrvc	pc, r0, #12582912	; 0xc00000
    3734:	svclt	0x0000e620
    3738:	andeq	r2, r1, lr, lsr #19
    373c:	strmi	r4, [sl], -r5, lsl #22
    3740:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    3744:			; <UNDEFINED> instruction: 0xf5034604
    3748:	strtmi	r7, [r1], -r0, lsl #7
    374c:			; <UNDEFINED> instruction: 0xf85d2000
    3750:	ldr	r4, [r1], -r4, lsl #22
    3754:	muleq	r1, sl, r9
    3758:	addslt	fp, r1, r0, lsr r5
    375c:	ldrmi	sl, [r5], -r3, lsl #22
    3760:	strmi	r4, [r4], -pc, lsl #20
    3764:	ldrmi	r9, [r8], -r1, lsl #6
    3768:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    376c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3770:			; <UNDEFINED> instruction: 0xf04f930f
    3774:			; <UNDEFINED> instruction: 0xf7fe0300
    3778:	blls	82c2c <max_column_width@@Base+0x6ca1c>
    377c:	rscscc	pc, pc, #79	; 0x4f
    3780:	strtmi	r4, [r0], -r9, lsr #12
    3784:	ldc2l	7, cr15, [r8, #1020]!	; 0x3fc
    3788:	blmi	195fac <max_column_width@@Base+0x17fd9c>
    378c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3790:	blls	3dd800 <max_column_width@@Base+0x3c75f0>
    3794:	qaddle	r4, sl, r1
    3798:	ldclt	0, cr11, [r0, #-68]!	; 0xffffffbc
    379c:	bl	fff41798 <max_column_width@@Base+0xfff2b588>
    37a0:	andeq	r2, r1, sl, asr r7
    37a4:	andeq	r0, r0, r8, ror #1
    37a8:	andeq	r2, r1, r8, lsr r7
    37ac:	addslt	fp, r1, r0, lsr r5
    37b0:	movwls	r4, #5636	; 0x1604
    37b4:	andls	sl, r0, #3072	; 0xc00
    37b8:	ldrmi	r4, [r8], -pc, lsl #20
    37bc:	movwls	r9, #3328	; 0xd00
    37c0:	blmi	3949b0 <max_column_width@@Base+0x37e7a0>
    37c4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    37c8:			; <UNDEFINED> instruction: 0xf04f930f
    37cc:			; <UNDEFINED> instruction: 0xf7fe0300
    37d0:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    37d4:	strtmi	r3, [r9], -r0, lsl #4
    37d8:			; <UNDEFINED> instruction: 0xf7ff4620
    37dc:	bmi	242f18 <max_column_width@@Base+0x22cd08>
    37e0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    37e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    37e8:	subsmi	r9, sl, pc, lsl #22
    37ec:	andslt	sp, r1, r1, lsl #2
    37f0:			; <UNDEFINED> instruction: 0xf7fdbd30
    37f4:	svclt	0x0000ebd2
    37f8:	andeq	r2, r1, r4, lsl #14
    37fc:	andeq	r0, r0, r8, ror #1
    3800:	andeq	r2, r1, r2, ror #13
    3804:	strmi	r4, [r1], -sl, lsl #12
    3808:			; <UNDEFINED> instruction: 0xf7ff2000
    380c:	svclt	0x0000bfa5
    3810:			; <UNDEFINED> instruction: 0x460cb410
    3814:			; <UNDEFINED> instruction: 0x46014613
    3818:	andcs	r4, r0, r2, lsr #12
    381c:	blmi	141998 <max_column_width@@Base+0x12b788>
    3820:	svclt	0x00c4f7ff
    3824:	mvnsmi	lr, sp, lsr #18
    3828:	bmi	755088 <max_column_width@@Base+0x73ee78>
    382c:	ldcmi	0, cr11, [sp], {142}	; 0x8e
    3830:	blmi	755250 <max_column_width@@Base+0x73f040>
    3834:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    3838:			; <UNDEFINED> instruction: 0xf5044688
    383c:	cfstrsge	mvf7, [r1, #-512]	; 0xfffffe00
    3840:	ldmdbeq	r7!, {r0, r1, r4, r6, r7, fp, ip, lr}^
    3844:	stfeqd	f7, [ip], {13}
    3848:	ldreq	pc, [pc], -r6
    384c:	movwls	r6, #55323	; 0xd81b
    3850:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3854:	strgt	ip, [pc, #-3087]	; 2c4d <__assert_fail@plt+0x1ae5>
    3858:	strgt	ip, [pc, #-3087]	; 2c51 <__assert_fail@plt+0x1ae9>
    385c:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    3860:	andeq	lr, pc, r5, lsl #17
    3864:			; <UNDEFINED> instruction: 0xf85cab01
    3868:	strbmi	r5, [r2], -r7, lsr #32
    386c:	andcs	r4, r0, r1, ror r6
    3870:	vst1.8	{d15-d16}, [r6 :128], r5
    3874:			; <UNDEFINED> instruction: 0xf00443e4
    3878:	adcsmi	r0, r4, r1, lsl #8
    387c:			; <UNDEFINED> instruction: 0xf84c406c
    3880:			; <UNDEFINED> instruction: 0xf7ff4027
    3884:	bmi	282e70 <max_column_width@@Base+0x26cc60>
    3888:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    388c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3890:	subsmi	r9, sl, sp, lsl #22
    3894:	andlt	sp, lr, r2, lsl #2
    3898:	ldrhhi	lr, [r0, #141]!	; 0x8d
    389c:	bl	1f41898 <max_column_width@@Base+0x1f2b688>
    38a0:	muleq	r1, r0, r6
    38a4:	andeq	r2, r1, r6, lsr #17
    38a8:	andeq	r0, r0, r8, ror #1
    38ac:	andeq	r2, r1, sl, lsr r6
    38b0:			; <UNDEFINED> instruction: 0xf04f460a
    38b4:			; <UNDEFINED> instruction: 0xf7ff31ff
    38b8:	svclt	0x0000bfb5
    38bc:			; <UNDEFINED> instruction: 0xf04f223a
    38c0:			; <UNDEFINED> instruction: 0xf7ff31ff
    38c4:	svclt	0x0000bfaf
    38c8:			; <UNDEFINED> instruction: 0xf7ff223a
    38cc:	svclt	0x0000bfab
    38d0:	mvnsmi	lr, sp, lsr #18
    38d4:	bmi	69531c <max_column_width@@Base+0x67f10c>
    38d8:	blmi	6afb48 <max_column_width@@Base+0x699938>
    38dc:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    38e0:	strtmi	r4, [r0], -ip, ror #12
    38e4:	ldmpl	r3, {r0, r2, r3, r8, sl, fp, sp, pc}^
    38e8:	tstls	r9, #1769472	; 0x1b0000
    38ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    38f0:	stc2l	7, cr15, [lr], #-1016	; 0xfffffc08
    38f4:	strgt	ip, [pc, #-3087]	; 2ced <__assert_fail@plt+0x1b85>
    38f8:			; <UNDEFINED> instruction: 0xf8ddcc0f
    38fc:	strgt	ip, [pc, #-64]	; 38c4 <__assert_fail@plt+0x275c>
    3900:	streq	lr, [ip], -pc, ror #20
    3904:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    3908:	strvs	pc, [r0], #6
    390c:	streq	lr, [ip], #-2692	; 0xfffff57c
    3910:	stm	r5, {r4, sl, ip, pc}
    3914:	blge	343958 <max_column_width@@Base+0x32d748>
    3918:	rscscc	pc, pc, #79	; 0x4f
    391c:	ldrtmi	r4, [r8], -r1, asr #12
    3920:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
    3924:	blmi	1d614c <max_column_width@@Base+0x1bff3c>
    3928:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    392c:	blls	65d99c <max_column_width@@Base+0x64778c>
    3930:	qaddle	r4, sl, r2
    3934:	pop	{r1, r3, r4, ip, sp, pc}
    3938:			; <UNDEFINED> instruction: 0xf7fd81f0
    393c:	svclt	0x0000eb2e
    3940:	andeq	r2, r1, r6, ror #11
    3944:	andeq	r0, r0, r8, ror #1
    3948:	muleq	r1, ip, r5
    394c:	mvnsmi	lr, sp, lsr #18
    3950:	ldcmi	0, cr11, [lr], {144}	; 0x90
    3954:			; <UNDEFINED> instruction: 0xf8df460f
    3958:			; <UNDEFINED> instruction: 0x4616c078
    395c:	cfldrsmi	mvf4, [sp, #-496]	; 0xfffffe10
    3960:	strvc	pc, [r0], #1284	; 0x504
    3964:	ldrbtmi	r9, [ip], #1
    3968:	stcgt	6, cr4, [pc], {158}	; 0x9e
    396c:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    3970:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    3974:	svclt	0x00182e00
    3978:			; <UNDEFINED> instruction: 0xf8dd2f00
    397c:	stmdavs	sp!, {r2, lr, pc}
    3980:			; <UNDEFINED> instruction: 0xf04f950f
    3984:	strbmi	r0, [r5], -r0, lsl #10
    3988:	cfstr32gt	mvfx12, [pc], {15}
    398c:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
    3990:			; <UNDEFINED> instruction: 0xf04f000f
    3994:	strls	r0, [r3], #-1034	; 0xfffffbf6
    3998:	andeq	lr, pc, r5, lsl #17
    399c:	bls	5b79f4 <max_column_width@@Base+0x5a17e4>
    39a0:	ldrbtmi	r4, [r1], -r3, asr #12
    39a4:	stmib	sp, {r5, r6, r9, sl, lr}^
    39a8:			; <UNDEFINED> instruction: 0xf7ff760d
    39ac:	bmi	2c2d48 <max_column_width@@Base+0x2acb38>
    39b0:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    39b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    39b8:	subsmi	r9, sl, pc, lsl #22
    39bc:	andslt	sp, r0, r2, lsl #2
    39c0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    39c4:	b	ffa419c0 <max_column_width@@Base+0xffa2b7b0>
    39c8:	bl	ff0c19c4 <max_column_width@@Base+0xff0ab7b4>
    39cc:	andeq	r2, r1, r0, lsl #15
    39d0:	andeq	r2, r1, lr, asr r5
    39d4:	andeq	r0, r0, r8, ror #1
    39d8:	andeq	r2, r1, r2, lsl r5
    39dc:	addlt	fp, r2, r0, lsl r5
    39e0:	ldrbtcc	pc, [pc], #79	; 39e8 <__assert_fail@plt+0x2880>	; <UNPREDICTABLE>
    39e4:			; <UNDEFINED> instruction: 0xf7ff9400
    39e8:			; <UNDEFINED> instruction: 0xb002ffb1
    39ec:	svclt	0x0000bd10
    39f0:	addlt	fp, r2, r0, lsl r5
    39f4:	ldrmi	r4, [r3], -ip, lsl #12
    39f8:	strtmi	r4, [r2], -r1, lsl #12
    39fc:			; <UNDEFINED> instruction: 0xf04f2000
    3a00:	strls	r3, [r0], #-1279	; 0xfffffb01
    3a04:			; <UNDEFINED> instruction: 0xffa2f7ff
    3a08:	ldclt	0, cr11, [r0, #-8]
    3a0c:	addlt	fp, r3, r0, lsr r5
    3a10:	ldrmi	r4, [r4], -sp, lsl #12
    3a14:	movwls	r4, #1537	; 0x601
    3a18:	strtmi	r4, [r3], -sl, lsr #12
    3a1c:			; <UNDEFINED> instruction: 0xf7ff2000
    3a20:	mullt	r3, r5, pc	; <UNPREDICTABLE>
    3a24:	svclt	0x0000bd30
    3a28:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    3a2c:	strt	r3, [r3], #772	; 0x304
    3a30:	andeq	r2, r1, r2, lsr #12
    3a34:	strmi	r4, [sl], -r5, lsl #22
    3a38:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    3a3c:	movwcc	r4, #17924	; 0x4604
    3a40:	andcs	r4, r0, r1, lsr #12
    3a44:	blmi	141bc0 <max_column_width@@Base+0x12b9b0>
    3a48:	svclt	0x0000e496
    3a4c:	andeq	r2, r1, r2, lsl r6
    3a50:			; <UNDEFINED> instruction: 0xf04f4b02
    3a54:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    3a58:	str	r3, [sp], #772	; 0x304
    3a5c:	strdeq	r2, [r1], -r6
    3a60:	strmi	r4, [r1], -r3, lsl #22
    3a64:	rscscc	pc, pc, #79	; 0x4f
    3a68:	ldrbtmi	r2, [fp], #-0
    3a6c:	str	r3, [r3], #772	; 0x304
    3a70:	andeq	r2, r1, r2, ror #11
    3a74:	strdlt	fp, [r9], r0
    3a78:	strmi	r4, [r4], -r6, lsl #31
    3a7c:			; <UNDEFINED> instruction: 0x560ee9dd
    3a80:	orrlt	r4, r1, #2130706432	; 0x7f000000
    3a84:	bmi	fe12828c <max_column_width@@Base+0xfe11207c>
    3a88:	strmi	r9, [fp], -r1, lsl #6
    3a8c:	tstcs	r1, sl, ror r4
    3a90:	bl	4c1a8c <max_column_width@@Base+0x4ab87c>
    3a94:	andcs	r4, r5, #2113536	; 0x204000
    3a98:	ldrbtmi	r2, [r9], #-0
    3a9c:	b	1dc1a98 <max_column_width@@Base+0x1dab888>
    3aa0:	vpmin.s8	q10, q0, <illegal reg q15.5>
    3aa4:	smlattcs	r1, r2, ip, r7
    3aa8:			; <UNDEFINED> instruction: 0xf8cd58ba
    3aac:	strmi	ip, [r3], -r0
    3ab0:			; <UNDEFINED> instruction: 0xf7fd4620
    3ab4:	ldmdbmi	fp!, {r1, r8, r9, fp, sp, lr, pc}^
    3ab8:	andcs	r2, r0, r5, lsl #4
    3abc:			; <UNDEFINED> instruction: 0xf7fd4479
    3ac0:	strtmi	lr, [r1], -r6, ror #20
    3ac4:	b	541ac0 <max_column_width@@Base+0x52b8b0>
    3ac8:	vceq.f32	d2, d0, d9
    3acc:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    3ad0:	sbcseq	pc, pc, r6, lsl r0	; <UNPREDICTABLE>
    3ad4:	eorseq	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
    3ad8:	rsbeq	r0, r3, r0, asr r0
    3adc:	addeq	r0, sp, r7, ror r0
    3ae0:	adcseq	r0, pc, r5, lsr #1
    3ae4:	movwls	r0, #18
    3ae8:	bmi	1bd533c <max_column_width@@Base+0x1bbf12c>
    3aec:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3af0:	b	ff8c1aec <max_column_width@@Base+0xff8ab8dc>
    3af4:	stmdbmi	sp!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    3af8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3afc:			; <UNDEFINED> instruction: 0xf7fd2000
    3b00:	ldmib	r5, {r1, r2, r6, r9, fp, sp, lr, pc}^
    3b04:	strmi	r1, [r2], -r7, lsl #12
    3b08:	ldmib	r5, {r5, r9, sl, lr}^
    3b0c:	strls	r3, [r7], -r5, lsl #8
    3b10:	tstls	r6, lr, lsr #18
    3b14:	strls	r6, [r5], #-2281	; 0xfffff717
    3b18:	movwls	r6, #18604	; 0x48ac
    3b1c:	stmib	sp, {r0, r1, r3, r5, r6, fp, sp, lr}^
    3b20:	tstcs	r1, r2, lsl #12
    3b24:	strcc	lr, [r0], #-2509	; 0xfffff633
    3b28:			; <UNDEFINED> instruction: 0xf7fd682b
    3b2c:	andlt	lr, r9, r6, asr #21
    3b30:	ldmdbmi	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    3b34:	andcs	r2, r0, r5, lsl #4
    3b38:			; <UNDEFINED> instruction: 0xf7fd4479
    3b3c:	stmdavs	fp!, {r3, r5, r9, fp, sp, lr, pc}
    3b40:	strmi	r2, [r2], -r1, lsl #2
    3b44:	andlt	r4, r9, r0, lsr #12
    3b48:	ldrhtmi	lr, [r0], #141	; 0x8d
    3b4c:	blt	fecc1b48 <max_column_width@@Base+0xfecab938>
    3b50:	andcs	r4, r5, #88, 18	; 0x160000
    3b54:	ldrbtmi	r2, [r9], #-0
    3b58:	b	641b54 <max_column_width@@Base+0x62b944>
    3b5c:	stmdavs	fp!, {r1, r2, r3, r5, r6, fp, sp, lr}
    3b60:	strls	r2, [lr], -r1, lsl #2
    3b64:	strtmi	r4, [r0], -r2, lsl #12
    3b68:	pop	{r0, r3, ip, sp, pc}
    3b6c:			; <UNDEFINED> instruction: 0xf7fd40f0
    3b70:	ldmdbmi	r1, {r0, r5, r7, r9, fp, ip, sp, pc}^
    3b74:	andcs	r2, r0, r5, lsl #4
    3b78:			; <UNDEFINED> instruction: 0xf7fd4479
    3b7c:	ldmib	r5, {r3, r9, fp, sp, lr, pc}^
    3b80:	stmdavs	fp!, {r0, r8, r9, sl, sp, lr}
    3b84:	stmib	sp, {r0, r8, sp}^
    3b88:	strmi	r6, [r2], -lr, lsl #14
    3b8c:	andlt	r4, r9, r0, lsr #12
    3b90:	ldrhtmi	lr, [r0], #141	; 0x8d
    3b94:	blt	fe3c1b90 <max_column_width@@Base+0xfe3ab980>
    3b98:	andcs	r4, r5, #72, 18	; 0x120000
    3b9c:	ldrbtmi	r2, [r9], #-0
    3ba0:	ldmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ba4:	ldrdvs	lr, [r2, -r5]
    3ba8:	tstls	r2, fp, ror #16
    3bac:	stmib	sp, {r0, r8, sp}^
    3bb0:	stmdavs	fp!, {r9, sl, ip, sp}
    3bb4:	strtmi	r4, [r0], -r2, lsl #12
    3bb8:	b	1fc1bb4 <max_column_width@@Base+0x1fab9a4>
    3bbc:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    3bc0:	andcs	r4, r5, #1032192	; 0xfc000
    3bc4:	ldrbtmi	r2, [r9], #-0
    3bc8:	stmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bcc:			; <UNDEFINED> instruction: 0x1603e9d5
    3bd0:	strtmi	r4, [r0], -r2, lsl #12
    3bd4:	strcc	lr, [r1], #-2517	; 0xfffff62b
    3bd8:	strne	lr, [r2], -sp, asr #19
    3bdc:	stmib	sp, {r0, r8, sp}^
    3be0:	stmdavs	fp!, {sl, ip, sp}
    3be4:	b	1a41be0 <max_column_width@@Base+0x1a2b9d0>
    3be8:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    3bec:	andcs	r4, r5, #868352	; 0xd4000
    3bf0:	ldrbtmi	r2, [r9], #-0
    3bf4:	stmib	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bf8:	movwvs	lr, #18901	; 0x49d5
    3bfc:	strtmi	r4, [r0], -r2, lsl #12
    3c00:	ldrdmi	lr, [r2, -r5]
    3c04:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    3c08:	strne	lr, [r2], -sp, asr #19
    3c0c:	stmib	sp, {r0, r8, sp}^
    3c10:	stmdavs	fp!, {sl, ip, sp}
    3c14:	b	1441c10 <max_column_width@@Base+0x142ba00>
    3c18:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    3c1c:	andcs	r4, r5, #688128	; 0xa8000
    3c20:	ldrbtmi	r2, [r9], #-0
    3c24:	ldmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c28:			; <UNDEFINED> instruction: 0x3705e9d5
    3c2c:			; <UNDEFINED> instruction: 0x1603e9d5
    3c30:	strmi	r9, [r2], -r5, lsl #14
    3c34:	stmiavs	ip!, {r5, r9, sl, lr}
    3c38:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    3c3c:	strne	lr, [r2], -sp, asr #19
    3c40:	stmib	sp, {r0, r8, sp}^
    3c44:	stmdavs	fp!, {sl, ip, sp}
    3c48:	b	dc1c44 <max_column_width@@Base+0xdaba34>
    3c4c:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    3c50:	andcs	r4, r5, #491520	; 0x78000
    3c54:	ldrbtmi	r2, [r9], #-0
    3c58:	ldmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c5c:	ldrdvc	lr, [r6, -r5]
    3c60:	movwvs	lr, #18901	; 0x49d5
    3c64:	stmiavs	r9!, {r1, r2, r8, ip, pc}^
    3c68:	strmi	r9, [r2], -r5, lsl #14
    3c6c:	stmiavs	ip!, {r5, r9, sl, lr}
    3c70:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    3c74:	strne	lr, [r2], -sp, asr #19
    3c78:	stmib	sp, {r0, r8, sp}^
    3c7c:	stmdavs	fp!, {sl, ip, sp}
    3c80:	b	6c1c7c <max_column_width@@Base+0x6aba6c>
    3c84:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    3c88:	andcs	r4, r5, #278528	; 0x44000
    3c8c:			; <UNDEFINED> instruction: 0xe7354479
    3c90:	b	17c1c8c <max_column_width@@Base+0x17aba7c>
    3c94:	andeq	r2, r1, r4, asr #8
    3c98:	andeq	r1, r0, r4, lsl r4
    3c9c:	andeq	r1, r0, sl, lsl r4
    3ca0:	andeq	r0, r0, r4, lsr #2
    3ca4:	strdeq	r1, [r0], -ip
    3ca8:			; <UNDEFINED> instruction: 0x000013be
    3cac:	muleq	r0, r6, r5
    3cb0:	andeq	r1, r0, ip, asr #8
    3cb4:	andeq	r1, r0, lr, lsr r4
    3cb8:	andeq	r1, r0, r4, lsr r4
    3cbc:	andeq	r1, r0, sl, lsr #8
    3cc0:	andeq	r1, r0, r2, lsr #8
    3cc4:	andeq	r1, r0, sl, lsl r4
    3cc8:	andeq	r1, r0, r2, lsl r4
    3ccc:	andeq	r1, r0, sl, lsl #8
    3cd0:	andeq	r1, r0, r8, lsr r4
    3cd4:	strdlt	fp, [r3], r0
    3cd8:	ldmdavs	ip!, {r3, r8, r9, sl, fp, ip, pc}
    3cdc:			; <UNDEFINED> instruction: 0x463db134
    3ce0:			; <UNDEFINED> instruction: 0xf8552400
    3ce4:	strcc	r6, [r1], #-3844	; 0xfffff0fc
    3ce8:	mvnsle	r2, r0, lsl #28
    3cec:	strvc	lr, [r0], #-2509	; 0xfffff633
    3cf0:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    3cf4:	ldcllt	0, cr11, [r0, #12]!
    3cf8:	strdlt	fp, [pc], r0
    3cfc:	mcrge	13, 0, r4, cr2, cr1, {0}
    3d00:	ldrbtmi	r4, [sp], #-3089	; 0xfffff3ef
    3d04:	stmdbpl	ip!, {r2, r4, r8, r9, sl, fp, ip, pc}
    3d08:	strls	r6, [sp], #-2084	; 0xfffff7dc
    3d0c:	streq	pc, [r0], #-79	; 0xffffffb1
    3d10:			; <UNDEFINED> instruction: 0xf8572400
    3d14:			; <UNDEFINED> instruction: 0xf8465b04
    3d18:	tstlt	r5, r4, lsl #30
    3d1c:	cfstrscs	mvf3, [sl], {1}
    3d20:	strls	sp, [r1], #-503	; 0xfffffe09
    3d24:	strls	sl, [r0], #-3075	; 0xfffff3fd
    3d28:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    3d2c:	blmi	196550 <max_column_width@@Base+0x180340>
    3d30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3d34:	blls	35dda4 <max_column_width@@Base+0x347b94>
    3d38:	qaddle	r4, sl, r1
    3d3c:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
    3d40:	stmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d44:	andeq	r2, r1, r2, asr #3
    3d48:	andeq	r0, r0, r8, ror #1
    3d4c:	muleq	r1, r4, r1
    3d50:	ldrblt	fp, [r0, #1032]!	; 0x408
    3d54:	ldcmi	0, cr11, [r5, #-568]	; 0xfffffdc8
    3d58:	ldcmi	14, cr10, [r5], {19}
    3d5c:	ldrbtmi	sl, [sp], #-3842	; 0xfffff0fe
    3d60:	blcc	141ec0 <max_column_width@@Base+0x12bcb0>
    3d64:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    3d68:			; <UNDEFINED> instruction: 0xf04f940d
    3d6c:	strcs	r0, [r0], #-1024	; 0xfffffc00
    3d70:			; <UNDEFINED> instruction: 0xf8569602
    3d74:			; <UNDEFINED> instruction: 0xf8475b04
    3d78:	tstlt	r5, r4, lsl #30
    3d7c:	cfstrscs	mvf3, [sl], {1}
    3d80:	strls	sp, [r1], #-503	; 0xfffffe09
    3d84:	strls	sl, [r0], #-3075	; 0xfffff3fd
    3d88:	mrc2	7, 3, pc, cr4, cr15, {7}
    3d8c:	blmi	2165b8 <max_column_width@@Base+0x2003a8>
    3d90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3d94:	blls	35de04 <max_column_width@@Base+0x347bf4>
    3d98:	qaddle	r4, sl, r4
    3d9c:	pop	{r1, r2, r3, ip, sp, pc}
    3da0:	strdlt	r4, [r1], -r0
    3da4:			; <UNDEFINED> instruction: 0xf7fd4770
    3da8:	svclt	0x0000e8f8
    3dac:	andeq	r2, r1, r6, ror #2
    3db0:	andeq	r0, r0, r8, ror #1
    3db4:	andeq	r2, r1, r4, lsr r1
    3db8:	andcs	r4, r5, #20, 18	; 0x50000
    3dbc:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    3dc0:	ldcmi	0, cr2, [r3], {-0}
    3dc4:	stmia	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3dc8:	ldrbtmi	r4, [ip], #-2578	; 0xfffff5ee
    3dcc:			; <UNDEFINED> instruction: 0x4601447a
    3dd0:			; <UNDEFINED> instruction: 0xf7fd2001
    3dd4:	ldmdbmi	r0, {r2, r5, r6, r8, fp, sp, lr, pc}
    3dd8:	andcs	r2, r0, r5, lsl #4
    3ddc:			; <UNDEFINED> instruction: 0xf7fd4479
    3de0:	blmi	3be140 <max_column_width@@Base+0x3a7f30>
    3de4:	ldrbtmi	r4, [fp], #-2574	; 0xfffff5f2
    3de8:			; <UNDEFINED> instruction: 0x4601447a
    3dec:			; <UNDEFINED> instruction: 0xf7fd2001
    3df0:	stmdbmi	ip, {r1, r2, r4, r6, r8, fp, sp, lr, pc}
    3df4:	andcs	r2, r0, r5, lsl #4
    3df8:			; <UNDEFINED> instruction: 0xf7fd4479
    3dfc:	blmi	2be124 <max_column_width@@Base+0x2a7f14>
    3e00:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
    3e04:	ldmdavs	r9, {r4, lr}
    3e08:	ldmdalt	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e0c:	andeq	r1, r0, r2, asr #6
    3e10:	strdeq	r2, [r1], -sl
    3e14:	andeq	r1, r0, ip, asr #6
    3e18:	andeq	r1, r0, r4, asr r3
    3e1c:	andeq	r0, r0, lr, ror #21
    3e20:	andeq	r0, r0, r4, lsl fp
    3e24:	andeq	r1, r0, ip, asr #6
    3e28:	andeq	r0, r0, r0, lsl r1
    3e2c:			; <UNDEFINED> instruction: 0x4604b510
    3e30:	stmia	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e34:	svclt	0x00183c00
    3e38:	stmdacs	r0, {r0, sl, sp}
    3e3c:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    3e40:	vldrlt.16	s22, [r0, #-8]	; <UNPREDICTABLE>
    3e44:			; <UNDEFINED> instruction: 0xf8caf000
    3e48:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    3e4c:			; <UNDEFINED> instruction: 0xbc01fba0
    3e50:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
    3e54:	movwcs	fp, #7960	; 0x1f18
    3e58:	svceq	0x0000f1bb
    3e5c:	stmdblt	fp!, {r1, r2, r8, r9, fp, ip, lr, pc}
    3e60:			; <UNDEFINED> instruction: 0xf000fb01
    3e64:	stmdami	r0, {r0, r2, r3, r4, r5, r7, fp, sp, lr, pc}
    3e68:	svclt	0x00e0f7ff
    3e6c:			; <UNDEFINED> instruction: 0xf8b6f000
    3e70:	svclt	0x00dcf7ff
    3e74:	ldrlt	r1, [r0, #-3587]	; 0xfffff1fd
    3e78:	movwcs	fp, #7960	; 0x1f18
    3e7c:	svclt	0x00182900
    3e80:	ldmdblt	r3, {r8, r9, sp}^
    3e84:			; <UNDEFINED> instruction: 0xf7fd460c
    3e88:	cdpne	8, 2, cr14, cr1, cr14, {4}
    3e8c:	tstcs	r1, r8, lsl pc
    3e90:	svclt	0x00182800
    3e94:	stmdblt	r1!, {r8, sp}
    3e98:			; <UNDEFINED> instruction: 0xf7fdbd10
    3e9c:	andcs	lr, r0, r2, asr r8
    3ea0:			; <UNDEFINED> instruction: 0xf000bd10
    3ea4:	svclt	0x0000f89b
    3ea8:	blx	fe871392 <max_column_width@@Base+0xfe85b182>
    3eac:	cfsh64ne	mvdx4, mvdx11, #2
    3eb0:	movwcs	fp, #7960	; 0x1f18
    3eb4:	blle	18eebc <max_column_width@@Base+0x178cac>
    3eb8:	blx	b236e <max_column_width@@Base+0x9c15e>
    3ebc:	pop	{r0, r8, ip, sp, lr, pc}
    3ec0:			; <UNDEFINED> instruction: 0xf7ff4038
    3ec4:			; <UNDEFINED> instruction: 0xf000bfd7
    3ec8:	svclt	0x0000f889
    3ecc:			; <UNDEFINED> instruction: 0x460fb5f8
    3ed0:	ldrmi	r6, [r5], -ip, lsl #16
    3ed4:	orrslt	r4, r8, r6, lsl #12
    3ed8:	subspl	pc, r4, r5, asr #4
    3edc:	vmov.i32	d20, #1358954496	; 0x51000000
    3ee0:			; <UNDEFINED> instruction: 0xf0005055
    3ee4:	adcmi	pc, r0, #2703360	; 0x294000
    3ee8:			; <UNDEFINED> instruction: 0x1c63d914
    3eec:	ldrbeq	lr, [r4], #-2819	; 0xfffff4fd
    3ef0:			; <UNDEFINED> instruction: 0xf104fb05
    3ef4:	eorsvs	r4, ip, r0, lsr r6
    3ef8:	ldrhtmi	lr, [r8], #141	; 0x8d
    3efc:	svclt	0x00baf7ff
    3f00:	blx	fe93045a <max_column_width@@Base+0xfe91a24a>
    3f04:	cdpne	2, 1, cr1, cr3, cr5, {0}
    3f08:	movwcs	fp, #7960	; 0x1f18
    3f0c:	blle	4e314 <max_column_width@@Base+0x38104>
    3f10:	rscle	r2, sp, r0, lsl #22
    3f14:			; <UNDEFINED> instruction: 0xf862f000
    3f18:	subcs	r4, r0, r1, lsl r6
    3f1c:			; <UNDEFINED> instruction: 0xf988f000
    3f20:	svclt	0x00942d40
    3f24:	mcrrne	6, 0, r4, r4, cr4
    3f28:	svclt	0x0000e7eb
    3f2c:	strmi	fp, [fp], -r8, lsl #10
    3f30:	cmnlt	r8, r9, lsl #16
    3f34:	subspl	pc, r4, #1342177284	; 0x50000004
    3f38:	subspl	pc, r5, #1342177292	; 0x5000000c
    3f3c:	andsle	r4, r0, #268435465	; 0x10000009
    3f40:	bl	8b070 <max_column_width@@Base+0x74e60>
    3f44:	andsvs	r0, r9, r1, asr r1
    3f48:			; <UNDEFINED> instruction: 0x4008e8bd
    3f4c:	svclt	0x0092f7ff
    3f50:	tstle	r5, r0, lsl #18
    3f54:	andsvs	r2, r9, r0, asr #2
    3f58:			; <UNDEFINED> instruction: 0x4008e8bd
    3f5c:	svclt	0x008af7ff
    3f60:			; <UNDEFINED> instruction: 0xf000daf1
    3f64:	svclt	0x0000f83b
    3f68:	addlt	fp, r3, r0, lsl #10
    3f6c:			; <UNDEFINED> instruction: 0xf7ff9001
    3f70:	bls	83cec <max_column_width@@Base+0x6dadc>
    3f74:	andlt	r2, r3, r0, lsl #2
    3f78:	bl	1420f4 <max_column_width@@Base+0x12bee4>
    3f7c:	stmlt	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f80:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    3f84:			; <UNDEFINED> instruction: 0xbc01fba0
    3f88:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
    3f8c:	movwcs	fp, #7960	; 0x1f18
    3f90:	svceq	0x0000f1bb
    3f94:	stmdblt	r3!, {r0, r2, r8, r9, fp, ip, lr, pc}
    3f98:	svc	0x00a2f7fc
    3f9c:	pop	{r3, r8, ip, sp, pc}
    3fa0:			; <UNDEFINED> instruction: 0xf0008800
    3fa4:	svclt	0x0000f81b
    3fa8:	addlt	fp, r3, r0, lsl #10
    3fac:	strmi	r9, [r8], -r1
    3fb0:			; <UNDEFINED> instruction: 0xf7ff9100
    3fb4:	ldmib	sp, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    3fb8:	andlt	r2, r3, r0, lsl #2
    3fbc:	bl	142138 <max_column_width@@Base+0x12bf28>
    3fc0:	svclt	0x00d0f7fc
    3fc4:			; <UNDEFINED> instruction: 0x4604b510
    3fc8:	stmda	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fcc:	strtmi	r4, [r0], -r1, lsl #12
    3fd0:	pop	{r0, r8, ip, sp}
    3fd4:			; <UNDEFINED> instruction: 0xf7ff4010
    3fd8:	svclt	0x0000bfe7
    3fdc:	andcs	fp, r5, #8, 10	; 0x2000000
    3fe0:	andcs	r4, r0, r9, lsl #22
    3fe4:	ldrbtmi	r4, [fp], #-3081	; 0xfffff3f7
    3fe8:	ldmdbpl	fp, {r0, r3, r8, fp, lr}
    3fec:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    3ff0:	svc	0x00ccf7fc
    3ff4:	tstcs	r0, r7, lsl #20
    3ff8:			; <UNDEFINED> instruction: 0x4603447a
    3ffc:			; <UNDEFINED> instruction: 0xf7fd4620
    4000:			; <UNDEFINED> instruction: 0xf7fde802
    4004:	svclt	0x0000e8a6
    4008:	ldrdeq	r1, [r1], -lr
    400c:	andeq	r0, r0, r8, lsl r1
    4010:	andeq	r1, r0, ip, asr #3
    4014:	andeq	r0, r0, r0, ror #22
    4018:			; <UNDEFINED> instruction: 0xf7fcb508
    401c:			; <UNDEFINED> instruction: 0xb100ef98
    4020:			; <UNDEFINED> instruction: 0xf7ffbd08
    4024:	svclt	0x0000ffdb
    4028:	addlt	fp, r3, r0, lsr r5
    402c:			; <UNDEFINED> instruction: 0xf7fd4604
    4030:	stmdacs	r0, {r2, r3, r4, r5, fp, sp, lr, pc}
    4034:	blle	7d58bc <max_column_width@@Base+0x7bf6ac>
    4038:	svc	0x00f6f7fc
    403c:	strtmi	fp, [r0], -r8, ror #18
    4040:			; <UNDEFINED> instruction: 0xf824f000
    4044:			; <UNDEFINED> instruction: 0xf7fdb1b8
    4048:			; <UNDEFINED> instruction: 0x4605e814
    404c:	stmdavs	ip!, {r5, r9, sl, lr}
    4050:	ldmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4054:	andlt	fp, r3, ip, lsr #19
    4058:			; <UNDEFINED> instruction: 0x4620bd30
    405c:	stmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4060:	andcs	r2, r0, #1073741824	; 0x40000000
    4064:	mrsls	r2, LR_irq
    4068:	svc	0x00b4f7fc
    406c:	svclt	0x00083101
    4070:	svccc	0x00fff1b0
    4074:	strtmi	sp, [r0], -r3, ror #3
    4078:	pop	{r0, r1, ip, sp, pc}
    407c:			; <UNDEFINED> instruction: 0xf7fd4030
    4080:			; <UNDEFINED> instruction: 0xf04fb821
    4084:	strdvs	r3, [ip], -pc	; <UNPREDICTABLE>
    4088:	svclt	0x0000e7e5
    408c:			; <UNDEFINED> instruction: 0x4604b510
    4090:	smlawblt	r8, r2, r0, fp
    4094:	svc	0x00c8f7fc
    4098:	stmdavs	r3!, {r4, r8, ip, sp, pc}
    409c:	strle	r0, [r5], #-1499	; 0xfffffa25
    40a0:	andlt	r4, r2, r0, lsr #12
    40a4:			; <UNDEFINED> instruction: 0x4010e8bd
    40a8:	svclt	0x0042f7fc
    40ac:	andcs	r2, r0, #1073741824	; 0x40000000
    40b0:	strtmi	r2, [r0], -r0, lsl #6
    40b4:			; <UNDEFINED> instruction: 0xf0009100
    40b8:	strtmi	pc, [r0], -r7, lsl #16
    40bc:	pop	{r1, ip, sp, pc}
    40c0:			; <UNDEFINED> instruction: 0xf7fc4010
    40c4:	svclt	0x0000bf35
    40c8:	addlt	fp, r4, r0, ror r5
    40cc:	strne	lr, [r1, #-2512]	; 0xfffff630
    40d0:	cfmadd32ls	mvax0, mvfx4, mvfx8, mvfx4
    40d4:	andle	r4, r6, sp, lsl #5
    40d8:	strls	r4, [r8], -r0, lsr #12
    40dc:	pop	{r2, ip, sp, pc}
    40e0:			; <UNDEFINED> instruction: 0xf7fc4070
    40e4:	ldmib	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    40e8:	addmi	r1, sp, #4, 10	; 0x1000000
    40ec:	bvs	11788c4 <max_column_width@@Base+0x11626b4>
    40f0:	mvnsle	r2, r0, lsl #26
    40f4:	movwcs	lr, #10701	; 0x29cd
    40f8:	svc	0x00d6f7fc
    40fc:	movwcs	lr, #10717	; 0x29dd
    4100:			; <UNDEFINED> instruction: 0xf7fc9600
    4104:	strmi	lr, [fp], -r8, ror #30
    4108:			; <UNDEFINED> instruction: 0x46021c59
    410c:			; <UNDEFINED> instruction: 0xf1b2bf08
    4110:	strdle	r3, [r8], -pc	; <UNPREDICTABLE>
    4114:	strtmi	r6, [r8], -r1, lsr #16
    4118:	tstcs	r4, #196, 18	; 0x310000
    411c:	tsteq	r0, r1, lsr #32	; <UNPREDICTABLE>
    4120:	andlt	r6, r4, r1, lsr #32
    4124:			; <UNDEFINED> instruction: 0xf04fbd70
    4128:	udf	#41743	; 0xa30f
    412c:			; <UNDEFINED> instruction: 0x460fb5f0
    4130:			; <UNDEFINED> instruction: 0x46164916
    4134:	addlt	r4, r3, r6, lsl sl
    4138:			; <UNDEFINED> instruction: 0x466c4479
    413c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    4140:			; <UNDEFINED> instruction: 0xf04f9201
    4144:	mrslt	r0, R8_usr
    4148:	ldrtmi	r4, [r2], -r4, lsl #12
    414c:			; <UNDEFINED> instruction: 0x46204639
    4150:	svc	0x0052f7fc
    4154:	svclt	0x00182e00
    4158:	svceq	0x0003f110
    415c:	stmdale	sl, {r0, r2, r9, sl, lr}
    4160:	blmi	2d6998 <max_column_width@@Base+0x2c0788>
    4164:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4168:	blls	5e1d8 <max_column_width@@Base+0x47fc8>
    416c:	qaddle	r4, sl, fp
    4170:	andlt	r4, r3, r8, lsr #12
    4174:	strdcs	fp, [r0], -r0
    4178:			; <UNDEFINED> instruction: 0xf830f000
    417c:	mvnle	r2, r0, lsl #16
    4180:	strcs	r7, [r1, #-2107]	; 0xfffff7c5
    4184:	strb	r6, [fp, r3, lsr #32]!
    4188:	svc	0x0006f7fc
    418c:	andeq	r1, r1, ip, lsl #27
    4190:	andeq	r0, r0, r8, ror #1
    4194:	andeq	r1, r1, r0, ror #26
    4198:			; <UNDEFINED> instruction: 0x4604b570
    419c:	svc	0x0026f7fc
    41a0:			; <UNDEFINED> instruction: 0xf0056825
    41a4:	strmi	r0, [r6], -r0, lsr #10
    41a8:			; <UNDEFINED> instruction: 0xf7ff4620
    41ac:			; <UNDEFINED> instruction: 0x4604ff3d
    41b0:	teqlt	r8, r5, asr r9
    41b4:			; <UNDEFINED> instruction: 0xf7fcb97e
    41b8:	stmdavs	r4, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    41bc:	svclt	0x00183c09
    41c0:	ldrbtcc	pc, [pc], #79	; 41c8 <__assert_fail@plt+0x3060>	; <UNPREDICTABLE>
    41c4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    41c8:			; <UNDEFINED> instruction: 0xf7fcb928
    41cc:	andvs	lr, r4, r2, asr pc
    41d0:	ldrbtcc	pc, [pc], #79	; 41d8 <__assert_fail@plt+0x3070>	; <UNPREDICTABLE>
    41d4:			; <UNDEFINED> instruction: 0xf04fe7f6
    41d8:	udf	#13135	; 0x334f
    41dc:	tstcs	r0, r8, lsl #10
    41e0:	svc	0x008cf7fc
    41e4:	stmdavc	r3, {r4, r5, r6, r8, ip, sp, pc}
    41e8:	tstle	r3, r3, asr #22
    41ec:	stmdblt	fp, {r0, r1, r6, fp, ip, sp, lr}
    41f0:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
    41f4:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
    41f8:	mcr	7, 4, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    41fc:	svclt	0x00183800
    4200:	stclt	0, cr2, [r8, #-4]
    4204:	stclt	0, cr2, [r8, #-4]
    4208:	ldrdeq	r0, [r0], -r6
    420c:	andcs	fp, lr, r8, lsl #10
    4210:	svc	0x0080f7fc
    4214:	stmdavc	r3, {r4, r8, ip, sp, pc}
    4218:	stfltd	f3, [r8, #-108]	; 0xffffff94
    421c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    4220:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
    4224:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    4228:			; <UNDEFINED> instruction: 0x00000fb6
    422c:			; <UNDEFINED> instruction: 0x00000fb0
    4230:	svclt	0x00081e4a
    4234:			; <UNDEFINED> instruction: 0xf0c04770
    4238:	addmi	r8, r8, #36, 2
    423c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    4240:			; <UNDEFINED> instruction: 0xf0004211
    4244:	blx	fec246a8 <max_column_width@@Base+0xfec0e498>
    4248:	blx	fec81050 <max_column_width@@Base+0xfec6ae40>
    424c:	bl	fe8c0c58 <max_column_width@@Base+0xfe8aaa48>
    4250:			; <UNDEFINED> instruction: 0xf1c30303
    4254:	andge	r0, r4, #2080374784	; 0x7c000000
    4258:	movwne	lr, #15106	; 0x3b02
    425c:	andeq	pc, r0, #79	; 0x4f
    4260:	svclt	0x0000469f
    4264:	andhi	pc, r0, pc, lsr #7
    4268:	svcvc	0x00c1ebb0
    426c:	bl	10b3e74 <max_column_width@@Base+0x109dc64>
    4270:	svclt	0x00280202
    4274:	sbcvc	lr, r1, r0, lsr #23
    4278:	svcvc	0x0081ebb0
    427c:	bl	10b3e84 <max_column_width@@Base+0x109dc74>
    4280:	svclt	0x00280202
    4284:	addvc	lr, r1, r0, lsr #23
    4288:	svcvc	0x0041ebb0
    428c:	bl	10b3e94 <max_column_width@@Base+0x109dc84>
    4290:	svclt	0x00280202
    4294:	subvc	lr, r1, r0, lsr #23
    4298:	svcvc	0x0001ebb0
    429c:	bl	10b3ea4 <max_column_width@@Base+0x109dc94>
    42a0:	svclt	0x00280202
    42a4:	andvc	lr, r1, r0, lsr #23
    42a8:	svcvs	0x00c1ebb0
    42ac:	bl	10b3eb4 <max_column_width@@Base+0x109dca4>
    42b0:	svclt	0x00280202
    42b4:	sbcvs	lr, r1, r0, lsr #23
    42b8:	svcvs	0x0081ebb0
    42bc:	bl	10b3ec4 <max_column_width@@Base+0x109dcb4>
    42c0:	svclt	0x00280202
    42c4:	addvs	lr, r1, r0, lsr #23
    42c8:	svcvs	0x0041ebb0
    42cc:	bl	10b3ed4 <max_column_width@@Base+0x109dcc4>
    42d0:	svclt	0x00280202
    42d4:	subvs	lr, r1, r0, lsr #23
    42d8:	svcvs	0x0001ebb0
    42dc:	bl	10b3ee4 <max_column_width@@Base+0x109dcd4>
    42e0:	svclt	0x00280202
    42e4:	andvs	lr, r1, r0, lsr #23
    42e8:	svcpl	0x00c1ebb0
    42ec:	bl	10b3ef4 <max_column_width@@Base+0x109dce4>
    42f0:	svclt	0x00280202
    42f4:	sbcpl	lr, r1, r0, lsr #23
    42f8:	svcpl	0x0081ebb0
    42fc:	bl	10b3f04 <max_column_width@@Base+0x109dcf4>
    4300:	svclt	0x00280202
    4304:	addpl	lr, r1, r0, lsr #23
    4308:	svcpl	0x0041ebb0
    430c:	bl	10b3f14 <max_column_width@@Base+0x109dd04>
    4310:	svclt	0x00280202
    4314:	subpl	lr, r1, r0, lsr #23
    4318:	svcpl	0x0001ebb0
    431c:	bl	10b3f24 <max_column_width@@Base+0x109dd14>
    4320:	svclt	0x00280202
    4324:	andpl	lr, r1, r0, lsr #23
    4328:	svcmi	0x00c1ebb0
    432c:	bl	10b3f34 <max_column_width@@Base+0x109dd24>
    4330:	svclt	0x00280202
    4334:	sbcmi	lr, r1, r0, lsr #23
    4338:	svcmi	0x0081ebb0
    433c:	bl	10b3f44 <max_column_width@@Base+0x109dd34>
    4340:	svclt	0x00280202
    4344:	addmi	lr, r1, r0, lsr #23
    4348:	svcmi	0x0041ebb0
    434c:	bl	10b3f54 <max_column_width@@Base+0x109dd44>
    4350:	svclt	0x00280202
    4354:	submi	lr, r1, r0, lsr #23
    4358:	svcmi	0x0001ebb0
    435c:	bl	10b3f64 <max_column_width@@Base+0x109dd54>
    4360:	svclt	0x00280202
    4364:	andmi	lr, r1, r0, lsr #23
    4368:	svccc	0x00c1ebb0
    436c:	bl	10b3f74 <max_column_width@@Base+0x109dd64>
    4370:	svclt	0x00280202
    4374:	sbccc	lr, r1, r0, lsr #23
    4378:	svccc	0x0081ebb0
    437c:	bl	10b3f84 <max_column_width@@Base+0x109dd74>
    4380:	svclt	0x00280202
    4384:	addcc	lr, r1, r0, lsr #23
    4388:	svccc	0x0041ebb0
    438c:	bl	10b3f94 <max_column_width@@Base+0x109dd84>
    4390:	svclt	0x00280202
    4394:	subcc	lr, r1, r0, lsr #23
    4398:	svccc	0x0001ebb0
    439c:	bl	10b3fa4 <max_column_width@@Base+0x109dd94>
    43a0:	svclt	0x00280202
    43a4:	andcc	lr, r1, r0, lsr #23
    43a8:	svccs	0x00c1ebb0
    43ac:	bl	10b3fb4 <max_column_width@@Base+0x109dda4>
    43b0:	svclt	0x00280202
    43b4:	sbccs	lr, r1, r0, lsr #23
    43b8:	svccs	0x0081ebb0
    43bc:	bl	10b3fc4 <max_column_width@@Base+0x109ddb4>
    43c0:	svclt	0x00280202
    43c4:	addcs	lr, r1, r0, lsr #23
    43c8:	svccs	0x0041ebb0
    43cc:	bl	10b3fd4 <max_column_width@@Base+0x109ddc4>
    43d0:	svclt	0x00280202
    43d4:	subcs	lr, r1, r0, lsr #23
    43d8:	svccs	0x0001ebb0
    43dc:	bl	10b3fe4 <max_column_width@@Base+0x109ddd4>
    43e0:	svclt	0x00280202
    43e4:	andcs	lr, r1, r0, lsr #23
    43e8:	svcne	0x00c1ebb0
    43ec:	bl	10b3ff4 <max_column_width@@Base+0x109dde4>
    43f0:	svclt	0x00280202
    43f4:	sbcne	lr, r1, r0, lsr #23
    43f8:	svcne	0x0081ebb0
    43fc:	bl	10b4004 <max_column_width@@Base+0x109ddf4>
    4400:	svclt	0x00280202
    4404:	addne	lr, r1, r0, lsr #23
    4408:	svcne	0x0041ebb0
    440c:	bl	10b4014 <max_column_width@@Base+0x109de04>
    4410:	svclt	0x00280202
    4414:	subne	lr, r1, r0, lsr #23
    4418:	svcne	0x0001ebb0
    441c:	bl	10b4024 <max_column_width@@Base+0x109de14>
    4420:	svclt	0x00280202
    4424:	andne	lr, r1, r0, lsr #23
    4428:	svceq	0x00c1ebb0
    442c:	bl	10b4034 <max_column_width@@Base+0x109de24>
    4430:	svclt	0x00280202
    4434:	sbceq	lr, r1, r0, lsr #23
    4438:	svceq	0x0081ebb0
    443c:	bl	10b4044 <max_column_width@@Base+0x109de34>
    4440:	svclt	0x00280202
    4444:	addeq	lr, r1, r0, lsr #23
    4448:	svceq	0x0041ebb0
    444c:	bl	10b4054 <max_column_width@@Base+0x109de44>
    4450:	svclt	0x00280202
    4454:	subeq	lr, r1, r0, lsr #23
    4458:	svceq	0x0001ebb0
    445c:	bl	10b4064 <max_column_width@@Base+0x109de54>
    4460:	svclt	0x00280202
    4464:	andeq	lr, r1, r0, lsr #23
    4468:			; <UNDEFINED> instruction: 0x47704610
    446c:	andcs	fp, r1, ip, lsl #30
    4470:	ldrbmi	r2, [r0, -r0]!
    4474:			; <UNDEFINED> instruction: 0xf281fab1
    4478:	andseq	pc, pc, #-2147483600	; 0x80000030
    447c:			; <UNDEFINED> instruction: 0xf002fa20
    4480:	tstlt	r8, r0, ror r7
    4484:	rscscc	pc, pc, pc, asr #32
    4488:	stmdalt	r6!, {ip, sp, lr, pc}
    448c:	rscsle	r2, r8, r0, lsl #18
    4490:	andmi	lr, r3, sp, lsr #18
    4494:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    4498:			; <UNDEFINED> instruction: 0x4006e8bd
    449c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    44a0:	smlatbeq	r3, r1, fp, lr
    44a4:	svclt	0x00004770
    44a8:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    44ac:	svclt	0x00082900
    44b0:	svclt	0x001c2800
    44b4:	mvnscc	pc, pc, asr #32
    44b8:	rscscc	pc, pc, pc, asr #32
    44bc:	stmdalt	ip, {ip, sp, lr, pc}
    44c0:	stfeqd	f7, [r8], {173}	; 0xad
    44c4:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    44c8:			; <UNDEFINED> instruction: 0xf80cf000
    44cc:	ldrd	pc, [r4], -sp
    44d0:	movwcs	lr, #10717	; 0x29dd
    44d4:	ldrbmi	fp, [r0, -r4]!
    44d8:			; <UNDEFINED> instruction: 0xf04fb502
    44dc:			; <UNDEFINED> instruction: 0xf7fc0008
    44e0:	stclt	13, cr14, [r2, #-56]	; 0xffffffc8
    44e4:	svclt	0x00084299
    44e8:	push	{r4, r7, r9, lr}
    44ec:			; <UNDEFINED> instruction: 0x46044ff0
    44f0:	andcs	fp, r0, r8, lsr pc
    44f4:			; <UNDEFINED> instruction: 0xf8dd460d
    44f8:	svclt	0x0038c024
    44fc:	cmnle	fp, #1048576	; 0x100000
    4500:			; <UNDEFINED> instruction: 0x46994690
    4504:			; <UNDEFINED> instruction: 0xf283fab3
    4508:	rsbsle	r2, r0, r0, lsl #22
    450c:			; <UNDEFINED> instruction: 0xf385fab5
    4510:	rsble	r2, r8, r0, lsl #26
    4514:			; <UNDEFINED> instruction: 0xf1a21ad2
    4518:	blx	247da0 <max_column_width@@Base+0x231b90>
    451c:	blx	24312c <max_column_width@@Base+0x22cf1c>
    4520:			; <UNDEFINED> instruction: 0xf1c2f30e
    4524:	b	12c61ac <max_column_width@@Base+0x12aff9c>
    4528:	blx	a0713c <max_column_width@@Base+0x9f0f2c>
    452c:	b	1301150 <max_column_width@@Base+0x12eaf40>
    4530:	blx	207144 <max_column_width@@Base+0x1f0f34>
    4534:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    4538:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    453c:	andcs	fp, r0, ip, lsr pc
    4540:	movwle	r4, #42497	; 0xa601
    4544:	bl	fed0c550 <max_column_width@@Base+0xfecf6340>
    4548:	blx	5578 <version_etc_copyright@@Base+0x3ec>
    454c:	blx	84098c <max_column_width@@Base+0x82a77c>
    4550:	bl	1981174 <max_column_width@@Base+0x196af64>
    4554:	tstmi	r9, #46137344	; 0x2c00000
    4558:	bcs	147a0 <version_etc_copyright@@Base+0xf614>
    455c:	b	13f8654 <max_column_width@@Base+0x13e2444>
    4560:	b	13c66d0 <max_column_width@@Base+0x13b04c0>
    4564:	b	1206ad8 <max_column_width@@Base+0x11f08c8>
    4568:	ldrmi	r7, [r6], -fp, asr #17
    456c:	bl	fed3c5a0 <max_column_width@@Base+0xfed26390>
    4570:	bl	1945198 <max_column_width@@Base+0x192ef88>
    4574:	ldmne	fp, {r0, r3, r9, fp}^
    4578:	beq	2bf2a8 <max_column_width@@Base+0x2a9098>
    457c:			; <UNDEFINED> instruction: 0xf14a1c5c
    4580:	cfsh32cc	mvfx0, mvfx1, #0
    4584:	strbmi	sp, [sp, #-7]
    4588:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    458c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    4590:	adfccsz	f4, f1, #5.0
    4594:	blx	178d78 <max_column_width@@Base+0x162b68>
    4598:	blx	9421bc <max_column_width@@Base+0x92bfac>
    459c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    45a0:	vseleq.f32	s30, s28, s11
    45a4:	blx	94a9ac <max_column_width@@Base+0x93479c>
    45a8:	b	11025b8 <max_column_width@@Base+0x10ec3a8>
    45ac:			; <UNDEFINED> instruction: 0xf1a2040e
    45b0:			; <UNDEFINED> instruction: 0xf1c20720
    45b4:	blx	205e3c <max_column_width@@Base+0x1efc2c>
    45b8:	blx	1411c8 <max_column_width@@Base+0x12afb8>
    45bc:	blx	1421e0 <max_column_width@@Base+0x12bfd0>
    45c0:	b	1100dd0 <max_column_width@@Base+0x10eabc0>
    45c4:	blx	9051e8 <max_column_width@@Base+0x8eefd8>
    45c8:	bl	1181de8 <max_column_width@@Base+0x116bbd8>
    45cc:	teqmi	r3, #1073741824	; 0x40000000
    45d0:	strbmi	r1, [r5], -r0, lsl #21
    45d4:	tsteq	r3, r1, ror #22
    45d8:	svceq	0x0000f1bc
    45dc:	stmib	ip, {r0, ip, lr, pc}^
    45e0:	pop	{r8, sl, lr}
    45e4:	blx	fed285ac <max_column_width@@Base+0xfed1239c>
    45e8:	msrcc	CPSR_, #132, 6	; 0x10000002
    45ec:	blx	fee3e43c <max_column_width@@Base+0xfee2822c>
    45f0:	blx	fed81018 <max_column_width@@Base+0xfed6ae08>
    45f4:	eorcc	pc, r0, #335544322	; 0x14000002
    45f8:	orrle	r2, fp, r0, lsl #26
    45fc:	svclt	0x0000e7f3
    4600:	mvnsmi	lr, #737280	; 0xb4000
    4604:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    4608:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    460c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    4610:	mrrc	7, 15, pc, r6, cr12	; <UNPREDICTABLE>
    4614:	blne	1d95810 <max_column_width@@Base+0x1d7f600>
    4618:	strhle	r1, [sl], -r6
    461c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    4620:	svccc	0x0004f855
    4624:	strbmi	r3, [sl], -r1, lsl #8
    4628:	ldrtmi	r4, [r8], -r1, asr #12
    462c:	adcmi	r4, r6, #152, 14	; 0x2600000
    4630:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4634:	svclt	0x000083f8
    4638:	andeq	r1, r1, r6, lsr r7
    463c:	andeq	r1, r1, ip, lsr #14
    4640:	svclt	0x00004770
    4644:	tstcs	r0, r2, lsl #22
    4648:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    464c:	ldclt	7, cr15, [r6, #-1008]	; 0xfffffc10
    4650:			; <UNDEFINED> instruction: 0x000119b8

Disassembly of section .fini:

00004654 <.fini>:
    4654:	push	{r3, lr}
    4658:	pop	{r3, pc}
