<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4644" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4644{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4644{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4644{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4644{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t5_4644{left:530px;bottom:998px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t6_4644{left:530px;bottom:976px;letter-spacing:-0.1px;}
#t7_4644{left:530px;bottom:959px;letter-spacing:-0.11px;}
#t8_4644{left:530px;bottom:943px;letter-spacing:-0.11px;}
#t9_4644{left:530px;bottom:926px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ta_4644{left:530px;bottom:909px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tb_4644{left:530px;bottom:888px;letter-spacing:-0.11px;word-spacing:-0.7px;}
#tc_4644{left:530px;bottom:871px;letter-spacing:-0.11px;}
#td_4644{left:530px;bottom:849px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_4644{left:530px;bottom:833px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tf_4644{left:189px;bottom:808px;letter-spacing:-0.15px;}
#tg_4644{left:530px;bottom:808px;letter-spacing:-0.14px;}
#th_4644{left:81px;bottom:784px;letter-spacing:-0.15px;}
#ti_4644{left:138px;bottom:784px;letter-spacing:-0.15px;}
#tj_4644{left:189px;bottom:784px;letter-spacing:-0.16px;}
#tk_4644{left:437px;bottom:784px;letter-spacing:-0.14px;}
#tl_4644{left:530px;bottom:784px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tm_4644{left:530px;bottom:762px;letter-spacing:-0.11px;}
#tn_4644{left:530px;bottom:745px;letter-spacing:-0.11px;}
#to_4644{left:189px;bottom:721px;letter-spacing:-0.14px;}
#tp_4644{left:530px;bottom:721px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tq_4644{left:530px;bottom:700px;letter-spacing:-0.11px;}
#tr_4644{left:530px;bottom:683px;letter-spacing:-0.11px;}
#ts_4644{left:530px;bottom:666px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tt_4644{left:530px;bottom:649px;letter-spacing:-0.11px;}
#tu_4644{left:530px;bottom:628px;letter-spacing:-0.11px;}
#tv_4644{left:530px;bottom:606px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_4644{left:530px;bottom:590px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_4644{left:189px;bottom:565px;letter-spacing:-0.15px;}
#ty_4644{left:530px;bottom:565px;letter-spacing:-0.14px;}
#tz_4644{left:81px;bottom:541px;letter-spacing:-0.16px;}
#t10_4644{left:138px;bottom:541px;letter-spacing:-0.16px;}
#t11_4644{left:189px;bottom:541px;letter-spacing:-0.15px;}
#t12_4644{left:437px;bottom:541px;letter-spacing:-0.15px;}
#t13_4644{left:530px;bottom:541px;letter-spacing:-0.12px;}
#t14_4644{left:530px;bottom:524px;letter-spacing:-0.12px;}
#t15_4644{left:189px;bottom:499px;}
#t16_4644{left:530px;bottom:499px;letter-spacing:-0.13px;}
#t17_4644{left:530px;bottom:478px;letter-spacing:-0.11px;word-spacing:-0.42px;}
#t18_4644{left:530px;bottom:461px;letter-spacing:-0.12px;}
#t19_4644{left:189px;bottom:437px;letter-spacing:-0.14px;}
#t1a_4644{left:530px;bottom:437px;letter-spacing:-0.14px;}
#t1b_4644{left:189px;bottom:412px;letter-spacing:-0.13px;}
#t1c_4644{left:202px;bottom:412px;letter-spacing:-0.13px;}
#t1d_4644{left:530px;bottom:412px;letter-spacing:-0.14px;}
#t1e_4644{left:530px;bottom:391px;letter-spacing:-0.11px;word-spacing:-0.42px;}
#t1f_4644{left:530px;bottom:374px;letter-spacing:-0.12px;}
#t1g_4644{left:189px;bottom:350px;letter-spacing:-0.12px;}
#t1h_4644{left:530px;bottom:350px;letter-spacing:-0.14px;}
#t1i_4644{left:75px;bottom:325px;letter-spacing:-0.17px;}
#t1j_4644{left:132px;bottom:325px;letter-spacing:-0.16px;}
#t1k_4644{left:189px;bottom:325px;letter-spacing:-0.14px;}
#t1l_4644{left:437px;bottom:325px;letter-spacing:-0.15px;}
#t1m_4644{left:530px;bottom:325px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_4644{left:530px;bottom:304px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1o_4644{left:75px;bottom:279px;letter-spacing:-0.17px;}
#t1p_4644{left:132px;bottom:279px;letter-spacing:-0.17px;}
#t1q_4644{left:189px;bottom:279px;letter-spacing:-0.15px;}
#t1r_4644{left:437px;bottom:279px;letter-spacing:-0.14px;}
#t1s_4644{left:530px;bottom:279px;letter-spacing:-0.12px;}
#t1t_4644{left:530px;bottom:258px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1u_4644{left:75px;bottom:234px;letter-spacing:-0.17px;}
#t1v_4644{left:132px;bottom:234px;letter-spacing:-0.17px;}
#t1w_4644{left:189px;bottom:234px;letter-spacing:-0.14px;}
#t1x_4644{left:437px;bottom:234px;letter-spacing:-0.16px;}
#t1y_4644{left:530px;bottom:234px;letter-spacing:-0.11px;}
#t1z_4644{left:189px;bottom:209px;}
#t20_4644{left:530px;bottom:209px;letter-spacing:-0.14px;}
#t21_4644{left:189px;bottom:185px;}
#t22_4644{left:530px;bottom:185px;letter-spacing:-0.15px;}
#t23_4644{left:189px;bottom:160px;}
#t24_4644{left:530px;bottom:160px;letter-spacing:-0.2px;}
#t25_4644{left:189px;bottom:136px;}
#t26_4644{left:530px;bottom:136px;letter-spacing:-0.13px;}
#t27_4644{left:189px;bottom:111px;letter-spacing:-0.1px;}
#t28_4644{left:530px;bottom:111px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t29_4644{left:148px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2a_4644{left:237px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2b_4644{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2c_4644{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2d_4644{left:226px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2e_4644{left:459px;bottom:1046px;letter-spacing:-0.14px;}
#t2f_4644{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2g_4644{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2h_4644{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4644{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4644{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4644{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4644{font-size:14px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4644{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4644{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4644" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4644Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4644" style="-webkit-user-select: none;"><object width="935" height="1210" data="4644/4644.svg" type="image/svg+xml" id="pdf4644" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4644" class="t s1_4644">2-122 </span><span id="t2_4644" class="t s1_4644">Vol. 4 </span>
<span id="t3_4644" class="t s2_4644">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4644" class="t s3_4644">N-1:0 </span><span id="t5_4644" class="t s3_4644">LOG_PROC_STATE (SMM-RO) </span>
<span id="t6_4644" class="t s3_4644">Each bit represents a processor core of its state in a </span>
<span id="t7_4644" class="t s3_4644">long flow of internal operation which delays servicing </span>
<span id="t8_4644" class="t s3_4644">an interrupt. The corresponding bit will be set at the </span>
<span id="t9_4644" class="t s3_4644">start of long events such as: Microcode Update Load, </span>
<span id="ta_4644" class="t s3_4644">C6, WBINVD, Ratio Change, Throttle. </span>
<span id="tb_4644" class="t s3_4644">The bit is automatically cleared at the end of each long </span>
<span id="tc_4644" class="t s3_4644">event. The reset value of this field is 0. </span>
<span id="td_4644" class="t s3_4644">Only bit positions below N = CPUID.(EAX=0BH, </span>
<span id="te_4644" class="t s3_4644">ECX=PKG_LVL):EBX[15:0] can be updated. </span>
<span id="tf_4644" class="t s3_4644">63:N </span><span id="tg_4644" class="t s3_4644">Reserved </span>
<span id="th_4644" class="t s3_4644">4E3H </span><span id="ti_4644" class="t s3_4644">1251 </span><span id="tj_4644" class="t s3_4644">MSR_SMM_BLOCKED </span><span id="tk_4644" class="t s3_4644">Package </span><span id="tl_4644" class="t s3_4644">SMM Blocked (SMM-RO) </span>
<span id="tm_4644" class="t s3_4644">Reports the blocked state of all logical processors in </span>
<span id="tn_4644" class="t s3_4644">the package. Available only while in SMM. </span>
<span id="to_4644" class="t s3_4644">N-1:0 </span><span id="tp_4644" class="t s3_4644">LOG_PROC_STATE (SMM-RO) </span>
<span id="tq_4644" class="t s3_4644">Each bit represents a processor core of its blocked </span>
<span id="tr_4644" class="t s3_4644">state to service an SMI. The corresponding bit will be </span>
<span id="ts_4644" class="t s3_4644">set if the logical processor is in one of the following </span>
<span id="tt_4644" class="t s3_4644">states: Wait For SIPI or SENTER Sleep. </span>
<span id="tu_4644" class="t s3_4644">The reset value of this field is 0FFFH. </span>
<span id="tv_4644" class="t s3_4644">Only bit positions below N = CPUID.(EAX=0BH, </span>
<span id="tw_4644" class="t s3_4644">ECX=PKG_LVL):EBX[15:0] can be updated. </span>
<span id="tx_4644" class="t s3_4644">63:N </span><span id="ty_4644" class="t s3_4644">Reserved </span>
<span id="tz_4644" class="t s3_4644">500H </span><span id="t10_4644" class="t s3_4644">1280 </span><span id="t11_4644" class="t s3_4644">IA32_SGX_SVN_STATUS </span><span id="t12_4644" class="t s3_4644">Core </span><span id="t13_4644" class="t s3_4644">Status and SVN Threshold of SGX Support for ACM </span>
<span id="t14_4644" class="t s3_4644">(R/O) </span>
<span id="t15_4644" class="t s3_4644">0 </span><span id="t16_4644" class="t s3_4644">Lock </span>
<span id="t17_4644" class="t s3_4644">See Section 39.11.3, “Interactions with Authenticated </span>
<span id="t18_4644" class="t s3_4644">Code Modules (ACMs).” </span>
<span id="t19_4644" class="t s3_4644">15:1 </span><span id="t1a_4644" class="t s3_4644">Reserved </span>
<span id="t1b_4644" class="t s4_4644">23</span><span id="t1c_4644" class="t s3_4644">:16 </span><span id="t1d_4644" class="t s3_4644">SGX_SVN_SINIT </span>
<span id="t1e_4644" class="t s3_4644">See Section 39.11.3, “Interactions with Authenticated </span>
<span id="t1f_4644" class="t s3_4644">Code Modules (ACMs).” </span>
<span id="t1g_4644" class="t s3_4644">63:24 </span><span id="t1h_4644" class="t s3_4644">Reserved </span>
<span id="t1i_4644" class="t s3_4644">560H </span><span id="t1j_4644" class="t s3_4644">1376 </span><span id="t1k_4644" class="t s3_4644">IA32_RTIT_OUTPUT_BASE </span><span id="t1l_4644" class="t s3_4644">Core </span><span id="t1m_4644" class="t s3_4644">Trace Output Base Register (R/W) </span>
<span id="t1n_4644" class="t s3_4644">See Table 2-2. </span>
<span id="t1o_4644" class="t s3_4644">561H </span><span id="t1p_4644" class="t s3_4644">1377 </span><span id="t1q_4644" class="t s3_4644">IA32_RTIT_OUTPUT_MASK_PTRS </span><span id="t1r_4644" class="t s3_4644">Core </span><span id="t1s_4644" class="t s3_4644">Trace Output Mask Pointers Register (R/W) </span>
<span id="t1t_4644" class="t s3_4644">See Table 2-2. </span>
<span id="t1u_4644" class="t s3_4644">570H </span><span id="t1v_4644" class="t s3_4644">1392 </span><span id="t1w_4644" class="t s3_4644">IA32_RTIT_CTL </span><span id="t1x_4644" class="t s3_4644">Core </span><span id="t1y_4644" class="t s3_4644">Trace Control Register (R/W) </span>
<span id="t1z_4644" class="t s3_4644">0 </span><span id="t20_4644" class="t s3_4644">TraceEn </span>
<span id="t21_4644" class="t s3_4644">1 </span><span id="t22_4644" class="t s3_4644">CYCEn </span>
<span id="t23_4644" class="t s3_4644">2 </span><span id="t24_4644" class="t s3_4644">OS </span>
<span id="t25_4644" class="t s3_4644">3 </span><span id="t26_4644" class="t s3_4644">User </span>
<span id="t27_4644" class="t s3_4644">6:4 </span><span id="t28_4644" class="t s3_4644">Reserved, must be zero. </span>
<span id="t29_4644" class="t s5_4644">Table 2-12. </span><span id="t2a_4644" class="t s5_4644">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t2b_4644" class="t s6_4644">Register </span>
<span id="t2c_4644" class="t s6_4644">Address </span><span id="t2d_4644" class="t s6_4644">Register Name / Bit Fields </span><span id="t2e_4644" class="t s6_4644">Scope </span><span id="t2f_4644" class="t s6_4644">Bit Description </span>
<span id="t2g_4644" class="t s6_4644">Hex </span><span id="t2h_4644" class="t s6_4644">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
