// Seed: 1025267246
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_3;
  uwire id_4;
  id_5(
      .id_0({id_4, ~1'b0}), .id_1(id_3[1+:1]), .id_2(id_2), .id_3(id_4)
  );
  string id_6;
  wire   id_7;
  wire   id_8;
  wire   id_9;
  always @(1 or posedge 1) $display("", id_6);
  string id_10;
  assign id_4 = 1;
  wire id_11;
  always assign id_1 = 1;
  wire id_12;
  assign id_6 = id_10;
  wire id_13;
  wire id_14, id_15;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    input wor id_3,
    input supply0 id_4,
    inout supply0 id_5
);
  assign id_5 = id_4;
  wire id_7;
  module_0(
      id_7, id_7
  );
  wire id_8 = id_8;
endmodule
