
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.30000000000000000000;
1.30000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_20_1";
mvm_20_20_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_20_1' with
	the parameters "20,20,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b20_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "1,20,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "20,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1012 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b20_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b20_g1'
  Processing 'mvm_20_20_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:57  253600.4      0.90     576.0   29662.9                          
    0:00:57  253600.4      0.90     576.0   29662.9                          
    0:00:57  253935.6      0.90     576.0   29662.9                          
    0:00:57  254262.7      0.90     576.0   29662.9                          
    0:00:57  254589.9      0.90     576.0   29662.9                          
    0:00:57  254917.1      0.90     576.0   29662.9                          
    0:00:57  255244.3      0.90     576.0   29662.9                          
    0:00:57  255571.5      0.90     576.0   29662.9                          
    0:00:58  256031.9      0.90     575.1   27706.1                          
    0:01:38  252338.0      0.46     272.2     315.7                          
    0:01:39  252338.0      0.46     272.2     315.7                          
    0:01:39  252338.0      0.46     272.2     315.7                          
    0:01:39  252336.9      0.46     272.2     315.7                          
    0:01:39  252336.9      0.46     272.2     315.7                          
    0:01:40  252336.9      0.46     272.2     315.7                          
    0:02:07  200840.6      0.47     189.3     208.6                          
    0:02:11  200719.1      0.46     187.7     199.7                          
    0:02:16  200729.4      0.45     187.2     191.4                          
    0:02:18  200743.0      0.44     186.5     181.5                          
    0:02:22  200751.8      0.43     184.3     171.7                          
    0:02:24  200752.6      0.43     176.8     165.1                          
    0:02:25  200758.4      0.42     174.8     148.1                          
    0:02:27  200766.4      0.42     172.1     141.3                          
    0:02:28  200770.7      0.41     167.9     134.6                          
    0:02:29  200557.6      0.41     167.9     134.6                          
    0:02:29  200557.6      0.41     167.9     134.6                          
    0:02:30  200572.8      0.41     158.3      93.3                          
    0:02:31  200588.2      0.41     151.3      62.0                          
    0:02:31  200602.8      0.41     146.1      30.7                          
    0:02:32  200614.5      0.39     134.4       9.7                          
    0:02:32  200613.5      0.39     126.9       1.0                          
    0:02:33  200613.7      0.33     124.3       0.0                          
    0:02:33  200613.7      0.33     124.3       0.0                          
    0:02:33  200613.7      0.33     124.3       0.0                          
    0:02:33  200613.7      0.33     124.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:33  200613.7      0.33     124.3       0.0                          
    0:02:34  200653.6      0.28     115.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200678.9      0.27     111.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[32]/D
    0:02:34  200699.1      0.26     109.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[32]/D
    0:02:35  200726.8      0.26     106.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[32]/D
    0:02:35  200744.9      0.26     105.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:35  200758.4      0.25     104.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[32]/D
    0:02:35  200772.0      0.25     102.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:35  200788.8      0.25     101.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200802.1      0.24      99.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[32]/D
    0:02:36  200815.4      0.24      99.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:36  200819.4      0.24      99.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200831.1      0.24      98.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:36  200839.8      0.24      97.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200846.0      0.24      97.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200859.5      0.23      95.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:36  200866.7      0.23      95.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200873.4      0.23      95.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[32]/D
    0:02:37  200878.4      0.23      94.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200884.3      0.23      94.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200886.9      0.23      93.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200891.4      0.23      93.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200894.4      0.23      93.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200898.9      0.23      92.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200903.7      0.22      91.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200905.8      0.22      91.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[32]/D
    0:02:38  200915.9      0.22      90.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[32]/D
    0:02:38  200921.0      0.22      90.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:38  200921.0      0.22      90.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:38  200934.5      0.22      89.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:38  200947.3      0.22      89.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:02:38  200953.4      0.22      89.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:38  200965.1      0.21      89.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:38  200976.8      0.21      88.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:38  200979.8      0.21      88.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:39  200983.7      0.21      88.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[32]/D
    0:02:39  200990.9      0.21      87.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:39  201002.1      0.21      87.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[32]/D
    0:02:39  201005.8      0.21      87.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:02:39  201009.5      0.21      86.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[34]/D
    0:02:39  201011.9      0.21      86.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:39  201022.3      0.21      86.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:39  201031.1      0.21      85.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[32]/D
    0:02:40  201037.7      0.21      85.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[35]/D
    0:02:40  201048.1      0.20      84.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:40  201053.4      0.20      84.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:40  201056.6      0.20      84.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[32]/D
    0:02:40  201061.4      0.20      84.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[35]/D
    0:02:40  201072.9      0.20      83.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:40  201077.6      0.20      83.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[34]/D
    0:02:40  201091.5      0.20      83.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:02:40  201094.9      0.20      83.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201102.4      0.20      82.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[34]/D
    0:02:41  201111.2      0.20      82.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201115.7      0.20      82.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:02:41  201124.2      0.20      82.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[27]/D
    0:02:41  201129.5      0.20      82.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201137.8      0.19      81.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:02:41  201140.7      0.19      81.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201148.7      0.19      81.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:41  201157.2      0.19      81.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201163.6      0.19      81.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201176.9      0.19      80.5      33.2 path/genblk1[17].path/path/genblk1.add_in_reg[27]/D
    0:02:42  201180.9      0.19      80.1      33.2 path/genblk1[19].path/path/genblk1.add_in_reg[32]/D
    0:02:42  201184.3      0.19      79.9      33.2 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201189.4      0.19      79.7      33.2 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:02:42  201194.4      0.19      79.6      33.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201200.3      0.19      79.5      33.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201204.8      0.19      79.5      33.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201209.6      0.19      79.4      33.2 path/genblk1[5].path/path/genblk1.add_in_reg[34]/D
    0:02:43  201218.4      0.19      79.2      33.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201225.5      0.19      79.0      33.2 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201231.1      0.19      78.9      33.2 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:02:43  201233.0      0.19      78.8      33.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201238.0      0.19      78.7      33.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201241.2      0.19      78.7      33.2 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:02:43  201246.8      0.19      78.5      33.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201254.3      0.18      78.2      33.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201259.6      0.18      78.0      33.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201264.9      0.18      77.8      33.2 path/genblk1[16].path/path/genblk1.add_in_reg[34]/D
    0:02:44  201270.2      0.18      77.8      33.2 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:02:44  201279.0      0.18      77.6      33.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:44  201284.6      0.18      77.4      33.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:44  201289.4      0.18      77.3      33.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:44  201291.2      0.18      77.2      33.2 path/genblk1[17].path/path/genblk1.add_in_reg[37]/D
    0:02:44  201300.3      0.18      77.0      33.2 path/genblk1[14].path/path/genblk1.add_in_reg[32]/D
    0:02:44  201302.4      0.18      76.9      33.2 path/genblk1[13].path/path/genblk1.add_in_reg[32]/D
    0:02:44  201313.1      0.18      76.5      33.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:44  201320.8      0.18      76.5      33.2 path/path/path/genblk1.add_in_reg[32]/D
    0:02:45  201325.0      0.18      76.4      33.2 path/genblk1[5].path/path/genblk1.add_in_reg[34]/D
    0:02:45  201329.8      0.18      76.3      33.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201337.8      0.18      76.2      33.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:45  201343.4      0.18      76.1      33.2 path/path/path/genblk1.add_in_reg[32]/D
    0:02:45  201357.7      0.18      75.7      33.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:45  201364.4      0.18      75.7      33.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:45  201369.4      0.18      75.5      33.2 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:02:45  201375.0      0.18      75.5      33.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:45  201376.4      0.17      75.2      33.2 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:02:45  201376.6      0.17      75.1      33.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201393.7      0.17      75.0      33.2 path/genblk1[16].path/path/genblk1.add_in_reg[27]/D
    0:02:46  201403.0      0.17      74.5      33.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  201409.3      0.17      74.3      33.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201410.9      0.17      74.3      33.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201415.5      0.17      74.2      33.2 path/genblk1[5].path/path/genblk1.add_in_reg[35]/D
    0:02:46  201420.0      0.17      74.2      33.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201424.5      0.17      74.1      33.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201428.8      0.17      74.0      33.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201434.9      0.17      74.0      33.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201440.2      0.17      74.2      33.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201441.8      0.17      74.1      33.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201448.4      0.17      74.0      33.2 path/genblk1[1].path/path/genblk1.add_in_reg[32]/D
    0:02:47  201454.3      0.17      73.9      33.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201456.7      0.17      73.9      33.2 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:02:47  201459.1      0.17      73.8      33.2 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:02:47  201461.5      0.17      73.4      33.2 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:02:47  201473.5      0.17      72.8      33.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201488.1      0.17      72.1      33.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201505.4      0.17      71.2      33.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201520.0      0.17      70.5      33.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201530.1      0.17      70.1      33.2 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:02:48  201532.5      0.17      70.0      33.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:48  201539.4      0.17      69.9      33.2 path/path/path/genblk1.add_in_reg[27]/D
    0:02:48  201543.4      0.17      69.8      33.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201545.8      0.17      69.7      33.2 path/genblk1[16].path/path/genblk1.add_in_reg[28]/D
    0:02:48  201547.9      0.17      69.7      33.2 path/genblk1[16].path/path/genblk1.add_in_reg[27]/D
    0:02:48  201554.3      0.17      69.5      33.2 path/genblk1[7].path/path/genblk1.add_in_reg[35]/D
    0:02:48  201559.4      0.17      69.3      33.2 path/genblk1[16].path/path/genblk1.add_in_reg[28]/D
    0:02:48  201566.0      0.17      69.2      33.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:48  201570.5      0.17      69.0      33.2 path/genblk1[14].path/path/genblk1.add_in_reg[32]/D
    0:02:49  201578.0      0.17      68.9      33.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:49  201585.2      0.17      68.9      33.2 path/genblk1[16].path/path/genblk1.add_in_reg[27]/D
    0:02:49  201594.2      0.17      68.8      33.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:49  201600.3      0.17      68.8      33.2 path/genblk1[13].path/path/genblk1.add_in_reg[32]/D
    0:02:49  201605.1      0.16      68.7      33.2 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:02:49  201611.0      0.16      68.5      33.2 path/genblk1[16].path/path/genblk1.add_in_reg[28]/D
    0:02:49  201616.3      0.16      68.3      33.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:49  201620.3      0.16      68.2      33.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201623.2      0.16      68.1      33.2 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:49  201629.6      0.16      67.9      33.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201634.4      0.16      67.9      33.2 path/genblk1[19].path/path/genblk1.add_in_reg[27]/D
    0:02:50  201642.4      0.16      67.8      33.2 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:02:50  201646.1      0.16      67.7      33.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:50  201651.4      0.16      67.7      33.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:50  201657.5      0.16      67.5      33.2 path/genblk1[17].path/path/genblk1.add_in_reg[34]/D
    0:02:50  201660.4      0.16      67.5      33.2 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:50  201664.7      0.16      67.5      33.2 path/genblk1[13].path/path/genblk1.add_in_reg[32]/D
    0:02:50  201667.1      0.16      67.4      33.2 path/genblk1[13].path/path/genblk1.add_in_reg[32]/D
    0:02:50  201671.4      0.16      67.4      33.2 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:02:50  201677.5      0.16      67.1      33.2 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:02:50  201682.5      0.16      67.3      33.2 path/genblk1[8].path/path/genblk1.add_in_reg[32]/D
    0:02:50  201688.1      0.16      67.1      33.2 path/genblk1[15].path/path/genblk1.add_in_reg[32]/D
    0:02:51  201697.7      0.16      66.8      33.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:51  201706.7      0.16      66.7      33.2 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:51  201712.1      0.16      66.6      33.2 path/genblk1[8].path/path/genblk1.add_in_reg[27]/D
    0:02:51  201716.3      0.16      66.4      33.2 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:51  201719.8      0.16      66.3      33.2 path/genblk1[14].path/path/genblk1.add_in_reg[32]/D
    0:02:51  201724.0      0.16      66.1      33.2 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:51  201729.9      0.16      65.9      33.2 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:51  201734.1      0.16      65.8      33.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:51  201738.4      0.16      65.7      33.2 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:02:51  201742.6      0.16      65.7      33.2 path/path/path/genblk1.add_in_reg[34]/D
    0:02:51  201749.8      0.16      65.4      33.2 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:52  201755.1      0.16      65.1      33.2 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:52  201762.9      0.16      65.1      33.2 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:02:52  201767.6      0.16      65.0      33.2 path/genblk1[8].path/path/genblk1.add_in_reg[32]/D
    0:02:52  201774.6      0.16      64.9      33.2 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:02:52  201775.9      0.16      64.8      33.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:52  201783.9      0.15      64.7      33.2 path/genblk1[17].path/path/genblk1.add_in_reg[34]/D
    0:02:52  201786.5      0.15      64.7      33.2 path/path/path/genblk1.add_in_reg[31]/D
    0:02:52  201792.4      0.15      64.5      33.2 path/genblk1[6].path/path/genblk1.add_in_reg[34]/D
    0:02:52  201802.0      0.15      63.7      33.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  201805.2      0.15      63.6      33.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:52  201811.5      0.15      63.5      33.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:53  201819.0      0.15      63.4      33.2 path/genblk1[4].path/path/genblk1.add_in_reg[34]/D
    0:02:53  201822.4      0.15      63.1      33.2 path/genblk1[10].path/path/genblk1.add_in_reg[27]/D
    0:02:53  201825.6      0.15      63.0      33.2 path/genblk1[4].path/path/genblk1.add_in_reg[35]/D
    0:02:53  201827.5      0.15      63.0      33.2 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:02:53  201831.2      0.15      62.9      33.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:53  201840.8      0.15      62.8      33.2 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:02:53  201844.5      0.15      62.8      33.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:53  201849.3      0.15      62.7      33.2 path/genblk1[10].path/path/genblk1.add_in_reg[27]/D
    0:02:53  201854.4      0.15      62.6      33.2 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:02:53  201862.1      0.15      62.4      33.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:53  201866.1      0.15      62.3      33.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:54  201872.2      0.15      62.2      33.2 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:02:54  201874.6      0.15      62.1      33.2 path/genblk1[8].path/path/genblk1.add_in_reg[32]/D
    0:02:54  201879.6      0.15      62.0      33.2 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:54  201887.1      0.15      61.9      33.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:54  201893.5      0.15      61.9      33.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:54  201897.7      0.15      61.7      33.2 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:02:54  201902.0      0.15      61.4      33.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:54  201904.4      0.15      61.3      33.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:54  201908.6      0.15      61.2      33.2 path/path/path/genblk1.add_in_reg[27]/D
    0:02:54  201914.2      0.15      61.1      33.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:55  201920.1      0.15      60.9      33.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:55  201924.9      0.15      60.8      33.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:55  201929.9      0.15      60.7      33.2 path/genblk1[10].path/path/genblk1.add_in_reg[27]/D
    0:02:55  201931.5      0.15      60.7      33.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:55  201937.9      0.15      60.6      33.2 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:02:55  201942.9      0.15      60.5      33.2 path/genblk1[13].path/path/genblk1.add_in_reg[32]/D
    0:02:55  201945.1      0.15      60.5      33.2 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:55  201952.3      0.15      60.4      33.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:55  201957.3      0.15      60.4      33.2 path/genblk1[4].path/path/genblk1.add_in_reg[34]/D
    0:02:55  201961.3      0.15      60.3      33.2 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:55  201963.2      0.15      60.2      33.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:55  201967.7      0.15      60.0      33.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:56  201970.6      0.15      59.9      33.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:56  201970.6      0.14      59.9      33.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:56  201974.6      0.14      59.8      33.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:56  201976.5      0.14      59.8      33.2 path/genblk1[4].path/path/genblk1.add_in_reg[34]/D
    0:02:56  201977.5      0.14      59.6      33.2 path/genblk1[7].path/path/genblk1.add_in_reg[34]/D
    0:02:56  201983.9      0.14      59.4      33.2 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:02:56  201983.6      0.14      59.2      33.2 path/genblk1[11].path/path/genblk1.add_in_reg[29]/D
    0:02:56  201986.8      0.14      59.2      33.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:56  201996.1      0.14      59.1      33.2 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:56  201998.0      0.14      59.0      33.2 path/genblk1[16].path/path/genblk1.add_in_reg[28]/D
    0:02:56  201998.8      0.14      58.9      33.2 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:02:56  202004.7      0.14      58.8      33.2 path/genblk1[5].path/path/genblk1.add_in_reg[34]/D
    0:02:57  202010.5      0.14      58.7      33.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:57  202014.8      0.14      58.6      33.2 path/path/path/genblk1.add_in_reg[31]/D
    0:02:57  202021.9      0.14      58.4      33.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  202030.2      0.14      57.9      33.2 path/genblk1[7].path/path/genblk1.add_in_reg[34]/D
    0:02:57  202031.3      0.14      57.9      33.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:57  202032.6      0.14      57.9      33.2 path/genblk1[7].path/path/genblk1.add_in_reg[34]/D
    0:02:57  202036.6      0.14      57.9      33.2 path/genblk1[7].path/path/genblk1.add_in_reg[34]/D
    0:02:57  202041.6      0.14      57.7      33.2 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:02:57  202046.4      0.14      57.6      33.2 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:57  202050.9      0.14      57.6      33.2 path/genblk1[6].path/path/genblk1.add_in_reg[34]/D
    0:02:57  202050.7      0.14      57.5      33.2 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:57  202056.8      0.14      57.5      33.2 path/genblk1[15].path/path/genblk1.add_in_reg[32]/D
    0:02:58  202061.6      0.14      57.4      33.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:58  202066.4      0.14      57.4      33.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:58  202065.8      0.14      57.2      33.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:58  202065.3      0.14      57.2      33.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:58  202068.5      0.14      57.3      33.2 path/path/path/genblk1.add_in_reg[33]/D
    0:02:58  202070.1      0.14      57.2      33.2 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:02:58  202076.5      0.14      57.1      33.2 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:02:58  202079.4      0.14      57.1      33.2 path/genblk1[13].path/path/genblk1.add_in_reg[32]/D
    0:02:58  202080.7      0.14      57.0      33.2 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:02:58  202085.0      0.14      57.0      33.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:58  202086.8      0.14      56.9      33.2 path/genblk1[4].path/path/genblk1.add_in_reg[34]/D
    0:02:59  202090.3      0.14      56.9      33.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:59  202091.4      0.14      56.9      33.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:59  202093.0      0.14      56.9      33.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:59  202094.6      0.14      56.8      33.2 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:59  202095.9      0.14      56.8      33.2 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:59  202097.2      0.14      56.7      33.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:59  202100.7      0.14      56.7      33.2 path/path/path/genblk1.add_in_reg[31]/D
    0:02:59  202103.3      0.14      56.6      33.2 path/path/path/genblk1.add_in_reg[31]/D
    0:02:59  202106.3      0.14      56.6      33.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:59  202112.4      0.14      56.7      33.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:59  202115.0      0.14      56.7      33.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:00  202120.1      0.14      56.6      33.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:00  202126.5      0.14      56.5      33.2 path/genblk1[7].path/path/genblk1.add_in_reg[34]/D
    0:03:00  202126.5      0.14      56.5      33.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:00  202126.5      0.14      56.5      33.2                          
    0:03:03  197420.7      0.14      56.5      33.2                          
    0:03:04  197413.8      0.14      56.5      33.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:04  197413.8      0.14      56.5      33.2                          
    0:03:04  197407.6      0.14      56.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[34]/D
    0:03:04  197410.6      0.14      56.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[27]/D
    0:03:04  197414.0      0.14      56.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:04  197416.2      0.14      56.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:04  197427.1      0.14      56.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:03:04  197430.5      0.14      56.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:04  197435.6      0.14      56.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:03:05  197438.8      0.14      56.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:05  197440.9      0.14      55.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:03:05  197445.7      0.14      55.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:03:05  197449.1      0.14      55.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[37]/D
    0:03:05  197454.2      0.13      55.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[32]/D
    0:03:05  197456.6      0.13      55.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:03:05  197464.3      0.13      55.6       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:03:05  197466.2      0.13      55.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[35]/D
    0:03:05  197467.2      0.13      55.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[32]/D
    0:03:05  197472.0      0.13      55.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:05  197473.1      0.13      55.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[26]/D
    0:03:06  197478.4      0.13      55.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:06  197483.5      0.13      55.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:06  197490.6      0.13      55.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:06  197493.6      0.13      55.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:06  197496.5      0.13      55.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:06  197498.6      0.13      55.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:06  197499.9      0.13      55.0       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:03:06  197506.3      0.13      54.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:06  197509.3      0.13      54.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:03:06  197517.2      0.13      54.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:03:06  197521.8      0.13      54.7       0.0 path/path/path/genblk1.add_in_reg[28]/D
    0:03:07  197527.6      0.13      54.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[34]/D
    0:03:07  197529.7      0.13      54.5       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:03:07  197542.0      0.13      54.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:07  197542.8      0.13      54.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:07  197550.7      0.13      54.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:07  197550.5      0.13      54.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:07  197551.5      0.13      54.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[32]/D
    0:03:07  197557.1      0.13      54.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[34]/D
    0:03:07  197563.3      0.13      54.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[34]/D
    0:03:07  197565.9      0.13      54.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:07  197570.2      0.13      54.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:08  197582.4      0.13      53.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  197602.6      0.13      53.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  197603.4      0.13      53.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[29]/D
    0:03:08  197603.4      0.13      53.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:03:08  197606.6      0.13      53.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[34]/D
    0:03:08  197608.7      0.13      53.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[26]/D
    0:03:08  197609.5      0.13      53.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[27]/D
    0:03:08  197612.7      0.13      52.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[32]/D
    0:03:08  197615.7      0.13      52.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:08  197618.6      0.13      52.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:03:08  197624.2      0.13      52.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[34]/D
    0:03:09  197626.8      0.13      52.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[35]/D
    0:03:09  197635.6      0.13      52.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:09  197638.3      0.13      52.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:09  197641.7      0.13      52.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:09  197646.0      0.13      52.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:09  197646.8      0.13      52.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[32]/D
    0:03:09  197648.6      0.13      52.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:09  197657.4      0.13      52.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:09  197662.2      0.13      52.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:09  197677.6      0.13      51.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:09  197697.8      0.13      51.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  197711.9      0.13      50.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  197726.3      0.13      50.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  197735.6      0.13      49.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  197741.7      0.13      49.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:03:10  197742.3      0.13      49.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:10  197747.9      0.13      49.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:03:10  197751.6      0.13      49.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[32]/D
    0:03:10  197752.6      0.13      49.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[32]/D
    0:03:10  197753.4      0.13      49.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:03:10  197755.6      0.13      49.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[32]/D
    0:03:10  197756.4      0.13      49.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:10  197757.7      0.13      49.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:11  197762.2      0.13      49.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:11  197765.1      0.13      49.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:11  197767.5      0.13      49.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[34]/D
    0:03:11  197772.9      0.13      49.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[32]/D
    0:03:11  197773.7      0.13      49.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:03:11  197773.9      0.13      49.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:11  197780.0      0.13      49.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[34]/D
    0:03:11  197782.7      0.13      49.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:11  197782.7      0.13      49.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[34]/D
    0:03:11  197788.6      0.13      49.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[32]/D
    0:03:11  197797.3      0.13      49.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:12  197800.3      0.13      48.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:12  197803.4      0.13      48.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:03:12  197805.6      0.13      48.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:03:12  197810.9      0.13      48.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:12  197814.4      0.13      48.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:12  197818.9      0.13      48.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:12  197818.9      0.13      48.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[34]/D
    0:03:12  197821.3      0.13      48.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[32]/D
    0:03:12  197823.4      0.13      48.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[35]/D
    0:03:12  197824.5      0.13      48.4       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:12  197824.5      0.13      48.4       0.0                          
    0:03:13  197824.5      0.13      48.4       0.0                          
    0:03:20  195139.7      0.13      48.4       0.0                          
    0:03:23  193101.9      0.13      48.3       0.0                          
    0:03:24  192823.7      0.13      48.3       0.0                          
    0:03:26  192588.0      0.13      48.3       0.0                          
    0:03:27  192331.0      0.13      48.3       0.0                          
    0:03:28  192138.4      0.13      48.3       0.0                          
    0:03:29  191945.9      0.13      48.3       0.0                          
    0:03:30  191753.3      0.13      48.3       0.0                          
    0:03:30  191561.2      0.13      48.3       0.0                          
    0:03:31  191369.2      0.13      48.3       0.0                          
    0:03:32  191177.1      0.13      48.3       0.0                          
    0:03:33  190931.9      0.13      48.3       0.0                          
    0:03:35  190761.1      0.13      48.3       0.0                          
    0:03:35  190632.9      0.13      48.3       0.0                          
    0:03:36  190541.4      0.13      48.3       0.0                          
    0:03:37  190466.9      0.13      48.3       0.0                          
    0:03:37  190466.9      0.13      48.3       0.0                          
    0:03:37  190469.8      0.13      48.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[34]/D
    0:03:39  190529.1      0.12      47.9       0.0                          
    0:03:41  190335.0      0.13      49.1       0.0                          
    0:03:41  190317.1      0.13      49.0       0.0                          
    0:03:41  190317.1      0.13      49.0       0.0                          
    0:03:41  190317.1      0.13      49.0       0.0                          
    0:03:41  190317.1      0.13      49.0       0.0                          
    0:03:41  190317.1      0.13      49.0       0.0                          
    0:03:41  190317.1      0.13      49.0       0.0                          
    0:03:41  190326.5      0.13      48.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:42  190334.7      0.13      48.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:42  190336.8      0.13      48.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:42  190342.4      0.12      48.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:42  190343.7      0.12      48.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:03:42  190347.7      0.12      48.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[35]/D
    0:03:42  190350.4      0.12      48.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[34]/D
    0:03:42  190353.1      0.12      48.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:42  190358.9      0.12      47.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:03:42  190362.1      0.12      47.9       0.0 path/path/path/genblk1.add_in_reg[29]/D
    0:03:43  190364.5      0.12      47.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:43  190369.0      0.12      47.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:43  190379.9      0.12      47.6       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:03:43  190381.0      0.12      47.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:43  190382.6      0.12      47.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[32]/D
    0:03:43  190388.4      0.12      47.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[32]/D
    0:03:43  190390.3      0.12      47.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:03:44  190389.2      0.12      47.5       0.0                          
    0:03:44  190354.7      0.12      47.5       0.0                          
    0:03:44  190322.2      0.12      47.5       0.0                          
    0:03:44  190274.1      0.12      47.5       0.0                          
    0:03:45  190232.0      0.12      47.5       0.0                          
    0:03:45  190184.7      0.12      47.5       0.0                          
    0:03:45  190137.1      0.12      47.3       0.0                          
    0:03:45  190101.2      0.12      47.3       0.0                          
    0:03:46  190039.4      0.12      47.3       0.0                          
    0:03:46  189982.8      0.12      47.3       0.0                          
    0:03:46  189940.5      0.12      47.3       0.0                          
    0:03:47  189893.7      0.12      47.3       0.0                          
    0:03:47  189853.5      0.12      47.3       0.0                          
    0:03:47  189804.3      0.12      47.3       0.0                          
    0:03:50  189717.6      0.12      47.3       0.0                          
    0:03:50  189597.1      0.12      47.3       0.0                          
    0:03:51  189443.9      0.12      47.3       0.0                          
    0:03:51  189291.4      0.12      47.3       0.0                          
    0:03:51  189139.0      0.12      47.3       0.0                          
    0:03:52  188985.8      0.12      47.3       0.0                          
    0:03:52  188833.4      0.12      47.3       0.0                          
    0:03:53  188681.0      0.12      47.3       0.0                          
    0:03:53  188527.8      0.12      47.3       0.0                          
    0:03:54  188375.3      0.12      47.3       0.0                          
    0:03:54  188238.1      0.12      47.3       0.0                          
    0:03:55  188108.5      0.12      47.3       0.0                          
    0:03:55  187979.0      0.12      47.3       0.0                          
    0:03:56  187847.9      0.12      47.3       0.0                          
    0:03:56  187767.0      0.12      47.3       0.0                          
    0:03:57  187750.2      0.12      47.3       0.0                          
    0:03:57  187721.5      0.12      47.3       0.0                          
    0:03:57  187589.8      0.12      47.3       0.0                          
    0:03:57  187535.6      0.12      47.3       0.0                          
    0:03:58  187510.0      0.12      47.3       0.0                          
    0:03:58  187407.9      0.12      47.3       0.0                          
    0:03:59  187338.7      0.12      47.3       0.0                          
    0:03:59  187337.4      0.12      47.3       0.0                          
    0:04:00  187336.6      0.12      47.3       0.0                          
    0:04:00  187329.7      0.12      47.3       0.0                          
    0:04:00  187327.3      0.12      47.3       0.0                          
    0:04:00  187325.7      0.12      47.3       0.0                          
    0:04:00  187324.1      0.12      47.3       0.0                          
    0:04:00  187322.5      0.12      47.3       0.0                          
    0:04:01  187309.7      0.12      47.3       0.0                          
    0:04:01  187306.0      0.12      47.3       0.0                          
    0:04:04  187306.0      0.12      47.3       0.0                          
    0:04:05  187280.2      0.13      47.9       0.0                          
    0:04:05  187280.0      0.13      47.9       0.0                          
    0:04:05  187280.0      0.13      47.9       0.0                          
    0:04:05  187280.0      0.13      47.9       0.0                          
    0:04:05  187280.0      0.13      47.9       0.0                          
    0:04:05  187280.0      0.13      47.9       0.0                          
    0:04:05  187280.0      0.13      47.9       0.0                          
    0:04:06  187287.1      0.12      47.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[35]/D
    0:04:06  187319.3      0.12      47.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:06  187322.3      0.12      47.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[35]/D
    0:04:06  187326.0      0.12      47.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:06  187334.0      0.12      47.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:06  187336.6      0.12      46.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[27]/D
    0:04:06  187338.5      0.12      46.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:07  187339.3      0.12      46.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:07  187340.6      0.12      46.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:04:07  187345.4      0.12      46.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[27]/D
    0:04:07  187346.2      0.12      46.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:07  187351.5      0.12      46.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[32]/D
    0:04:07  187352.8      0.12      46.5       0.0 path/path/path/genblk1.add_in_reg[34]/D
    0:04:07  187356.3      0.12      46.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:07  187361.4      0.12      46.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:07  187368.0      0.12      46.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:08  187373.1      0.12      46.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:04:08  187370.9      0.12      46.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[32]/D
    0:04:08  187375.2      0.12      46.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:08  187382.1      0.12      46.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:04:08  187388.5      0.12      46.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[32]/D
    0:04:08  187391.4      0.12      46.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[32]/D
    0:04:08  187392.2      0.12      46.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:08  187396.5      0.12      46.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[32]/D
    0:04:08  187397.8      0.12      45.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[32]/D
    0:04:08  187400.5      0.12      45.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:04:08  187411.4      0.12      45.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:04:09  187417.5      0.12      45.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:04:09  187422.3      0.12      45.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[27]/D
    0:04:09  187427.3      0.12      45.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[32]/D
    0:04:09  187429.4      0.12      45.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:04:09  187436.6      0.12      45.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:09  187441.2      0.12      45.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:04:09  187443.8      0.12      45.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[27]/D
    0:04:09  187448.1      0.12      45.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:04:09  187456.0      0.12      45.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:09  187458.4      0.12      45.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:10  187461.1      0.12      45.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:04:10  187461.9      0.12      45.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[32]/D
    0:04:10  187465.1      0.12      45.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:04:10  187467.5      0.12      44.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[34]/D
    0:04:10  187470.4      0.12      44.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:10  187474.4      0.12      44.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:04:10  187477.1      0.12      44.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:04:10  187478.1      0.12      44.7       0.0                          
    0:04:10  187479.7      0.12      44.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:11  187481.3      0.12      44.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:04:11  187484.2      0.12      44.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[27]/D
    0:04:11  187484.2      0.12      44.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[32]/D
    0:04:11  187490.9      0.12      44.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:04:11  187492.0      0.12      44.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:11  187496.7      0.12      44.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[26]/D
    0:04:11  187503.7      0.12      44.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:11  187508.7      0.12      44.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[32]/D
    0:04:11  187513.5      0.12      44.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:04:11  187513.8      0.12      44.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:11  187518.3      0.12      44.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[34]/D
    0:04:11  187522.8      0.11      44.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[27]/D
    0:04:12  187525.2      0.11      44.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:12  187528.7      0.11      44.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[26]/D
    0:04:12  187531.1      0.11      44.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[32]/D
    0:04:12  187535.3      0.11      44.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[34]/D
    0:04:12  187535.6      0.11      44.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:12  187538.0      0.11      44.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[35]/D
    0:04:12  187543.6      0.11      44.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:12  187544.6      0.11      44.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[26]/D
    0:04:12  187549.9      0.11      44.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:04:12  187553.4      0.11      43.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[35]/D
    0:04:13  187553.9      0.11      43.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[34]/D
    0:04:13  187555.5      0.11      43.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:04:13  187558.5      0.11      43.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[34]/D
    0:04:13  187560.9      0.11      43.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:04:13  187563.8      0.11      43.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[32]/D
    0:04:13  187567.0      0.11      43.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:13  187569.4      0.11      43.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:13  187570.7      0.11      43.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[34]/D
    0:04:13  187572.6      0.11      43.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[26]/D
    0:04:13  187575.0      0.11      43.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[32]/D
    0:04:14  187578.4      0.11      43.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:04:14  187584.8      0.11      43.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:04:14  187585.9      0.11      43.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:14  187590.6      0.11      43.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[32]/D
    0:04:14  187593.0      0.11      43.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[37]/D
    0:04:14  187598.4      0.11      43.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:14  187600.0      0.11      43.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[32]/D
    0:04:14  187601.0      0.11      43.3       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:04:14  187605.3      0.11      43.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:04:15  187608.2      0.11      43.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[27]/D
    0:04:15  187609.0      0.11      43.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[32]/D
    0:04:15  187614.1      0.11      43.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[32]/D
    0:04:15  187616.7      0.11      43.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:04:15  187620.2      0.11      43.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[32]/D
    0:04:15  187621.2      0.11      43.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:15  187626.6      0.11      42.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:04:15  187627.6      0.11      42.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:04:15  187627.1      0.11      42.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:15  187629.7      0.11      42.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:04:15  187634.0      0.11      42.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[32]/D
    0:04:16  187642.0      0.11      42.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:04:16  187647.3      0.11      42.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:04:16  187653.2      0.11      42.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:16  187657.9      0.11      42.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:04:16  187660.3      0.11      42.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[32]/D
    0:04:16  187660.6      0.11      42.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:04:16  187663.8      0.11      42.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:16  187667.3      0.11      42.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:16  187670.7      0.11      42.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:04:16  187675.2      0.11      42.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:04:16  187682.9      0.11      42.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:04:17  187689.6      0.11      42.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:17  187695.4      0.11      42.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:04:17  187697.0      0.11      42.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[32]/D
    0:04:17  187697.0      0.11      42.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:04:17  187699.2      0.11      42.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:17  187701.8      0.11      42.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:04:17  187702.4      0.11      42.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:17  187705.8      0.11      42.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:04:17  187707.4      0.11      42.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:04:17  187710.6      0.11      41.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:18  187713.8      0.11      41.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[32]/D
    0:04:18  187715.1      0.11      41.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[34]/D
    0:04:18  187718.3      0.11      41.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[32]/D
    0:04:18  187722.0      0.11      41.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[34]/D
    0:04:18  187727.6      0.11      41.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[34]/D
    0:04:18  187729.5      0.11      41.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:04:18  187734.3      0.11      41.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:04:18  187736.9      0.11      41.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:18  187739.6      0.11      41.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:04:18  187744.9      0.11      41.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:04:18  187750.2      0.11      41.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[32]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[13].path/path/reset': 1963 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 22088 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 09:10:59 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              84318.542634
Buf/Inv area:                     4861.682022
Noncombinational area:          103431.702433
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                187750.245066
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 09:11:08 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  92.9092 mW   (93%)
  Net Switching Power  =   7.0283 mW    (7%)
                         ---------
Total Dynamic Power    =  99.9375 mW  (100%)

Cell Leakage Power     =   3.9666 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       9.0147e+04          914.3652        1.7424e+06        9.2803e+04  (  89.32%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.7622e+03        6.1138e+03        2.2242e+06        1.1100e+04  (  10.68%)
--------------------------------------------------------------------------------------------------
Total          9.2909e+04 uW     7.0282e+03 uW     3.9666e+06 nW     1.0390e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 09:11:09 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[10].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[10].path/path/genblk1.add_in_reg[32]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[10].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[10].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[10].path/Mat_a_Mem/Mem/data_out_tri[5]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[10].path/Mat_a_Mem/Mem/data_out[5] (memory_b20_SIZE20_LOGSIZE5_20)
                                                          0.00       0.22 f
  path/genblk1[10].path/Mat_a_Mem/data_out[5] (seqMemory_b20_SIZE20_20)
                                                          0.00       0.22 f
  path/genblk1[10].path/path/in0[5] (mac_b20_g1_10)       0.00       0.22 f
  path/genblk1[10].path/path/mult_21/a[5] (mac_b20_g1_10_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[10].path/path/mult_21/U1246/Z (XOR2_X1)
                                                          0.10       0.32 f
  path/genblk1[10].path/path/mult_21/U1189/ZN (NAND2_X1)
                                                          0.04       0.36 r
  path/genblk1[10].path/path/mult_21/U1110/Z (BUF_X2)     0.06       0.41 r
  path/genblk1[10].path/path/mult_21/U1977/ZN (OAI22_X1)
                                                          0.05       0.46 f
  path/genblk1[10].path/path/mult_21/U486/CO (FA_X1)      0.10       0.56 f
  path/genblk1[10].path/path/mult_21/U475/S (FA_X1)       0.11       0.67 f
  path/genblk1[10].path/path/mult_21/U473/CO (FA_X1)      0.09       0.76 f
  path/genblk1[10].path/path/mult_21/U465/S (FA_X1)       0.13       0.90 r
  path/genblk1[10].path/path/mult_21/U464/S (FA_X1)       0.12       1.02 f
  path/genblk1[10].path/path/mult_21/U1154/ZN (NOR2_X1)
                                                          0.05       1.07 r
  path/genblk1[10].path/path/mult_21/U1554/ZN (OAI21_X1)
                                                          0.04       1.11 f
  path/genblk1[10].path/path/mult_21/U1255/ZN (AOI21_X1)
                                                          0.04       1.16 r
  path/genblk1[10].path/path/mult_21/U1909/ZN (OAI21_X1)
                                                          0.03       1.19 f
  path/genblk1[10].path/path/mult_21/U1991/ZN (AOI21_X1)
                                                          0.08       1.26 r
  path/genblk1[10].path/path/mult_21/U1983/ZN (OAI21_X1)
                                                          0.04       1.30 f
  path/genblk1[10].path/path/mult_21/U1326/ZN (XNOR2_X1)
                                                          0.06       1.36 f
  path/genblk1[10].path/path/mult_21/product[32] (mac_b20_g1_10_DW_mult_tc_1)
                                                          0.00       1.36 f
  path/genblk1[10].path/path/genblk1.add_in_reg[32]/D (DFF_X1)
                                                          0.01       1.37 f
  data arrival time                                                  1.37

  clock clk (rise edge)                                   1.30       1.30
  clock network delay (ideal)                             0.00       1.30
  path/genblk1[10].path/path/genblk1.add_in_reg[32]/CK (DFF_X1)
                                                          0.00       1.30 r
  library setup time                                     -0.04       1.26
  data required time                                                 1.26
  --------------------------------------------------------------------------
  data required time                                                 1.26
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
