# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_1.srcs/sources_1/new/model_0.vhd" \
"../../../../lab_1.srcs/sources_1/new/model_1.vhd" \
"../../../../lab_1.srcs/sources_1/new/model_2.vhd" \
"../../../../lab_1.srcs/sources_1/new/model_3.vhd" \
"../../../../lab_1.srcs/sources_1/new/model_4.vhd" \
"../../../../lab_1.srcs/sim_1/new/testBenck.vhd" \

# Do not sort compile order
nosort
