# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../../source/Exponentiation.vhd" \
"../../../../../source/modexp.vhd" \
"../../../../../source/monpro.vhd" \
"../../../../../testbench/testbench_multicore.vhd" \
"../../../../../testbench/Testbench.vhd" \

# Do not sort compile order
nosort
