{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1686470527316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1686470527316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 11 10:02:07 2023 " "Processing started: Sun Jun 11 10:02:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1686470527316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1686470527316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off basic_mult -c basic_mult " "Command: quartus_map --read_settings_files=on --write_settings_files=off basic_mult -c basic_mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1686470527316 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1686470527993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_mult-top_arch " "Found design unit 1: basic_mult-top_arch" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1686470529356 ""} { "Info" "ISGN_ENTITY_NAME" "1 basic_mult " "Found entity 1: basic_mult" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1686470529356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1686470529356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-Behavioral " "Found design unit 1: spi-Behavioral" {  } { { "spi.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/spi.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1686470529372 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/spi.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1686470529372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1686470529372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_sgn_break_16x16-rtl " "Found design unit 1: mult_sgn_break_16x16-rtl" {  } { { "mul16.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/mul16.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1686470529385 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_sgn_break_16x16 " "Found entity 1: mult_sgn_break_16x16" {  } { { "mul16.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/mul16.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1686470529385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1686470529385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blink_heartbeat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blink_heartbeat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blink_heartbeat-Behavioral " "Found design unit 1: blink_heartbeat-Behavioral" {  } { { "blink_heartbeat.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/blink_heartbeat.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1686470529395 ""} { "Info" "ISGN_ENTITY_NAME" "1 blink_heartbeat " "Found entity 1: blink_heartbeat" {  } { { "blink_heartbeat.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/blink_heartbeat.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1686470529395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1686470529395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir-rtl " "Found design unit 1: fir-rtl" {  } { { "fir.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/fir.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1686470529402 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "fir.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/fir.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1686470529402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1686470529402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_spi-Behavioral " "Found design unit 1: basic_spi-Behavioral" {  } { { "basic_spi.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_spi.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1686470529418 ""} { "Info" "ISGN_ENTITY_NAME" "1 basic_spi " "Found entity 1: basic_spi" {  } { { "basic_spi.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_spi.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1686470529418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1686470529418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coeffs_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file coeffs_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coeffs_package " "Found design unit 1: coeffs_package" {  } { { "coeffs_package.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/coeffs_package.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1686470529430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1686470529430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "basic_mult " "Elaborating entity \"basic_mult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1686470529514 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG basic_mult.vhd(25) " "VHDL Signal Declaration warning at basic_mult.vhd(25): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1686470529530 "|basic_mult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SYS_SPI_MISO basic_mult.vhd(40) " "Verilog HDL or VHDL warning at basic_mult.vhd(40): object \"SYS_SPI_MISO\" assigned a value but never read" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1686470529530 "|basic_mult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_in basic_mult.vhd(41) " "Verilog HDL or VHDL warning at basic_mult.vhd(41): object \"data_in\" assigned a value but never read" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1686470529530 "|basic_mult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack basic_mult.vhd(43) " "Verilog HDL or VHDL warning at basic_mult.vhd(43): object \"ack\" assigned a value but never read" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1686470529530 "|basic_mult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_data_out basic_mult.vhd(49) " "Verilog HDL or VHDL warning at basic_mult.vhd(49): object \"spi_data_out\" assigned a value but never read" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1686470529530 "|basic_mult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_wr basic_mult.vhd(52) " "Verilog HDL or VHDL warning at basic_mult.vhd(52): object \"spi_wr\" assigned a value but never read" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1686470529530 "|basic_mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi spi:spi_inst " "Elaborating entity \"spi\" for hierarchy \"spi:spi_inst\"" {  } { { "basic_mult.vhd" "spi_inst" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1686470529530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_sgn_break_16x16 mult_sgn_break_16x16:mult_inst " "Elaborating entity \"mult_sgn_break_16x16\" for hierarchy \"mult_sgn_break_16x16:mult_inst\"" {  } { { "basic_mult.vhd" "mult_inst" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1686470529560 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1686470530131 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1686470530131 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1686470530159 "|basic_mult|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1686470530159 "|basic_mult|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1686470530159 "|basic_mult|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1686470530159 "|basic_mult|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1686470530159 "|basic_mult|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1686470530159 "|basic_mult|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1686470530159 "|basic_mult|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1686470530159 "|basic_mult|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1686470530159 "|basic_mult|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1686470530159 "|basic_mult|LEDG[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1686470530159 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1686470530506 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1686470530506 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1686470530585 "|basic_mult|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1686470530585 "|basic_mult|RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1686470530585 "|basic_mult|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1686470530585 "|basic_mult|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1686470530585 "|basic_mult|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1686470530585 "|basic_mult|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1686470530585 "|basic_mult|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1686470530585 "|basic_mult|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1686470530585 "|basic_mult|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1686470530585 "|basic_mult|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1686470530585 "|basic_mult|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1686470530585 "|basic_mult|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1686470530585 "|basic_mult|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1686470530585 "|basic_mult|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1686470530585 "|basic_mult|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1686470530585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1686470530585 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1686470530585 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1686470530585 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1686470530585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1686470530632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 11 10:02:10 2023 " "Processing ended: Sun Jun 11 10:02:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1686470530632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1686470530632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1686470530632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1686470530632 ""}
