A library of Synthesizable RTL and associated verification functions, feel free to use it as you please. Also, please support me as much as you can.

For further description refer to this book

Ehgu Proposal: An experiment towards an efficient HW design ecosystem
by Thrivikraman Murali

https://www.amazon.com/Ehgu-Proposal-experiment-efficient-ecosystem-ebook/dp/B07TZGPKC8/ref=sr_1_1?keywords=ehgu&qid=1563272453&s=gateway&sr=8-1

If you like the idea of efficient hardware design ecosystem, become a patron here
https://www.patreon.com/3vm


