Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.4 |     *     |
============================================================================


Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Forward_unit'
Information: Added key list 'DesignWare' to design 'Forward_unit'. (DDB-72)
  Processing 'ALU'
Information: Added key list 'DesignWare' to design 'ALU'. (DDB-72)
  Processing 'AluControl'
  Processing 'Hazard_detection_unit'
Information: Added key list 'DesignWare' to design 'Hazard_detection_unit'. (DDB-72)
  Processing 'CU'
  Processing 'RegisterFile'
Information: The register 'RegF_reg[0][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'RegF_reg[0][0]' is a constant and will be removed. (OPT-1206)
  Processing 'Imm_Gen'
  Processing 'uP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'uP_DW01_add_0'
  Processing 'uP_DW01_add_1'
  Mapping 'DW_sra'
  Processing 'ALU_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:22   17530.2      0.00       0.0       0.0                                0.00  
    0:00:22   17530.2      0.00       0.0       0.0                                0.00  
    0:00:22   17530.2      0.00       0.0       0.0                                0.00  
    0:00:23   17530.2      0.00       0.0       0.0                                0.00  
    0:00:23   17530.2      0.00       0.0       0.0                                0.00  
    0:00:27   14854.5      0.00       0.0       0.0                                0.00  
    0:00:28   14852.9      0.00       0.0       0.0                                0.00  
    0:00:29   14852.9      0.00       0.0       0.0                                0.00  
    0:00:29   14852.9      0.00       0.0       0.0                                0.00  
    0:00:30   14852.9      0.00       0.0       0.0                                0.00  
    0:00:30   14852.9      0.00       0.0       0.0                                0.00  
    0:00:30   14852.9      0.00       0.0       0.0                                0.00  
    0:00:30   14852.9      0.00       0.0       0.0                                0.00  
    0:00:30   14852.9      0.00       0.0       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:30   14852.9      0.00       0.0       0.0                                0.00  
    0:00:30   14852.9      0.00       0.0       0.0                                0.00  
    0:00:30   14852.9      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:31   14852.9      0.00       0.0       0.0                                0.00  
    0:00:31   14852.9      0.00       0.0       0.0                                0.00  
    0:00:35   14846.3      0.00       0.0       0.0                                0.00  
    0:00:35   14844.1      0.00       0.0       0.0                                0.00  
    0:00:35   14843.1      0.00       0.0       0.0                                0.00  
    0:00:35   14842.0      0.00       0.0       0.0                                0.00  
    0:00:35   14841.5      0.00       0.0       0.0                                0.00  
    0:00:35   14841.5      0.00       0.0       0.0                                0.00  
    0:00:36   14841.5      0.00       0.0       0.0                                0.00  
    0:00:36   14832.7      0.00       0.0       0.0                                0.00  
    0:00:36   14832.7      0.00       0.0       0.0                                0.00  
    0:00:36   14832.7      0.00       0.0       0.0                                0.00  
    0:00:36   14832.7      0.00       0.0       0.0                                0.00  
    0:00:36   14832.7      0.00       0.0       0.0                                0.00  
    0:00:36   14832.7      0.00       0.0       0.0                                0.00  
    0:00:36   14832.7      0.00       0.0       0.0                                0.00  
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
