INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/EX-MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/ID-EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/IF-ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/IR_Extern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_Extern
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/MEM-WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/RegFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/RegFileWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/RegFiletoALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiletoALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/SwitchFrequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchFreq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/TopLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/branch_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/controll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/ctrl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/ctrl3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/ctrl4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/ctrl5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/decodShowInDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/loaduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loaduse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/redirect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module redirect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/syacall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syscall
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sim_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
