// Seed: 3943758078
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_16;
  assign id_3  = id_7[1];
  assign id_10 = id_9;
  reg id_17;
  always
    if (1) begin : LABEL_0
      if (1)
        fork
          id_15 = 1 < "";
          id_4 <= #1 id_17;
        join
    end
  wire  id_18;
  uwire id_19 = 1;
  wire  id_20;
  module_0 modCall_1 (
      id_20,
      id_10
  );
  wire id_21;
endmodule
