Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto b0bf09242d484e42a89faf7f2fab96af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot user_update_fifo_tb_behav xil_defaultlib.user_update_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.user_update_fifo
Compiling module xil_defaultlib.user_update_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot user_update_fifo_tb_behav
