Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Nov 29 09:38:57 2017
| Host         : DESKTOP-DHU5GO3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RAT_wrapper_timing_summary_routed.rpt -rpx RAT_wrapper_timing_summary_routed.rpx
| Design       : RAT_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CPU/my_cu/PS_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/my_cu/PS_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/my_prog_rom/ram_1024_x_18/CLKARDCLK (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: VGA/vga_clk/tmp_clkf_reg/C (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: my_clk_div/tmp_clkf_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/FSM_sequential_PS_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/FSM_sequential_PS_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/FSM_sequential_PS_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/bounce_counter/s_count_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/bounce_counter/s_count_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/bounce_counter/s_count_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/bounce_counter/s_count_reg[3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/bounce_counter/s_count_reg[4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/bounce_counter/s_count_reg[5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/bounce_counter/s_count_reg[6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/bounce_counter/s_count_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/FSM_sequential_PS_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/FSM_sequential_PS_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/FSM_sequential_PS_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/bounce_counter/s_count_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/bounce_counter/s_count_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/bounce_counter/s_count_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/bounce_counter/s_count_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/bounce_counter/s_count_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/bounce_counter/s_count_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/bounce_counter/s_count_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/bounce_counter/s_count_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/FSM_sequential_PS_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/FSM_sequential_PS_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/FSM_sequential_PS_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/bounce_counter/s_count_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/bounce_counter/s_count_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/bounce_counter/s_count_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/bounce_counter/s_count_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/bounce_counter/s_count_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/bounce_counter/s_count_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/bounce_counter/s_count_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/bounce_counter/s_count_reg[7]/C (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: my_jstksteptop/joystick_input/PmodJSTK_Int/SerialClock/CLKOUT_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_jstksteptop/x/clock_Div/new_clk_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_jstksteptop/y/clock_Div/new_clk_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_sseg_dec_uni/my_clk/tmp_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1006 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.741        0.000                      0                  302        0.121        0.000                      0                  302        4.500        0.000                       0                   226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.741        0.000                      0                  302        0.121        0.000                      0                  302        4.500        0.000                       0                   226  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 my_clk_div/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.076ns (23.069%)  route 3.588ns (76.931%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.566     5.087    my_clk_div/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  my_clk_div/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  my_clk_div/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.679     6.222    my_clk_div/div_cnt_reg_n_0_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.346 f  my_clk_div/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.747    my_clk_div/div_cnt[0]_i_9_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.871 f  my_clk_div/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.277    my_clk_div/div_cnt[0]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.401 f  my_clk_div/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.687     8.088    my_clk_div/div_cnt[0]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.212 f  my_clk_div/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.592     8.804    my_clk_div/div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.928 r  my_clk_div/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.824     9.752    my_clk_div/tmp_clkf
    SLICE_X36Y50         FDRE                                         r  my_clk_div/div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.436    14.777    my_clk_div/CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  my_clk_div/div_cnt_reg[21]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    my_clk_div/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 my_clk_div/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.076ns (23.069%)  route 3.588ns (76.931%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.566     5.087    my_clk_div/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  my_clk_div/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  my_clk_div/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.679     6.222    my_clk_div/div_cnt_reg_n_0_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.346 f  my_clk_div/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.747    my_clk_div/div_cnt[0]_i_9_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.871 f  my_clk_div/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.277    my_clk_div/div_cnt[0]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.401 f  my_clk_div/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.687     8.088    my_clk_div/div_cnt[0]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.212 f  my_clk_div/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.592     8.804    my_clk_div/div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.928 r  my_clk_div/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.824     9.752    my_clk_div/tmp_clkf
    SLICE_X36Y50         FDRE                                         r  my_clk_div/div_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.436    14.777    my_clk_div/CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  my_clk_div/div_cnt_reg[22]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    my_clk_div/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 my_clk_div/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.076ns (23.069%)  route 3.588ns (76.931%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.566     5.087    my_clk_div/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  my_clk_div/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  my_clk_div/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.679     6.222    my_clk_div/div_cnt_reg_n_0_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.346 f  my_clk_div/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.747    my_clk_div/div_cnt[0]_i_9_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.871 f  my_clk_div/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.277    my_clk_div/div_cnt[0]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.401 f  my_clk_div/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.687     8.088    my_clk_div/div_cnt[0]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.212 f  my_clk_div/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.592     8.804    my_clk_div/div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.928 r  my_clk_div/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.824     9.752    my_clk_div/tmp_clkf
    SLICE_X36Y50         FDRE                                         r  my_clk_div/div_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.436    14.777    my_clk_div/CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  my_clk_div/div_cnt_reg[23]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    my_clk_div/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 my_clk_div/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.076ns (23.069%)  route 3.588ns (76.931%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.566     5.087    my_clk_div/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  my_clk_div/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  my_clk_div/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.679     6.222    my_clk_div/div_cnt_reg_n_0_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.346 f  my_clk_div/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.747    my_clk_div/div_cnt[0]_i_9_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.871 f  my_clk_div/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.277    my_clk_div/div_cnt[0]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.401 f  my_clk_div/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.687     8.088    my_clk_div/div_cnt[0]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.212 f  my_clk_div/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.592     8.804    my_clk_div/div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.928 r  my_clk_div/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.824     9.752    my_clk_div/tmp_clkf
    SLICE_X36Y50         FDRE                                         r  my_clk_div/div_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.436    14.777    my_clk_div/CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  my_clk_div/div_cnt_reg[24]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    my_clk_div/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 my_clk_div/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 1.076ns (23.089%)  route 3.584ns (76.911%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.566     5.087    my_clk_div/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  my_clk_div/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  my_clk_div/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.679     6.222    my_clk_div/div_cnt_reg_n_0_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.346 f  my_clk_div/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.747    my_clk_div/div_cnt[0]_i_9_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.871 f  my_clk_div/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.277    my_clk_div/div_cnt[0]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.401 f  my_clk_div/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.687     8.088    my_clk_div/div_cnt[0]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.212 f  my_clk_div/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.592     8.804    my_clk_div/div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.928 r  my_clk_div/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.820     9.748    my_clk_div/tmp_clkf
    SLICE_X36Y51         FDRE                                         r  my_clk_div/div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.436    14.777    my_clk_div/CLK_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  my_clk_div/div_cnt_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    my_clk_div/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 my_clk_div/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 1.076ns (23.089%)  route 3.584ns (76.911%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.566     5.087    my_clk_div/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  my_clk_div/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  my_clk_div/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.679     6.222    my_clk_div/div_cnt_reg_n_0_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.346 f  my_clk_div/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.747    my_clk_div/div_cnt[0]_i_9_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.871 f  my_clk_div/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.277    my_clk_div/div_cnt[0]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.401 f  my_clk_div/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.687     8.088    my_clk_div/div_cnt[0]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.212 f  my_clk_div/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.592     8.804    my_clk_div/div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.928 r  my_clk_div/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.820     9.748    my_clk_div/tmp_clkf
    SLICE_X36Y51         FDRE                                         r  my_clk_div/div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.436    14.777    my_clk_div/CLK_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  my_clk_div/div_cnt_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    my_clk_div/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 my_clk_div/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 1.076ns (23.089%)  route 3.584ns (76.911%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.566     5.087    my_clk_div/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  my_clk_div/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  my_clk_div/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.679     6.222    my_clk_div/div_cnt_reg_n_0_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.346 f  my_clk_div/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.747    my_clk_div/div_cnt[0]_i_9_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.871 f  my_clk_div/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.277    my_clk_div/div_cnt[0]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.401 f  my_clk_div/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.687     8.088    my_clk_div/div_cnt[0]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.212 f  my_clk_div/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.592     8.804    my_clk_div/div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.928 r  my_clk_div/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.820     9.748    my_clk_div/tmp_clkf
    SLICE_X36Y51         FDRE                                         r  my_clk_div/div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.436    14.777    my_clk_div/CLK_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  my_clk_div/div_cnt_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    my_clk_div/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 my_clk_div/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 1.076ns (23.089%)  route 3.584ns (76.911%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.566     5.087    my_clk_div/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  my_clk_div/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  my_clk_div/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.679     6.222    my_clk_div/div_cnt_reg_n_0_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.346 f  my_clk_div/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.747    my_clk_div/div_cnt[0]_i_9_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.871 f  my_clk_div/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.277    my_clk_div/div_cnt[0]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.401 f  my_clk_div/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.687     8.088    my_clk_div/div_cnt[0]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.212 f  my_clk_div/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.592     8.804    my_clk_div/div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.928 r  my_clk_div/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.820     9.748    my_clk_div/tmp_clkf
    SLICE_X36Y51         FDRE                                         r  my_clk_div/div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.436    14.777    my_clk_div/CLK_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  my_clk_div/div_cnt_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    my_clk_div/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 my_clk_div/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 1.076ns (23.113%)  route 3.579ns (76.886%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.566     5.087    my_clk_div/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  my_clk_div/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  my_clk_div/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.679     6.222    my_clk_div/div_cnt_reg_n_0_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.346 f  my_clk_div/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.747    my_clk_div/div_cnt[0]_i_9_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.871 f  my_clk_div/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.277    my_clk_div/div_cnt[0]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.401 f  my_clk_div/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.687     8.088    my_clk_div/div_cnt[0]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.212 f  my_clk_div/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.592     8.804    my_clk_div/div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.928 r  my_clk_div/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.815     9.743    my_clk_div/tmp_clkf
    SLICE_X36Y52         FDRE                                         r  my_clk_div/div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.436    14.777    my_clk_div/CLK_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  my_clk_div/div_cnt_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.429    14.492    my_clk_div/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 my_clk_div/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_div/div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 1.076ns (23.113%)  route 3.579ns (76.886%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.566     5.087    my_clk_div/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  my_clk_div/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  my_clk_div/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.679     6.222    my_clk_div/div_cnt_reg_n_0_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.346 f  my_clk_div/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.747    my_clk_div/div_cnt[0]_i_9_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.871 f  my_clk_div/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.277    my_clk_div/div_cnt[0]_i_7_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.401 f  my_clk_div/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.687     8.088    my_clk_div/div_cnt[0]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.212 f  my_clk_div/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.592     8.804    my_clk_div/div_cnt[0]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.928 r  my_clk_div/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.815     9.743    my_clk_div/tmp_clkf
    SLICE_X36Y52         FDRE                                         r  my_clk_div/div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.436    14.777    my_clk_div/CLK_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  my_clk_div/div_cnt_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.429    14.492    my_clk_div/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  4.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 r_vga_wa_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.780%)  route 0.213ns (60.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X48Y18         FDRE                                         r  r_vga_wa_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  r_vga_wa_reg[4]/Q
                         net (fo=1, routed)           0.213     1.797    VGA/frameBuffer/Q[4]
    RAMB18_X1Y8          RAMB18E1                                     r  VGA/frameBuffer/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.863     1.991    VGA/frameBuffer/CLK_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  VGA/frameBuffer/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.676    VGA/frameBuffer/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 r_vga_we_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.441%)  route 0.144ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.556     1.439    CLK_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  r_vga_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  r_vga_we_reg/Q
                         net (fo=1, routed)           0.144     1.724    VGA/frameBuffer/WEA[0]
    RAMB18_X1Y8          RAMB18E1                                     r  VGA/frameBuffer/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.863     1.991    VGA/frameBuffer/CLK_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  VGA/frameBuffer/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.589    VGA/frameBuffer/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 r_vga_wa_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.561%)  route 0.256ns (64.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X48Y18         FDRE                                         r  r_vga_wa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  r_vga_wa_reg[3]/Q
                         net (fo=1, routed)           0.256     1.839    VGA/frameBuffer/Q[3]
    RAMB18_X1Y8          RAMB18E1                                     r  VGA/frameBuffer/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.863     1.991    VGA/frameBuffer/CLK_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  VGA/frameBuffer/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.676    VGA/frameBuffer/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 r_vga_wa_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.032%)  route 0.218ns (62.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.558     1.441    CLK_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  r_vga_wa_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  r_vga_wa_reg[9]/Q
                         net (fo=1, routed)           0.218     1.787    VGA/frameBuffer/Q[9]
    RAMB18_X1Y8          RAMB18E1                                     r  VGA/frameBuffer/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.863     1.991    VGA/frameBuffer/CLK_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  VGA/frameBuffer/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     1.623    VGA/frameBuffer/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 r_vga_wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.945%)  route 0.262ns (65.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X49Y18         FDRE                                         r  r_vga_wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  r_vga_wa_reg[0]/Q
                         net (fo=1, routed)           0.262     1.846    VGA/frameBuffer/Q[0]
    RAMB18_X1Y8          RAMB18E1                                     r  VGA/frameBuffer/mem_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.863     1.991    VGA/frameBuffer/CLK_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  VGA/frameBuffer/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.676    VGA/frameBuffer/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 r_vga_wd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.105%)  route 0.379ns (72.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  r_vga_wd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  r_vga_wd_reg[6]/Q
                         net (fo=1, routed)           0.379     1.960    VGA/frameBuffer/r_vga_wd_reg[7][6]
    RAMB18_X1Y8          RAMB18E1                                     r  VGA/frameBuffer/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.863     1.991    VGA/frameBuffer/CLK_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  VGA/frameBuffer/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.789    VGA/frameBuffer/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 r_vga_wd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.104%)  route 0.379ns (72.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  r_vga_wd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  r_vga_wd_reg[5]/Q
                         net (fo=1, routed)           0.379     1.960    VGA/frameBuffer/r_vga_wd_reg[7][5]
    RAMB18_X1Y8          RAMB18E1                                     r  VGA/frameBuffer/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.863     1.991    VGA/frameBuffer/CLK_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  VGA/frameBuffer/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.789    VGA/frameBuffer/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 r_vga_wd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.080%)  route 0.380ns (72.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  r_vga_wd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  r_vga_wd_reg[1]/Q
                         net (fo=1, routed)           0.380     1.961    VGA/frameBuffer/r_vga_wd_reg[7][1]
    RAMB18_X1Y8          RAMB18E1                                     r  VGA/frameBuffer/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.863     1.991    VGA/frameBuffer/CLK_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  VGA/frameBuffer/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.789    VGA/frameBuffer/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 r_vga_wd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.558%)  route 0.390ns (73.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  r_vga_wd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  r_vga_wd_reg[2]/Q
                         net (fo=1, routed)           0.390     1.971    VGA/frameBuffer/r_vga_wd_reg[7][2]
    RAMB18_X1Y8          RAMB18E1                                     r  VGA/frameBuffer/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.863     1.991    VGA/frameBuffer/CLK_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  VGA/frameBuffer/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.789    VGA/frameBuffer/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 r_vga_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.141ns (26.090%)  route 0.399ns (73.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.556     1.439    CLK_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  r_vga_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  r_vga_wd_reg[4]/Q
                         net (fo=1, routed)           0.399     1.980    VGA/frameBuffer/r_vga_wd_reg[7][4]
    RAMB18_X1Y8          RAMB18E1                                     r  VGA/frameBuffer/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.863     1.991    VGA/frameBuffer/CLK_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  VGA/frameBuffer/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.789    VGA/frameBuffer/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8    VGA/frameBuffer/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y21   VGA/vga_clk/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y23   VGA/vga_clk/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y23   VGA/vga_clk/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y23   VGA/vga_clk/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y24   VGA/vga_clk/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y24   VGA/vga_clk/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y46   my_clk_div/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y47   my_clk_div/div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46   my_clk_div/div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y47   my_clk_div/div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y47   my_clk_div/div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y47   my_clk_div/div_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y48   my_clk_div/div_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y48   my_clk_div/div_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y48   my_clk_div/div_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y48   my_clk_div/div_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y49   my_clk_div/div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y49   my_clk_div/div_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y23   VGA/vga_clk/div_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y23   VGA/vga_clk/div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y23   VGA/vga_clk/div_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y23   VGA/vga_clk/div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y23   VGA/vga_clk/div_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y23   VGA/vga_clk/div_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y38   my_sseg_dec_uni/my_clk/div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y37   my_sseg_dec_uni/my_clk/div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y37   my_sseg_dec_uni/my_clk/div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y37   my_sseg_dec_uni/my_clk/div_cnt_reg[12]/C



