<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_fu_251_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74" VARIABLE="icmp_ln74" MODULE="dct_Pipeline_RD_Loop_Row" LOOP="RD_Loop_Row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_257_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74" VARIABLE="add_ln74" MODULE="dct_Pipeline_RD_Loop_Row" LOOP="RD_Loop_Row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_fu_267_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76" VARIABLE="icmp_ln76" MODULE="dct_Pipeline_RD_Loop_Row" LOOP="RD_Loop_Row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln47_fu_331_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:47" VARIABLE="icmp_ln47" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_1_fu_337_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:47" VARIABLE="add_ln47_1" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_349_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:47" VARIABLE="add_ln47" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln28_fu_355_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28" VARIABLE="icmp_ln28" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln47_fu_361_p3" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:47" VARIABLE="select_ln47" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln47_1_fu_369_p3" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:47" VARIABLE="select_ln47_1" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_413_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34" VARIABLE="add_ln34_1" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_29s_29_4_1_U15" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31" VARIABLE="mul_ln31" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_15s_29_4_1_U11" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31" VARIABLE="mul_ln31_1" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_15s_29_4_1_U12" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31" VARIABLE="mul_ln31_2" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U16" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31" VARIABLE="mul_ln31_3" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_15s_29_4_1_U13" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31" VARIABLE="mul_ln31_4" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U17" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31" VARIABLE="mul_ln31_5" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29ns_29_4_1_U18" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31" VARIABLE="mul_ln31_6" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_13ns_29_4_1_U14" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34" VARIABLE="mul_ln34" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_29s_29_4_1_U15" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34" VARIABLE="add_ln34_2" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U16" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34" VARIABLE="add_ln34_3" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln34_4_fu_504_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34" VARIABLE="add_ln34_4" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U17" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34" VARIABLE="add_ln34_5" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_13ns_29_4_1_U14" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34" VARIABLE="add_ln34_6" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29ns_29_4_1_U18" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34" VARIABLE="add_ln34_7" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_8_fu_508_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34" VARIABLE="add_ln34_8" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln34_fu_512_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34" VARIABLE="add_ln34" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_419_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28" VARIABLE="add_ln28" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_fu_99_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:52" VARIABLE="icmp_ln52" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_105_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:52" VARIABLE="add_ln52_1" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_117_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:52" VARIABLE="add_ln52" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_fu_123_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:54" VARIABLE="icmp_ln54" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln52_fu_129_p3" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:52" VARIABLE="select_ln52" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln52_1_fu_141_p3" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:52" VARIABLE="select_ln52_1" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_177_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:55" VARIABLE="add_ln55" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_188_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:55" VARIABLE="add_ln55_1" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_194_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:54" VARIABLE="add_ln54" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln58_fu_339_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58" VARIABLE="icmp_ln58" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_345_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58" VARIABLE="add_ln58_1" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_354_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58" VARIABLE="add_ln58" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln28_fu_364_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28" VARIABLE="icmp_ln28" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_fu_370_p3" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58" VARIABLE="select_ln58" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_1_fu_386_p3" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58" VARIABLE="select_ln58_1" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_2_fu_406_p3" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58" VARIABLE="select_ln58_2" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_10_fu_419_p3" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58" VARIABLE="select_ln58_10" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_11_fu_438_p3" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58" VARIABLE="select_ln58_11" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_12_fu_457_p3" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58" VARIABLE="select_ln58_12" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_13_fu_476_p3" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58" VARIABLE="select_ln58_13" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_14_fu_495_p3" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58" VARIABLE="select_ln58_14" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_15_fu_514_p3" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58" VARIABLE="select_ln58_15" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_16_fu_533_p3" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58" VARIABLE="select_ln58_16" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_568_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34" VARIABLE="add_ln34" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_29s_29_4_1_U47" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31" VARIABLE="mul_ln31" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_15s_29_4_1_U43" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31" VARIABLE="mul_ln31_7" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_15s_29_4_1_U44" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31" VARIABLE="mul_ln31_8" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U48" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31" VARIABLE="mul_ln31_9" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_15s_29_4_1_U45" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31" VARIABLE="mul_ln31_10" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U49" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31" VARIABLE="mul_ln31_11" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29ns_29_4_1_U50" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31" VARIABLE="mul_ln31_12" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_13ns_29_4_1_U46" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34" VARIABLE="mul_ln34" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_29s_29_4_1_U47" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34" VARIABLE="add_ln34_9" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U48" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34" VARIABLE="add_ln34_10" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln34_11_fu_655_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34" VARIABLE="add_ln34_11" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U49" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34" VARIABLE="add_ln34_12" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_13ns_29_4_1_U46" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34" VARIABLE="add_ln34_13" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29ns_29_4_1_U50" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34" VARIABLE="add_ln34_14" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_15_fu_659_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34" VARIABLE="add_ln34_15" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln34_1_fu_663_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34" VARIABLE="add_ln34_1" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_574_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28" VARIABLE="add_ln28" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_fu_99_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63" VARIABLE="icmp_ln63" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_105_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63" VARIABLE="add_ln63_1" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_117_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63" VARIABLE="add_ln63" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln65_fu_123_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:65" VARIABLE="icmp_ln65" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_fu_129_p3" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63" VARIABLE="select_ln63" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_1_fu_141_p3" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63" VARIABLE="select_ln63_1" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_177_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66" VARIABLE="add_ln66" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1_fu_188_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66" VARIABLE="add_ln66_1" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_194_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:65" VARIABLE="add_ln65" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln87_fu_226_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87" VARIABLE="icmp_ln87" MODULE="dct_Pipeline_WR_Loop_Row" LOOP="WR_Loop_Row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_232_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87" VARIABLE="add_ln87" MODULE="dct_Pipeline_WR_Loop_Row" LOOP="WR_Loop_Row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln87_1_fu_332_p2" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87" VARIABLE="icmp_ln87_1" MODULE="dct_Pipeline_WR_Loop_Row" LOOP="WR_Loop_Row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_fu_393_p3" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87" VARIABLE="select_ln87" MODULE="dct_Pipeline_WR_Loop_Row" LOOP="WR_Loop_Row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="row_outbuf_U" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:41" VARIABLE="row_outbuf" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_outbuf_U" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:42" VARIABLE="col_outbuf" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="col_inbuf_U" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:42" VARIABLE="col_inbuf" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_0_U" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97" VARIABLE="buf_2d_in_0" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_1_U" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97" VARIABLE="buf_2d_in_1" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_2_U" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97" VARIABLE="buf_2d_in_2" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_3_U" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97" VARIABLE="buf_2d_in_3" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_4_U" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97" VARIABLE="buf_2d_in_4" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_5_U" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97" VARIABLE="buf_2d_in_5" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_6_U" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97" VARIABLE="buf_2d_in_6" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_7_U" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97" VARIABLE="buf_2d_in_7" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="buf_2d_out_U" SOURCE="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:98" VARIABLE="buf_2d_out" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_coeff_table_0_U" SOURCE="" VARIABLE="dct_coeff_table_0" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_coeff_table_1_U" SOURCE="" VARIABLE="dct_coeff_table_1" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_coeff_table_2_U" SOURCE="" VARIABLE="dct_coeff_table_2" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_coeff_table_3_U" SOURCE="" VARIABLE="dct_coeff_table_3" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_coeff_table_4_U" SOURCE="" VARIABLE="dct_coeff_table_4" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_coeff_table_5_U" SOURCE="" VARIABLE="dct_coeff_table_5" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_coeff_table_6_U" SOURCE="" VARIABLE="dct_coeff_table_6" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_coeff_table_7_U" SOURCE="" VARIABLE="dct_coeff_table_7" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="dct" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="dct" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
